// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MEMRS(
  input         clock,
                reset,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_0_bits_RDold,
  input  [6:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [6:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [6:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [1:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [3:0]  io_backend_packet_0_bits_MOB_index,
                io_backend_packet_0_bits_FTQ_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IS_IMM,
  input  [1:0]  io_backend_packet_0_bits_memory_type,
                io_backend_packet_0_bits_access_width,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_1_bits_RDold,
  input  [6:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [6:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [6:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [1:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [3:0]  io_backend_packet_1_bits_MOB_index,
                io_backend_packet_1_bits_FTQ_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IS_IMM,
  input  [1:0]  io_backend_packet_1_bits_memory_type,
                io_backend_packet_1_bits_access_width,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_2_bits_RDold,
  input  [6:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [6:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [6:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [1:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [3:0]  io_backend_packet_2_bits_MOB_index,
                io_backend_packet_2_bits_FTQ_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IS_IMM,
  input  [1:0]  io_backend_packet_2_bits_memory_type,
                io_backend_packet_2_bits_access_width,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_3_bits_RDold,
  input  [6:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [6:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [6:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [1:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [3:0]  io_backend_packet_3_bits_MOB_index,
                io_backend_packet_3_bits_FTQ_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IS_IMM,
  input  [1:0]  io_backend_packet_3_bits_memory_type,
                io_backend_packet_3_bits_access_width,
  input  [31:0] io_fetch_PC,
  input         io_reserved_pointers_0_valid,
  input  [3:0]  io_reserved_pointers_0_bits,
  input         io_reserved_pointers_1_valid,
  input  [3:0]  io_reserved_pointers_1_bits,
  input         io_reserved_pointers_2_valid,
  input  [3:0]  io_reserved_pointers_2_bits,
  input         io_reserved_pointers_3_valid,
  input  [3:0]  io_reserved_pointers_3_bits,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
                io_commit_valid,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  output        io_RF_inputs_3_valid,
  output [6:0]  io_RF_inputs_3_bits_RD,
                io_RF_inputs_3_bits_RS1,
                io_RF_inputs_3_bits_RS2,
  output [20:0] io_RF_inputs_3_bits_IMM,
  output [2:0]  io_RF_inputs_3_bits_FUNCT3,
  output [3:0]  io_RF_inputs_3_bits_MOB_index,
  output [1:0]  io_RF_inputs_3_bits_memory_type,
                io_RF_inputs_3_bits_access_width
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_0_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_0_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_0_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_0_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_0_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_0_fetch_PC;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_1_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_1_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_1_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_1_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_1_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_1_fetch_PC;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_2_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_2_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_2_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_2_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_2_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_2_fetch_PC;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_3_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_3_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_3_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_3_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_3_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_3_fetch_PC;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_4_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_4_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_4_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_4_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_4_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_4_fetch_PC;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_5_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_5_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_5_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_5_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_5_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_5_fetch_PC;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_6_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_6_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_6_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_6_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_6_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_6_fetch_PC;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_7_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_7_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_7_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_7_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_7_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_7_fetch_PC;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_8_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_8_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_8_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_8_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_8_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_8_fetch_PC;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_9_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_9_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_9_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_9_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_9_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_9_fetch_PC;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_10_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_10_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_10_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_10_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_10_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_10_fetch_PC;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_11_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_11_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_11_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_11_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_11_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_11_fetch_PC;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_12_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_12_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_12_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_12_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_12_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_12_fetch_PC;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_13_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_13_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_13_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_13_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_13_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_13_fetch_PC;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_14_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_14_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_14_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_14_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_14_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_14_fetch_PC;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_15_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_15_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_15_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_15_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_15_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_15_fetch_PC;
  reg               reservation_station_15_valid;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [15:0]       _GEN =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire [15:0]       _GEN_0 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire [15:0][6:0]  _GEN_1 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0][6:0]  _GEN_2 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_3 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][6:0]  _GEN_4 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_5 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][20:0] _GEN_6 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_7 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][3:0]  _GEN_8 =
    {{reservation_station_15_decoded_instruction_MOB_index},
     {reservation_station_14_decoded_instruction_MOB_index},
     {reservation_station_13_decoded_instruction_MOB_index},
     {reservation_station_12_decoded_instruction_MOB_index},
     {reservation_station_11_decoded_instruction_MOB_index},
     {reservation_station_10_decoded_instruction_MOB_index},
     {reservation_station_9_decoded_instruction_MOB_index},
     {reservation_station_8_decoded_instruction_MOB_index},
     {reservation_station_7_decoded_instruction_MOB_index},
     {reservation_station_6_decoded_instruction_MOB_index},
     {reservation_station_5_decoded_instruction_MOB_index},
     {reservation_station_4_decoded_instruction_MOB_index},
     {reservation_station_3_decoded_instruction_MOB_index},
     {reservation_station_2_decoded_instruction_MOB_index},
     {reservation_station_1_decoded_instruction_MOB_index},
     {reservation_station_0_decoded_instruction_MOB_index}};
  wire [15:0][1:0]  _GEN_9 =
    {{reservation_station_15_decoded_instruction_memory_type},
     {reservation_station_14_decoded_instruction_memory_type},
     {reservation_station_13_decoded_instruction_memory_type},
     {reservation_station_12_decoded_instruction_memory_type},
     {reservation_station_11_decoded_instruction_memory_type},
     {reservation_station_10_decoded_instruction_memory_type},
     {reservation_station_9_decoded_instruction_memory_type},
     {reservation_station_8_decoded_instruction_memory_type},
     {reservation_station_7_decoded_instruction_memory_type},
     {reservation_station_6_decoded_instruction_memory_type},
     {reservation_station_5_decoded_instruction_memory_type},
     {reservation_station_4_decoded_instruction_memory_type},
     {reservation_station_3_decoded_instruction_memory_type},
     {reservation_station_2_decoded_instruction_memory_type},
     {reservation_station_1_decoded_instruction_memory_type},
     {reservation_station_0_decoded_instruction_memory_type}};
  wire [15:0][1:0]  _GEN_10 =
    {{reservation_station_15_decoded_instruction_access_width},
     {reservation_station_14_decoded_instruction_access_width},
     {reservation_station_13_decoded_instruction_access_width},
     {reservation_station_12_decoded_instruction_access_width},
     {reservation_station_11_decoded_instruction_access_width},
     {reservation_station_10_decoded_instruction_access_width},
     {reservation_station_9_decoded_instruction_access_width},
     {reservation_station_8_decoded_instruction_access_width},
     {reservation_station_7_decoded_instruction_access_width},
     {reservation_station_6_decoded_instruction_access_width},
     {reservation_station_5_decoded_instruction_access_width},
     {reservation_station_4_decoded_instruction_access_width},
     {reservation_station_3_decoded_instruction_access_width},
     {reservation_station_2_decoded_instruction_access_width},
     {reservation_station_1_decoded_instruction_access_width},
     {reservation_station_0_decoded_instruction_access_width}};
  wire [15:0]       _GEN_11 =
    {{reservation_station_15_valid},
     {reservation_station_14_valid},
     {reservation_station_13_valid},
     {reservation_station_12_valid},
     {reservation_station_11_valid},
     {reservation_station_10_valid},
     {reservation_station_9_valid},
     {reservation_station_8_valid},
     {reservation_station_7_valid},
     {reservation_station_6_valid},
     {reservation_station_5_valid},
     {reservation_station_4_valid},
     {reservation_station_3_valid},
     {reservation_station_2_valid},
     {reservation_station_1_valid},
     {reservation_station_0_valid}};
  wire              good_to_go =
    _GEN_11[front_index] & (_GEN[front_index] | ~_GEN_3[front_index])
    & (_GEN_0[front_index] | ~_GEN_5[front_index]);
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RDold <= 5'h0;
      reservation_station_0_decoded_instruction_RD <= 7'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 7'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 7'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 21'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 2'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_0_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_0_decoded_instruction_memory_type <= 2'h0;
      reservation_station_0_decoded_instruction_access_width <= 2'h0;
      reservation_station_0_fetch_PC <= 32'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RDold <= 5'h0;
      reservation_station_1_decoded_instruction_RD <= 7'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 7'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 7'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 21'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 2'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_1_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_1_decoded_instruction_memory_type <= 2'h0;
      reservation_station_1_decoded_instruction_access_width <= 2'h0;
      reservation_station_1_fetch_PC <= 32'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RDold <= 5'h0;
      reservation_station_2_decoded_instruction_RD <= 7'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 7'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 7'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 21'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 2'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_2_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_2_decoded_instruction_memory_type <= 2'h0;
      reservation_station_2_decoded_instruction_access_width <= 2'h0;
      reservation_station_2_fetch_PC <= 32'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RDold <= 5'h0;
      reservation_station_3_decoded_instruction_RD <= 7'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 7'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 7'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 21'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 2'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_3_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_3_decoded_instruction_memory_type <= 2'h0;
      reservation_station_3_decoded_instruction_access_width <= 2'h0;
      reservation_station_3_fetch_PC <= 32'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RDold <= 5'h0;
      reservation_station_4_decoded_instruction_RD <= 7'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 7'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 7'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 21'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 2'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_4_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_4_decoded_instruction_memory_type <= 2'h0;
      reservation_station_4_decoded_instruction_access_width <= 2'h0;
      reservation_station_4_fetch_PC <= 32'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RDold <= 5'h0;
      reservation_station_5_decoded_instruction_RD <= 7'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 7'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 7'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 21'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 2'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_5_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_5_decoded_instruction_memory_type <= 2'h0;
      reservation_station_5_decoded_instruction_access_width <= 2'h0;
      reservation_station_5_fetch_PC <= 32'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RDold <= 5'h0;
      reservation_station_6_decoded_instruction_RD <= 7'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 7'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 7'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 21'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 2'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_6_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_6_decoded_instruction_memory_type <= 2'h0;
      reservation_station_6_decoded_instruction_access_width <= 2'h0;
      reservation_station_6_fetch_PC <= 32'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RDold <= 5'h0;
      reservation_station_7_decoded_instruction_RD <= 7'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 7'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 7'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 21'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 2'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_7_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_7_decoded_instruction_memory_type <= 2'h0;
      reservation_station_7_decoded_instruction_access_width <= 2'h0;
      reservation_station_7_fetch_PC <= 32'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RDold <= 5'h0;
      reservation_station_8_decoded_instruction_RD <= 7'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 7'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 7'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 21'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 2'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_8_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_8_decoded_instruction_memory_type <= 2'h0;
      reservation_station_8_decoded_instruction_access_width <= 2'h0;
      reservation_station_8_fetch_PC <= 32'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RDold <= 5'h0;
      reservation_station_9_decoded_instruction_RD <= 7'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 7'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 7'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 21'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 2'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_9_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_9_decoded_instruction_memory_type <= 2'h0;
      reservation_station_9_decoded_instruction_access_width <= 2'h0;
      reservation_station_9_fetch_PC <= 32'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RDold <= 5'h0;
      reservation_station_10_decoded_instruction_RD <= 7'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 7'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 7'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 21'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 2'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_10_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_10_decoded_instruction_memory_type <= 2'h0;
      reservation_station_10_decoded_instruction_access_width <= 2'h0;
      reservation_station_10_fetch_PC <= 32'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RDold <= 5'h0;
      reservation_station_11_decoded_instruction_RD <= 7'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 7'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 7'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 21'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 2'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_11_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_11_decoded_instruction_memory_type <= 2'h0;
      reservation_station_11_decoded_instruction_access_width <= 2'h0;
      reservation_station_11_fetch_PC <= 32'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RDold <= 5'h0;
      reservation_station_12_decoded_instruction_RD <= 7'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 7'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 7'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 21'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 2'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_12_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_12_decoded_instruction_memory_type <= 2'h0;
      reservation_station_12_decoded_instruction_access_width <= 2'h0;
      reservation_station_12_fetch_PC <= 32'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RDold <= 5'h0;
      reservation_station_13_decoded_instruction_RD <= 7'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 7'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 7'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 21'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 2'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_13_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_13_decoded_instruction_memory_type <= 2'h0;
      reservation_station_13_decoded_instruction_access_width <= 2'h0;
      reservation_station_13_fetch_PC <= 32'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RDold <= 5'h0;
      reservation_station_14_decoded_instruction_RD <= 7'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 7'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 7'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 21'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 2'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_14_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_14_decoded_instruction_memory_type <= 2'h0;
      reservation_station_14_decoded_instruction_access_width <= 2'h0;
      reservation_station_14_fetch_PC <= 32'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RDold <= 5'h0;
      reservation_station_15_decoded_instruction_RD <= 7'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 7'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 7'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 21'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 2'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_15_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_15_decoded_instruction_memory_type <= 2'h0;
      reservation_station_15_decoded_instruction_access_width <= 2'h0;
      reservation_station_15_fetch_PC <= 32'h0;
      reservation_station_15_valid <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic       written_vec_0;
      automatic logic       written_vec_1;
      automatic logic       written_vec_2;
      automatic logic       written_vec_3;
      automatic logic [1:0] _GEN_12;
      automatic logic [3:0] _GEN_13;
      automatic logic       _GEN_14;
      automatic logic       _GEN_15;
      automatic logic       _GEN_16;
      automatic logic       _GEN_17;
      automatic logic       _GEN_18;
      automatic logic       _GEN_19;
      automatic logic       _GEN_20;
      automatic logic       _GEN_21;
      automatic logic       _GEN_22;
      automatic logic       _GEN_23;
      automatic logic       _GEN_24;
      automatic logic       _GEN_25;
      automatic logic       _GEN_26;
      automatic logic       _GEN_27;
      automatic logic       _GEN_28;
      automatic logic       _GEN_29;
      automatic logic       _GEN_30;
      automatic logic       _GEN_31;
      automatic logic       _GEN_32;
      automatic logic       _GEN_33;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35;
      automatic logic       _GEN_36;
      automatic logic       _GEN_37;
      automatic logic       _GEN_38;
      automatic logic       _GEN_39;
      automatic logic       _GEN_40;
      automatic logic       _GEN_41;
      automatic logic       _GEN_42;
      automatic logic       _GEN_43;
      automatic logic       _GEN_44;
      automatic logic [1:0] _GEN_45;
      automatic logic [3:0] _GEN_46;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70;
      automatic logic       _GEN_71;
      automatic logic       _GEN_72;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93;
      automatic logic [1:0] _GEN_94;
      automatic logic [3:0] _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic [1:0] _GEN_127;
      automatic logic [3:0] _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176 =
        io_commit_valid & (io_commit_bits_is_misprediction | io_commit_bits_exception);
      automatic logic       _GEN_177 = _GEN_176 | good_to_go & front_index == 4'h0;
      automatic logic       _GEN_178 = _GEN_176 | good_to_go & front_index == 4'h1;
      automatic logic       _GEN_179 = _GEN_176 | good_to_go & front_index == 4'h2;
      automatic logic       _GEN_180 = _GEN_176 | good_to_go & front_index == 4'h3;
      automatic logic       _GEN_181 = _GEN_176 | good_to_go & front_index == 4'h4;
      automatic logic       _GEN_182 = _GEN_176 | good_to_go & front_index == 4'h5;
      automatic logic       _GEN_183 = _GEN_176 | good_to_go & front_index == 4'h6;
      automatic logic       _GEN_184 = _GEN_176 | good_to_go & front_index == 4'h7;
      automatic logic       _GEN_185 = _GEN_176 | good_to_go & front_index == 4'h8;
      automatic logic       _GEN_186 = _GEN_176 | good_to_go & front_index == 4'h9;
      automatic logic       _GEN_187 = _GEN_176 | good_to_go & front_index == 4'hA;
      automatic logic       _GEN_188 = _GEN_176 | good_to_go & front_index == 4'hB;
      automatic logic       _GEN_189 = _GEN_176 | good_to_go & front_index == 4'hC;
      automatic logic       _GEN_190 = _GEN_176 | good_to_go & front_index == 4'hD;
      automatic logic       _GEN_191 = _GEN_176 | good_to_go & front_index == 4'hE;
      automatic logic       _GEN_192 = _GEN_176 | good_to_go & (&front_index);
      written_vec_0 =
        io_backend_packet_0_valid & io_reserved_pointers_0_valid
        & (|(availalbe_RS_entries[4:2]));
      written_vec_1 =
        io_backend_packet_1_valid & io_reserved_pointers_1_valid
        & (|(availalbe_RS_entries[4:2]));
      written_vec_2 =
        io_backend_packet_2_valid & io_reserved_pointers_2_valid
        & (|(availalbe_RS_entries[4:2]));
      written_vec_3 =
        io_backend_packet_3_valid & io_reserved_pointers_3_valid
        & (|(availalbe_RS_entries[4:2]));
      _GEN_12 = {1'h0, written_vec_0};
      _GEN_13 = back_index + {3'h0, written_vec_0 - 1'h1};
      _GEN_14 = _GEN_13 == 4'h0;
      _GEN_15 = written_vec_0 & _GEN_14;
      _GEN_16 = _GEN_13 == 4'h1;
      _GEN_17 = written_vec_0 & _GEN_16;
      _GEN_18 = _GEN_13 == 4'h2;
      _GEN_19 = written_vec_0 & _GEN_18;
      _GEN_20 = _GEN_13 == 4'h3;
      _GEN_21 = written_vec_0 & _GEN_20;
      _GEN_22 = _GEN_13 == 4'h4;
      _GEN_23 = written_vec_0 & _GEN_22;
      _GEN_24 = _GEN_13 == 4'h5;
      _GEN_25 = written_vec_0 & _GEN_24;
      _GEN_26 = _GEN_13 == 4'h6;
      _GEN_27 = written_vec_0 & _GEN_26;
      _GEN_28 = _GEN_13 == 4'h7;
      _GEN_29 = written_vec_0 & _GEN_28;
      _GEN_30 = _GEN_13 == 4'h8;
      _GEN_31 = written_vec_0 & _GEN_30;
      _GEN_32 = _GEN_13 == 4'h9;
      _GEN_33 = written_vec_0 & _GEN_32;
      _GEN_34 = _GEN_13 == 4'hA;
      _GEN_35 = written_vec_0 & _GEN_34;
      _GEN_36 = _GEN_13 == 4'hB;
      _GEN_37 = written_vec_0 & _GEN_36;
      _GEN_38 = _GEN_13 == 4'hC;
      _GEN_39 = written_vec_0 & _GEN_38;
      _GEN_40 = _GEN_13 == 4'hD;
      _GEN_41 = written_vec_0 & _GEN_40;
      _GEN_42 = _GEN_13 == 4'hE;
      _GEN_43 = written_vec_0 & _GEN_42;
      _GEN_44 = written_vec_0 & (&_GEN_13);
      _GEN_45 = {1'h0, written_vec_1};
      _GEN_46 = back_index + {2'h0, _GEN_12 + _GEN_45 - 2'h1};
      _GEN_47 = _GEN_46 == 4'h0;
      _GEN_48 = written_vec_1 & _GEN_47;
      _GEN_49 = _GEN_46 == 4'h1;
      _GEN_50 = written_vec_1 & _GEN_49;
      _GEN_51 = _GEN_46 == 4'h2;
      _GEN_52 = written_vec_1 & _GEN_51;
      _GEN_53 = _GEN_46 == 4'h3;
      _GEN_54 = written_vec_1 & _GEN_53;
      _GEN_55 = _GEN_46 == 4'h4;
      _GEN_56 = written_vec_1 & _GEN_55;
      _GEN_57 = _GEN_46 == 4'h5;
      _GEN_58 = written_vec_1 & _GEN_57;
      _GEN_59 = _GEN_46 == 4'h6;
      _GEN_60 = written_vec_1 & _GEN_59;
      _GEN_61 = _GEN_46 == 4'h7;
      _GEN_62 = written_vec_1 & _GEN_61;
      _GEN_63 = _GEN_46 == 4'h8;
      _GEN_64 = written_vec_1 & _GEN_63;
      _GEN_65 = _GEN_46 == 4'h9;
      _GEN_66 = written_vec_1 & _GEN_65;
      _GEN_67 = _GEN_46 == 4'hA;
      _GEN_68 = written_vec_1 & _GEN_67;
      _GEN_69 = _GEN_46 == 4'hB;
      _GEN_70 = written_vec_1 & _GEN_69;
      _GEN_71 = _GEN_46 == 4'hC;
      _GEN_72 = written_vec_1 & _GEN_71;
      _GEN_73 = _GEN_46 == 4'hD;
      _GEN_74 = written_vec_1 & _GEN_73;
      _GEN_75 = _GEN_46 == 4'hE;
      _GEN_76 = written_vec_1 & _GEN_75;
      _GEN_77 = written_vec_1 & (&_GEN_46);
      _GEN_78 =
        written_vec_1
          ? _GEN_47 | _GEN_15 | reservation_station_0_valid
          : _GEN_15 | reservation_station_0_valid;
      _GEN_79 =
        written_vec_1
          ? _GEN_49 | _GEN_17 | reservation_station_1_valid
          : _GEN_17 | reservation_station_1_valid;
      _GEN_80 =
        written_vec_1
          ? _GEN_51 | _GEN_19 | reservation_station_2_valid
          : _GEN_19 | reservation_station_2_valid;
      _GEN_81 =
        written_vec_1
          ? _GEN_53 | _GEN_21 | reservation_station_3_valid
          : _GEN_21 | reservation_station_3_valid;
      _GEN_82 =
        written_vec_1
          ? _GEN_55 | _GEN_23 | reservation_station_4_valid
          : _GEN_23 | reservation_station_4_valid;
      _GEN_83 =
        written_vec_1
          ? _GEN_57 | _GEN_25 | reservation_station_5_valid
          : _GEN_25 | reservation_station_5_valid;
      _GEN_84 =
        written_vec_1
          ? _GEN_59 | _GEN_27 | reservation_station_6_valid
          : _GEN_27 | reservation_station_6_valid;
      _GEN_85 =
        written_vec_1
          ? _GEN_61 | _GEN_29 | reservation_station_7_valid
          : _GEN_29 | reservation_station_7_valid;
      _GEN_86 =
        written_vec_1
          ? _GEN_63 | _GEN_31 | reservation_station_8_valid
          : _GEN_31 | reservation_station_8_valid;
      _GEN_87 =
        written_vec_1
          ? _GEN_65 | _GEN_33 | reservation_station_9_valid
          : _GEN_33 | reservation_station_9_valid;
      _GEN_88 =
        written_vec_1
          ? _GEN_67 | _GEN_35 | reservation_station_10_valid
          : _GEN_35 | reservation_station_10_valid;
      _GEN_89 =
        written_vec_1
          ? _GEN_69 | _GEN_37 | reservation_station_11_valid
          : _GEN_37 | reservation_station_11_valid;
      _GEN_90 =
        written_vec_1
          ? _GEN_71 | _GEN_39 | reservation_station_12_valid
          : _GEN_39 | reservation_station_12_valid;
      _GEN_91 =
        written_vec_1
          ? _GEN_73 | _GEN_41 | reservation_station_13_valid
          : _GEN_41 | reservation_station_13_valid;
      _GEN_92 =
        written_vec_1
          ? _GEN_75 | _GEN_43 | reservation_station_14_valid
          : _GEN_43 | reservation_station_14_valid;
      _GEN_93 =
        written_vec_1
          ? (&_GEN_46) | _GEN_44 | reservation_station_15_valid
          : _GEN_44 | reservation_station_15_valid;
      _GEN_94 = {1'h0, written_vec_2};
      _GEN_95 = back_index + {2'h0, _GEN_12 + _GEN_45 + _GEN_94 - 2'h1};
      _GEN_96 = _GEN_95 == 4'h0;
      _GEN_97 = written_vec_2 & _GEN_96;
      _GEN_98 = _GEN_95 == 4'h1;
      _GEN_99 = written_vec_2 & _GEN_98;
      _GEN_100 = _GEN_95 == 4'h2;
      _GEN_101 = written_vec_2 & _GEN_100;
      _GEN_102 = _GEN_95 == 4'h3;
      _GEN_103 = written_vec_2 & _GEN_102;
      _GEN_104 = _GEN_95 == 4'h4;
      _GEN_105 = written_vec_2 & _GEN_104;
      _GEN_106 = _GEN_95 == 4'h5;
      _GEN_107 = written_vec_2 & _GEN_106;
      _GEN_108 = _GEN_95 == 4'h6;
      _GEN_109 = written_vec_2 & _GEN_108;
      _GEN_110 = _GEN_95 == 4'h7;
      _GEN_111 = written_vec_2 & _GEN_110;
      _GEN_112 = _GEN_95 == 4'h8;
      _GEN_113 = written_vec_2 & _GEN_112;
      _GEN_114 = _GEN_95 == 4'h9;
      _GEN_115 = written_vec_2 & _GEN_114;
      _GEN_116 = _GEN_95 == 4'hA;
      _GEN_117 = written_vec_2 & _GEN_116;
      _GEN_118 = _GEN_95 == 4'hB;
      _GEN_119 = written_vec_2 & _GEN_118;
      _GEN_120 = _GEN_95 == 4'hC;
      _GEN_121 = written_vec_2 & _GEN_120;
      _GEN_122 = _GEN_95 == 4'hD;
      _GEN_123 = written_vec_2 & _GEN_122;
      _GEN_124 = _GEN_95 == 4'hE;
      _GEN_125 = written_vec_2 & _GEN_124;
      _GEN_126 = written_vec_2 & (&_GEN_95);
      _GEN_127 = {1'h0, written_vec_3};
      _GEN_128 =
        back_index
        + {1'h0, {1'h0, _GEN_12 + _GEN_45} + {1'h0, _GEN_94 + _GEN_127} - 3'h1};
      _GEN_129 = _GEN_128 == 4'h0;
      _GEN_130 = written_vec_3 & _GEN_129;
      _GEN_131 = _GEN_128 == 4'h1;
      _GEN_132 = written_vec_3 & _GEN_131;
      _GEN_133 = _GEN_128 == 4'h2;
      _GEN_134 = written_vec_3 & _GEN_133;
      _GEN_135 = _GEN_128 == 4'h3;
      _GEN_136 = written_vec_3 & _GEN_135;
      _GEN_137 = _GEN_128 == 4'h4;
      _GEN_138 = written_vec_3 & _GEN_137;
      _GEN_139 = _GEN_128 == 4'h5;
      _GEN_140 = written_vec_3 & _GEN_139;
      _GEN_141 = _GEN_128 == 4'h6;
      _GEN_142 = written_vec_3 & _GEN_141;
      _GEN_143 = _GEN_128 == 4'h7;
      _GEN_144 = written_vec_3 & _GEN_143;
      _GEN_145 = _GEN_128 == 4'h8;
      _GEN_146 = written_vec_3 & _GEN_145;
      _GEN_147 = _GEN_128 == 4'h9;
      _GEN_148 = written_vec_3 & _GEN_147;
      _GEN_149 = _GEN_128 == 4'hA;
      _GEN_150 = written_vec_3 & _GEN_149;
      _GEN_151 = _GEN_128 == 4'hB;
      _GEN_152 = written_vec_3 & _GEN_151;
      _GEN_153 = _GEN_128 == 4'hC;
      _GEN_154 = written_vec_3 & _GEN_153;
      _GEN_155 = _GEN_128 == 4'hD;
      _GEN_156 = written_vec_3 & _GEN_155;
      _GEN_157 = _GEN_128 == 4'hE;
      _GEN_158 = written_vec_3 & _GEN_157;
      _GEN_159 = written_vec_3 & (&_GEN_128);
      _GEN_160 = _GEN_129 | _GEN_97;
      _GEN_161 = _GEN_131 | _GEN_99;
      _GEN_162 = _GEN_133 | _GEN_101;
      _GEN_163 = _GEN_135 | _GEN_103;
      _GEN_164 = _GEN_137 | _GEN_105;
      _GEN_165 = _GEN_139 | _GEN_107;
      _GEN_166 = _GEN_141 | _GEN_109;
      _GEN_167 = _GEN_143 | _GEN_111;
      _GEN_168 = _GEN_145 | _GEN_113;
      _GEN_169 = _GEN_147 | _GEN_115;
      _GEN_170 = _GEN_149 | _GEN_117;
      _GEN_171 = _GEN_151 | _GEN_119;
      _GEN_172 = _GEN_153 | _GEN_121;
      _GEN_173 = _GEN_155 | _GEN_123;
      _GEN_174 = _GEN_157 | _GEN_125;
      _GEN_175 = (&_GEN_128) | _GEN_126;
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_177
        & (~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_0_valid
             ? RS1_match_0
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_48
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_15
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_177
        & (~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_0_valid
             ? RS2_match_0
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_48
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_15
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_177) begin
        reservation_station_0_decoded_instruction_RDold <= 5'h0;
        reservation_station_0_decoded_instruction_RD <= 7'h0;
        reservation_station_0_decoded_instruction_RS1 <= 7'h0;
        reservation_station_0_decoded_instruction_RS2 <= 7'h0;
        reservation_station_0_decoded_instruction_IMM <= 21'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 2'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_0_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
        reservation_station_0_decoded_instruction_memory_type <= 2'h0;
        reservation_station_0_decoded_instruction_access_width <= 2'h0;
        reservation_station_0_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_193;
        automatic logic _GEN_194;
        _GEN_193 = written_vec_1 & _GEN_47;
        _GEN_194 = _GEN_193 | _GEN_15;
        if (_GEN_130) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_97) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_48) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_15) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_129)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_96)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_193)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_14)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_160 | _GEN_194 : _GEN_97 | _GEN_194)
          reservation_station_0_fetch_PC <= io_fetch_PC;
      end
      reservation_station_0_decoded_instruction_RD_valid <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_48
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_15
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_0_decoded_instruction_RD_valid);
      reservation_station_0_decoded_instruction_RS1_valid <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_48
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_15
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_0_decoded_instruction_RS1_valid);
      reservation_station_0_decoded_instruction_RS2_valid <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_48
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_15
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_0_decoded_instruction_RS2_valid);
      reservation_station_0_decoded_instruction_needs_ALU <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_48
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_15
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_0_decoded_instruction_needs_ALU);
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_48
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_15
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_0_decoded_instruction_needs_branch_unit);
      reservation_station_0_decoded_instruction_needs_CSRs <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_48
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_15
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_0_decoded_instruction_needs_CSRs);
      reservation_station_0_decoded_instruction_SUBTRACT <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_97
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_48
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_15
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_0_decoded_instruction_SUBTRACT);
      reservation_station_0_decoded_instruction_MULTIPLY <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_97
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_48
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_15
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_0_decoded_instruction_MULTIPLY);
      reservation_station_0_decoded_instruction_IS_IMM <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_97
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_48
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_15
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_0_decoded_instruction_IS_IMM);
      reservation_station_0_valid <=
        ~_GEN_177 & (written_vec_3 ? _GEN_160 | _GEN_78 : _GEN_97 | _GEN_78);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_178
        & (~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_1_valid
             ? RS1_match_1
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_50
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_17
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_178
        & (~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_1_valid
             ? RS2_match_1
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_50
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_17
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_178) begin
        reservation_station_1_decoded_instruction_RDold <= 5'h0;
        reservation_station_1_decoded_instruction_RD <= 7'h0;
        reservation_station_1_decoded_instruction_RS1 <= 7'h0;
        reservation_station_1_decoded_instruction_RS2 <= 7'h0;
        reservation_station_1_decoded_instruction_IMM <= 21'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 2'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_1_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
        reservation_station_1_decoded_instruction_memory_type <= 2'h0;
        reservation_station_1_decoded_instruction_access_width <= 2'h0;
        reservation_station_1_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_195;
        automatic logic _GEN_196;
        _GEN_195 = written_vec_1 & _GEN_49;
        _GEN_196 = _GEN_195 | _GEN_17;
        if (_GEN_132) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_99) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_50) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_17) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_131)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_98)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_195)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_16)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_161 | _GEN_196 : _GEN_99 | _GEN_196)
          reservation_station_1_fetch_PC <= io_fetch_PC;
      end
      reservation_station_1_decoded_instruction_RD_valid <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_50
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_17
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_1_decoded_instruction_RD_valid);
      reservation_station_1_decoded_instruction_RS1_valid <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_50
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_17
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_1_decoded_instruction_RS1_valid);
      reservation_station_1_decoded_instruction_RS2_valid <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_50
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_17
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_1_decoded_instruction_RS2_valid);
      reservation_station_1_decoded_instruction_needs_ALU <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_50
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_17
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_1_decoded_instruction_needs_ALU);
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_50
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_17
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_1_decoded_instruction_needs_branch_unit);
      reservation_station_1_decoded_instruction_needs_CSRs <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_50
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_17
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_1_decoded_instruction_needs_CSRs);
      reservation_station_1_decoded_instruction_SUBTRACT <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_99
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_50
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_17
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_1_decoded_instruction_SUBTRACT);
      reservation_station_1_decoded_instruction_MULTIPLY <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_99
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_50
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_17
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_1_decoded_instruction_MULTIPLY);
      reservation_station_1_decoded_instruction_IS_IMM <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_99
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_50
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_17
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_1_decoded_instruction_IS_IMM);
      reservation_station_1_valid <=
        ~_GEN_178 & (written_vec_3 ? _GEN_161 | _GEN_79 : _GEN_99 | _GEN_79);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_179
        & (~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_2_valid
             ? RS1_match_2
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_52
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_19
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_179
        & (~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_2_valid
             ? RS2_match_2
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_52
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_19
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_179) begin
        reservation_station_2_decoded_instruction_RDold <= 5'h0;
        reservation_station_2_decoded_instruction_RD <= 7'h0;
        reservation_station_2_decoded_instruction_RS1 <= 7'h0;
        reservation_station_2_decoded_instruction_RS2 <= 7'h0;
        reservation_station_2_decoded_instruction_IMM <= 21'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 2'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_2_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
        reservation_station_2_decoded_instruction_memory_type <= 2'h0;
        reservation_station_2_decoded_instruction_access_width <= 2'h0;
        reservation_station_2_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_197;
        automatic logic _GEN_198;
        _GEN_197 = written_vec_1 & _GEN_51;
        _GEN_198 = _GEN_197 | _GEN_19;
        if (_GEN_134) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_101) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_52) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_19) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_133)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_100)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_197)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_18)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_162 | _GEN_198 : _GEN_101 | _GEN_198)
          reservation_station_2_fetch_PC <= io_fetch_PC;
      end
      reservation_station_2_decoded_instruction_RD_valid <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_52
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_19
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_2_decoded_instruction_RD_valid);
      reservation_station_2_decoded_instruction_RS1_valid <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_52
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_19
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_2_decoded_instruction_RS1_valid);
      reservation_station_2_decoded_instruction_RS2_valid <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_52
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_19
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_2_decoded_instruction_RS2_valid);
      reservation_station_2_decoded_instruction_needs_ALU <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_52
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_19
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_2_decoded_instruction_needs_ALU);
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_52
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_19
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_2_decoded_instruction_needs_branch_unit);
      reservation_station_2_decoded_instruction_needs_CSRs <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_52
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_19
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_2_decoded_instruction_needs_CSRs);
      reservation_station_2_decoded_instruction_SUBTRACT <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_101
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_52
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_19
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_2_decoded_instruction_SUBTRACT);
      reservation_station_2_decoded_instruction_MULTIPLY <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_101
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_52
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_19
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_2_decoded_instruction_MULTIPLY);
      reservation_station_2_decoded_instruction_IS_IMM <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_101
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_52
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_19
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_2_decoded_instruction_IS_IMM);
      reservation_station_2_valid <=
        ~_GEN_179 & (written_vec_3 ? _GEN_162 | _GEN_80 : _GEN_101 | _GEN_80);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_180
        & (~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_3_valid
             ? RS1_match_3
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_54
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_21
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_180
        & (~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_3_valid
             ? RS2_match_3
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_54
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_21
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_180) begin
        reservation_station_3_decoded_instruction_RDold <= 5'h0;
        reservation_station_3_decoded_instruction_RD <= 7'h0;
        reservation_station_3_decoded_instruction_RS1 <= 7'h0;
        reservation_station_3_decoded_instruction_RS2 <= 7'h0;
        reservation_station_3_decoded_instruction_IMM <= 21'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 2'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_3_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
        reservation_station_3_decoded_instruction_memory_type <= 2'h0;
        reservation_station_3_decoded_instruction_access_width <= 2'h0;
        reservation_station_3_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_199;
        automatic logic _GEN_200;
        _GEN_199 = written_vec_1 & _GEN_53;
        _GEN_200 = _GEN_199 | _GEN_21;
        if (_GEN_136) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_103) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_54) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_21) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_135)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_102)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_199)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_20)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_163 | _GEN_200 : _GEN_103 | _GEN_200)
          reservation_station_3_fetch_PC <= io_fetch_PC;
      end
      reservation_station_3_decoded_instruction_RD_valid <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_54
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_21
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_3_decoded_instruction_RD_valid);
      reservation_station_3_decoded_instruction_RS1_valid <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_54
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_21
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_3_decoded_instruction_RS1_valid);
      reservation_station_3_decoded_instruction_RS2_valid <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_54
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_21
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_3_decoded_instruction_RS2_valid);
      reservation_station_3_decoded_instruction_needs_ALU <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_54
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_21
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_3_decoded_instruction_needs_ALU);
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_54
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_21
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_3_decoded_instruction_needs_branch_unit);
      reservation_station_3_decoded_instruction_needs_CSRs <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_54
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_21
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_3_decoded_instruction_needs_CSRs);
      reservation_station_3_decoded_instruction_SUBTRACT <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_103
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_54
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_21
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_3_decoded_instruction_SUBTRACT);
      reservation_station_3_decoded_instruction_MULTIPLY <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_103
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_54
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_21
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_3_decoded_instruction_MULTIPLY);
      reservation_station_3_decoded_instruction_IS_IMM <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_103
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_54
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_21
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_3_decoded_instruction_IS_IMM);
      reservation_station_3_valid <=
        ~_GEN_180 & (written_vec_3 ? _GEN_163 | _GEN_81 : _GEN_103 | _GEN_81);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_181
        & (~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_4_valid
             ? RS1_match_4
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_56
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_23
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_181
        & (~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_4_valid
             ? RS2_match_4
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_56
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_23
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_181) begin
        reservation_station_4_decoded_instruction_RDold <= 5'h0;
        reservation_station_4_decoded_instruction_RD <= 7'h0;
        reservation_station_4_decoded_instruction_RS1 <= 7'h0;
        reservation_station_4_decoded_instruction_RS2 <= 7'h0;
        reservation_station_4_decoded_instruction_IMM <= 21'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 2'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_4_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
        reservation_station_4_decoded_instruction_memory_type <= 2'h0;
        reservation_station_4_decoded_instruction_access_width <= 2'h0;
        reservation_station_4_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_201;
        automatic logic _GEN_202;
        _GEN_201 = written_vec_1 & _GEN_55;
        _GEN_202 = _GEN_201 | _GEN_23;
        if (_GEN_138) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_105) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_56) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_23) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_137)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_104)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_201)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_22)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_164 | _GEN_202 : _GEN_105 | _GEN_202)
          reservation_station_4_fetch_PC <= io_fetch_PC;
      end
      reservation_station_4_decoded_instruction_RD_valid <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_56
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_23
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_4_decoded_instruction_RD_valid);
      reservation_station_4_decoded_instruction_RS1_valid <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_56
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_23
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_4_decoded_instruction_RS1_valid);
      reservation_station_4_decoded_instruction_RS2_valid <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_56
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_23
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_4_decoded_instruction_RS2_valid);
      reservation_station_4_decoded_instruction_needs_ALU <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_56
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_23
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_4_decoded_instruction_needs_ALU);
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_56
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_23
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_4_decoded_instruction_needs_branch_unit);
      reservation_station_4_decoded_instruction_needs_CSRs <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_56
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_23
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_4_decoded_instruction_needs_CSRs);
      reservation_station_4_decoded_instruction_SUBTRACT <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_105
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_56
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_23
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_4_decoded_instruction_SUBTRACT);
      reservation_station_4_decoded_instruction_MULTIPLY <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_105
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_56
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_23
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_4_decoded_instruction_MULTIPLY);
      reservation_station_4_decoded_instruction_IS_IMM <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_105
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_56
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_23
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_4_decoded_instruction_IS_IMM);
      reservation_station_4_valid <=
        ~_GEN_181 & (written_vec_3 ? _GEN_164 | _GEN_82 : _GEN_105 | _GEN_82);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_182
        & (~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_5_valid
             ? RS1_match_5
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_58
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_25
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_182
        & (~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_5_valid
             ? RS2_match_5
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_58
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_25
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_182) begin
        reservation_station_5_decoded_instruction_RDold <= 5'h0;
        reservation_station_5_decoded_instruction_RD <= 7'h0;
        reservation_station_5_decoded_instruction_RS1 <= 7'h0;
        reservation_station_5_decoded_instruction_RS2 <= 7'h0;
        reservation_station_5_decoded_instruction_IMM <= 21'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 2'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_5_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
        reservation_station_5_decoded_instruction_memory_type <= 2'h0;
        reservation_station_5_decoded_instruction_access_width <= 2'h0;
        reservation_station_5_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_203;
        automatic logic _GEN_204;
        _GEN_203 = written_vec_1 & _GEN_57;
        _GEN_204 = _GEN_203 | _GEN_25;
        if (_GEN_140) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_107) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_58) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_25) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_139)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_106)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_203)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_24)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_165 | _GEN_204 : _GEN_107 | _GEN_204)
          reservation_station_5_fetch_PC <= io_fetch_PC;
      end
      reservation_station_5_decoded_instruction_RD_valid <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_58
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_25
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_5_decoded_instruction_RD_valid);
      reservation_station_5_decoded_instruction_RS1_valid <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_58
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_25
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_5_decoded_instruction_RS1_valid);
      reservation_station_5_decoded_instruction_RS2_valid <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_58
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_25
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_5_decoded_instruction_RS2_valid);
      reservation_station_5_decoded_instruction_needs_ALU <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_58
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_25
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_5_decoded_instruction_needs_ALU);
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_58
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_25
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_5_decoded_instruction_needs_branch_unit);
      reservation_station_5_decoded_instruction_needs_CSRs <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_58
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_25
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_5_decoded_instruction_needs_CSRs);
      reservation_station_5_decoded_instruction_SUBTRACT <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_107
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_58
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_25
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_5_decoded_instruction_SUBTRACT);
      reservation_station_5_decoded_instruction_MULTIPLY <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_107
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_58
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_25
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_5_decoded_instruction_MULTIPLY);
      reservation_station_5_decoded_instruction_IS_IMM <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_107
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_58
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_25
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_5_decoded_instruction_IS_IMM);
      reservation_station_5_valid <=
        ~_GEN_182 & (written_vec_3 ? _GEN_165 | _GEN_83 : _GEN_107 | _GEN_83);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_183
        & (~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_6_valid
             ? RS1_match_6
             : _GEN_142
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_109
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_60
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_183
        & (~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_6_valid
             ? RS2_match_6
             : _GEN_142
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_109
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_60
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_183) begin
        reservation_station_6_decoded_instruction_RDold <= 5'h0;
        reservation_station_6_decoded_instruction_RD <= 7'h0;
        reservation_station_6_decoded_instruction_RS1 <= 7'h0;
        reservation_station_6_decoded_instruction_RS2 <= 7'h0;
        reservation_station_6_decoded_instruction_IMM <= 21'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 2'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_6_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
        reservation_station_6_decoded_instruction_memory_type <= 2'h0;
        reservation_station_6_decoded_instruction_access_width <= 2'h0;
        reservation_station_6_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_205;
        automatic logic _GEN_206;
        _GEN_205 = written_vec_1 & _GEN_59;
        _GEN_206 = _GEN_205 | _GEN_27;
        if (_GEN_142) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_109) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_60) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_27) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_141)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_108)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_205)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_26)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_166 | _GEN_206 : _GEN_109 | _GEN_206)
          reservation_station_6_fetch_PC <= io_fetch_PC;
      end
      reservation_station_6_decoded_instruction_RD_valid <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_109
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_60
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_6_decoded_instruction_RD_valid);
      reservation_station_6_decoded_instruction_RS1_valid <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_109
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_60
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_6_decoded_instruction_RS1_valid);
      reservation_station_6_decoded_instruction_RS2_valid <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_109
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_60
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_6_decoded_instruction_RS2_valid);
      reservation_station_6_decoded_instruction_needs_ALU <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_109
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_60
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_6_decoded_instruction_needs_ALU);
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_109
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_60
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_6_decoded_instruction_needs_branch_unit);
      reservation_station_6_decoded_instruction_needs_CSRs <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_109
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_60
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_6_decoded_instruction_needs_CSRs);
      reservation_station_6_decoded_instruction_SUBTRACT <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_109
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_60
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_27
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_6_decoded_instruction_SUBTRACT);
      reservation_station_6_decoded_instruction_MULTIPLY <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_109
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_60
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_27
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_6_decoded_instruction_MULTIPLY);
      reservation_station_6_decoded_instruction_IS_IMM <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_109
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_60
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_27
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_6_decoded_instruction_IS_IMM);
      reservation_station_6_valid <=
        ~_GEN_183 & (written_vec_3 ? _GEN_166 | _GEN_84 : _GEN_109 | _GEN_84);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_184
        & (~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_7_valid
             ? RS1_match_7
             : _GEN_144
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_111
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_62
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_184
        & (~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_7_valid
             ? RS2_match_7
             : _GEN_144
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_111
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_62
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_184) begin
        reservation_station_7_decoded_instruction_RDold <= 5'h0;
        reservation_station_7_decoded_instruction_RD <= 7'h0;
        reservation_station_7_decoded_instruction_RS1 <= 7'h0;
        reservation_station_7_decoded_instruction_RS2 <= 7'h0;
        reservation_station_7_decoded_instruction_IMM <= 21'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 2'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_7_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
        reservation_station_7_decoded_instruction_memory_type <= 2'h0;
        reservation_station_7_decoded_instruction_access_width <= 2'h0;
        reservation_station_7_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_207;
        automatic logic _GEN_208;
        _GEN_207 = written_vec_1 & _GEN_61;
        _GEN_208 = _GEN_207 | _GEN_29;
        if (_GEN_144) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_111) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_62) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_29) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_143)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_110)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_207)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_28)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_167 | _GEN_208 : _GEN_111 | _GEN_208)
          reservation_station_7_fetch_PC <= io_fetch_PC;
      end
      reservation_station_7_decoded_instruction_RD_valid <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_111
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_62
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_7_decoded_instruction_RD_valid);
      reservation_station_7_decoded_instruction_RS1_valid <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_111
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_62
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_7_decoded_instruction_RS1_valid);
      reservation_station_7_decoded_instruction_RS2_valid <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_111
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_62
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_7_decoded_instruction_RS2_valid);
      reservation_station_7_decoded_instruction_needs_ALU <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_111
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_62
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_7_decoded_instruction_needs_ALU);
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_111
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_62
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_7_decoded_instruction_needs_branch_unit);
      reservation_station_7_decoded_instruction_needs_CSRs <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_111
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_62
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_7_decoded_instruction_needs_CSRs);
      reservation_station_7_decoded_instruction_SUBTRACT <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_111
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_62
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_29
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_7_decoded_instruction_SUBTRACT);
      reservation_station_7_decoded_instruction_MULTIPLY <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_111
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_62
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_29
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_7_decoded_instruction_MULTIPLY);
      reservation_station_7_decoded_instruction_IS_IMM <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_111
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_62
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_29
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_7_decoded_instruction_IS_IMM);
      reservation_station_7_valid <=
        ~_GEN_184 & (written_vec_3 ? _GEN_167 | _GEN_85 : _GEN_111 | _GEN_85);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_185
        & (~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_8_valid
             ? RS1_match_8
             : _GEN_146
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_113
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_64
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_185
        & (~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_8_valid
             ? RS2_match_8
             : _GEN_146
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_113
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_64
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_185) begin
        reservation_station_8_decoded_instruction_RDold <= 5'h0;
        reservation_station_8_decoded_instruction_RD <= 7'h0;
        reservation_station_8_decoded_instruction_RS1 <= 7'h0;
        reservation_station_8_decoded_instruction_RS2 <= 7'h0;
        reservation_station_8_decoded_instruction_IMM <= 21'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 2'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_8_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
        reservation_station_8_decoded_instruction_memory_type <= 2'h0;
        reservation_station_8_decoded_instruction_access_width <= 2'h0;
        reservation_station_8_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_209;
        automatic logic _GEN_210;
        _GEN_209 = written_vec_1 & _GEN_63;
        _GEN_210 = _GEN_209 | _GEN_31;
        if (_GEN_146) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_113) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_64) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_31) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_145)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_112)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_209)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_30)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_168 | _GEN_210 : _GEN_113 | _GEN_210)
          reservation_station_8_fetch_PC <= io_fetch_PC;
      end
      reservation_station_8_decoded_instruction_RD_valid <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_113
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_64
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_8_decoded_instruction_RD_valid);
      reservation_station_8_decoded_instruction_RS1_valid <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_113
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_64
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_8_decoded_instruction_RS1_valid);
      reservation_station_8_decoded_instruction_RS2_valid <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_113
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_64
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_8_decoded_instruction_RS2_valid);
      reservation_station_8_decoded_instruction_needs_ALU <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_113
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_64
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_8_decoded_instruction_needs_ALU);
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_113
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_64
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_8_decoded_instruction_needs_branch_unit);
      reservation_station_8_decoded_instruction_needs_CSRs <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_113
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_64
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_8_decoded_instruction_needs_CSRs);
      reservation_station_8_decoded_instruction_SUBTRACT <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_113
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_64
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_31
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_8_decoded_instruction_SUBTRACT);
      reservation_station_8_decoded_instruction_MULTIPLY <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_113
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_64
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_31
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_8_decoded_instruction_MULTIPLY);
      reservation_station_8_decoded_instruction_IS_IMM <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_113
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_64
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_31
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_8_decoded_instruction_IS_IMM);
      reservation_station_8_valid <=
        ~_GEN_185 & (written_vec_3 ? _GEN_168 | _GEN_86 : _GEN_113 | _GEN_86);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_186
        & (~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_9_valid
             ? RS1_match_9
             : _GEN_148
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_115
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_66
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_186
        & (~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_9_valid
             ? RS2_match_9
             : _GEN_148
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_115
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_66
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_186) begin
        reservation_station_9_decoded_instruction_RDold <= 5'h0;
        reservation_station_9_decoded_instruction_RD <= 7'h0;
        reservation_station_9_decoded_instruction_RS1 <= 7'h0;
        reservation_station_9_decoded_instruction_RS2 <= 7'h0;
        reservation_station_9_decoded_instruction_IMM <= 21'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 2'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_9_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
        reservation_station_9_decoded_instruction_memory_type <= 2'h0;
        reservation_station_9_decoded_instruction_access_width <= 2'h0;
        reservation_station_9_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_211;
        automatic logic _GEN_212;
        _GEN_211 = written_vec_1 & _GEN_65;
        _GEN_212 = _GEN_211 | _GEN_33;
        if (_GEN_148) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_115) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_66) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_33) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_147)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_114)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_211)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_32)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_169 | _GEN_212 : _GEN_115 | _GEN_212)
          reservation_station_9_fetch_PC <= io_fetch_PC;
      end
      reservation_station_9_decoded_instruction_RD_valid <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_115
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_66
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_9_decoded_instruction_RD_valid);
      reservation_station_9_decoded_instruction_RS1_valid <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_115
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_66
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_9_decoded_instruction_RS1_valid);
      reservation_station_9_decoded_instruction_RS2_valid <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_115
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_66
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_9_decoded_instruction_RS2_valid);
      reservation_station_9_decoded_instruction_needs_ALU <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_115
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_66
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_9_decoded_instruction_needs_ALU);
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_115
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_66
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_9_decoded_instruction_needs_branch_unit);
      reservation_station_9_decoded_instruction_needs_CSRs <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_115
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_66
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_9_decoded_instruction_needs_CSRs);
      reservation_station_9_decoded_instruction_SUBTRACT <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_115
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_66
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_33
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_9_decoded_instruction_SUBTRACT);
      reservation_station_9_decoded_instruction_MULTIPLY <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_115
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_66
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_33
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_9_decoded_instruction_MULTIPLY);
      reservation_station_9_decoded_instruction_IS_IMM <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_115
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_66
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_33
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_9_decoded_instruction_IS_IMM);
      reservation_station_9_valid <=
        ~_GEN_186 & (written_vec_3 ? _GEN_169 | _GEN_87 : _GEN_115 | _GEN_87);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_187
        & (~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_10_valid
             ? RS1_match_10
             : _GEN_150
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_117
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_68
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_187
        & (~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_10_valid
             ? RS2_match_10
             : _GEN_150
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_117
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_68
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_187) begin
        reservation_station_10_decoded_instruction_RDold <= 5'h0;
        reservation_station_10_decoded_instruction_RD <= 7'h0;
        reservation_station_10_decoded_instruction_RS1 <= 7'h0;
        reservation_station_10_decoded_instruction_RS2 <= 7'h0;
        reservation_station_10_decoded_instruction_IMM <= 21'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 2'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_10_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
        reservation_station_10_decoded_instruction_memory_type <= 2'h0;
        reservation_station_10_decoded_instruction_access_width <= 2'h0;
        reservation_station_10_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_213;
        automatic logic _GEN_214;
        _GEN_213 = written_vec_1 & _GEN_67;
        _GEN_214 = _GEN_213 | _GEN_35;
        if (_GEN_150) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_117) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_68) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_35) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_149)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_116)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_213)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_34)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_170 | _GEN_214 : _GEN_117 | _GEN_214)
          reservation_station_10_fetch_PC <= io_fetch_PC;
      end
      reservation_station_10_decoded_instruction_RD_valid <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_117
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_68
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_10_decoded_instruction_RD_valid);
      reservation_station_10_decoded_instruction_RS1_valid <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_117
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_68
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_10_decoded_instruction_RS1_valid);
      reservation_station_10_decoded_instruction_RS2_valid <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_117
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_68
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_10_decoded_instruction_RS2_valid);
      reservation_station_10_decoded_instruction_needs_ALU <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_117
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_68
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_10_decoded_instruction_needs_ALU);
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_117
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_68
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_10_decoded_instruction_needs_branch_unit);
      reservation_station_10_decoded_instruction_needs_CSRs <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_117
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_68
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_10_decoded_instruction_needs_CSRs);
      reservation_station_10_decoded_instruction_SUBTRACT <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_117
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_68
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_35
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_10_decoded_instruction_SUBTRACT);
      reservation_station_10_decoded_instruction_MULTIPLY <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_117
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_68
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_35
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_10_decoded_instruction_MULTIPLY);
      reservation_station_10_decoded_instruction_IS_IMM <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_117
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_68
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_35
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_10_decoded_instruction_IS_IMM);
      reservation_station_10_valid <=
        ~_GEN_187 & (written_vec_3 ? _GEN_170 | _GEN_88 : _GEN_117 | _GEN_88);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_188
        & (~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_11_valid
             ? RS1_match_11
             : _GEN_152
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_119
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_70
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_188
        & (~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_11_valid
             ? RS2_match_11
             : _GEN_152
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_119
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_70
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_188) begin
        reservation_station_11_decoded_instruction_RDold <= 5'h0;
        reservation_station_11_decoded_instruction_RD <= 7'h0;
        reservation_station_11_decoded_instruction_RS1 <= 7'h0;
        reservation_station_11_decoded_instruction_RS2 <= 7'h0;
        reservation_station_11_decoded_instruction_IMM <= 21'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 2'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_11_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
        reservation_station_11_decoded_instruction_memory_type <= 2'h0;
        reservation_station_11_decoded_instruction_access_width <= 2'h0;
        reservation_station_11_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_215;
        automatic logic _GEN_216;
        _GEN_215 = written_vec_1 & _GEN_69;
        _GEN_216 = _GEN_215 | _GEN_37;
        if (_GEN_152) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_119) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_70) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_37) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_151)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_118)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_215)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_36)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_171 | _GEN_216 : _GEN_119 | _GEN_216)
          reservation_station_11_fetch_PC <= io_fetch_PC;
      end
      reservation_station_11_decoded_instruction_RD_valid <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_119
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_70
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_11_decoded_instruction_RD_valid);
      reservation_station_11_decoded_instruction_RS1_valid <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_119
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_70
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_11_decoded_instruction_RS1_valid);
      reservation_station_11_decoded_instruction_RS2_valid <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_119
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_70
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_11_decoded_instruction_RS2_valid);
      reservation_station_11_decoded_instruction_needs_ALU <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_119
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_70
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_11_decoded_instruction_needs_ALU);
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_119
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_70
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_11_decoded_instruction_needs_branch_unit);
      reservation_station_11_decoded_instruction_needs_CSRs <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_119
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_70
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_11_decoded_instruction_needs_CSRs);
      reservation_station_11_decoded_instruction_SUBTRACT <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_119
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_70
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_37
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_11_decoded_instruction_SUBTRACT);
      reservation_station_11_decoded_instruction_MULTIPLY <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_119
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_70
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_37
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_11_decoded_instruction_MULTIPLY);
      reservation_station_11_decoded_instruction_IS_IMM <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_119
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_70
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_37
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_11_decoded_instruction_IS_IMM);
      reservation_station_11_valid <=
        ~_GEN_188 & (written_vec_3 ? _GEN_171 | _GEN_89 : _GEN_119 | _GEN_89);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_189
        & (~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_12_valid
             ? RS1_match_12
             : _GEN_154
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_121
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_72
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_189
        & (~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_12_valid
             ? RS2_match_12
             : _GEN_154
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_121
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_72
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_189) begin
        reservation_station_12_decoded_instruction_RDold <= 5'h0;
        reservation_station_12_decoded_instruction_RD <= 7'h0;
        reservation_station_12_decoded_instruction_RS1 <= 7'h0;
        reservation_station_12_decoded_instruction_RS2 <= 7'h0;
        reservation_station_12_decoded_instruction_IMM <= 21'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 2'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_12_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
        reservation_station_12_decoded_instruction_memory_type <= 2'h0;
        reservation_station_12_decoded_instruction_access_width <= 2'h0;
        reservation_station_12_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_217;
        automatic logic _GEN_218;
        _GEN_217 = written_vec_1 & _GEN_71;
        _GEN_218 = _GEN_217 | _GEN_39;
        if (_GEN_154) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_121) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_72) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_39) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_153)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_120)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_217)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_38)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_172 | _GEN_218 : _GEN_121 | _GEN_218)
          reservation_station_12_fetch_PC <= io_fetch_PC;
      end
      reservation_station_12_decoded_instruction_RD_valid <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_72
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_12_decoded_instruction_RD_valid);
      reservation_station_12_decoded_instruction_RS1_valid <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_72
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_12_decoded_instruction_RS1_valid);
      reservation_station_12_decoded_instruction_RS2_valid <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_72
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_12_decoded_instruction_RS2_valid);
      reservation_station_12_decoded_instruction_needs_ALU <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_72
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_12_decoded_instruction_needs_ALU);
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_72
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_12_decoded_instruction_needs_branch_unit);
      reservation_station_12_decoded_instruction_needs_CSRs <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_72
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_12_decoded_instruction_needs_CSRs);
      reservation_station_12_decoded_instruction_SUBTRACT <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_121
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_72
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_39
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_12_decoded_instruction_SUBTRACT);
      reservation_station_12_decoded_instruction_MULTIPLY <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_121
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_72
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_39
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_12_decoded_instruction_MULTIPLY);
      reservation_station_12_decoded_instruction_IS_IMM <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_121
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_72
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_39
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_12_decoded_instruction_IS_IMM);
      reservation_station_12_valid <=
        ~_GEN_189 & (written_vec_3 ? _GEN_172 | _GEN_90 : _GEN_121 | _GEN_90);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_190
        & (~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_13_valid
             ? RS1_match_13
             : _GEN_156
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_123
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_190
        & (~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_13_valid
             ? RS2_match_13
             : _GEN_156
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_123
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_190) begin
        reservation_station_13_decoded_instruction_RDold <= 5'h0;
        reservation_station_13_decoded_instruction_RD <= 7'h0;
        reservation_station_13_decoded_instruction_RS1 <= 7'h0;
        reservation_station_13_decoded_instruction_RS2 <= 7'h0;
        reservation_station_13_decoded_instruction_IMM <= 21'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 2'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_13_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
        reservation_station_13_decoded_instruction_memory_type <= 2'h0;
        reservation_station_13_decoded_instruction_access_width <= 2'h0;
        reservation_station_13_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_219;
        automatic logic _GEN_220;
        _GEN_219 = written_vec_1 & _GEN_73;
        _GEN_220 = _GEN_219 | _GEN_41;
        if (_GEN_156) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_123) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_74) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_41) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_155)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_122)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_219)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_40)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_173 | _GEN_220 : _GEN_123 | _GEN_220)
          reservation_station_13_fetch_PC <= io_fetch_PC;
      end
      reservation_station_13_decoded_instruction_RD_valid <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_13_decoded_instruction_RD_valid);
      reservation_station_13_decoded_instruction_RS1_valid <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_13_decoded_instruction_RS1_valid);
      reservation_station_13_decoded_instruction_RS2_valid <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_13_decoded_instruction_RS2_valid);
      reservation_station_13_decoded_instruction_needs_ALU <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_13_decoded_instruction_needs_ALU);
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_13_decoded_instruction_needs_branch_unit);
      reservation_station_13_decoded_instruction_needs_CSRs <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_13_decoded_instruction_needs_CSRs);
      reservation_station_13_decoded_instruction_SUBTRACT <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_123
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_74
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_41
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_13_decoded_instruction_SUBTRACT);
      reservation_station_13_decoded_instruction_MULTIPLY <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_123
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_74
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_41
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_13_decoded_instruction_MULTIPLY);
      reservation_station_13_decoded_instruction_IS_IMM <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_123
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_41
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_13_decoded_instruction_IS_IMM);
      reservation_station_13_valid <=
        ~_GEN_190 & (written_vec_3 ? _GEN_173 | _GEN_91 : _GEN_123 | _GEN_91);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_191
        & (~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_14_valid
             ? RS1_match_14
             : _GEN_158
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_125
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_76
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_43
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_191
        & (~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_14_valid
             ? RS2_match_14
             : _GEN_158
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_125
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_76
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_43
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_191) begin
        reservation_station_14_decoded_instruction_RDold <= 5'h0;
        reservation_station_14_decoded_instruction_RD <= 7'h0;
        reservation_station_14_decoded_instruction_RS1 <= 7'h0;
        reservation_station_14_decoded_instruction_RS2 <= 7'h0;
        reservation_station_14_decoded_instruction_IMM <= 21'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 2'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_14_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
        reservation_station_14_decoded_instruction_memory_type <= 2'h0;
        reservation_station_14_decoded_instruction_access_width <= 2'h0;
        reservation_station_14_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_221;
        automatic logic _GEN_222;
        _GEN_221 = written_vec_1 & _GEN_75;
        _GEN_222 = _GEN_221 | _GEN_43;
        if (_GEN_158) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_125) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_76) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_43) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_157)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_124)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_221)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_42)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_174 | _GEN_222 : _GEN_125 | _GEN_222)
          reservation_station_14_fetch_PC <= io_fetch_PC;
      end
      reservation_station_14_decoded_instruction_RD_valid <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_43
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_14_decoded_instruction_RD_valid);
      reservation_station_14_decoded_instruction_RS1_valid <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_43
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_14_decoded_instruction_RS1_valid);
      reservation_station_14_decoded_instruction_RS2_valid <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_43
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_14_decoded_instruction_RS2_valid);
      reservation_station_14_decoded_instruction_needs_ALU <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_43
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_14_decoded_instruction_needs_ALU);
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_43
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_14_decoded_instruction_needs_branch_unit);
      reservation_station_14_decoded_instruction_needs_CSRs <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_43
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_14_decoded_instruction_needs_CSRs);
      reservation_station_14_decoded_instruction_SUBTRACT <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_125
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_76
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_43
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_14_decoded_instruction_SUBTRACT);
      reservation_station_14_decoded_instruction_MULTIPLY <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_125
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_76
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_43
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_14_decoded_instruction_MULTIPLY);
      reservation_station_14_decoded_instruction_IS_IMM <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_125
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_76
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_43
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_14_decoded_instruction_IS_IMM);
      reservation_station_14_valid <=
        ~_GEN_191 & (written_vec_3 ? _GEN_174 | _GEN_92 : _GEN_125 | _GEN_92);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_192
        & (~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_15_valid
             ? RS1_match_15
             : _GEN_159
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_126
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_77
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_44
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_192
        & (~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_15_valid
             ? RS2_match_15
             : _GEN_159
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_126
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_77
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_44
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_192) begin
        reservation_station_15_decoded_instruction_RDold <= 5'h0;
        reservation_station_15_decoded_instruction_RD <= 7'h0;
        reservation_station_15_decoded_instruction_RS1 <= 7'h0;
        reservation_station_15_decoded_instruction_RS2 <= 7'h0;
        reservation_station_15_decoded_instruction_IMM <= 21'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 2'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_15_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
        reservation_station_15_decoded_instruction_memory_type <= 2'h0;
        reservation_station_15_decoded_instruction_access_width <= 2'h0;
        reservation_station_15_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_223;
        automatic logic _GEN_224;
        _GEN_223 = written_vec_1 & (&_GEN_46);
        _GEN_224 = _GEN_223 | _GEN_44;
        if (_GEN_159) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_126) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_77) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_44) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & (&_GEN_128))
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & (&_GEN_95))
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_223)
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & (&_GEN_13))
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_175 | _GEN_224 : _GEN_126 | _GEN_224)
          reservation_station_15_fetch_PC <= io_fetch_PC;
      end
      reservation_station_15_decoded_instruction_RD_valid <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_77
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_44
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_15_decoded_instruction_RD_valid);
      reservation_station_15_decoded_instruction_RS1_valid <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_77
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_44
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_15_decoded_instruction_RS1_valid);
      reservation_station_15_decoded_instruction_RS2_valid <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_77
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_44
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_15_decoded_instruction_RS2_valid);
      reservation_station_15_decoded_instruction_needs_ALU <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_77
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_44
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_15_decoded_instruction_needs_ALU);
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_77
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_44
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_15_decoded_instruction_needs_branch_unit);
      reservation_station_15_decoded_instruction_needs_CSRs <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_77
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_44
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_15_decoded_instruction_needs_CSRs);
      reservation_station_15_decoded_instruction_SUBTRACT <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_126
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_77
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_44
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_15_decoded_instruction_SUBTRACT);
      reservation_station_15_decoded_instruction_MULTIPLY <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_126
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_77
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_44
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_15_decoded_instruction_MULTIPLY);
      reservation_station_15_decoded_instruction_IS_IMM <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_126
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_77
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_44
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_15_decoded_instruction_IS_IMM);
      reservation_station_15_valid <=
        ~_GEN_192 & (written_vec_3 ? _GEN_175 | _GEN_93 : _GEN_126 | _GEN_93);
      if (_GEN_176) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        front_pointer <= front_pointer + {4'h0, good_to_go};
        back_pointer <=
          back_pointer + {2'h0, {1'h0, _GEN_12 + _GEN_45} + {1'h0, _GEN_94 + _GEN_127}};
      end
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_1_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_2_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_3_ready = |(availalbe_RS_entries[4:2]);
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits_RD = _GEN_1[front_index];
  assign io_RF_inputs_3_bits_RS1 = _GEN_2[front_index];
  assign io_RF_inputs_3_bits_RS2 = _GEN_4[front_index];
  assign io_RF_inputs_3_bits_IMM = _GEN_6[front_index];
  assign io_RF_inputs_3_bits_FUNCT3 = _GEN_7[front_index];
  assign io_RF_inputs_3_bits_MOB_index = _GEN_8[front_index];
  assign io_RF_inputs_3_bits_memory_type = _GEN_9[front_index];
  assign io_RF_inputs_3_bits_access_width = _GEN_10[front_index];
endmodule

