--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml lcd_top.twx lcd_top.ncd -o lcd_top.twr lcd_top.pcf -ucf
s3e_xc3s500e_fg320.ucf

Design file:              lcd_top.ncd
Physical constraint file: lcd_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1276 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.179ns.
--------------------------------------------------------------------------------

Paths for end point lcd_unit/tmr_unit/cont_reg_14 (SLICE_X52Y37.G1), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y39.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y30.F2      net (fanout=16)       1.759   est_reg_FSM_FFd3
    SLICE_X51Y30.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.G1      net (fanout=2)        0.666   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y37.G1      net (fanout=10)       0.917   lcd_unit/tmr_unit/N01
    SLICE_X52Y37.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<15>
                                                       lcd_unit/tmr_unit/cont_next<14>1
                                                       lcd_unit/tmr_unit/cont_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (3.829ns logic, 3.342ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.160ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd4 to lcd_unit/tmr_unit/cont_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y38.XQ      Tcko                  0.514   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X51Y30.F4      net (fanout=16)       1.749   est_reg_FSM_FFd4
    SLICE_X51Y30.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.G1      net (fanout=2)        0.666   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y37.G1      net (fanout=10)       0.917   lcd_unit/tmr_unit/N01
    SLICE_X52Y37.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<15>
                                                       lcd_unit/tmr_unit/cont_next<14>1
                                                       lcd_unit/tmr_unit/cont_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.160ns (3.828ns logic, 3.332ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y39.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y31.F2      net (fanout=16)       1.759   est_reg_FSM_FFd3
    SLICE_X51Y31.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.G1      net (fanout=2)        0.666   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y37.G1      net (fanout=10)       0.917   lcd_unit/tmr_unit/N01
    SLICE_X52Y37.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<15>
                                                       lcd_unit/tmr_unit/cont_next<14>1
                                                       lcd_unit/tmr_unit/cont_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (3.726ns logic, 3.342ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_unit/tmr_unit/cont_reg_15 (SLICE_X52Y37.F1), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.166ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y39.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y30.F2      net (fanout=16)       1.759   est_reg_FSM_FFd3
    SLICE_X51Y30.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.G1      net (fanout=2)        0.666   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y37.F1      net (fanout=10)       0.912   lcd_unit/tmr_unit/N01
    SLICE_X52Y37.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<15>
                                                       lcd_unit/tmr_unit/cont_next<15>1
                                                       lcd_unit/tmr_unit/cont_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.166ns (3.829ns logic, 3.337ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd4 to lcd_unit/tmr_unit/cont_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y38.XQ      Tcko                  0.514   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X51Y30.F4      net (fanout=16)       1.749   est_reg_FSM_FFd4
    SLICE_X51Y30.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.G1      net (fanout=2)        0.666   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y37.F1      net (fanout=10)       0.912   lcd_unit/tmr_unit/N01
    SLICE_X52Y37.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<15>
                                                       lcd_unit/tmr_unit/cont_next<15>1
                                                       lcd_unit/tmr_unit/cont_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.828ns logic, 3.327ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y39.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y31.F2      net (fanout=16)       1.759   est_reg_FSM_FFd3
    SLICE_X51Y31.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.G1      net (fanout=2)        0.666   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X54Y34.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y37.F1      net (fanout=10)       0.912   lcd_unit/tmr_unit/N01
    SLICE_X52Y37.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<15>
                                                       lcd_unit/tmr_unit/cont_next<15>1
                                                       lcd_unit/tmr_unit/cont_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (3.726ns logic, 3.337ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point lcd_unit/tmr_unit/cont_reg_5 (SLICE_X52Y31.F2), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.125ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.014 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y39.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y30.F2      net (fanout=16)       1.759   est_reg_FSM_FFd3
    SLICE_X51Y30.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X55Y35.G4      net (fanout=2)        0.580   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X55Y35.Y       Tilo                  0.612   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y31.F2      net (fanout=10)       1.005   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y31.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<5>
                                                       lcd_unit/tmr_unit/cont_next<5>1
                                                       lcd_unit/tmr_unit/cont_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (3.781ns logic, 3.344ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.014 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd4 to lcd_unit/tmr_unit/cont_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y38.XQ      Tcko                  0.514   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X51Y30.F4      net (fanout=16)       1.749   est_reg_FSM_FFd4
    SLICE_X51Y30.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<0>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<1>
    SLICE_X51Y31.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X55Y35.G4      net (fanout=2)        0.580   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X55Y35.Y       Tilo                  0.612   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y31.F2      net (fanout=10)       1.005   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y31.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<5>
                                                       lcd_unit/tmr_unit/cont_next<5>1
                                                       lcd_unit/tmr_unit/cont_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (3.780ns logic, 3.334ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.014 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y39.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y31.F2      net (fanout=16)       1.759   est_reg_FSM_FFd3
    SLICE_X51Y31.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y32.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y33.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y34.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y35.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y36.XB      Tcinxb                0.352   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X55Y35.G4      net (fanout=2)        0.580   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
    SLICE_X55Y35.Y       Tilo                  0.612   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y31.F2      net (fanout=10)       1.005   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y31.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<5>
                                                       lcd_unit/tmr_unit/cont_next<5>1
                                                       lcd_unit/tmr_unit/cont_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (3.678ns logic, 3.344ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point est_reg_FSM_FFd14 (SLICE_X64Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               est_reg_FSM_FFd15 (FF)
  Destination:          est_reg_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: est_reg_FSM_FFd15 to est_reg_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y31.XQ      Tcko                  0.412   est_reg_FSM_FFd15
                                                       est_reg_FSM_FFd15
    SLICE_X64Y31.BY      net (fanout=1)        0.446   est_reg_FSM_FFd15
    SLICE_X64Y31.CLK     Tckdi       (-Th)    -0.132   est_reg_FSM_FFd15
                                                       est_reg_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.544ns logic, 0.446ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point est_reg_FSM_FFd11 (SLICE_X65Y28.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               est_reg_FSM_FFd12 (FF)
  Destination:          est_reg_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.047 - 0.049)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: est_reg_FSM_FFd12 to est_reg_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y31.YQ      Tcko                  0.409   est_reg_FSM_FFd13
                                                       est_reg_FSM_FFd12
    SLICE_X65Y28.F3      net (fanout=3)        0.277   est_reg_FSM_FFd12
    SLICE_X65Y28.CLK     Tckf        (-Th)    -0.448   est_reg_FSM_FFd11
                                                       est_reg_FSM_FFd11-In1
                                                       est_reg_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.857ns logic, 0.277ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point est_reg_FSM_FFd3 (SLICE_X54Y39.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          est_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: est_reg_FSM_FFd4 to est_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y38.XQ      Tcko                  0.411   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X54Y39.F2      net (fanout=16)       0.337   est_reg_FSM_FFd4
    SLICE_X54Y39.CLK     Tckf        (-Th)    -0.487   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3-In1
                                                       est_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.898ns logic, 0.337ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: lcd_unit/tmr_unit/cont_reg<8>/CLK
  Logical resource: lcd_unit/tmr_unit/cont_reg_8/CK
  Location pin: SLICE_X52Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: lcd_unit/tmr_unit/cont_reg<11>/CLK
  Logical resource: lcd_unit/tmr_unit/cont_reg_11/CK
  Location pin: SLICE_X52Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: lcd_unit/tmr_unit/cont_reg<11>/CLK
  Logical resource: lcd_unit/tmr_unit/cont_reg_10/CK
  Location pin: SLICE_X52Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.179|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1276 paths, 0 nets, and 243 connections

Design statistics:
   Minimum period:   7.179ns{1}   (Maximum frequency: 139.295MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 13 15:58:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



