// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt___rs_L4_out_id__m_axi_wrapper_inner_2 (
    input wire        Knn_inner_inst_L4_out_id__m_axi_rst,
    output wire [7:0] Knn_inner_inst_L4_out_id__m_axi_write_resp_dout,
    output wire       Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_n,
    input wire        Knn_inner_inst_L4_out_id__m_axi_write_resp_read,
    input wire  [7:0] __rs_pt_Knn_inner_inst_L4_out_id__m_axi_write_resp_dout,
    input wire        __rs_pt_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_n,
    output wire       __rs_pt_Knn_inner_inst_L4_out_id__m_axi_write_resp_read,
    input wire        ap_clk
);




__rs_pass_through #(
    .WIDTH (8)
) __rs_pt___rs_L4_out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_dout_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_Knn_inner_inst_L4_out_id__m_axi_write_resp_dout),
    .dout (Knn_inner_inst_L4_out_id__m_axi_write_resp_dout)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_L4_out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_n_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_n),
    .dout (Knn_inner_inst_L4_out_id__m_axi_write_resp_empty_n)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_L4_out_id__m_axi_wrapper_inner_Knn_inner_inst_L4_out_id__m_axi_write_resp_read_inst /**   Generated by RapidStream   **/ (
    .din  (Knn_inner_inst_L4_out_id__m_axi_write_resp_read),
    .dout (__rs_pt_Knn_inner_inst_L4_out_id__m_axi_write_resp_read)
);

endmodule  // __rs_pt___rs_L4_out_id__m_axi_wrapper_inner_2