ARM GAS  /tmp/ccNYHT9Z.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB141:
  27              		.file 1 "Src/stm32h7xx_hal_msp.c"
   1:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32h7xx_hal_msp.c **** /**
   3:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Src/stm32h7xx_hal_msp.c ****   *
  10:Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Src/stm32h7xx_hal_msp.c ****   *
  13:Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Src/stm32h7xx_hal_msp.c ****   *
  17:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Src/stm32h7xx_hal_msp.c ****   */
  19:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Src/stm32h7xx_hal_msp.c **** 
  21:Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Src/stm32h7xx_hal_msp.c **** 
  25:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Src/stm32h7xx_hal_msp.c **** 
  27:Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Src/stm32h7xx_hal_msp.c **** 
  30:Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  31:Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccNYHT9Z.s 			page 2


  32:Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Src/stm32h7xx_hal_msp.c **** 
  35:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  36:Src/stm32h7xx_hal_msp.c **** 
  37:Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Src/stm32h7xx_hal_msp.c **** 
  40:Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  41:Src/stm32h7xx_hal_msp.c **** 
  42:Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Src/stm32h7xx_hal_msp.c **** 
  45:Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  46:Src/stm32h7xx_hal_msp.c **** 
  47:Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Src/stm32h7xx_hal_msp.c **** 
  50:Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  51:Src/stm32h7xx_hal_msp.c **** 
  52:Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Src/stm32h7xx_hal_msp.c **** 
  55:Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Src/stm32h7xx_hal_msp.c **** 
  57:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Src/stm32h7xx_hal_msp.c **** 
  59:Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  60:Src/stm32h7xx_hal_msp.c **** /**
  61:Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Src/stm32h7xx_hal_msp.c ****   */
  63:Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  64:Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 64 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  65:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Src/stm32h7xx_hal_msp.c **** 
  67:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Src/stm32h7xx_hal_msp.c **** 
  69:Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 69 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
  46 0014 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccNYHT9Z.s 			page 3


  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 69 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Src/stm32h7xx_hal_msp.c **** 
  71:Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  72:Src/stm32h7xx_hal_msp.c **** 
  73:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  74:Src/stm32h7xx_hal_msp.c **** 
  75:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  76:Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 76 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE141:
  65              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_FDCAN_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_FDCAN_MspInit:
  73              	.LVL0:
  74              	.LFB142:
  77:Src/stm32h7xx_hal_msp.c **** 
  78:Src/stm32h7xx_hal_msp.c **** static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;
  79:Src/stm32h7xx_hal_msp.c **** 
  80:Src/stm32h7xx_hal_msp.c **** /**
  81:Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP Initialization
  82:Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
  84:Src/stm32h7xx_hal_msp.c **** * @retval None
  85:Src/stm32h7xx_hal_msp.c **** */
  86:Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
  87:Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 87 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 232
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 87 1 is_stmt 0 view .LVU9
  80 0000 10B5     		push	{r4, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 4, -8
  84              		.cfi_offset 14, -4
  85 0002 BAB0     		sub	sp, sp, #232
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 240
ARM GAS  /tmp/ccNYHT9Z.s 			page 4


  88 0004 0446     		mov	r4, r0
  88:Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  89              		.loc 1 88 3 is_stmt 1 view .LVU10
  90              		.loc 1 88 20 is_stmt 0 view .LVU11
  91 0006 0021     		movs	r1, #0
  92 0008 3591     		str	r1, [sp, #212]
  93 000a 3691     		str	r1, [sp, #216]
  94 000c 3791     		str	r1, [sp, #220]
  95 000e 3891     		str	r1, [sp, #224]
  96 0010 3991     		str	r1, [sp, #228]
  89:Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  97              		.loc 1 89 3 is_stmt 1 view .LVU12
  98              		.loc 1 89 28 is_stmt 0 view .LVU13
  99 0012 C022     		movs	r2, #192
 100 0014 04A8     		add	r0, sp, #16
 101              	.LVL1:
 102              		.loc 1 89 28 view .LVU14
 103 0016 FFF7FEFF 		bl	memset
 104              	.LVL2:
  90:Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 105              		.loc 1 90 3 is_stmt 1 view .LVU15
 106              		.loc 1 90 12 is_stmt 0 view .LVU16
 107 001a 2368     		ldr	r3, [r4]
 108              		.loc 1 90 5 view .LVU17
 109 001c 4A4A     		ldr	r2, .L19
 110 001e 9342     		cmp	r3, r2
 111 0020 04D0     		beq	.L13
  91:Src/stm32h7xx_hal_msp.c ****   {
  92:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
  93:Src/stm32h7xx_hal_msp.c **** 
  94:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
  95:Src/stm32h7xx_hal_msp.c **** 
  96:Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  97:Src/stm32h7xx_hal_msp.c ****   */
  98:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
  99:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 100:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 101:Src/stm32h7xx_hal_msp.c ****     {
 102:Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 103:Src/stm32h7xx_hal_msp.c ****     }
 104:Src/stm32h7xx_hal_msp.c **** 
 105:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED++;
 107:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 108:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 109:Src/stm32h7xx_hal_msp.c ****     }
 110:Src/stm32h7xx_hal_msp.c **** 
 111:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 112:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 113:Src/stm32h7xx_hal_msp.c ****     PD0     ------> FDCAN1_RX
 114:Src/stm32h7xx_hal_msp.c ****     PD1     ------> FDCAN1_TX
 115:Src/stm32h7xx_hal_msp.c ****     */
 116:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 117:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 119:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 120:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
ARM GAS  /tmp/ccNYHT9Z.s 			page 5


 121:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 122:Src/stm32h7xx_hal_msp.c **** 
 123:Src/stm32h7xx_hal_msp.c ****     /* FDCAN1 interrupt Init */
 124:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 125:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 126:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 127:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 128:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 129:Src/stm32h7xx_hal_msp.c **** 
 130:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 131:Src/stm32h7xx_hal_msp.c ****   }
 132:Src/stm32h7xx_hal_msp.c ****   else if(hfdcan->Instance==FDCAN2)
 112              		.loc 1 132 8 is_stmt 1 view .LVU18
 113              		.loc 1 132 10 is_stmt 0 view .LVU19
 114 0022 4A4A     		ldr	r2, .L19+4
 115 0024 9342     		cmp	r3, r2
 116 0026 4FD0     		beq	.L14
 117              	.LVL3:
 118              	.L5:
 133:Src/stm32h7xx_hal_msp.c ****   {
 134:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspInit 0 */
 135:Src/stm32h7xx_hal_msp.c **** 
 136:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspInit 0 */
 137:Src/stm32h7xx_hal_msp.c **** 
 138:Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 139:Src/stm32h7xx_hal_msp.c ****   */
 140:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 141:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 142:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 143:Src/stm32h7xx_hal_msp.c ****     {
 144:Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 145:Src/stm32h7xx_hal_msp.c ****     }
 146:Src/stm32h7xx_hal_msp.c **** 
 147:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 148:Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED++;
 149:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 150:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 151:Src/stm32h7xx_hal_msp.c ****     }
 152:Src/stm32h7xx_hal_msp.c **** 
 153:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 154:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 155:Src/stm32h7xx_hal_msp.c ****     PB12     ------> FDCAN2_RX
 156:Src/stm32h7xx_hal_msp.c ****     PB13     ------> FDCAN2_TX
 157:Src/stm32h7xx_hal_msp.c ****     */
 158:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 159:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 160:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 163:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 164:Src/stm32h7xx_hal_msp.c **** 
 165:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspInit 1 */
 166:Src/stm32h7xx_hal_msp.c **** 
 167:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspInit 1 */
 168:Src/stm32h7xx_hal_msp.c ****   }
 169:Src/stm32h7xx_hal_msp.c **** 
 170:Src/stm32h7xx_hal_msp.c **** }
ARM GAS  /tmp/ccNYHT9Z.s 			page 6


 119              		.loc 1 170 1 view .LVU20
 120 0028 3AB0     		add	sp, sp, #232
 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 8
 124              		@ sp needed
 125 002a 10BD     		pop	{r4, pc}
 126              	.LVL4:
 127              	.L13:
 128              	.LCFI5:
 129              		.cfi_restore_state
  98:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 130              		.loc 1 98 5 is_stmt 1 view .LVU21
  98:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 131              		.loc 1 98 46 is_stmt 0 view .LVU22
 132 002c 4FF40042 		mov	r2, #32768
 133 0030 0023     		movs	r3, #0
 134 0032 CDE90423 		strd	r2, [sp, #16]
  99:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 135              		.loc 1 99 5 is_stmt 1 view .LVU23
  99:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 136              		.loc 1 99 45 is_stmt 0 view .LVU24
 137 0036 4FF08053 		mov	r3, #268435456
 138 003a 2093     		str	r3, [sp, #128]
 100:Src/stm32h7xx_hal_msp.c ****     {
 139              		.loc 1 100 5 is_stmt 1 view .LVU25
 100:Src/stm32h7xx_hal_msp.c ****     {
 140              		.loc 1 100 9 is_stmt 0 view .LVU26
 141 003c 04A8     		add	r0, sp, #16
 142 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 143              	.LVL5:
 100:Src/stm32h7xx_hal_msp.c ****     {
 144              		.loc 1 100 8 view .LVU27
 145 0042 80BB     		cbnz	r0, .L15
 146              	.L7:
 106:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 147              		.loc 1 106 5 is_stmt 1 view .LVU28
 106:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 148              		.loc 1 106 30 is_stmt 0 view .LVU29
 149 0044 424A     		ldr	r2, .L19+8
 150 0046 1368     		ldr	r3, [r2]
 151 0048 0133     		adds	r3, r3, #1
 152 004a 1360     		str	r3, [r2]
 107:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 153              		.loc 1 107 5 is_stmt 1 view .LVU30
 107:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 154              		.loc 1 107 7 is_stmt 0 view .LVU31
 155 004c 012B     		cmp	r3, #1
 156 004e 2DD0     		beq	.L16
 157              	.L8:
 108:Src/stm32h7xx_hal_msp.c ****     }
 158              		.loc 1 108 7 is_stmt 1 discriminator 1 view .LVU32
 111:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 159              		.loc 1 111 5 discriminator 1 view .LVU33
 160              	.LBB3:
 111:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 161              		.loc 1 111 5 discriminator 1 view .LVU34
ARM GAS  /tmp/ccNYHT9Z.s 			page 7


 111:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 162              		.loc 1 111 5 discriminator 1 view .LVU35
 163 0050 404B     		ldr	r3, .L19+12
 164 0052 D3F8E020 		ldr	r2, [r3, #224]
 165 0056 42F00802 		orr	r2, r2, #8
 166 005a C3F8E020 		str	r2, [r3, #224]
 111:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 167              		.loc 1 111 5 discriminator 1 view .LVU36
 168 005e D3F8E030 		ldr	r3, [r3, #224]
 169 0062 03F00803 		and	r3, r3, #8
 170 0066 0193     		str	r3, [sp, #4]
 111:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 171              		.loc 1 111 5 discriminator 1 view .LVU37
 172 0068 019B     		ldr	r3, [sp, #4]
 173              	.LBE3:
 111:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 174              		.loc 1 111 5 discriminator 1 view .LVU38
 116:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175              		.loc 1 116 5 discriminator 1 view .LVU39
 116:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 116 25 is_stmt 0 discriminator 1 view .LVU40
 177 006a 0323     		movs	r3, #3
 178 006c 3593     		str	r3, [sp, #212]
 117:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 117 5 is_stmt 1 discriminator 1 view .LVU41
 117:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 117 26 is_stmt 0 discriminator 1 view .LVU42
 181 006e 0223     		movs	r3, #2
 182 0070 3693     		str	r3, [sp, #216]
 118:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 183              		.loc 1 118 5 is_stmt 1 discriminator 1 view .LVU43
 118:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 184              		.loc 1 118 26 is_stmt 0 discriminator 1 view .LVU44
 185 0072 0024     		movs	r4, #0
 186              	.LVL6:
 118:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 187              		.loc 1 118 26 discriminator 1 view .LVU45
 188 0074 3794     		str	r4, [sp, #220]
 119:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 189              		.loc 1 119 5 is_stmt 1 discriminator 1 view .LVU46
 119:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 190              		.loc 1 119 27 is_stmt 0 discriminator 1 view .LVU47
 191 0076 3894     		str	r4, [sp, #224]
 120:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 192              		.loc 1 120 5 is_stmt 1 discriminator 1 view .LVU48
 120:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 193              		.loc 1 120 31 is_stmt 0 discriminator 1 view .LVU49
 194 0078 0923     		movs	r3, #9
 195 007a 3993     		str	r3, [sp, #228]
 121:Src/stm32h7xx_hal_msp.c **** 
 196              		.loc 1 121 5 is_stmt 1 discriminator 1 view .LVU50
 197 007c 35A9     		add	r1, sp, #212
 198 007e 3648     		ldr	r0, .L19+16
 199 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 200              	.LVL7:
 124:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 201              		.loc 1 124 5 discriminator 1 view .LVU51
ARM GAS  /tmp/ccNYHT9Z.s 			page 8


 202 0084 2246     		mov	r2, r4
 203 0086 0521     		movs	r1, #5
 204 0088 1320     		movs	r0, #19
 205 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 206              	.LVL8:
 125:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 207              		.loc 1 125 5 discriminator 1 view .LVU52
 208 008e 1320     		movs	r0, #19
 209 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 210              	.LVL9:
 126:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 211              		.loc 1 126 5 discriminator 1 view .LVU53
 212 0094 2246     		mov	r2, r4
 213 0096 0521     		movs	r1, #5
 214 0098 1520     		movs	r0, #21
 215 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 216              	.LVL10:
 127:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 217              		.loc 1 127 5 discriminator 1 view .LVU54
 218 009e 1520     		movs	r0, #21
 219 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 220              	.LVL11:
 221 00a4 C0E7     		b	.L5
 222              	.LVL12:
 223              	.L15:
 102:Src/stm32h7xx_hal_msp.c ****     }
 224              		.loc 1 102 7 view .LVU55
 225 00a6 FFF7FEFF 		bl	Error_Handler
 226              	.LVL13:
 227 00aa CBE7     		b	.L7
 228              	.L16:
 108:Src/stm32h7xx_hal_msp.c ****     }
 229              		.loc 1 108 7 view .LVU56
 230              	.LBB4:
 108:Src/stm32h7xx_hal_msp.c ****     }
 231              		.loc 1 108 7 view .LVU57
 108:Src/stm32h7xx_hal_msp.c ****     }
 232              		.loc 1 108 7 view .LVU58
 233 00ac 294B     		ldr	r3, .L19+12
 234 00ae D3F8EC20 		ldr	r2, [r3, #236]
 235 00b2 42F48072 		orr	r2, r2, #256
 236 00b6 C3F8EC20 		str	r2, [r3, #236]
 108:Src/stm32h7xx_hal_msp.c ****     }
 237              		.loc 1 108 7 view .LVU59
 238 00ba D3F8EC30 		ldr	r3, [r3, #236]
 239 00be 03F48073 		and	r3, r3, #256
 240 00c2 0093     		str	r3, [sp]
 108:Src/stm32h7xx_hal_msp.c ****     }
 241              		.loc 1 108 7 view .LVU60
 242 00c4 009B     		ldr	r3, [sp]
 243 00c6 C3E7     		b	.L8
 244              	.L14:
 245              	.LBE4:
 140:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 246              		.loc 1 140 5 view .LVU61
 140:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 247              		.loc 1 140 46 is_stmt 0 view .LVU62
ARM GAS  /tmp/ccNYHT9Z.s 			page 9


 248 00c8 4FF40042 		mov	r2, #32768
 249 00cc 0023     		movs	r3, #0
 250 00ce CDE90423 		strd	r2, [sp, #16]
 141:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 251              		.loc 1 141 5 is_stmt 1 view .LVU63
 141:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 252              		.loc 1 141 45 is_stmt 0 view .LVU64
 253 00d2 4FF08053 		mov	r3, #268435456
 254 00d6 2093     		str	r3, [sp, #128]
 142:Src/stm32h7xx_hal_msp.c ****     {
 255              		.loc 1 142 5 is_stmt 1 view .LVU65
 142:Src/stm32h7xx_hal_msp.c ****     {
 256              		.loc 1 142 9 is_stmt 0 view .LVU66
 257 00d8 04A8     		add	r0, sp, #16
 258 00da FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 259              	.LVL14:
 142:Src/stm32h7xx_hal_msp.c ****     {
 260              		.loc 1 142 8 view .LVU67
 261 00de 08BB     		cbnz	r0, .L17
 262              	.L10:
 148:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 263              		.loc 1 148 5 is_stmt 1 view .LVU68
 148:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 264              		.loc 1 148 30 is_stmt 0 view .LVU69
 265 00e0 1B4A     		ldr	r2, .L19+8
 266 00e2 1368     		ldr	r3, [r2]
 267 00e4 0133     		adds	r3, r3, #1
 268 00e6 1360     		str	r3, [r2]
 149:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 269              		.loc 1 149 5 is_stmt 1 view .LVU70
 149:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 270              		.loc 1 149 7 is_stmt 0 view .LVU71
 271 00e8 012B     		cmp	r3, #1
 272 00ea 1ED0     		beq	.L18
 273              	.L11:
 150:Src/stm32h7xx_hal_msp.c ****     }
 274              		.loc 1 150 7 is_stmt 1 discriminator 1 view .LVU72
 153:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 275              		.loc 1 153 5 discriminator 1 view .LVU73
 276              	.LBB5:
 153:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 277              		.loc 1 153 5 discriminator 1 view .LVU74
 153:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 278              		.loc 1 153 5 discriminator 1 view .LVU75
 279 00ec 194B     		ldr	r3, .L19+12
 280 00ee D3F8E020 		ldr	r2, [r3, #224]
 281 00f2 42F00202 		orr	r2, r2, #2
 282 00f6 C3F8E020 		str	r2, [r3, #224]
 153:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 283              		.loc 1 153 5 discriminator 1 view .LVU76
 284 00fa D3F8E030 		ldr	r3, [r3, #224]
 285 00fe 03F00203 		and	r3, r3, #2
 286 0102 0393     		str	r3, [sp, #12]
 153:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 287              		.loc 1 153 5 discriminator 1 view .LVU77
 288 0104 039B     		ldr	r3, [sp, #12]
 289              	.LBE5:
ARM GAS  /tmp/ccNYHT9Z.s 			page 10


 153:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 290              		.loc 1 153 5 discriminator 1 view .LVU78
 158:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 158 5 discriminator 1 view .LVU79
 158:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292              		.loc 1 158 25 is_stmt 0 discriminator 1 view .LVU80
 293 0106 4FF44053 		mov	r3, #12288
 294 010a 3593     		str	r3, [sp, #212]
 159:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 159 5 is_stmt 1 discriminator 1 view .LVU81
 159:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 159 26 is_stmt 0 discriminator 1 view .LVU82
 297 010c 0223     		movs	r3, #2
 298 010e 3693     		str	r3, [sp, #216]
 160:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 160 5 is_stmt 1 discriminator 1 view .LVU83
 160:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 300              		.loc 1 160 26 is_stmt 0 discriminator 1 view .LVU84
 301 0110 0023     		movs	r3, #0
 302 0112 3793     		str	r3, [sp, #220]
 161:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 303              		.loc 1 161 5 is_stmt 1 discriminator 1 view .LVU85
 161:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 304              		.loc 1 161 27 is_stmt 0 discriminator 1 view .LVU86
 305 0114 3893     		str	r3, [sp, #224]
 162:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 306              		.loc 1 162 5 is_stmt 1 discriminator 1 view .LVU87
 162:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 307              		.loc 1 162 31 is_stmt 0 discriminator 1 view .LVU88
 308 0116 0923     		movs	r3, #9
 309 0118 3993     		str	r3, [sp, #228]
 163:Src/stm32h7xx_hal_msp.c **** 
 310              		.loc 1 163 5 is_stmt 1 discriminator 1 view .LVU89
 311 011a 35A9     		add	r1, sp, #212
 312 011c 0F48     		ldr	r0, .L19+20
 313 011e FFF7FEFF 		bl	HAL_GPIO_Init
 314              	.LVL15:
 315              		.loc 1 170 1 is_stmt 0 discriminator 1 view .LVU90
 316 0122 81E7     		b	.L5
 317              	.L17:
 144:Src/stm32h7xx_hal_msp.c ****     }
 318              		.loc 1 144 7 is_stmt 1 view .LVU91
 319 0124 FFF7FEFF 		bl	Error_Handler
 320              	.LVL16:
 321 0128 DAE7     		b	.L10
 322              	.L18:
 150:Src/stm32h7xx_hal_msp.c ****     }
 323              		.loc 1 150 7 view .LVU92
 324              	.LBB6:
 150:Src/stm32h7xx_hal_msp.c ****     }
 325              		.loc 1 150 7 view .LVU93
 150:Src/stm32h7xx_hal_msp.c ****     }
 326              		.loc 1 150 7 view .LVU94
 327 012a 0A4B     		ldr	r3, .L19+12
 328 012c D3F8EC20 		ldr	r2, [r3, #236]
 329 0130 42F48072 		orr	r2, r2, #256
 330 0134 C3F8EC20 		str	r2, [r3, #236]
ARM GAS  /tmp/ccNYHT9Z.s 			page 11


 150:Src/stm32h7xx_hal_msp.c ****     }
 331              		.loc 1 150 7 view .LVU95
 332 0138 D3F8EC30 		ldr	r3, [r3, #236]
 333 013c 03F48073 		and	r3, r3, #256
 334 0140 0293     		str	r3, [sp, #8]
 150:Src/stm32h7xx_hal_msp.c ****     }
 335              		.loc 1 150 7 view .LVU96
 336 0142 029B     		ldr	r3, [sp, #8]
 337 0144 D2E7     		b	.L11
 338              	.L20:
 339 0146 00BF     		.align	2
 340              	.L19:
 341 0148 00A00040 		.word	1073782784
 342 014c 00A40040 		.word	1073783808
 343 0150 00000000 		.word	.LANCHOR0
 344 0154 00440258 		.word	1476543488
 345 0158 000C0258 		.word	1476529152
 346 015c 00040258 		.word	1476527104
 347              	.LBE6:
 348              		.cfi_endproc
 349              	.LFE142:
 351              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 352              		.align	1
 353              		.global	HAL_FDCAN_MspDeInit
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	HAL_FDCAN_MspDeInit:
 359              	.LVL17:
 360              	.LFB143:
 171:Src/stm32h7xx_hal_msp.c **** 
 172:Src/stm32h7xx_hal_msp.c **** /**
 173:Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 174:Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 175:Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 176:Src/stm32h7xx_hal_msp.c **** * @retval None
 177:Src/stm32h7xx_hal_msp.c **** */
 178:Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 179:Src/stm32h7xx_hal_msp.c **** {
 361              		.loc 1 179 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		.loc 1 179 1 is_stmt 0 view .LVU98
 366 0000 08B5     		push	{r3, lr}
 367              	.LCFI6:
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 3, -8
 370              		.cfi_offset 14, -4
 180:Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 371              		.loc 1 180 3 is_stmt 1 view .LVU99
 372              		.loc 1 180 12 is_stmt 0 view .LVU100
 373 0002 0368     		ldr	r3, [r0]
 374              		.loc 1 180 5 view .LVU101
 375 0004 174A     		ldr	r2, .L29
 376 0006 9342     		cmp	r3, r2
 377 0008 03D0     		beq	.L27
ARM GAS  /tmp/ccNYHT9Z.s 			page 12


 181:Src/stm32h7xx_hal_msp.c ****   {
 182:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 183:Src/stm32h7xx_hal_msp.c **** 
 184:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 185:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 186:Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED--;
 187:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 188:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 189:Src/stm32h7xx_hal_msp.c ****     }
 190:Src/stm32h7xx_hal_msp.c **** 
 191:Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 192:Src/stm32h7xx_hal_msp.c ****     PD0     ------> FDCAN1_RX
 193:Src/stm32h7xx_hal_msp.c ****     PD1     ------> FDCAN1_TX
 194:Src/stm32h7xx_hal_msp.c ****     */
 195:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 196:Src/stm32h7xx_hal_msp.c **** 
 197:Src/stm32h7xx_hal_msp.c ****     /* FDCAN1 interrupt DeInit */
 198:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT0_IRQn);
 199:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT1_IRQn);
 200:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 201:Src/stm32h7xx_hal_msp.c **** 
 202:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 203:Src/stm32h7xx_hal_msp.c ****   }
 204:Src/stm32h7xx_hal_msp.c ****   else if(hfdcan->Instance==FDCAN2)
 378              		.loc 1 204 8 is_stmt 1 view .LVU102
 379              		.loc 1 204 10 is_stmt 0 view .LVU103
 380 000a 174A     		ldr	r2, .L29+4
 381 000c 9342     		cmp	r3, r2
 382 000e 17D0     		beq	.L28
 383              	.LVL18:
 384              	.L21:
 205:Src/stm32h7xx_hal_msp.c ****   {
 206:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 0 */
 207:Src/stm32h7xx_hal_msp.c **** 
 208:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspDeInit 0 */
 209:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 210:Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED--;
 211:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 212:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 213:Src/stm32h7xx_hal_msp.c ****     }
 214:Src/stm32h7xx_hal_msp.c **** 
 215:Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 216:Src/stm32h7xx_hal_msp.c ****     PB12     ------> FDCAN2_RX
 217:Src/stm32h7xx_hal_msp.c ****     PB13     ------> FDCAN2_TX
 218:Src/stm32h7xx_hal_msp.c ****     */
 219:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 220:Src/stm32h7xx_hal_msp.c **** 
 221:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 1 */
 222:Src/stm32h7xx_hal_msp.c **** 
 223:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspDeInit 1 */
 224:Src/stm32h7xx_hal_msp.c ****   }
 225:Src/stm32h7xx_hal_msp.c **** 
 226:Src/stm32h7xx_hal_msp.c **** }
 385              		.loc 1 226 1 view .LVU104
 386 0010 08BD     		pop	{r3, pc}
 387              	.LVL19:
 388              	.L27:
ARM GAS  /tmp/ccNYHT9Z.s 			page 13


 186:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 389              		.loc 1 186 5 is_stmt 1 view .LVU105
 186:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 390              		.loc 1 186 30 is_stmt 0 view .LVU106
 391 0012 164A     		ldr	r2, .L29+8
 392 0014 1368     		ldr	r3, [r2]
 393 0016 013B     		subs	r3, r3, #1
 394 0018 1360     		str	r3, [r2]
 187:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 395              		.loc 1 187 5 is_stmt 1 view .LVU107
 187:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 396              		.loc 1 187 7 is_stmt 0 view .LVU108
 397 001a 33B9     		cbnz	r3, .L23
 188:Src/stm32h7xx_hal_msp.c ****     }
 398              		.loc 1 188 7 is_stmt 1 view .LVU109
 399 001c 144A     		ldr	r2, .L29+12
 400 001e D2F8EC30 		ldr	r3, [r2, #236]
 401 0022 23F48073 		bic	r3, r3, #256
 402 0026 C2F8EC30 		str	r3, [r2, #236]
 403              	.L23:
 195:Src/stm32h7xx_hal_msp.c **** 
 404              		.loc 1 195 5 view .LVU110
 405 002a 0321     		movs	r1, #3
 406 002c 1148     		ldr	r0, .L29+16
 407              	.LVL20:
 195:Src/stm32h7xx_hal_msp.c **** 
 408              		.loc 1 195 5 is_stmt 0 view .LVU111
 409 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 410              	.LVL21:
 198:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT1_IRQn);
 411              		.loc 1 198 5 is_stmt 1 view .LVU112
 412 0032 1320     		movs	r0, #19
 413 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 414              	.LVL22:
 199:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 415              		.loc 1 199 5 view .LVU113
 416 0038 1520     		movs	r0, #21
 417 003a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 418              	.LVL23:
 419 003e E7E7     		b	.L21
 420              	.LVL24:
 421              	.L28:
 210:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 422              		.loc 1 210 5 view .LVU114
 210:Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 423              		.loc 1 210 30 is_stmt 0 view .LVU115
 424 0040 0A4A     		ldr	r2, .L29+8
 425 0042 1368     		ldr	r3, [r2]
 426 0044 013B     		subs	r3, r3, #1
 427 0046 1360     		str	r3, [r2]
 211:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 428              		.loc 1 211 5 is_stmt 1 view .LVU116
 211:Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 429              		.loc 1 211 7 is_stmt 0 view .LVU117
 430 0048 33B9     		cbnz	r3, .L25
 212:Src/stm32h7xx_hal_msp.c ****     }
 431              		.loc 1 212 7 is_stmt 1 view .LVU118
ARM GAS  /tmp/ccNYHT9Z.s 			page 14


 432 004a 094A     		ldr	r2, .L29+12
 433 004c D2F8EC30 		ldr	r3, [r2, #236]
 434 0050 23F48073 		bic	r3, r3, #256
 435 0054 C2F8EC30 		str	r3, [r2, #236]
 436              	.L25:
 219:Src/stm32h7xx_hal_msp.c **** 
 437              		.loc 1 219 5 view .LVU119
 438 0058 4FF44051 		mov	r1, #12288
 439 005c 0648     		ldr	r0, .L29+20
 440              	.LVL25:
 219:Src/stm32h7xx_hal_msp.c **** 
 441              		.loc 1 219 5 is_stmt 0 view .LVU120
 442 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 443              	.LVL26:
 444              		.loc 1 226 1 view .LVU121
 445 0062 D5E7     		b	.L21
 446              	.L30:
 447              		.align	2
 448              	.L29:
 449 0064 00A00040 		.word	1073782784
 450 0068 00A40040 		.word	1073783808
 451 006c 00000000 		.word	.LANCHOR0
 452 0070 00440258 		.word	1476543488
 453 0074 000C0258 		.word	1476529152
 454 0078 00040258 		.word	1476527104
 455              		.cfi_endproc
 456              	.LFE143:
 458              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 459              		.align	1
 460              		.global	HAL_TIM_Base_MspInit
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	HAL_TIM_Base_MspInit:
 466              	.LVL27:
 467              	.LFB144:
 227:Src/stm32h7xx_hal_msp.c **** 
 228:Src/stm32h7xx_hal_msp.c **** /**
 229:Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 230:Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 231:Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 232:Src/stm32h7xx_hal_msp.c **** * @retval None
 233:Src/stm32h7xx_hal_msp.c **** */
 234:Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 235:Src/stm32h7xx_hal_msp.c **** {
 468              		.loc 1 235 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 8
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472              		@ link register save eliminated.
 236:Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 473              		.loc 1 236 3 view .LVU123
 474              		.loc 1 236 15 is_stmt 0 view .LVU124
 475 0000 0368     		ldr	r3, [r0]
 476              		.loc 1 236 5 view .LVU125
 477 0002 B3F1804F 		cmp	r3, #1073741824
 478 0006 00D0     		beq	.L37
ARM GAS  /tmp/ccNYHT9Z.s 			page 15


 479 0008 7047     		bx	lr
 480              	.L37:
 235:Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 481              		.loc 1 235 1 view .LVU126
 482 000a 82B0     		sub	sp, sp, #8
 483              	.LCFI7:
 484              		.cfi_def_cfa_offset 8
 237:Src/stm32h7xx_hal_msp.c ****   {
 238:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 239:Src/stm32h7xx_hal_msp.c **** 
 240:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 241:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 242:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 485              		.loc 1 242 5 is_stmt 1 view .LVU127
 486              	.LBB7:
 487              		.loc 1 242 5 view .LVU128
 488              		.loc 1 242 5 view .LVU129
 489 000c 074B     		ldr	r3, .L38
 490 000e D3F8E820 		ldr	r2, [r3, #232]
 491 0012 42F00102 		orr	r2, r2, #1
 492 0016 C3F8E820 		str	r2, [r3, #232]
 493              		.loc 1 242 5 view .LVU130
 494 001a D3F8E830 		ldr	r3, [r3, #232]
 495 001e 03F00103 		and	r3, r3, #1
 496 0022 0193     		str	r3, [sp, #4]
 497              		.loc 1 242 5 view .LVU131
 498 0024 019B     		ldr	r3, [sp, #4]
 499              	.LBE7:
 500              		.loc 1 242 5 view .LVU132
 243:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 244:Src/stm32h7xx_hal_msp.c **** 
 245:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 246:Src/stm32h7xx_hal_msp.c ****   }
 247:Src/stm32h7xx_hal_msp.c **** 
 248:Src/stm32h7xx_hal_msp.c **** }
 501              		.loc 1 248 1 is_stmt 0 view .LVU133
 502 0026 02B0     		add	sp, sp, #8
 503              	.LCFI8:
 504              		.cfi_def_cfa_offset 0
 505              		@ sp needed
 506 0028 7047     		bx	lr
 507              	.L39:
 508 002a 00BF     		.align	2
 509              	.L38:
 510 002c 00440258 		.word	1476543488
 511              		.cfi_endproc
 512              	.LFE144:
 514              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 515              		.align	1
 516              		.global	HAL_TIM_Base_MspDeInit
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	HAL_TIM_Base_MspDeInit:
 522              	.LVL28:
 523              	.LFB145:
 249:Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccNYHT9Z.s 			page 16


 250:Src/stm32h7xx_hal_msp.c **** /**
 251:Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 252:Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 253:Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 254:Src/stm32h7xx_hal_msp.c **** * @retval None
 255:Src/stm32h7xx_hal_msp.c **** */
 256:Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 257:Src/stm32h7xx_hal_msp.c **** {
 524              		.loc 1 257 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 258:Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 529              		.loc 1 258 3 view .LVU135
 530              		.loc 1 258 15 is_stmt 0 view .LVU136
 531 0000 0368     		ldr	r3, [r0]
 532              		.loc 1 258 5 view .LVU137
 533 0002 B3F1804F 		cmp	r3, #1073741824
 534 0006 00D0     		beq	.L42
 535              	.L40:
 259:Src/stm32h7xx_hal_msp.c ****   {
 260:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 261:Src/stm32h7xx_hal_msp.c **** 
 262:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 263:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 264:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 265:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 266:Src/stm32h7xx_hal_msp.c **** 
 267:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 268:Src/stm32h7xx_hal_msp.c ****   }
 269:Src/stm32h7xx_hal_msp.c **** 
 270:Src/stm32h7xx_hal_msp.c **** }
 536              		.loc 1 270 1 view .LVU138
 537 0008 7047     		bx	lr
 538              	.L42:
 264:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 539              		.loc 1 264 5 is_stmt 1 view .LVU139
 540 000a 044A     		ldr	r2, .L43
 541 000c D2F8E830 		ldr	r3, [r2, #232]
 542 0010 23F00103 		bic	r3, r3, #1
 543 0014 C2F8E830 		str	r3, [r2, #232]
 544              		.loc 1 270 1 is_stmt 0 view .LVU140
 545 0018 F6E7     		b	.L40
 546              	.L44:
 547 001a 00BF     		.align	2
 548              	.L43:
 549 001c 00440258 		.word	1476543488
 550              		.cfi_endproc
 551              	.LFE145:
 553              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 554              		.align	1
 555              		.global	HAL_PCD_MspInit
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 560              	HAL_PCD_MspInit:
ARM GAS  /tmp/ccNYHT9Z.s 			page 17


 561              	.LVL29:
 562              	.LFB146:
 271:Src/stm32h7xx_hal_msp.c **** 
 272:Src/stm32h7xx_hal_msp.c **** /**
 273:Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP Initialization
 274:Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 275:Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 276:Src/stm32h7xx_hal_msp.c **** * @retval None
 277:Src/stm32h7xx_hal_msp.c **** */
 278:Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 279:Src/stm32h7xx_hal_msp.c **** {
 563              		.loc 1 279 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 224
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		.loc 1 279 1 is_stmt 0 view .LVU142
 568 0000 30B5     		push	{r4, r5, lr}
 569              	.LCFI9:
 570              		.cfi_def_cfa_offset 12
 571              		.cfi_offset 4, -12
 572              		.cfi_offset 5, -8
 573              		.cfi_offset 14, -4
 574 0002 B9B0     		sub	sp, sp, #228
 575              	.LCFI10:
 576              		.cfi_def_cfa_offset 240
 577 0004 0446     		mov	r4, r0
 280:Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 578              		.loc 1 280 3 is_stmt 1 view .LVU143
 579              		.loc 1 280 20 is_stmt 0 view .LVU144
 580 0006 0021     		movs	r1, #0
 581 0008 3391     		str	r1, [sp, #204]
 582 000a 3491     		str	r1, [sp, #208]
 583 000c 3591     		str	r1, [sp, #212]
 584 000e 3691     		str	r1, [sp, #216]
 585 0010 3791     		str	r1, [sp, #220]
 281:Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 586              		.loc 1 281 3 is_stmt 1 view .LVU145
 587              		.loc 1 281 28 is_stmt 0 view .LVU146
 588 0012 C022     		movs	r2, #192
 589 0014 02A8     		add	r0, sp, #8
 590              	.LVL30:
 591              		.loc 1 281 28 view .LVU147
 592 0016 FFF7FEFF 		bl	memset
 593              	.LVL31:
 282:Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 594              		.loc 1 282 3 is_stmt 1 view .LVU148
 595              		.loc 1 282 10 is_stmt 0 view .LVU149
 596 001a 2268     		ldr	r2, [r4]
 597              		.loc 1 282 5 view .LVU150
 598 001c 224B     		ldr	r3, .L51
 599 001e 9A42     		cmp	r2, r3
 600 0020 01D0     		beq	.L49
 601              	.LVL32:
 602              	.L45:
 283:Src/stm32h7xx_hal_msp.c ****   {
 284:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 285:Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccNYHT9Z.s 			page 18


 286:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 287:Src/stm32h7xx_hal_msp.c **** 
 288:Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 289:Src/stm32h7xx_hal_msp.c ****   */
 290:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 291:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 292:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 293:Src/stm32h7xx_hal_msp.c ****     {
 294:Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 295:Src/stm32h7xx_hal_msp.c ****     }
 296:Src/stm32h7xx_hal_msp.c **** 
 297:Src/stm32h7xx_hal_msp.c ****   /** Enable USB Voltage detector
 298:Src/stm32h7xx_hal_msp.c ****   */
 299:Src/stm32h7xx_hal_msp.c ****     HAL_PWREx_EnableUSBVoltageDetector();
 300:Src/stm32h7xx_hal_msp.c **** 
 301:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 302:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 303:Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 304:Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 305:Src/stm32h7xx_hal_msp.c ****     */
 306:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 307:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 311:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 312:Src/stm32h7xx_hal_msp.c **** 
 313:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 314:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 315:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 316:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 317:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 318:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 319:Src/stm32h7xx_hal_msp.c **** 
 320:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 321:Src/stm32h7xx_hal_msp.c ****   }
 322:Src/stm32h7xx_hal_msp.c **** 
 323:Src/stm32h7xx_hal_msp.c **** }
 603              		.loc 1 323 1 view .LVU151
 604 0022 39B0     		add	sp, sp, #228
 605              	.LCFI11:
 606              		.cfi_remember_state
 607              		.cfi_def_cfa_offset 12
 608              		@ sp needed
 609 0024 30BD     		pop	{r4, r5, pc}
 610              	.LVL33:
 611              	.L49:
 612              	.LCFI12:
 613              		.cfi_restore_state
 290:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 614              		.loc 1 290 5 is_stmt 1 view .LVU152
 290:Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 615              		.loc 1 290 46 is_stmt 0 view .LVU153
 616 0026 4FF48022 		mov	r2, #262144
 617 002a 0023     		movs	r3, #0
 618 002c CDE90223 		strd	r2, [sp, #8]
 291:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  /tmp/ccNYHT9Z.s 			page 19


 619              		.loc 1 291 5 is_stmt 1 view .LVU154
 291:Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 620              		.loc 1 291 43 is_stmt 0 view .LVU155
 621 0030 4FF44013 		mov	r3, #3145728
 622 0034 2493     		str	r3, [sp, #144]
 292:Src/stm32h7xx_hal_msp.c ****     {
 623              		.loc 1 292 5 is_stmt 1 view .LVU156
 292:Src/stm32h7xx_hal_msp.c ****     {
 624              		.loc 1 292 9 is_stmt 0 view .LVU157
 625 0036 02A8     		add	r0, sp, #8
 626 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 627              	.LVL34:
 292:Src/stm32h7xx_hal_msp.c ****     {
 628              		.loc 1 292 8 view .LVU158
 629 003c 88BB     		cbnz	r0, .L50
 630              	.L47:
 299:Src/stm32h7xx_hal_msp.c **** 
 631              		.loc 1 299 5 is_stmt 1 view .LVU159
 632 003e FFF7FEFF 		bl	HAL_PWREx_EnableUSBVoltageDetector
 633              	.LVL35:
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 634              		.loc 1 301 5 view .LVU160
 635              	.LBB8:
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 636              		.loc 1 301 5 view .LVU161
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 637              		.loc 1 301 5 view .LVU162
 638 0042 1A4C     		ldr	r4, .L51+4
 639              	.LVL36:
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 640              		.loc 1 301 5 is_stmt 0 view .LVU163
 641 0044 D4F8E030 		ldr	r3, [r4, #224]
 642 0048 43F00103 		orr	r3, r3, #1
 643 004c C4F8E030 		str	r3, [r4, #224]
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 644              		.loc 1 301 5 is_stmt 1 view .LVU164
 645 0050 D4F8E030 		ldr	r3, [r4, #224]
 646 0054 03F00103 		and	r3, r3, #1
 647 0058 0093     		str	r3, [sp]
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 648              		.loc 1 301 5 view .LVU165
 649 005a 009B     		ldr	r3, [sp]
 650              	.LBE8:
 301:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 651              		.loc 1 301 5 view .LVU166
 306:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 652              		.loc 1 306 5 view .LVU167
 306:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 653              		.loc 1 306 25 is_stmt 0 view .LVU168
 654 005c 4FF4C053 		mov	r3, #6144
 655 0060 3393     		str	r3, [sp, #204]
 307:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 656              		.loc 1 307 5 is_stmt 1 view .LVU169
 307:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 657              		.loc 1 307 26 is_stmt 0 view .LVU170
 658 0062 0223     		movs	r3, #2
 659 0064 3493     		str	r3, [sp, #208]
ARM GAS  /tmp/ccNYHT9Z.s 			page 20


 308:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 660              		.loc 1 308 5 is_stmt 1 view .LVU171
 308:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 661              		.loc 1 308 26 is_stmt 0 view .LVU172
 662 0066 0025     		movs	r5, #0
 663 0068 3595     		str	r5, [sp, #212]
 309:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 664              		.loc 1 309 5 is_stmt 1 view .LVU173
 309:Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 665              		.loc 1 309 27 is_stmt 0 view .LVU174
 666 006a 3695     		str	r5, [sp, #216]
 310:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 667              		.loc 1 310 5 is_stmt 1 view .LVU175
 310:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 668              		.loc 1 310 31 is_stmt 0 view .LVU176
 669 006c 0A23     		movs	r3, #10
 670 006e 3793     		str	r3, [sp, #220]
 311:Src/stm32h7xx_hal_msp.c **** 
 671              		.loc 1 311 5 is_stmt 1 view .LVU177
 672 0070 33A9     		add	r1, sp, #204
 673 0072 0F48     		ldr	r0, .L51+8
 674 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 675              	.LVL37:
 314:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 676              		.loc 1 314 5 view .LVU178
 677              	.LBB9:
 314:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 678              		.loc 1 314 5 view .LVU179
 314:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 679              		.loc 1 314 5 view .LVU180
 680 0078 D4F8D830 		ldr	r3, [r4, #216]
 681 007c 43F00063 		orr	r3, r3, #134217728
 682 0080 C4F8D830 		str	r3, [r4, #216]
 314:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 683              		.loc 1 314 5 view .LVU181
 684 0084 D4F8D830 		ldr	r3, [r4, #216]
 685 0088 03F00063 		and	r3, r3, #134217728
 686 008c 0193     		str	r3, [sp, #4]
 314:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 687              		.loc 1 314 5 view .LVU182
 688 008e 019B     		ldr	r3, [sp, #4]
 689              	.LBE9:
 314:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt Init */
 690              		.loc 1 314 5 view .LVU183
 316:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 691              		.loc 1 316 5 view .LVU184
 692 0090 2A46     		mov	r2, r5
 693 0092 0521     		movs	r1, #5
 694 0094 6520     		movs	r0, #101
 695 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 696              	.LVL38:
 317:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 697              		.loc 1 317 5 view .LVU185
 698 009a 6520     		movs	r0, #101
 699 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 700              	.LVL39:
 701              		.loc 1 323 1 is_stmt 0 view .LVU186
ARM GAS  /tmp/ccNYHT9Z.s 			page 21


 702 00a0 BFE7     		b	.L45
 703              	.LVL40:
 704              	.L50:
 294:Src/stm32h7xx_hal_msp.c ****     }
 705              		.loc 1 294 7 is_stmt 1 view .LVU187
 706 00a2 FFF7FEFF 		bl	Error_Handler
 707              	.LVL41:
 708 00a6 CAE7     		b	.L47
 709              	.L52:
 710              		.align	2
 711              	.L51:
 712 00a8 00000840 		.word	1074266112
 713 00ac 00440258 		.word	1476543488
 714 00b0 00000258 		.word	1476526080
 715              		.cfi_endproc
 716              	.LFE146:
 718              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 719              		.align	1
 720              		.global	HAL_PCD_MspDeInit
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	HAL_PCD_MspDeInit:
 726              	.LVL42:
 727              	.LFB147:
 324:Src/stm32h7xx_hal_msp.c **** 
 325:Src/stm32h7xx_hal_msp.c **** /**
 326:Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 327:Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 328:Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 329:Src/stm32h7xx_hal_msp.c **** * @retval None
 330:Src/stm32h7xx_hal_msp.c **** */
 331:Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 332:Src/stm32h7xx_hal_msp.c **** {
 728              		.loc 1 332 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		.loc 1 332 1 is_stmt 0 view .LVU189
 733 0000 08B5     		push	{r3, lr}
 734              	.LCFI13:
 735              		.cfi_def_cfa_offset 8
 736              		.cfi_offset 3, -8
 737              		.cfi_offset 14, -4
 333:Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 738              		.loc 1 333 3 is_stmt 1 view .LVU190
 739              		.loc 1 333 10 is_stmt 0 view .LVU191
 740 0002 0268     		ldr	r2, [r0]
 741              		.loc 1 333 5 view .LVU192
 742 0004 094B     		ldr	r3, .L57
 743 0006 9A42     		cmp	r2, r3
 744 0008 00D0     		beq	.L56
 745              	.LVL43:
 746              	.L53:
 334:Src/stm32h7xx_hal_msp.c ****   {
 335:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 336:Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccNYHT9Z.s 			page 22


 337:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 338:Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 339:Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 340:Src/stm32h7xx_hal_msp.c **** 
 341:Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 342:Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 343:Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 344:Src/stm32h7xx_hal_msp.c ****     */
 345:Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 346:Src/stm32h7xx_hal_msp.c **** 
 347:Src/stm32h7xx_hal_msp.c ****     /* USB_OTG_FS interrupt DeInit */
 348:Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 349:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 350:Src/stm32h7xx_hal_msp.c **** 
 351:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 352:Src/stm32h7xx_hal_msp.c ****   }
 353:Src/stm32h7xx_hal_msp.c **** 
 354:Src/stm32h7xx_hal_msp.c **** }
 747              		.loc 1 354 1 view .LVU193
 748 000a 08BD     		pop	{r3, pc}
 749              	.LVL44:
 750              	.L56:
 339:Src/stm32h7xx_hal_msp.c **** 
 751              		.loc 1 339 5 is_stmt 1 view .LVU194
 752 000c 084A     		ldr	r2, .L57+4
 753 000e D2F8D830 		ldr	r3, [r2, #216]
 754 0012 23F00063 		bic	r3, r3, #134217728
 755 0016 C2F8D830 		str	r3, [r2, #216]
 345:Src/stm32h7xx_hal_msp.c **** 
 756              		.loc 1 345 5 view .LVU195
 757 001a 4FF4C051 		mov	r1, #6144
 758 001e 0548     		ldr	r0, .L57+8
 759              	.LVL45:
 345:Src/stm32h7xx_hal_msp.c **** 
 760              		.loc 1 345 5 is_stmt 0 view .LVU196
 761 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 762              	.LVL46:
 348:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 763              		.loc 1 348 5 is_stmt 1 view .LVU197
 764 0024 6520     		movs	r0, #101
 765 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 766              	.LVL47:
 767              		.loc 1 354 1 is_stmt 0 view .LVU198
 768 002a EEE7     		b	.L53
 769              	.L58:
 770              		.align	2
 771              	.L57:
 772 002c 00000840 		.word	1074266112
 773 0030 00440258 		.word	1476543488
 774 0034 00000258 		.word	1476526080
 775              		.cfi_endproc
 776              	.LFE147:
 778              		.section	.bss.HAL_RCC_FDCAN_CLK_ENABLED,"aw",%nobits
 779              		.align	2
 780              		.set	.LANCHOR0,. + 0
 783              	HAL_RCC_FDCAN_CLK_ENABLED:
 784 0000 00000000 		.space	4
ARM GAS  /tmp/ccNYHT9Z.s 			page 23


 785              		.text
 786              	.Letext0:
 787              		.file 2 "/home/joseluiz/Programs/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/arm-none-eabi/include
 788              		.file 3 "/home/joseluiz/Programs/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/arm-none-eabi/include
 789              		.file 4 "Drivers/cmsis_device_h7/Include/stm32h743xx.h"
 790              		.file 5 "Drivers/cmsis_device_h7/Include/stm32h7xx.h"
 791              		.file 6 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_def.h"
 792              		.file 7 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_rcc_ex.h"
 793              		.file 8 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_gpio.h"
 794              		.file 9 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_dma.h"
 795              		.file 10 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_fdcan.h"
 796              		.file 11 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_tim.h"
 797              		.file 12 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_ll_usb.h"
 798              		.file 13 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_pcd.h"
 799              		.file 14 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_cortex.h"
 800              		.file 15 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_pwr_ex.h"
 801              		.file 16 "Core/Inc/main.h"
 802              		.file 17 "<built-in>"
ARM GAS  /tmp/ccNYHT9Z.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/ccNYHT9Z.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccNYHT9Z.s:61     .text.HAL_MspInit:0000000000000020 $d
     /tmp/ccNYHT9Z.s:66     .text.HAL_FDCAN_MspInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:72     .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
     /tmp/ccNYHT9Z.s:341    .text.HAL_FDCAN_MspInit:0000000000000148 $d
     /tmp/ccNYHT9Z.s:352    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:358    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
     /tmp/ccNYHT9Z.s:449    .text.HAL_FDCAN_MspDeInit:0000000000000064 $d
     /tmp/ccNYHT9Z.s:459    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:465    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccNYHT9Z.s:510    .text.HAL_TIM_Base_MspInit:000000000000002c $d
     /tmp/ccNYHT9Z.s:515    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:521    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccNYHT9Z.s:549    .text.HAL_TIM_Base_MspDeInit:000000000000001c $d
     /tmp/ccNYHT9Z.s:554    .text.HAL_PCD_MspInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:560    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
     /tmp/ccNYHT9Z.s:712    .text.HAL_PCD_MspInit:00000000000000a8 $d
     /tmp/ccNYHT9Z.s:719    .text.HAL_PCD_MspDeInit:0000000000000000 $t
     /tmp/ccNYHT9Z.s:725    .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
     /tmp/ccNYHT9Z.s:772    .text.HAL_PCD_MspDeInit:000000000000002c $d
     /tmp/ccNYHT9Z.s:779    .bss.HAL_RCC_FDCAN_CLK_ENABLED:0000000000000000 $d
     /tmp/ccNYHT9Z.s:783    .bss.HAL_RCC_FDCAN_CLK_ENABLED:0000000000000000 HAL_RCC_FDCAN_CLK_ENABLED

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableUSBVoltageDetector
