<stg><name>DCT_Loop_1_proc</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:0  %opt_type_02_loc_loc_loc0 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="opt_type_02_loc_loc_loc0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %read_idx_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %read_idx, %1 ]

]]></node>
<StgValue><ssdm name="read_idx_0_i_i"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="64" op_0_bw="7">
<![CDATA[
:1  %p_0_rec_i_i_cast = zext i7 %read_idx_0_i_i to i64

]]></node>
<StgValue><ssdm name="p_0_rec_i_i_cast"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond1 = icmp eq i7 %read_idx_0_i_i, -62

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %read_idx = add i7 %read_idx_0_i_i, 1

]]></node>
<StgValue><ssdm name="read_idx"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader9.exitStub, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
:0  %opt_type_02_loc_loc_loc0_load_1 = load i32* %opt_type_02_loc_loc_loc0, align 4

]]></node>
<StgValue><ssdm name="opt_type_02_loc_loc_loc0_load_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %opt_type = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X)

]]></node>
<StgValue><ssdm name="opt_type"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_i = bitcast i32 %opt_type to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Xbuff_addr = getelementptr inbounds [66 x float]* %Xbuff, i64 0, i64 %p_0_rec_i_i_cast

]]></node>
<StgValue><ssdm name="Xbuff_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_i, float* %Xbuff_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_2_i = icmp eq i7 %read_idx_0_i_i, 1

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tempin_0_opt_type_02_i_i = select i1 %tmp_2_i, i32 %opt_type, i32 %opt_type_02_loc_loc_loc0_load_1

]]></node>
<StgValue><ssdm name="tempin_0_opt_type_02_i_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tempin_0_opt_type_02_i_i, i32* %opt_type_02_loc_loc_loc0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32">
<![CDATA[
.preheader9.exitStub:0  %opt_type_02_loc_loc_loc0_load = load i32* %opt_type_02_loc_loc_loc0, align 4

]]></node>
<StgValue><ssdm name="opt_type_02_loc_loc_loc0_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
.preheader9.exitStub:1  %mrv = insertvalue { i32, i32 } undef, i32 %opt_type_02_loc_loc_loc0_load, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
.preheader9.exitStub:2  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %opt_type_02_loc_loc_loc0_load, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="64">
<![CDATA[
.preheader9.exitStub:3  ret { i32, i32 } %mrv_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="X" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="X"/></StgValue>
</port>
<port id="28" name="Xbuff" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Xbuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="stg_29" to="opt_type_02_loc_loc_loc0" fromId="29" toId="3">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecInterface" to="stg_4" fromId="31" toId="4">
</dataflow>
<dataflow id="33" from="X" to="stg_4" fromId="27" toId="4">
</dataflow>
<dataflow id="35" from="p_str1" to="stg_4" fromId="34" toId="4">
</dataflow>
<dataflow id="37" from="stg_36" to="stg_4" fromId="36" toId="4">
</dataflow>
<dataflow id="38" from="stg_36" to="stg_4" fromId="36" toId="4">
</dataflow>
<dataflow id="39" from="stg_36" to="stg_4" fromId="36" toId="4">
</dataflow>
<dataflow id="40" from="stg_36" to="stg_4" fromId="36" toId="4">
</dataflow>
<dataflow id="42" from="p_str" to="stg_4" fromId="41" toId="4">
</dataflow>
<dataflow id="43" from="p_str" to="stg_4" fromId="41" toId="4">
</dataflow>
<dataflow id="44" from="p_str" to="stg_4" fromId="41" toId="4">
</dataflow>
<dataflow id="46" from="stg_45" to="read_idx_0_i_i" fromId="45" toId="6">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="47" from="stg_5" to="read_idx_0_i_i" fromId="5" toId="6">
</dataflow>
<dataflow id="48" from="read_idx" to="read_idx_0_i_i" fromId="10" toId="6">
<BackEdge/>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="49" from="stg_20" to="read_idx_0_i_i" fromId="20" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="50" from="read_idx_0_i_i" to="p_0_rec_i_i_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="stg_53" to="empty" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="stg_53" to="empty" fromId="53" toId="8">
</dataflow>
<dataflow id="56" from="stg_53" to="empty" fromId="53" toId="8">
</dataflow>
<dataflow id="57" from="read_idx_0_i_i" to="exitcond1" fromId="6" toId="9">
</dataflow>
<dataflow id="59" from="stg_58" to="exitcond1" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="read_idx_0_i_i" to="read_idx" fromId="6" toId="10">
</dataflow>
<dataflow id="62" from="stg_61" to="read_idx" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="exitcond1" to="stg_11" fromId="9" toId="11">
</dataflow>
<dataflow id="64" from="opt_type_02_loc_loc_loc0" to="opt_type_02_loc_loc_loc0_load_1" fromId="3" toId="12">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_fifo.i32P" to="opt_type" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="X" to="opt_type" fromId="27" toId="13">
</dataflow>
<dataflow id="68" from="opt_type" to="tmp_i" fromId="13" toId="14">
</dataflow>
<dataflow id="69" from="Xbuff" to="Xbuff_addr" fromId="28" toId="15">
</dataflow>
<dataflow id="71" from="stg_70" to="Xbuff_addr" fromId="70" toId="15">
</dataflow>
<dataflow id="72" from="p_0_rec_i_i_cast" to="Xbuff_addr" fromId="7" toId="15">
</dataflow>
<dataflow id="73" from="tmp_i" to="stg_16" fromId="14" toId="16">
</dataflow>
<dataflow id="74" from="Xbuff_addr" to="stg_16" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="read_idx_0_i_i" to="tmp_2_i" fromId="6" toId="17">
</dataflow>
<dataflow id="76" from="stg_61" to="tmp_2_i" fromId="61" toId="17">
</dataflow>
<dataflow id="77" from="tmp_2_i" to="tempin_0_opt_type_02_i_i" fromId="17" toId="18">
</dataflow>
<dataflow id="78" from="opt_type" to="tempin_0_opt_type_02_i_i" fromId="13" toId="18">
</dataflow>
<dataflow id="79" from="opt_type_02_loc_loc_loc0_load_1" to="tempin_0_opt_type_02_i_i" fromId="12" toId="18">
</dataflow>
<dataflow id="80" from="tempin_0_opt_type_02_i_i" to="stg_19" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="opt_type_02_loc_loc_loc0" to="stg_19" fromId="3" toId="19">
</dataflow>
<dataflow id="82" from="opt_type_02_loc_loc_loc0" to="opt_type_02_loc_loc_loc0_load" fromId="3" toId="21">
</dataflow>
<dataflow id="84" from="stg_83" to="mrv" fromId="83" toId="22">
</dataflow>
<dataflow id="85" from="opt_type_02_loc_loc_loc0_load" to="mrv" fromId="21" toId="22">
</dataflow>
<dataflow id="86" from="mrv" to="mrv_1" fromId="22" toId="23">
</dataflow>
<dataflow id="87" from="opt_type_02_loc_loc_loc0_load" to="mrv_1" fromId="21" toId="23">
</dataflow>
<dataflow id="88" from="mrv_1" to="stg_24" fromId="23" toId="24">
</dataflow>
<dataflow id="89" from="exitcond1" to="stg_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
