Timing Analyzer report for toolflow
Fri Dec 10 13:57:20 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.7%      ;
;     Processor 3            ;  14.0%      ;
;     Processor 4            ;  12.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Fri Dec 10 13:56:54 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 39.14 MHz ; 39.14 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -5.550 ; -160.375           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.390 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.661 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.758 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.622 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.550 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 25.101     ;
; -5.550 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 25.101     ;
; -5.427 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 24.982     ;
; -5.404 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 24.959     ;
; -5.403 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 24.958     ;
; -5.267 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 25.209     ;
; -5.243 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.793     ;
; -5.187 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.737     ;
; -5.106 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.656     ;
; -5.102 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:8:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.652     ;
; -5.066 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 24.619     ;
; -5.066 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:11:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 24.617     ;
; -4.986 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 24.540     ;
; -4.969 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 24.522     ;
; -4.969 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:20:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 24.522     ;
; -4.962 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:22:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 24.937     ;
; -4.954 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.504     ;
; -4.947 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.497     ;
; -4.939 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 24.487     ;
; -4.937 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 24.488     ;
; -4.905 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 24.864     ;
; -4.902 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:5:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 24.861     ;
; -4.832 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 24.386     ;
; -4.788 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:13:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 24.730     ;
; -4.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.828     ;
; -4.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.828     ;
; -4.747 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:29:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.297     ;
; -4.735 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 24.285     ;
; -4.717 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:6:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 24.674     ;
; -4.681 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:4:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 24.640     ;
; -4.635 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.709     ;
; -4.630 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:23:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 24.572     ;
; -4.612 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.686     ;
; -4.611 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.685     ;
; -4.475 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.463      ; 24.936     ;
; -4.451 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.520     ;
; -4.395 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.464     ;
; -4.377 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:31:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 23.927     ;
; -4.358 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.428     ;
; -4.358 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.428     ;
; -4.355 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.513     ; 23.840     ;
; -4.355 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.513     ; 23.840     ;
; -4.314 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.383     ;
; -4.310 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:8:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.379     ;
; -4.292 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.513     ; 23.777     ;
; -4.292 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.513     ; 23.777     ;
; -4.274 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:11:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.344     ;
; -4.274 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.074      ; 24.346     ;
; -4.235 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.309     ;
; -4.232 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 23.721     ;
; -4.223 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 23.779     ;
; -4.223 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 23.779     ;
; -4.223 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.293     ;
; -4.223 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.293     ;
; -4.212 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.286     ;
; -4.211 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.285     ;
; -4.209 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 23.698     ;
; -4.208 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 23.697     ;
; -4.194 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.075      ; 24.267     ;
; -4.177 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.074      ; 24.249     ;
; -4.177 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:20:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.074      ; 24.249     ;
; -4.170 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:22:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.496      ; 24.664     ;
; -4.169 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 23.658     ;
; -4.162 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.231     ;
; -4.155 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.224     ;
; -4.154 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 24.070     ;
; -4.154 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 24.070     ;
; -4.152 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:27:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 24.094     ;
; -4.149 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:3:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 24.091     ;
; -4.147 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.069      ; 24.214     ;
; -4.146 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 23.635     ;
; -4.145 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.215     ;
; -4.145 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.509     ; 23.634     ;
; -4.113 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.480      ; 24.591     ;
; -4.110 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:5:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.480      ; 24.588     ;
; -4.100 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 23.660     ;
; -4.100 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.174     ;
; -4.096 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:16:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.166     ;
; -4.096 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:16:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.072      ; 24.166     ;
; -4.094 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 24.010     ;
; -4.094 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 24.010     ;
; -4.077 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 23.637     ;
; -4.077 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.151     ;
; -4.076 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 23.636     ;
; -4.076 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 24.150     ;
; -4.075 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.463      ; 24.536     ;
; -4.072 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 23.948     ;
; -4.069 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 23.985     ;
; -4.069 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 23.985     ;
; -4.054 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:0:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.513     ; 23.539     ;
; -4.054 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:0:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.513     ; 23.539     ;
; -4.053 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:4:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 23.969     ;
; -4.053 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:4:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 23.969     ;
; -4.051 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.071      ; 24.120     ;
; -4.048 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.514     ; 23.532     ;
; -4.040 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.075      ; 24.113     ;
; -4.031 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 23.951     ;
; -4.009 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 23.885     ;
; -4.008 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 23.928     ;
; -4.007 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 23.927     ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q                                                                                                                      ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.674      ;
; 0.392 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.068      ;
; 0.402 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.431 ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.440 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                          ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.707      ;
; 0.455 ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.722      ;
; 0.456 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.723      ;
; 0.456 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.723      ;
; 0.458 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.726      ;
; 0.463 ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:18:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.730      ;
; 0.465 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.732      ;
; 0.467 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.734      ;
; 0.472 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.740      ;
; 0.565 ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.833      ;
; 0.569 ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.836      ;
; 0.586 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.872      ;
; 0.588 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.874      ;
; 0.594 ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.861      ;
; 0.597 ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.864      ;
; 0.605 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.873      ;
; 0.606 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.874      ;
; 0.608 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.875      ;
; 0.610 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.877      ;
; 0.621 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.890      ;
; 0.626 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.893      ;
; 0.627 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.913      ;
; 0.635 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.307      ;
; 0.640 ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.907      ;
; 0.645 ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.319      ;
; 0.655 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.922      ;
; 0.670 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.342      ;
; 0.673 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:9:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.336      ;
; 0.678 ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:28:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.945      ;
; 0.679 ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.946      ;
; 0.685 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.358      ;
; 0.688 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.348      ;
; 0.689 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:18:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.356      ;
; 0.693 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.357      ;
; 0.699 ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.966      ;
; 0.704 ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.971      ;
; 0.716 ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:15:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.983      ;
; 0.731 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.402      ;
; 0.742 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.409      ;
; 0.748 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                          ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.015      ;
; 0.748 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.414      ;
; 0.750 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.016      ;
; 0.772 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:20:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:20:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 1.056      ;
; 0.777 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:27:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:27:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.044      ;
; 0.779 ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.046      ;
; 0.789 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.056      ;
; 0.796 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:6:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:6:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 1.079      ;
; 0.810 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.077      ;
; 0.812 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.079      ;
; 0.813 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 1.034      ;
; 0.821 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.089      ;
; 0.822 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.089      ;
; 0.837 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 1.058      ;
; 0.849 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.516      ;
; 0.867 ; pc_register_32:PC|dffg:\G_N_Register:31:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.133      ;
; 0.871 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:4:r1|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.008     ; 1.085      ;
; 0.873 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.139      ;
; 0.879 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 1.094      ;
; 0.884 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.544      ;
; 0.926 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.594      ;
; 0.939 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.598      ;
; 0.955 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.614      ;
; 0.958 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.623      ;
; 0.968 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.235      ;
; 0.981 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:15:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.660      ;
; 0.981 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.644      ;
; 0.986 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.655      ;
; 0.986 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.666      ;
; 0.988 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 1.274      ;
; 0.989 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.644      ;
; 0.993 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.670      ;
; 0.994 ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.261      ;
; 0.994 ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.262      ;
; 0.995 ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:9:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.263      ;
; 0.997 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.671      ;
; 0.997 ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.265      ;
; 1.002 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:29:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.657      ;
; 1.002 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.657      ;
; 1.002 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 1.286      ;
; 1.003 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.677      ;
; 1.007 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; -0.005     ; 1.224      ;
; 1.007 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.131      ; 1.324      ;
; 1.013 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.681      ;
; 1.017 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 1.303      ;
; 1.019 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.872      ;
; 1.031 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:5:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.034      ; 1.287      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
; 17.661 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.510      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
; 1.758 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 2.349      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 42.32 MHz ; 42.32 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -3.628 ; -98.595           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.349 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.856 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.587 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.622 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.628 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 23.229     ;
; -3.628 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 23.229     ;
; -3.521 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 23.125     ;
; -3.520 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 23.124     ;
; -3.515 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 23.119     ;
; -3.375 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 23.331     ;
; -3.327 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 22.926     ;
; -3.307 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.907     ;
; -3.223 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:8:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.823     ;
; -3.194 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:11:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.794     ;
; -3.190 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.790     ;
; -3.161 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 22.763     ;
; -3.130 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 22.733     ;
; -3.099 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.699     ;
; -3.084 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 22.682     ;
; -3.068 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:20:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 22.670     ;
; -3.067 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 22.669     ;
; -3.066 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:22:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.010     ; 23.055     ;
; -3.053 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 22.652     ;
; -3.047 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.025     ; 23.021     ;
; -3.046 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:5:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.025     ; 23.020     ;
; -3.045 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.645     ;
; -2.991 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 22.594     ;
; -2.924 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.960     ;
; -2.924 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.960     ;
; -2.902 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:13:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 22.858     ;
; -2.896 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:29:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 22.496     ;
; -2.888 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 22.487     ;
; -2.841 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:6:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.031     ; 22.809     ;
; -2.817 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.856     ;
; -2.816 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.855     ;
; -2.811 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.850     ;
; -2.800 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:4:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.025     ; 22.774     ;
; -2.764 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:23:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 22.720     ;
; -2.671 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 23.062     ;
; -2.623 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.035      ; 22.657     ;
; -2.603 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.638     ;
; -2.556 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:31:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 22.155     ;
; -2.524 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.560     ;
; -2.524 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.560     ;
; -2.519 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:8:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.554     ;
; -2.490 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:11:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.525     ;
; -2.486 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.521     ;
; -2.486 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 22.018     ;
; -2.486 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 22.018     ;
; -2.457 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.038      ; 22.494     ;
; -2.451 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 21.983     ;
; -2.451 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 21.983     ;
; -2.426 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.039      ; 22.464     ;
; -2.417 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.456     ;
; -2.416 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.455     ;
; -2.411 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.450     ;
; -2.400 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.436     ;
; -2.400 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.436     ;
; -2.395 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.430     ;
; -2.380 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.034      ; 22.413     ;
; -2.379 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 21.914     ;
; -2.378 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 21.986     ;
; -2.378 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 21.986     ;
; -2.378 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 21.913     ;
; -2.373 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 21.908     ;
; -2.364 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:20:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.038      ; 22.401     ;
; -2.363 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.038      ; 22.400     ;
; -2.362 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:22:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.425      ; 22.786     ;
; -2.349 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.035      ; 22.383     ;
; -2.344 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 21.879     ;
; -2.343 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.410      ; 22.752     ;
; -2.343 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 21.878     ;
; -2.342 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:5:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.410      ; 22.751     ;
; -2.341 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.376     ;
; -2.338 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.464     ; 21.873     ;
; -2.333 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:27:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 22.289     ;
; -2.330 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:3:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 22.286     ;
; -2.293 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.332     ;
; -2.292 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.331     ;
; -2.291 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:16:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.327     ;
; -2.291 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:16:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.037      ; 22.327     ;
; -2.288 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 22.217     ;
; -2.288 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 22.217     ;
; -2.287 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.039      ; 22.325     ;
; -2.287 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:19:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.040      ; 22.326     ;
; -2.271 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 21.882     ;
; -2.271 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 22.662     ;
; -2.270 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 21.881     ;
; -2.265 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 21.876     ;
; -2.261 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 22.189     ;
; -2.261 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:3:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 22.189     ;
; -2.233 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 22.120     ;
; -2.223 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.035      ; 22.257     ;
; -2.209 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 22.137     ;
; -2.209 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 22.137     ;
; -2.203 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:20:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.238     ;
; -2.202 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:0:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 21.734     ;
; -2.202 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:0:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 21.734     ;
; -2.198 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:13:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 22.589     ;
; -2.198 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:4:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 22.126     ;
; -2.198 ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_Reg_Rd_reg|dffg:\G_N_Register:4:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 22.126     ;
; -2.198 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:2:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 22.085     ;
; -2.192 ; regID_EX:ID_EX_stage|register_N:ID_EX_Inst_reg|dffg:\G_N_Register:18:r1|s_Q            ; pc_register_32:PC|dffg:\G_N_Register:29:r1|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 22.227     ;
; -2.185 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_Reg_Rd_reg|dffg:\G_N_Register:1:r1|s_Q        ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.469     ; 21.715     ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q                                                                                                                      ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.608      ;
; 0.353 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.608      ;
; 0.393 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 0.999      ;
; 0.398 ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.407 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                          ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.650      ;
; 0.410 ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.654      ;
; 0.413 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.657      ;
; 0.413 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.657      ;
; 0.415 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.658      ;
; 0.418 ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:18:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.662      ;
; 0.427 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.671      ;
; 0.429 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.673      ;
; 0.431 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.675      ;
; 0.514 ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.758      ;
; 0.516 ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.760      ;
; 0.535 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.796      ;
; 0.537 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.798      ;
; 0.538 ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.781      ;
; 0.541 ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.784      ;
; 0.554 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.799      ;
; 0.556 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.800      ;
; 0.568 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.813      ;
; 0.572 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.815      ;
; 0.572 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.833      ;
; 0.578 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.181      ;
; 0.585 ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.828      ;
; 0.591 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.194      ;
; 0.597 ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.841      ;
; 0.600 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.843      ;
; 0.608 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.211      ;
; 0.613 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:9:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.207      ;
; 0.620 ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:28:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.864      ;
; 0.626 ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:18:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.226      ;
; 0.629 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.227      ;
; 0.642 ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.886      ;
; 0.644 ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.887      ;
; 0.651 ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:15:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.894      ;
; 0.663 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.265      ;
; 0.667 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.260      ;
; 0.691 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.934      ;
; 0.696 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                          ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.939      ;
; 0.701 ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.944      ;
; 0.711 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.310      ;
; 0.716 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:20:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:20:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.975      ;
; 0.720 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:27:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:27:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.964      ;
; 0.721 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.317      ;
; 0.722 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.319      ;
; 0.733 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.976      ;
; 0.734 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.977      ;
; 0.741 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.985      ;
; 0.742 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:6:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:6:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.000      ;
; 0.750 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.014     ; 0.937      ;
; 0.751 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.994      ;
; 0.754 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.997      ;
; 0.771 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.015     ; 0.957      ;
; 0.774 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.371      ;
; 0.794 ; pc_register_32:PC|dffg:\G_N_Register:31:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.037      ;
; 0.809 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.052      ;
; 0.814 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.405      ;
; 0.830 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:4:r1|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.020     ; 1.011      ;
; 0.836 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; -0.019     ; 1.018      ;
; 0.842 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.441      ;
; 0.858 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.449      ;
; 0.868 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.459      ;
; 0.880 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.123      ;
; 0.884 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.479      ;
; 0.890 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:15:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 1.498      ;
; 0.891 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.491      ;
; 0.895 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.504      ;
; 0.897 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.506      ;
; 0.901 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.489      ;
; 0.907 ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.150      ;
; 0.907 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.512      ;
; 0.908 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.511      ;
; 0.909 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:29:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.497      ;
; 0.911 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.499      ;
; 0.914 ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.158      ;
; 0.915 ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:9:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.159      ;
; 0.917 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 1.178      ;
; 0.917 ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.161      ;
; 0.918 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.517      ;
; 0.918 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.515      ;
; 0.922 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; -0.018     ; 1.105      ;
; 0.929 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 1.188      ;
; 0.933 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; -0.308     ; 0.796      ;
; 0.936 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.121      ; 1.228      ;
; 0.941 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.544      ;
; 0.942 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.186      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
; 17.856 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 2.291      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
; 1.587 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.361      ; 2.116      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 3.890 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.162 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.819 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.843 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.364 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.890 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.690      ;
; 3.890 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.690      ;
; 3.910 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.667      ;
; 3.910 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.410     ; 5.667      ;
; 3.913 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 5.655      ;
; 3.913 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 5.655      ;
; 3.934 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 5.634      ;
; 3.934 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 5.634      ;
; 3.935 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 5.608      ;
; 3.935 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 5.608      ;
; 3.949 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.632      ;
; 3.949 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.632      ;
; 3.968 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.426     ; 5.593      ;
; 3.968 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.426     ; 5.593      ;
; 3.969 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.609      ;
; 3.969 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.609      ;
; 3.972 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.597      ;
; 3.972 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.597      ;
; 3.974 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.607      ;
; 3.974 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.607      ;
; 3.975 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:25:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 5.570      ;
; 3.975 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:25:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 5.570      ;
; 3.977 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.604      ;
; 3.993 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.576      ;
; 3.993 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.576      ;
; 3.994 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 5.550      ;
; 3.994 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 5.550      ;
; 3.996 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.585      ;
; 3.996 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.585      ;
; 3.997 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.581      ;
; 4.000 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.569      ;
; 4.002 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 5.541      ;
; 4.002 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 5.541      ;
; 4.004 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.577      ;
; 4.004 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.577      ;
; 4.017 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.561      ;
; 4.017 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.409     ; 5.561      ;
; 4.021 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.548      ;
; 4.022 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 5.522      ;
; 4.025 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.556      ;
; 4.025 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.406     ; 5.556      ;
; 4.027 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.425     ; 5.535      ;
; 4.027 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.425     ; 5.535      ;
; 4.032 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.547      ;
; 4.033 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.549      ;
; 4.033 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.549      ;
; 4.034 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:25:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 5.512      ;
; 4.034 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:25:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 5.512      ;
; 4.035 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:21:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 5.539      ;
; 4.035 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:21:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 5.539      ;
; 4.041 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.223     ; 5.723      ;
; 4.046 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:3:r1|s_Q       ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.448     ; 5.493      ;
; 4.046 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:3:r1|s_Q       ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.448     ; 5.493      ;
; 4.047 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.532      ;
; 4.051 ; RegFile32x32b:RegFile0|gp_register_32:reg28|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.426     ; 5.510      ;
; 4.051 ; RegFile32x32b:RegFile0|gp_register_32:reg28|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.426     ; 5.510      ;
; 4.052 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.411     ; 5.524      ;
; 4.055 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:22:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.425     ; 5.507      ;
; 4.055 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.527      ;
; 4.055 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.527      ;
; 4.055 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 5.512      ;
; 4.061 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.521      ;
; 4.061 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 5.483      ;
; 4.061 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 5.483      ;
; 4.061 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.226     ; 5.700      ;
; 4.062 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:25:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 5.484      ;
; 4.063 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.519      ;
; 4.063 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.519      ;
; 4.064 ; RegFile32x32b:RegFile0|register_N:reg5|dffg:\G_N_Register:12:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.431     ; 5.492      ;
; 4.064 ; RegFile32x32b:RegFile0|register_N:reg5|dffg:\G_N_Register:12:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.431     ; 5.492      ;
; 4.064 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.235     ; 5.688      ;
; 4.067 ; RegFile32x32b:RegFile0|register_N:reg19|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.411     ; 5.509      ;
; 4.070 ; RegFile32x32b:RegFile0|register_N:reg17|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 5.497      ;
; 4.071 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:19:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 5.497      ;
; 4.071 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:19:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 5.497      ;
; 4.072 ; RegFile32x32b:RegFile0|register_N:reg24|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.508      ;
; 4.072 ; RegFile32x32b:RegFile0|register_N:reg24|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.508      ;
; 4.076 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.503      ;
; 4.076 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.503      ;
; 4.076 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 5.491      ;
; 4.077 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.445     ; 5.465      ;
; 4.078 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:19:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.427     ; 5.482      ;
; 4.078 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:19:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.427     ; 5.482      ;
; 4.083 ; RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:8:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.408     ; 5.496      ;
; 4.083 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:25:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.499      ;
; 4.084 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.498      ;
; 4.084 ; RegFile32x32b:RegFile0|register_N:reg22|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.498      ;
; 4.085 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.235     ; 5.667      ;
; 4.086 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:17:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 5.641      ;
; 4.087 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:25:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.493      ;
; 4.087 ; RegFile32x32b:RegFile0|sp_register_32:reg29|dffg:\G_N_Register:25:r1|s_Q ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.407     ; 5.493      ;
; 4.087 ; RegFile32x32b:RegFile0|register_N:reg24|dffg:\G_N_Register:21:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.482      ;
; 4.087 ; RegFile32x32b:RegFile0|register_N:reg24|dffg:\G_N_Register:21:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.418     ; 5.482      ;
; 4.089 ; RegFile32x32b:RegFile0|register_N:reg6|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 5.455      ;
; 4.090 ; RegFile32x32b:RegFile0|register_N:reg5|dffg:\G_N_Register:20:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 5.456      ;
; 4.090 ; RegFile32x32b:RegFile0|register_N:reg5|dffg:\G_N_Register:20:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 5.456      ;
; 4.091 ; RegFile32x32b:RegFile0|register_N:reg18|dffg:\G_N_Register:17:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.405     ; 5.491      ;
; 4.091 ; RegFile32x32b:RegFile0|register_N:reg25|dffg:\G_N_Register:22:r1|s_Q     ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 5.476      ;
; 4.092 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:17:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.445     ; 5.450      ;
; 4.093 ; RegFile32x32b:RegFile0|register_N:reg4|dffg:\G_N_Register:20:r1|s_Q      ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.440     ; 5.454      ;
+-------+--------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.502      ;
; 0.180 ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q                                                                                                                      ; pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.195 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                          ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.321      ;
; 0.206 ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.333      ;
; 0.209 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.209 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.209 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.211 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.338      ;
; 0.213 ; pc_register_32:PC|dffg:\G_N_Register:18:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:18:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.339      ;
; 0.216 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.342      ;
; 0.256 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.051      ; 0.391      ;
; 0.257 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.051      ; 0.392      ;
; 0.260 ; pc_register_32:PC|dffg:\G_N_Register:25:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.262 ; pc_register_32:PC|dffg:\G_N_Register:19:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.615      ;
; 0.275 ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; pc_register_32:PC|dffg:\G_N_Register:12:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.619      ;
; 0.279 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.051      ; 0.414      ;
; 0.284 ; pc_register_32:PC|dffg:\G_N_Register:7:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.410      ;
; 0.287 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.628      ;
; 0.292 ; pc_register_32:PC|dffg:\G_N_Register:0:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:0:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.418      ;
; 0.296 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:18:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.628      ;
; 0.298 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.424      ;
; 0.302 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:9:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.631      ;
; 0.306 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:2:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.635      ;
; 0.309 ; pc_register_32:PC|dffg:\G_N_Register:28:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:28:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.435      ;
; 0.311 ; pc_register_32:PC|dffg:\G_N_Register:16:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.647      ;
; 0.315 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.645      ;
; 0.321 ; pc_register_32:PC|dffg:\G_N_Register:10:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.447      ;
; 0.326 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.655      ;
; 0.327 ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:16:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.453      ;
; 0.331 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                          ; pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q                                                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.457      ;
; 0.332 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.457      ;
; 0.333 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:20:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:20:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.467      ;
; 0.334 ; pc_register_32:PC|dffg:\G_N_Register:15:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:15:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.460      ;
; 0.336 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:27:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:27:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.462      ;
; 0.338 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.672      ;
; 0.343 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:6:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:6:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.477      ;
; 0.345 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.470      ;
; 0.348 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 0.473      ;
; 0.348 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.679      ;
; 0.349 ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:14:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.475      ;
; 0.349 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.474      ;
; 0.351 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.681      ;
; 0.358 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 0.483      ;
; 0.369 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.495      ;
; 0.369 ; pc_register_32:PC|dffg:\G_N_Register:21:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:24:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.495      ;
; 0.371 ; pc_register_32:PC|dffg:\G_N_Register:24:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.497      ;
; 0.382 ; pc_register_32:PC|dffg:\G_N_Register:31:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.507      ;
; 0.388 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:4:r1|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 0.510      ;
; 0.390 ; pc_register_32:PC|dffg:\G_N_Register:30:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:30:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.515      ;
; 0.393 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:3:r1|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.516      ;
; 0.397 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.726      ;
; 0.415 ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                         ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.743      ;
; 0.418 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:23:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.755      ;
; 0.425 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.752      ;
; 0.429 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.756      ;
; 0.433 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:7:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.567      ;
; 0.434 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:11:r1|s_Q                                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.768      ;
; 0.437 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:4:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.764      ;
; 0.438 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.776      ;
; 0.440 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                    ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.574      ;
; 0.444 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:15:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.786      ;
; 0.444 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:8:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 0.581      ;
; 0.445 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:1:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.592      ;
; 0.446 ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                     ; pc_register_32:PC|dffg:\G_N_Register:14:r1|s_Q                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:21:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.789      ;
; 0.447 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.573      ;
; 0.449 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:17:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.792      ;
; 0.449 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:31:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.795      ;
; 0.450 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:13:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 0.572      ;
; 0.450 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:5:r1|s_Q                                                                                     ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:5:r1|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                   ; regMEM_WB:MEM_WB_stage|register_N:MEM_WB_ALUOut_reg|dffg:\G_N_Register:19:r1|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; pc_register_32:PC|dffg:\G_N_Register:26:r1|s_Q                                                                                                                     ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:26:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:9:r1|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.580      ;
; 0.453 ; pc_register_32:PC|dffg:\G_N_Register:9:r1|s_Q                                                                                                                      ; regIF_ID:IF_ID_stage|register_N:IF_ID_Pc4_reg|dffg:\G_N_Register:10:r1|s_Q                                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.580      ;
; 0.457 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:22:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.794      ;
; 0.459 ; regID_EX:ID_EX_stage|register_N:ID_EX_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                    ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:12:r1|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.390      ;
; 0.461 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:25:r1|s_Q                                                                                 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.799      ;
; 0.461 ; regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ReadReg1_reg|dffg:\G_N_Register:5:r1|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.604      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
; 18.819 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.122      ; 1.258      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
; 0.843 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 1.146      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.550   ; 0.162 ; 17.661   ; 0.843   ; 9.364               ;
;  iCLK            ; -5.550   ; 0.162 ; 17.661   ; 0.843   ; 9.364               ;
; Design-wide TNS  ; -160.375 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -160.375 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 24403029 ; 136555   ; 11966    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 24403029 ; 136555   ; 11966    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 1      ; 1      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 394870 ; 394870 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 6319   ; 6319   ;
+---------------------------------+--------+--------+


+---------------------------------------------------------------------------------+
; Clock Status Summary                                                            ;
+--------------------------------------------------+-------+------+---------------+
; Target                                           ; Clock ; Type ; Status        ;
+--------------------------------------------------+-------+------+---------------+
; iCLK                                             ; iCLK  ; Base ; Constrained   ;
; regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q ;       ; Base ; Unconstrained ;
+--------------------------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 13:56:49 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Info (293032): Detected changes in source files.
    Info (293027): Source file: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd has changed.
    Info (293027): Source file: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd has changed.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hazard_control:HazardDetectionUnit|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.550            -160.375 iCLK 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.661               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.758               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.550
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.550 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.458      3.458  R        clock network delay
    Info (332115):      3.721      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      6.570      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      7.262      0.692 RR    IC  memToRegMux0|Mux31~0|datad
    Info (332115):      7.417      0.155 RR  CELL  memToRegMux0|Mux31~0|combout
    Info (332115):      7.643      0.226 RR    IC  memToRegMux0|Mux31~2|datac
    Info (332115):      7.930      0.287 RR  CELL  memToRegMux0|Mux31~2|combout
    Info (332115):      8.587      0.657 RR    IC  aluSrcMux0|\G_NBit_MUX:0:MUXI|o1|o_F~1|datad
    Info (332115):      8.742      0.155 RR  CELL  aluSrcMux0|\G_NBit_MUX:0:MUXI|o1|o_F~1|combout
    Info (332115):      9.428      0.686 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:0:fa1|o1|o_F~0|datad
    Info (332115):      9.583      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:0:fa1|o1|o_F~0|combout
    Info (332115):      9.807      0.224 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:1:fa1|o1|o_F~0|datac
    Info (332115):     10.094      0.287 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:1:fa1|o1|o_F~0|combout
    Info (332115):     10.321      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:2:fa1|o1|o_F~0|datad
    Info (332115):     10.476      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:2:fa1|o1|o_F~0|combout
    Info (332115):     10.703      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:3:fa1|o1|o_F~0|datad
    Info (332115):     10.858      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:3:fa1|o1|o_F~0|combout
    Info (332115):     11.085      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:4:fa1|o1|o_F~0|datad
    Info (332115):     11.240      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:4:fa1|o1|o_F~0|combout
    Info (332115):     11.468      0.228 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:5:fa1|o1|o_F~0|datad
    Info (332115):     11.623      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:5:fa1|o1|o_F~0|combout
    Info (332115):     11.848      0.225 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:6:fa1|o1|o_F~0|datad
    Info (332115):     12.003      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:6:fa1|o1|o_F~0|combout
    Info (332115):     12.229      0.226 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:7:fa1|o1|o_F~0|datad
    Info (332115):     12.384      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:7:fa1|o1|o_F~0|combout
    Info (332115):     12.611      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:8:fa1|o1|o_F~0|datad
    Info (332115):     12.766      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:8:fa1|o1|o_F~0|combout
    Info (332115):     12.995      0.229 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:9:fa1|o1|o_F~0|datad
    Info (332115):     13.150      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:9:fa1|o1|o_F~0|combout
    Info (332115):     13.377      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:10:fa1|o1|o_F~0|datad
    Info (332115):     13.532      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:10:fa1|o1|o_F~0|combout
    Info (332115):     13.931      0.399 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:11:fa1|o1|o_F~0|datad
    Info (332115):     14.086      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:11:fa1|o1|o_F~0|combout
    Info (332115):     14.309      0.223 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:12:fa1|o1|o_F~0|datac
    Info (332115):     14.596      0.287 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:12:fa1|o1|o_F~0|combout
    Info (332115):     14.826      0.230 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:13:fa1|o1|o_F~0|datad
    Info (332115):     14.981      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:13:fa1|o1|o_F~0|combout
    Info (332115):     15.207      0.226 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:14:fa1|o1|o_F~0|datad
    Info (332115):     15.362      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:14:fa1|o1|o_F~0|combout
    Info (332115):     15.586      0.224 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:15:fa1|o1|o_F~0|datac
    Info (332115):     15.873      0.287 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:15:fa1|o1|o_F~0|combout
    Info (332115):     16.100      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:16:fa1|o1|o_F~0|datad
    Info (332115):     16.255      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:16:fa1|o1|o_F~0|combout
    Info (332115):     16.479      0.224 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:17:fa1|o1|o_F~0|datac
    Info (332115):     16.766      0.287 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:17:fa1|o1|o_F~0|combout
    Info (332115):     16.993      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:18:fa1|o1|o_F~0|datad
    Info (332115):     17.148      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:18:fa1|o1|o_F~0|combout
    Info (332115):     17.375      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:19:fa1|o1|o_F~0|datad
    Info (332115):     17.530      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:19:fa1|o1|o_F~0|combout
    Info (332115):     17.757      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:20:fa1|o1|o_F~0|datad
    Info (332115):     17.912      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:20:fa1|o1|o_F~0|combout
    Info (332115):     18.137      0.225 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:21:fa1|o1|o_F~0|datac
    Info (332115):     18.424      0.287 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:21:fa1|o1|o_F~0|combout
    Info (332115):     18.652      0.228 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:22:fa1|o1|o_F~0|datad
    Info (332115):     18.807      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:22:fa1|o1|o_F~0|combout
    Info (332115):     19.033      0.226 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:23:fa1|o1|o_F~0|datad
    Info (332115):     19.188      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:23:fa1|o1|o_F~0|combout
    Info (332115):     19.414      0.226 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:24:fa1|o1|o_F~0|datad
    Info (332115):     19.569      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:24:fa1|o1|o_F~0|combout
    Info (332115):     19.796      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:25:fa1|o1|o_F~0|datad
    Info (332115):     19.951      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:25:fa1|o1|o_F~0|combout
    Info (332115):     20.178      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:26:fa1|o1|o_F~0|datac
    Info (332115):     20.465      0.287 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:26:fa1|o1|o_F~0|combout
    Info (332115):     21.398      0.933 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:27:fa1|o1|o_F~0|datad
    Info (332115):     21.553      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:27:fa1|o1|o_F~0|combout
    Info (332115):     21.778      0.225 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:28:fa1|o1|o_F~0|datad
    Info (332115):     21.933      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:28:fa1|o1|o_F~0|combout
    Info (332115):     22.160      0.227 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:29:fa1|o1|o_F~0|datad
    Info (332115):     22.315      0.155 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:29:fa1|o1|o_F~0|combout
    Info (332115):     22.526      0.211 RR    IC  ALU0|outMux0|Mux1~7|datad
    Info (332115):     22.681      0.155 RR  CELL  ALU0|outMux0|Mux1~7|combout
    Info (332115):     22.884      0.203 RR    IC  ALU0|outMux0|Mux1~10|datad
    Info (332115):     23.039      0.155 RR  CELL  ALU0|outMux0|Mux1~10|combout
    Info (332115):     23.244      0.205 RR    IC  ALU0|outMux0|Mux1~11|datad
    Info (332115):     23.399      0.155 RR  CELL  ALU0|outMux0|Mux1~11|combout
    Info (332115):     23.604      0.205 RR    IC  ALU0|outMux0|Mux1~9|datad
    Info (332115):     23.759      0.155 RR  CELL  ALU0|outMux0|Mux1~9|combout
    Info (332115):     23.994      0.235 RR    IC  ForwardMux_C|Mux1~1|datad
    Info (332115):     24.149      0.155 RR  CELL  ForwardMux_C|Mux1~1|combout
    Info (332115):     24.561      0.412 RR    IC  Eq0|nor0|o_F~21|datac
    Info (332115):     24.848      0.287 RR  CELL  Eq0|nor0|o_F~21|combout
    Info (332115):     25.492      0.644 RR    IC  Eq0|nor0|o_F~22|datad
    Info (332115):     25.647      0.155 RR  CELL  Eq0|nor0|o_F~22|combout
    Info (332115):     25.850      0.203 RR    IC  HazardDetectionUnit|logic~8|datad
    Info (332115):     26.005      0.155 RR  CELL  HazardDetectionUnit|logic~8|combout
    Info (332115):     26.210      0.205 RR    IC  HazardDetectionUnit|logic~9|datad
    Info (332115):     26.365      0.155 RR  CELL  HazardDetectionUnit|logic~9|combout
    Info (332115):     27.121      0.756 RR    IC  PC|\G_N_Register:0:r1|s_Q~0|datad
    Info (332115):     27.260      0.139 RF  CELL  PC|\G_N_Register:0:r1|s_Q~0|combout
    Info (332115):     27.487      0.227 FF    IC  PC|\G_N_Register:0:r1|s_Q~1|datad
    Info (332115):     27.637      0.150 FR  CELL  PC|\G_N_Register:0:r1|s_Q~1|combout
    Info (332115):     27.851      0.214 RR    IC  PC|\G_N_Register:1:r1|s_Q|ena
    Info (332115):     28.559      0.708 RR  CELL  pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.979      2.979  R        clock network delay
    Info (332115):     23.011      0.032           clock pessimism removed
    Info (332115):     22.991     -0.020           clock uncertainty
    Info (332115):     23.009      0.018     uTsu  pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    28.559
    Info (332115): Data Required Time :    23.009
    Info (332115): Slack              :    -5.550 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.390
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.390 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): To Node      : pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.387      3.387  R        clock network delay
    Info (332115):      3.619      0.232     uTco  pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115):      3.619      0.000 FF  CELL  PC|\G_N_Register:2:r1|s_Q|q
    Info (332115):      3.619      0.000 FF    IC  PCMux0|\G_NBit_MUX:2:MUXI|o1|o_F~2|datac
    Info (332115):      3.992      0.373 FR  CELL  PCMux0|\G_NBit_MUX:2:MUXI|o1|o_F~2|combout
    Info (332115):      3.992      0.000 RR    IC  PC|\G_N_Register:2:r1|s_Q|d
    Info (332115):      4.061      0.069 RR  CELL  pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.517      3.517  R        clock network delay
    Info (332115):      3.485     -0.032           clock pessimism removed
    Info (332115):      3.485      0.000           clock uncertainty
    Info (332115):      3.671      0.186      uTh  pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.061
    Info (332115): Data Required Time :     3.671
    Info (332115): Slack              :     0.390 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.661
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.661 
    Info (332115): ===================================================================
    Info (332115): From Node    : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.085      3.085  R        clock network delay
    Info (332115):      3.317      0.232     uTco  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.317      0.000 RR  CELL  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.315      0.998 RR    IC  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.595      1.280 RF  CELL  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.302      3.302  R        clock network delay
    Info (332115):     23.334      0.032           clock pessimism removed
    Info (332115):     23.314     -0.020           clock uncertainty
    Info (332115):     23.256     -0.058     uTsu  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.595
    Info (332115): Data Required Time :    23.256
    Info (332115): Slack              :    17.661 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.758
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.758 
    Info (332115): ===================================================================
    Info (332115): From Node    : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.972      2.972  R        clock network delay
    Info (332115):      3.204      0.232     uTco  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.204      0.000 FF  CELL  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.155      0.951 FF    IC  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.321      1.166 FR  CELL  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.409      3.409  R        clock network delay
    Info (332115):      3.377     -0.032           clock pessimism removed
    Info (332115):      3.377      0.000           clock uncertainty
    Info (332115):      3.563      0.186      uTh  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.321
    Info (332115): Data Required Time :     3.563
    Info (332115): Slack              :     1.758 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hazard_control:HazardDetectionUnit|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.628             -98.595 iCLK 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.856               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.587               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.628
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.628 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.135      3.135  R        clock network delay
    Info (332115):      3.371      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      5.956      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      6.605      0.649 RR    IC  memToRegMux0|Mux31~0|datad
    Info (332115):      6.749      0.144 RR  CELL  memToRegMux0|Mux31~0|combout
    Info (332115):      6.957      0.208 RR    IC  memToRegMux0|Mux31~2|datac
    Info (332115):      7.222      0.265 RR  CELL  memToRegMux0|Mux31~2|combout
    Info (332115):      7.836      0.614 RR    IC  aluSrcMux0|\G_NBit_MUX:0:MUXI|o1|o_F~1|datad
    Info (332115):      7.980      0.144 RR  CELL  aluSrcMux0|\G_NBit_MUX:0:MUXI|o1|o_F~1|combout
    Info (332115):      8.634      0.654 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:0:fa1|o1|o_F~0|datad
    Info (332115):      8.778      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:0:fa1|o1|o_F~0|combout
    Info (332115):      8.983      0.205 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:1:fa1|o1|o_F~0|datac
    Info (332115):      9.248      0.265 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:1:fa1|o1|o_F~0|combout
    Info (332115):      9.458      0.210 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:2:fa1|o1|o_F~0|datad
    Info (332115):      9.602      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:2:fa1|o1|o_F~0|combout
    Info (332115):      9.811      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:3:fa1|o1|o_F~0|datad
    Info (332115):      9.955      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:3:fa1|o1|o_F~0|combout
    Info (332115):     10.164      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:4:fa1|o1|o_F~0|datad
    Info (332115):     10.308      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:4:fa1|o1|o_F~0|combout
    Info (332115):     10.519      0.211 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:5:fa1|o1|o_F~0|datad
    Info (332115):     10.663      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:5:fa1|o1|o_F~0|combout
    Info (332115):     10.871      0.208 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:6:fa1|o1|o_F~0|datad
    Info (332115):     11.015      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:6:fa1|o1|o_F~0|combout
    Info (332115):     11.224      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:7:fa1|o1|o_F~0|datad
    Info (332115):     11.368      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:7:fa1|o1|o_F~0|combout
    Info (332115):     11.577      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:8:fa1|o1|o_F~0|datad
    Info (332115):     11.721      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:8:fa1|o1|o_F~0|combout
    Info (332115):     11.932      0.211 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:9:fa1|o1|o_F~0|datad
    Info (332115):     12.076      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:9:fa1|o1|o_F~0|combout
    Info (332115):     12.286      0.210 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:10:fa1|o1|o_F~0|datad
    Info (332115):     12.430      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:10:fa1|o1|o_F~0|combout
    Info (332115):     12.808      0.378 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:11:fa1|o1|o_F~0|datad
    Info (332115):     12.952      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:11:fa1|o1|o_F~0|combout
    Info (332115):     13.157      0.205 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:12:fa1|o1|o_F~0|datac
    Info (332115):     13.422      0.265 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:12:fa1|o1|o_F~0|combout
    Info (332115):     13.634      0.212 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:13:fa1|o1|o_F~0|datad
    Info (332115):     13.778      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:13:fa1|o1|o_F~0|combout
    Info (332115):     13.986      0.208 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:14:fa1|o1|o_F~0|datad
    Info (332115):     14.130      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:14:fa1|o1|o_F~0|combout
    Info (332115):     14.336      0.206 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:15:fa1|o1|o_F~0|datac
    Info (332115):     14.601      0.265 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:15:fa1|o1|o_F~0|combout
    Info (332115):     14.810      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:16:fa1|o1|o_F~0|datad
    Info (332115):     14.954      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:16:fa1|o1|o_F~0|combout
    Info (332115):     15.160      0.206 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:17:fa1|o1|o_F~0|datac
    Info (332115):     15.425      0.265 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:17:fa1|o1|o_F~0|combout
    Info (332115):     15.634      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:18:fa1|o1|o_F~0|datad
    Info (332115):     15.778      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:18:fa1|o1|o_F~0|combout
    Info (332115):     15.987      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:19:fa1|o1|o_F~0|datad
    Info (332115):     16.131      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:19:fa1|o1|o_F~0|combout
    Info (332115):     16.340      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:20:fa1|o1|o_F~0|datad
    Info (332115):     16.484      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:20:fa1|o1|o_F~0|combout
    Info (332115):     16.691      0.207 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:21:fa1|o1|o_F~0|datac
    Info (332115):     16.956      0.265 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:21:fa1|o1|o_F~0|combout
    Info (332115):     17.166      0.210 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:22:fa1|o1|o_F~0|datad
    Info (332115):     17.310      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:22:fa1|o1|o_F~0|combout
    Info (332115):     17.518      0.208 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:23:fa1|o1|o_F~0|datad
    Info (332115):     17.662      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:23:fa1|o1|o_F~0|combout
    Info (332115):     17.870      0.208 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:24:fa1|o1|o_F~0|datad
    Info (332115):     18.014      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:24:fa1|o1|o_F~0|combout
    Info (332115):     18.223      0.209 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:25:fa1|o1|o_F~0|datad
    Info (332115):     18.367      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:25:fa1|o1|o_F~0|combout
    Info (332115):     18.575      0.208 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:26:fa1|o1|o_F~0|datac
    Info (332115):     18.840      0.265 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:26:fa1|o1|o_F~0|combout
    Info (332115):     19.726      0.886 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:27:fa1|o1|o_F~0|datad
    Info (332115):     19.870      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:27:fa1|o1|o_F~0|combout
    Info (332115):     20.078      0.208 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:28:fa1|o1|o_F~0|datad
    Info (332115):     20.222      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:28:fa1|o1|o_F~0|combout
    Info (332115):     20.432      0.210 RR    IC  ALU0|AddSub0|add1|\G_NBit_full_add:29:fa1|o1|o_F~0|datad
    Info (332115):     20.576      0.144 RR  CELL  ALU0|AddSub0|add1|\G_NBit_full_add:29:fa1|o1|o_F~0|combout
    Info (332115):     20.770      0.194 RR    IC  ALU0|outMux0|Mux1~7|datad
    Info (332115):     20.914      0.144 RR  CELL  ALU0|outMux0|Mux1~7|combout
    Info (332115):     21.101      0.187 RR    IC  ALU0|outMux0|Mux1~10|datad
    Info (332115):     21.245      0.144 RR  CELL  ALU0|outMux0|Mux1~10|combout
    Info (332115):     21.434      0.189 RR    IC  ALU0|outMux0|Mux1~11|datad
    Info (332115):     21.578      0.144 RR  CELL  ALU0|outMux0|Mux1~11|combout
    Info (332115):     21.767      0.189 RR    IC  ALU0|outMux0|Mux1~9|datad
    Info (332115):     21.911      0.144 RR  CELL  ALU0|outMux0|Mux1~9|combout
    Info (332115):     22.127      0.216 RR    IC  ForwardMux_C|Mux1~1|datad
    Info (332115):     22.271      0.144 RR  CELL  ForwardMux_C|Mux1~1|combout
    Info (332115):     22.664      0.393 RR    IC  Eq0|nor0|o_F~21|datac
    Info (332115):     22.929      0.265 RR  CELL  Eq0|nor0|o_F~21|combout
    Info (332115):     23.533      0.604 RR    IC  Eq0|nor0|o_F~22|datad
    Info (332115):     23.677      0.144 RR  CELL  Eq0|nor0|o_F~22|combout
    Info (332115):     23.864      0.187 RR    IC  HazardDetectionUnit|logic~8|datad
    Info (332115):     24.008      0.144 RR  CELL  HazardDetectionUnit|logic~8|combout
    Info (332115):     24.197      0.189 RR    IC  HazardDetectionUnit|logic~9|datad
    Info (332115):     24.341      0.144 RR  CELL  HazardDetectionUnit|logic~9|combout
    Info (332115):     25.050      0.709 RR    IC  PC|\G_N_Register:0:r1|s_Q~0|datad
    Info (332115):     25.175      0.125 RF  CELL  PC|\G_N_Register:0:r1|s_Q~0|combout
    Info (332115):     25.382      0.207 FF    IC  PC|\G_N_Register:0:r1|s_Q~1|datad
    Info (332115):     25.516      0.134 FR  CELL  PC|\G_N_Register:0:r1|s_Q~1|combout
    Info (332115):     25.711      0.195 RR    IC  PC|\G_N_Register:1:r1|s_Q|ena
    Info (332115):     26.364      0.653 RR  CELL  pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.709      2.709  R        clock network delay
    Info (332115):     22.737      0.028           clock pessimism removed
    Info (332115):     22.717     -0.020           clock uncertainty
    Info (332115):     22.736      0.019     uTsu  pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.364
    Info (332115): Data Required Time :    22.736
    Info (332115): Slack              :    -3.628 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.349 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): To Node      : pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.082      3.082  R        clock network delay
    Info (332115):      3.295      0.213     uTco  pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115):      3.295      0.000 FF  CELL  PC|\G_N_Register:2:r1|s_Q|q
    Info (332115):      3.295      0.000 FF    IC  PCMux0|\G_NBit_MUX:2:MUXI|o1|o_F~2|datac
    Info (332115):      3.628      0.333 FR  CELL  PCMux0|\G_NBit_MUX:2:MUXI|o1|o_F~2|combout
    Info (332115):      3.628      0.000 RR    IC  PC|\G_N_Register:2:r1|s_Q|d
    Info (332115):      3.690      0.062 RR  CELL  pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.198      3.198  R        clock network delay
    Info (332115):      3.170     -0.028           clock pessimism removed
    Info (332115):      3.170      0.000           clock uncertainty
    Info (332115):      3.341      0.171      uTh  pc_register_32:PC|dffg:\G_N_Register:2:r1|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.690
    Info (332115): Data Required Time :     3.341
    Info (332115): Slack              :     0.349 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.856
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.856 
    Info (332115): ===================================================================
    Info (332115): From Node    : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.802      2.802  R        clock network delay
    Info (332115):      3.015      0.213     uTco  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.015      0.000 RR  CELL  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.945      0.930 RR    IC  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.093      1.148 RF  CELL  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.990      2.990  R        clock network delay
    Info (332115):     23.018      0.028           clock pessimism removed
    Info (332115):     22.998     -0.020           clock uncertainty
    Info (332115):     22.949     -0.049     uTsu  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.093
    Info (332115): Data Required Time :    22.949
    Info (332115): Slack              :    17.856 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.587
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.587 
    Info (332115): ===================================================================
    Info (332115): From Node    : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.702      2.702  R        clock network delay
    Info (332115):      2.915      0.213     uTco  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.915      0.000 FF  CELL  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.769      0.854 FF    IC  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.818      1.049 FR  CELL  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.091      3.091  R        clock network delay
    Info (332115):      3.063     -0.028           clock pessimism removed
    Info (332115):      3.063      0.000           clock uncertainty
    Info (332115):      3.231      0.168      uTh  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.818
    Info (332115): Data Required Time :     3.231
    Info (332115): Slack              :     1.587 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hazard_control:HazardDetectionUnit|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q
Info (332146): Worst-case setup slack is 3.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.890               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.819               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.843               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.364               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.890
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.890 
    Info (332115): ===================================================================
    Info (332115): From Node    : RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q
    Info (332115): To Node      : pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.026      2.026  F        clock network delay
    Info (332115):     12.131      0.105     uTco  RegFile32x32b:RegFile0|register_N:reg23|dffg:\G_N_Register:16:r1|s_Q
    Info (332115):     12.131      0.000 FF  CELL  RegFile0|reg23|\G_N_Register:16:r1|s_Q|q
    Info (332115):     13.009      0.878 FF    IC  RegFile0|mux0|Mux15~7|dataa
    Info (332115):     13.188      0.179 FF  CELL  RegFile0|mux0|Mux15~7|combout
    Info (332115):     13.374      0.186 FF    IC  RegFile0|mux0|Mux15~8|datad
    Info (332115):     13.437      0.063 FF  CELL  RegFile0|mux0|Mux15~8|combout
    Info (332115):     14.000      0.563 FF    IC  RegFile0|mux0|Mux15~9|datad
    Info (332115):     14.063      0.063 FF  CELL  RegFile0|mux0|Mux15~9|combout
    Info (332115):     14.174      0.111 FF    IC  RegFile0|mux0|Mux15~19|datac
    Info (332115):     14.307      0.133 FF  CELL  RegFile0|mux0|Mux15~19|combout
    Info (332115):     14.887      0.580 FF    IC  ForwardMux_C|Mux15~0|datad
    Info (332115):     14.950      0.063 FF  CELL  ForwardMux_C|Mux15~0|combout
    Info (332115):     15.059      0.109 FF    IC  ForwardMux_C|Mux15~1|datad
    Info (332115):     15.122      0.063 FF  CELL  ForwardMux_C|Mux15~1|combout
    Info (332115):     15.236      0.114 FF    IC  Eq0|nor0|o_F~10|datac
    Info (332115):     15.369      0.133 FF  CELL  Eq0|nor0|o_F~10|combout
    Info (332115):     15.665      0.296 FF    IC  Eq0|nor0|o_F~23|datac
    Info (332115):     15.798      0.133 FF  CELL  Eq0|nor0|o_F~23|combout
    Info (332115):     15.904      0.106 FF    IC  Eq0|nor0|o_F~24|datad
    Info (332115):     15.967      0.063 FF  CELL  Eq0|nor0|o_F~24|combout
    Info (332115):     16.103      0.136 FF    IC  Eq0|nor0|o_F~22|dataa
    Info (332115):     16.296      0.193 FF  CELL  Eq0|nor0|o_F~22|combout
    Info (332115):     16.404      0.108 FF    IC  HazardDetectionUnit|logic~8|datad
    Info (332115):     16.467      0.063 FF  CELL  HazardDetectionUnit|logic~8|combout
    Info (332115):     16.576      0.109 FF    IC  HazardDetectionUnit|logic~9|datad
    Info (332115):     16.639      0.063 FF  CELL  HazardDetectionUnit|logic~9|combout
    Info (332115):     17.055      0.416 FF    IC  PC|\G_N_Register:0:r1|s_Q~0|datad
    Info (332115):     17.127      0.072 FR  CELL  PC|\G_N_Register:0:r1|s_Q~0|combout
    Info (332115):     17.217      0.090 RR    IC  PC|\G_N_Register:0:r1|s_Q~1|datad
    Info (332115):     17.283      0.066 RF  CELL  PC|\G_N_Register:0:r1|s_Q~1|combout
    Info (332115):     17.393      0.110 FF    IC  PC|\G_N_Register:1:r1|s_Q|ena
    Info (332115):     17.716      0.323 FF  CELL  pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.600      1.600  R        clock network delay
    Info (332115):     21.619      0.019           clock pessimism removed
    Info (332115):     21.599     -0.020           clock uncertainty
    Info (332115):     21.606      0.007     uTsu  pc_register_32:PC|dffg:\G_N_Register:1:r1|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.716
    Info (332115): Data Required Time :    21.606
    Info (332115): Slack              :     3.890 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.162 
    Info (332115): ===================================================================
    Info (332115): From Node    : regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.591      1.591  R        clock network delay
    Info (332115):      1.696      0.105     uTco  regEX_MEM:EX_MEM_stage|register_N:EX_MEM_ALUOut_reg|dffg:\G_N_Register:10:r1|s_Q
    Info (332115):      1.696      0.000 RR  CELL  EX_MEM_stage|EX_MEM_ALUOut_reg|\G_N_Register:10:r1|s_Q|q
    Info (332115):      2.056      0.360 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portaaddr[8]
    Info (332115):      2.093      0.037 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.847      1.847  R        clock network delay
    Info (332115):      1.827     -0.020           clock pessimism removed
    Info (332115):      1.827      0.000           clock uncertainty
    Info (332115):      1.931      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.093
    Info (332115): Data Required Time :     1.931
    Info (332115): Slack              :     0.162 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.819
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.819 
    Info (332115): ===================================================================
    Info (332115): From Node    : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.653      1.653  R        clock network delay
    Info (332115):      1.758      0.105     uTco  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.758      0.000 FF  CELL  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.300      0.542 FF    IC  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.911      0.611 FR  CELL  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.755      1.755  R        clock network delay
    Info (332115):     21.775      0.020           clock pessimism removed
    Info (332115):     21.755     -0.020           clock uncertainty
    Info (332115):     21.730     -0.025     uTsu  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.911
    Info (332115): Data Required Time :    21.730
    Info (332115): Slack              :    18.819 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.843
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.843 
    Info (332115): ===================================================================
    Info (332115): From Node    : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.591      1.591  R        clock network delay
    Info (332115):      1.696      0.105     uTco  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.696      0.000 RR  CELL  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.157      0.461 RR    IC  ID_EX_stage|ID_EX_MemtoReg_reg|\G_N_Register:1:r1|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.737      0.580 RF  CELL  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.824      1.824  R        clock network delay
    Info (332115):      1.804     -0.020           clock pessimism removed
    Info (332115):      1.804      0.000           clock uncertainty
    Info (332115):      1.894      0.090      uTh  regID_EX:ID_EX_stage|register_N:ID_EX_MemtoReg_reg|dffg:\G_N_Register:1:r1|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.737
    Info (332115): Data Required Time :     1.894
    Info (332115): Slack              :     0.843 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1227 megabytes
    Info: Processing ended: Fri Dec 10 13:57:20 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:36


