5 18 101 7 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (delay1.vcd) 2 -o (delay1.cdd) 2 -v (delay1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 delay1.v 1 28 1
2 1 1 6 110011 2 100c 0 0 1 1 b
2 2 27 6 90011 4 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 6 160016 1 1008 0 0 32 48 a 0
2 4 2c 6 14001d 2 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 0 6 2d002d 1 1004 0 0 32 48 0 0
2 6 23 6 2b002e 1 1018 0 5 1 18 0 1 0 0 0 0 c
2 7 0 6 260026 1 1008 0 0 32 48 1 0
2 8 23 6 240027 1 1014 0 7 1 18 0 1 0 0 0 0 c
2 9 8 6 24002e 1 10b4 6 8 2 18 0 3 3 2 0 0
2 10 1 6 1f001f 0 1410 0 0 2 1 a
2 11 38 6 1f002e 1 36 9 10
2 12 3d 20 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 b 1 3 7000a 1 0 0 0 1 17 0 1 0 1 0 0
1 a 2 4 7000a 1 0 1 0 2 17 0 3 0 0 0 0
1 c 3 4 107000d 1 0 1 0 2 17 0 3 0 3 1 0
4 2 6 9 1 4 0 2
4 4 6 20 0 11 0 2
4 11 6 31 6 2 2 2
4 12 20 8 1 0 0 12
3 1 main.$u0 "main.$u0" 0 delay1.v 0 18 1
3 1 main.$u1 "main.$u1" 0 delay1.v 0 26 1
2 13 0 21 50009 1 21004 0 0 2 16 0 0
2 14 1 21 10001 0 1410 0 0 2 1 c
2 15 37 21 10009 1 16 13 14
2 16 0 22 20003 1 1008 0 0 32 48 c 0
2 17 2c 22 10003 2 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 0 23 c0010 1 21008 0 0 2 16 1 0
2 19 1 23 80008 0 1410 0 0 2 1 c
2 20 37 23 80010 1 1a 18 19
2 21 0 24 90009 1 1008 0 0 32 48 5 0
2 22 2c 24 80009 2 900a 21 0 32 18 0 ffffffff 0 0 0 0
2 23 0 25 50009 1 21008 0 0 2 16 2 0
2 24 1 25 10001 0 1410 0 0 2 1 c
2 25 37 25 10009 1 1a 23 24
4 15 21 1 11 17 17 15
4 17 22 1 0 20 0 15
4 20 23 8 0 22 22 15
4 22 24 8 0 25 0 15
4 25 25 1 0 0 0 15
