
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008278  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08008408  08008408  00009408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084d4  080084d4  0000a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084d4  080084d4  000094d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084dc  080084dc  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084dc  080084dc  000094dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084e0  080084e0  000094e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080084e4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b0  2000005c  08008540  0000a05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  08008540  0000a50c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a2f4  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000328d  00000000  00000000  00024380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  00027610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000122b  00000000  00000000  00028d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a0f9  00000000  00000000  00029f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c284  00000000  00000000  0005405c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010930e  00000000  00000000  000702e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001795ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068c4  00000000  00000000  00179634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0017fef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080083f0 	.word	0x080083f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080083f0 	.word	0x080083f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <BT_SendJoystickData>:
 * @param pot Potentiometer ADC value
 */
void BT_SendJoystickData(UART_HandleTypeDef *huart,
                         uint32_t x,
                         uint32_t y,
                         uint32_t pot){
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
 80005a8:	603b      	str	r3, [r7, #0]

    int len = snprintf((char*)btTxBuffer, BT_TX_BUFFER_SIZE,
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	4a0b      	ldr	r2, [pc, #44]	@ (80005e4 <BT_SendJoystickData+0x48>)
 80005b6:	2140      	movs	r1, #64	@ 0x40
 80005b8:	480b      	ldr	r0, [pc, #44]	@ (80005e8 <BT_SendJoystickData+0x4c>)
 80005ba:	f007 fa65 	bl	8007a88 <sniprintf>
 80005be:	6178      	str	r0, [r7, #20]
                       "%lu,%lu,%lu\r\n",
                       x, y, pot);

    if (len <= 0 || len >= BT_TX_BUFFER_SIZE) return;
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	dd0a      	ble.n	80005dc <BT_SendJoystickData+0x40>
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80005ca:	dc07      	bgt.n	80005dc <BT_SendJoystickData+0x40>

    HAL_UART_Transmit_DMA(huart, btTxBuffer, (uint16_t)len);
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	461a      	mov	r2, r3
 80005d2:	4905      	ldr	r1, [pc, #20]	@ (80005e8 <BT_SendJoystickData+0x4c>)
 80005d4:	68f8      	ldr	r0, [r7, #12]
 80005d6:	f005 ff17 	bl	8006408 <HAL_UART_Transmit_DMA>
 80005da:	e000      	b.n	80005de <BT_SendJoystickData+0x42>
    if (len <= 0 || len >= BT_TX_BUFFER_SIZE) return;
 80005dc:	bf00      	nop
}
 80005de:	3718      	adds	r7, #24
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	08008408 	.word	0x08008408
 80005e8:	20000080 	.word	0x20000080

080005ec <BT_StartReceiveDMA>:
 *
 * This continuously fills btRxBuffer[] without needing interrupts.
 *
 * @param huart Pointer to UART handle (e.g., &huart5)
 */
void BT_StartReceiveDMA(UART_HandleTypeDef *huart){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]

    btHuart = huart;
 80005f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000628 <BT_StartReceiveDMA+0x3c>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6013      	str	r3, [r2, #0]
    rxReadIndex = 0;
 80005fa:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <BT_StartReceiveDMA+0x40>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_DMA(huart, btRxBuffer, BT_RX_BUFFER_SIZE);
 8000600:	2280      	movs	r2, #128	@ 0x80
 8000602:	490b      	ldr	r1, [pc, #44]	@ (8000630 <BT_StartReceiveDMA+0x44>)
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f005 ff7b 	bl	8006500 <HAL_UART_Receive_DMA>

    // Force circular mode ON
    huart->hdmarx->Instance->CCR |= DMA_CCR_CIRC;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f042 0220 	orr.w	r2, r2, #32
 800061c:	601a      	str	r2, [r3, #0]
}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000007c 	.word	0x2000007c
 800062c:	20000078 	.word	0x20000078
 8000630:	200000c0 	.word	0x200000c0

08000634 <Create_Custom_Characters>:

/*
 * @brief Creates custom characters in main function
 */

void Create_Custom_Characters(void){
 8000634:	b480      	push	{r7}
 8000636:	b091      	sub	sp, #68	@ 0x44
 8000638:	af00      	add	r7, sp, #0
	char cc1[8] = {0x00, 0x00, 0x0A, 0x00, 0x11, 0x0E, 0x00, 0x00};  // smiley
 800063a:	4a1e      	ldr	r2, [pc, #120]	@ (80006b4 <Create_Custom_Characters+0x80>)
 800063c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000640:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000644:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc2[8] = {0x0E, 0x0E, 0x04, 0x0E, 0x15, 0x04, 0x0A, 0x0A};  // Robo
 8000648:	4a1b      	ldr	r2, [pc, #108]	@ (80006b8 <Create_Custom_Characters+0x84>)
 800064a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800064e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000652:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc3[8] = {0x08, 0x0C, 0x0E, 0x0F, 0x0E, 0x0C, 0x08, 0x00};  // arrow
 8000656:	4a19      	ldr	r2, [pc, #100]	@ (80006bc <Create_Custom_Characters+0x88>)
 8000658:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800065c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000660:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc4[8] = {0x00, 0x04, 0x0E, 0x0E, 0x0E, 0x1F, 0x04, 0x00};  // bell
 8000664:	4a16      	ldr	r2, [pc, #88]	@ (80006c0 <Create_Custom_Characters+0x8c>)
 8000666:	f107 0320 	add.w	r3, r7, #32
 800066a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800066e:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc5[8] = {0x00, 0x00, 0x0A, 0x15, 0x11, 0x0E, 0x04, 0x00};  // Heart
 8000672:	4a14      	ldr	r2, [pc, #80]	@ (80006c4 <Create_Custom_Characters+0x90>)
 8000674:	f107 0318 	add.w	r3, r7, #24
 8000678:	e892 0003 	ldmia.w	r2, {r0, r1}
 800067c:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc6[8] = {0x00, 0x0E, 0x11, 0x11, 0x11, 0x0A, 0x1B, 0x00};  // omega
 8000680:	4a11      	ldr	r2, [pc, #68]	@ (80006c8 <Create_Custom_Characters+0x94>)
 8000682:	f107 0310 	add.w	r3, r7, #16
 8000686:	e892 0003 	ldmia.w	r2, {r0, r1}
 800068a:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc7[8] = {0x0E, 0x10, 0x17, 0x12, 0x12, 0x12, 0x10, 0x0E};  // CT
 800068e:	4a0f      	ldr	r2, [pc, #60]	@ (80006cc <Create_Custom_Characters+0x98>)
 8000690:	f107 0308 	add.w	r3, r7, #8
 8000694:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000698:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc8[8] = {0x04, 0x04, 0x1F, 0x04, 0x04, 0x00, 0x1F, 0x00};  // +-
 800069c:	4a0c      	ldr	r2, [pc, #48]	@ (80006d0 <Create_Custom_Characters+0x9c>)
 800069e:	463b      	mov	r3, r7
 80006a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006a4:	e883 0003 	stmia.w	r3, {r0, r1}
}
 80006a8:	bf00      	nop
 80006aa:	3744      	adds	r7, #68	@ 0x44
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	08008418 	.word	0x08008418
 80006b8:	08008420 	.word	0x08008420
 80006bc:	08008428 	.word	0x08008428
 80006c0:	08008430 	.word	0x08008430
 80006c4:	08008438 	.word	0x08008438
 80006c8:	08008440 	.word	0x08008440
 80006cc:	08008448 	.word	0x08008448
 80006d0:	08008450 	.word	0x08008450

080006d4 <LCD_WriteNibble>:
 */
#include "lcd_driver.h"


static void LCD_WriteNibble(uint8_t nibble)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
	// Set D4-D7 according to the nibble value
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (nibble & 0x01));
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	f003 0301 	and.w	r3, r3, #1
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	461a      	mov	r2, r3
 80006e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f003 f8d2 	bl	8003898 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (nibble & 0x02) >> 1);
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	105b      	asrs	r3, r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	461a      	mov	r2, r3
 8000702:	2120      	movs	r1, #32
 8000704:	4815      	ldr	r0, [pc, #84]	@ (800075c <LCD_WriteNibble+0x88>)
 8000706:	f003 f8c7 	bl	8003898 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (nibble & 0x04) >> 2);
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	109b      	asrs	r3, r3, #2
 800070e:	b2db      	uxtb	r3, r3
 8000710:	f003 0301 	and.w	r3, r3, #1
 8000714:	b2db      	uxtb	r3, r3
 8000716:	461a      	mov	r2, r3
 8000718:	2140      	movs	r1, #64	@ 0x40
 800071a:	4810      	ldr	r0, [pc, #64]	@ (800075c <LCD_WriteNibble+0x88>)
 800071c:	f003 f8bc 	bl	8003898 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (nibble & 0x08) >> 3);
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	10db      	asrs	r3, r3, #3
 8000724:	b2db      	uxtb	r3, r3
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	b2db      	uxtb	r3, r3
 800072c:	461a      	mov	r2, r3
 800072e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000732:	480a      	ldr	r0, [pc, #40]	@ (800075c <LCD_WriteNibble+0x88>)
 8000734:	f003 f8b0 	bl	8003898 <HAL_GPIO_WritePin>
	// Toggle EN pin to latch the nibble
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_SET);
 8000738:	2201      	movs	r2, #1
 800073a:	2102      	movs	r1, #2
 800073c:	4808      	ldr	r0, [pc, #32]	@ (8000760 <LCD_WriteNibble+0x8c>)
 800073e:	f003 f8ab 	bl	8003898 <HAL_GPIO_WritePin>
	//HAL_Delay(1);  // Small delay to ensure the LCD latches the data
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2102      	movs	r1, #2
 8000746:	4806      	ldr	r0, [pc, #24]	@ (8000760 <LCD_WriteNibble+0x8c>)
 8000748:	f003 f8a6 	bl	8003898 <HAL_GPIO_WritePin>
	HAL_Delay(1);  // Small delay to ensure the LCD processes the nibble
 800074c:	2001      	movs	r0, #1
 800074e:	f000 fee7 	bl	8001520 <HAL_Delay>
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	48000800 	.word	0x48000800
 8000760:	48000400 	.word	0x48000400

08000764 <LCD_WriteCommand>:

static void LCD_WriteCommand(uint8_t command)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	71fb      	strb	r3, [r7, #7]
	// Set RS to 0 for command mode
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000774:	480b      	ldr	r0, [pc, #44]	@ (80007a4 <LCD_WriteCommand+0x40>)
 8000776:	f003 f88f 	bl	8003898 <HAL_GPIO_WritePin>
	// Send the higher nibble
	LCD_WriteNibble(command >> 4);
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	091b      	lsrs	r3, r3, #4
 800077e:	b2db      	uxtb	r3, r3
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffa7 	bl	80006d4 <LCD_WriteNibble>
	// Send the lower nibble
	LCD_WriteNibble(command & 0x0F);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	f003 030f 	and.w	r3, r3, #15
 800078c:	b2db      	uxtb	r3, r3
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ffa0 	bl	80006d4 <LCD_WriteNibble>
	HAL_Delay(1);  // Delay for command execution
 8000794:	2001      	movs	r0, #1
 8000796:	f000 fec3 	bl	8001520 <HAL_Delay>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	48000400 	.word	0x48000400

080007a8 <LCD_Init>:
{
	while (*str) LCD_WriteData (*str++);
}

void LCD_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80007ac:	2032      	movs	r0, #50	@ 0x32
 80007ae:	f000 feb7 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x3);
 80007b2:	2003      	movs	r0, #3
 80007b4:	f7ff ffd6 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(5);  // wait for >4.1ms
 80007b8:	2005      	movs	r0, #5
 80007ba:	f000 feb1 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x3);
 80007be:	2003      	movs	r0, #3
 80007c0:	f7ff ffd0 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(1);  // wait for >100us
 80007c4:	2001      	movs	r0, #1
 80007c6:	f000 feab 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x3);
 80007ca:	2003      	movs	r0, #3
 80007cc:	f7ff ffca 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(10);
 80007d0:	200a      	movs	r0, #10
 80007d2:	f000 fea5 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x2);  // 4bit mode
 80007d6:	2002      	movs	r0, #2
 80007d8:	f7ff ffc4 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(10);
 80007dc:	200a      	movs	r0, #10
 80007de:	f000 fe9f 	bl	8001520 <HAL_Delay>
	// display initialisation
	LCD_WriteCommand (0x28); // Function set --> DL=0 (4 bit mode), N = 1(2 line display) F = 0 (5x8 characters)
 80007e2:	2028      	movs	r0, #40	@ 0x28
 80007e4:	f7ff ffbe 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(1);
 80007e8:	2001      	movs	r0, #1
 80007ea:	f000 fe99 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x08); //Display on/off control --> D=0,C=0, B=0  --> display off
 80007ee:	2008      	movs	r0, #8
 80007f0:	f7ff ffb8 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(1);
 80007f4:	2001      	movs	r0, #1
 80007f6:	f000 fe93 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x01);  // clear display
 80007fa:	2001      	movs	r0, #1
 80007fc:	f7ff ffb2 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(1);
 8000800:	2001      	movs	r0, #1
 8000802:	f000 fe8d 	bl	8001520 <HAL_Delay>
	HAL_Delay(1);
 8000806:	2001      	movs	r0, #1
 8000808:	f000 fe8a 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800080c:	2006      	movs	r0, #6
 800080e:	f7ff ffa9 	bl	8000764 <LCD_WriteCommand>
	HAL_Delay(1);
 8000812:	2001      	movs	r0, #1
 8000814:	f000 fe84 	bl	8001520 <HAL_Delay>
	LCD_WriteCommand (0x0C); //Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
 8000818:	200c      	movs	r0, #12
 800081a:	f7ff ffa3 	bl	8000764 <LCD_WriteCommand>

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}

08000822 <LCD_Clear>:

void LCD_Clear(void)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	af00      	add	r7, sp, #0

 #define LCD_ClearDisplay 0x01
 LCD_WriteCommand(LCD_ClearDisplay);
 8000826:	2001      	movs	r0, #1
 8000828:	f7ff ff9c 	bl	8000764 <LCD_WriteCommand>
 HAL_Delay(100);
 800082c:	2064      	movs	r0, #100	@ 0x64
 800082e:	f000 fe77 	bl	8001520 <HAL_Delay>

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800083c:	f000 fdf4 	bl	8001428 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000840:	f000 f840 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000844:	f000 fa1e 	bl	8000c84 <MX_GPIO_Init>
  MX_DMA_Init();
 8000848:	f000 f9e2 	bl	8000c10 <MX_DMA_Init>
  MX_ADC1_Init();
 800084c:	f000 f88c 	bl	8000968 <MX_ADC1_Init>
  MX_I2C2_Init();
 8000850:	f000 f920 	bl	8000a94 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000854:	f000 f95e 	bl	8000b14 <MX_TIM2_Init>
  MX_UART5_Init();
 8000858:	f000 f9aa 	bl	8000bb0 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 800085c:	f7ff ffa4 	bl	80007a8 <LCD_Init>
  LCD_Clear();
 8000860:	f7ff ffdf 	bl	8000822 <LCD_Clear>
  Create_Custom_Characters();
 8000864:	f7ff fee6 	bl	8000634 <Create_Custom_Characters>

  // UART //
  BT_StartReceiveDMA(&huart5);
 8000868:	4810      	ldr	r0, [pc, #64]	@ (80008ac <main+0x74>)
 800086a:	f7ff febf 	bl	80005ec <BT_StartReceiveDMA>


  // ADC //
  HAL_ADC_Start_DMA(&hadc1, adcBuffer, 3);
 800086e:	2203      	movs	r2, #3
 8000870:	490f      	ldr	r1, [pc, #60]	@ (80008b0 <main+0x78>)
 8000872:	4810      	ldr	r0, [pc, #64]	@ (80008b4 <main+0x7c>)
 8000874:	f001 f9be 	bl	8001bf4 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  joystickX = adcBuffer[0];
 8000878:	4b0d      	ldr	r3, [pc, #52]	@ (80008b0 <main+0x78>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a0e      	ldr	r2, [pc, #56]	@ (80008b8 <main+0x80>)
 800087e:	6013      	str	r3, [r2, #0]
	  joystickY = adcBuffer[1];
 8000880:	4b0b      	ldr	r3, [pc, #44]	@ (80008b0 <main+0x78>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	4a0d      	ldr	r2, [pc, #52]	@ (80008bc <main+0x84>)
 8000886:	6013      	str	r3, [r2, #0]
	  speedPotValue = adcBuffer[2];
 8000888:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <main+0x78>)
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	4a0c      	ldr	r2, [pc, #48]	@ (80008c0 <main+0x88>)
 800088e:	6013      	str	r3, [r2, #0]

	  BT_SendJoystickData(&huart5,
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <main+0x80>)
 8000892:	6819      	ldr	r1, [r3, #0]
 8000894:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <main+0x84>)
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <main+0x88>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4803      	ldr	r0, [pc, #12]	@ (80008ac <main+0x74>)
 800089e:	f7ff fe7d 	bl	800059c <BT_SendJoystickData>
	                      joystickX,
	                      joystickY,
	                      speedPotValue);

	  HAL_Delay(100);
 80008a2:	2064      	movs	r0, #100	@ 0x64
 80008a4:	f000 fe3c 	bl	8001520 <HAL_Delay>
	  joystickX = adcBuffer[0];
 80008a8:	bf00      	nop
 80008aa:	e7e5      	b.n	8000878 <main+0x40>
 80008ac:	2000028c 	.word	0x2000028c
 80008b0:	200003a4 	.word	0x200003a4
 80008b4:	20000140 	.word	0x20000140
 80008b8:	200003b0 	.word	0x200003b0
 80008bc:	200003b4 	.word	0x200003b4
 80008c0:	200003b8 	.word	0x200003b8

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b096      	sub	sp, #88	@ 0x58
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	2244      	movs	r2, #68	@ 0x44
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f007 f90e 	bl	8007af4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	463b      	mov	r3, r7
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008ea:	f003 ff45 	bl	8004778 <HAL_PWREx_ControlVoltageScaling>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008f4:	f000 fa58 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f8:	2302      	movs	r3, #2
 80008fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000900:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000902:	2310      	movs	r3, #16
 8000904:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000906:	2302      	movs	r3, #2
 8000908:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800090a:	2302      	movs	r3, #2
 800090c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800090e:	2301      	movs	r3, #1
 8000910:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000912:	230a      	movs	r3, #10
 8000914:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000916:	2307      	movs	r3, #7
 8000918:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800091a:	2302      	movs	r3, #2
 800091c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800091e:	2302      	movs	r3, #2
 8000920:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000922:	f107 0314 	add.w	r3, r7, #20
 8000926:	4618      	mov	r0, r3
 8000928:	f003 ff7c 	bl	8004824 <HAL_RCC_OscConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000932:	f000 fa39 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000936:	230f      	movs	r3, #15
 8000938:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800093a:	2303      	movs	r3, #3
 800093c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800094a:	463b      	mov	r3, r7
 800094c:	2104      	movs	r1, #4
 800094e:	4618      	mov	r0, r3
 8000950:	f004 fb44 	bl	8004fdc <HAL_RCC_ClockConfig>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800095a:	f000 fa25 	bl	8000da8 <Error_Handler>
  }
}
 800095e:	bf00      	nop
 8000960:	3758      	adds	r7, #88	@ 0x58
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
	...

08000968 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08a      	sub	sp, #40	@ 0x28
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
 8000988:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800098a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a80 <MX_ADC1_Init+0x118>)
 800098c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a84 <MX_ADC1_Init+0x11c>)
 800098e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000990:	4b3b      	ldr	r3, [pc, #236]	@ (8000a80 <MX_ADC1_Init+0x118>)
 8000992:	2200      	movs	r2, #0
 8000994:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000996:	4b3a      	ldr	r3, [pc, #232]	@ (8000a80 <MX_ADC1_Init+0x118>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800099c:	4b38      	ldr	r3, [pc, #224]	@ (8000a80 <MX_ADC1_Init+0x118>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009a2:	4b37      	ldr	r3, [pc, #220]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009a8:	4b35      	ldr	r3, [pc, #212]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009aa:	2204      	movs	r2, #4
 80009ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009ae:	4b34      	ldr	r3, [pc, #208]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009b4:	4b32      	ldr	r3, [pc, #200]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80009ba:	4b31      	ldr	r3, [pc, #196]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009bc:	2203      	movs	r2, #3
 80009be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009c0:	4b2f      	ldr	r3, [pc, #188]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80009d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009dc:	4b28      	ldr	r3, [pc, #160]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009de:	2200      	movs	r2, #0
 80009e0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80009e2:	4b27      	ldr	r3, [pc, #156]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009ea:	4825      	ldr	r0, [pc, #148]	@ (8000a80 <MX_ADC1_Init+0x118>)
 80009ec:	f000 ffb2 	bl	8001954 <HAL_ADC_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80009f6:	f000 f9d7 	bl	8000da8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	481e      	ldr	r0, [pc, #120]	@ (8000a80 <MX_ADC1_Init+0x118>)
 8000a06:	f002 f957 	bl	8002cb8 <HAL_ADCEx_MultiModeConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a10:	f000 f9ca 	bl	8000da8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a14:	4b1c      	ldr	r3, [pc, #112]	@ (8000a88 <MX_ADC1_Init+0x120>)
 8000a16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a18:	2306      	movs	r3, #6
 8000a1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000a1c:	2305      	movs	r3, #5
 8000a1e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a20:	237f      	movs	r3, #127	@ 0x7f
 8000a22:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a24:	2304      	movs	r3, #4
 8000a26:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4813      	ldr	r0, [pc, #76]	@ (8000a80 <MX_ADC1_Init+0x118>)
 8000a32:	f001 fbdd 	bl	80021f0 <HAL_ADC_ConfigChannel>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000a3c:	f000 f9b4 	bl	8000da8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <MX_ADC1_Init+0x124>)
 8000a42:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a44:	230c      	movs	r3, #12
 8000a46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <MX_ADC1_Init+0x118>)
 8000a4e:	f001 fbcf 	bl	80021f0 <HAL_ADC_ConfigChannel>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8000a58:	f000 f9a6 	bl	8000da8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <MX_ADC1_Init+0x128>)
 8000a5e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a60:	2312      	movs	r3, #18
 8000a62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	4619      	mov	r1, r3
 8000a68:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <MX_ADC1_Init+0x118>)
 8000a6a:	f001 fbc1 	bl	80021f0 <HAL_ADC_ConfigChannel>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8000a74:	f000 f998 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a78:	bf00      	nop
 8000a7a:	3728      	adds	r7, #40	@ 0x28
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20000140 	.word	0x20000140
 8000a84:	50040000 	.word	0x50040000
 8000a88:	04300002 	.word	0x04300002
 8000a8c:	08600004 	.word	0x08600004
 8000a90:	14f00020 	.word	0x14f00020

08000a94 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a98:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b0c <MX_I2C2_Init+0x78>)
 8000a9c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b10 <MX_I2C2_Init+0x7c>)
 8000aa2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aaa:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ab0:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000ab6:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ace:	480e      	ldr	r0, [pc, #56]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000ad0:	f002 fefa 	bl	80038c8 <HAL_I2C_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000ada:	f000 f965 	bl	8000da8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4809      	ldr	r0, [pc, #36]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000ae2:	f003 fda4 	bl	800462e <HAL_I2CEx_ConfigAnalogFilter>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000aec:	f000 f95c 	bl	8000da8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000af0:	2100      	movs	r1, #0
 8000af2:	4805      	ldr	r0, [pc, #20]	@ (8000b08 <MX_I2C2_Init+0x74>)
 8000af4:	f003 fde6 	bl	80046c4 <HAL_I2CEx_ConfigDigitalFilter>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000afe:	f000 f953 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200001ec 	.word	0x200001ec
 8000b0c:	40005800 	.word	0x40005800
 8000b10:	10d19ce4 	.word	0x10d19ce4

08000b14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b088      	sub	sp, #32
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b1a:	f107 0310 	add.w	r3, r7, #16
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b32:	4b1e      	ldr	r3, [pc, #120]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b46:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b48:	f04f 32ff 	mov.w	r2, #4294967295
 8000b4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b4e:	4b17      	ldr	r3, [pc, #92]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b54:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b5a:	4814      	ldr	r0, [pc, #80]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b5c:	f005 f91e 	bl	8005d9c <HAL_TIM_Base_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b66:	f000 f91f 	bl	8000da8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b70:	f107 0310 	add.w	r3, r7, #16
 8000b74:	4619      	mov	r1, r3
 8000b76:	480d      	ldr	r0, [pc, #52]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b78:	f005 f967 	bl	8005e4a <HAL_TIM_ConfigClockSource>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b82:	f000 f911 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b86:	2300      	movs	r3, #0
 8000b88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	4619      	mov	r1, r3
 8000b92:	4806      	ldr	r0, [pc, #24]	@ (8000bac <MX_TIM2_Init+0x98>)
 8000b94:	f005 fb62 	bl	800625c <HAL_TIMEx_MasterConfigSynchronization>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b9e:	f000 f903 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	3720      	adds	r7, #32
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000240 	.word	0x20000240

08000bb0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000bb4:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bb6:	4a15      	ldr	r2, [pc, #84]	@ (8000c0c <MX_UART5_Init+0x5c>)
 8000bb8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000bba:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bc0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bd6:	220c      	movs	r2, #12
 8000bd8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be0:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000be6:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bec:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000bf2:	4805      	ldr	r0, [pc, #20]	@ (8000c08 <MX_UART5_Init+0x58>)
 8000bf4:	f005 fbba 	bl	800636c <HAL_UART_Init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8000bfe:	f000 f8d3 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000028c 	.word	0x2000028c
 8000c0c:	40005000 	.word	0x40005000

08000c10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c16:	4b1a      	ldr	r3, [pc, #104]	@ (8000c80 <MX_DMA_Init+0x70>)
 8000c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c1a:	4a19      	ldr	r2, [pc, #100]	@ (8000c80 <MX_DMA_Init+0x70>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c22:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <MX_DMA_Init+0x70>)
 8000c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c2e:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <MX_DMA_Init+0x70>)
 8000c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c32:	4a13      	ldr	r2, [pc, #76]	@ (8000c80 <MX_DMA_Init+0x70>)
 8000c34:	f043 0302 	orr.w	r3, r3, #2
 8000c38:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c3a:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <MX_DMA_Init+0x70>)
 8000c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c3e:	f003 0302 	and.w	r3, r3, #2
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2100      	movs	r1, #0
 8000c4a:	200b      	movs	r0, #11
 8000c4c:	f002 f9bf 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c50:	200b      	movs	r0, #11
 8000c52:	f002 f9d8 	bl	8003006 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2038      	movs	r0, #56	@ 0x38
 8000c5c:	f002 f9b7 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000c60:	2038      	movs	r0, #56	@ 0x38
 8000c62:	f002 f9d0 	bl	8003006 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2100      	movs	r1, #0
 8000c6a:	2039      	movs	r0, #57	@ 0x39
 8000c6c:	f002 f9af 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8000c70:	2039      	movs	r0, #57	@ 0x39
 8000c72:	f002 f9c8 	bl	8003006 <HAL_NVIC_EnableIRQ>

}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40021000 	.word	0x40021000

08000c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	@ 0x28
 8000c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9a:	4b40      	ldr	r3, [pc, #256]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000ca0:	f043 0304 	orr.w	r3, r3, #4
 8000ca4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000caa:	f003 0304 	and.w	r3, r3, #4
 8000cae:	613b      	str	r3, [r7, #16]
 8000cb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb6:	4a39      	ldr	r2, [pc, #228]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbe:	4b37      	ldr	r3, [pc, #220]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cca:	4b34      	ldr	r3, [pc, #208]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cce:	4a33      	ldr	r2, [pc, #204]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cd6:	4b31      	ldr	r3, [pc, #196]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000ce8:	f043 0308 	orr.w	r3, r3, #8
 8000cec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cee:	4b2b      	ldr	r3, [pc, #172]	@ (8000d9c <MX_GPIO_Init+0x118>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin|SD_Mode_LED_Pin|LCD_D3_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 51c6 	mov.w	r1, #6336	@ 0x18c0
 8000d00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d04:	f002 fdc8 	bl	8003898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f44f 71b0 	mov.w	r1, #352	@ 0x160
 8000d0e:	4824      	ldr	r0, [pc, #144]	@ (8000da0 <MX_GPIO_Init+0x11c>)
 8000d10:	f002 fdc2 	bl	8003898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_EN_Pin|LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin
 8000d14:	2200      	movs	r2, #0
 8000d16:	f649 3146 	movw	r1, #39750	@ 0x9b46
 8000d1a:	4822      	ldr	r0, [pc, #136]	@ (8000da4 <MX_GPIO_Init+0x120>)
 8000d1c:	f002 fdbc 	bl	8003898 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|SD_Button_Pin|Bluetooth_State_Pin|Bluetooth_Enable_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Manual_Mode_LED_Pin SD_Mode_LED_Pin LCD_D3_Pin LCD_D4_Pin */
  GPIO_InitStruct.Pin = Manual_Mode_LED_Pin|SD_Mode_LED_Pin|LCD_D3_Pin|LCD_D4_Pin;
 8000d20:	f44f 53c6 	mov.w	r3, #6336	@ 0x18c0
 8000d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d3c:	f002 fc02 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
 8000d40:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 8000d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d46:	2301      	movs	r3, #1
 8000d48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d52:	f107 0314 	add.w	r3, r7, #20
 8000d56:	4619      	mov	r1, r3
 8000d58:	4811      	ldr	r0, [pc, #68]	@ (8000da0 <MX_GPIO_Init+0x11c>)
 8000d5a:	f002 fbf3 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_EN_Pin LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin
                           LCD_RS_Pin SD_Button_Pin Bluetooth_State_Pin Bluetooth_Enable_Pin */
  GPIO_InitStruct.Pin = LCD_EN_Pin|LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin
 8000d5e:	f649 3346 	movw	r3, #39750	@ 0x9b46
 8000d62:	617b      	str	r3, [r7, #20]
                          |LCD_RS_Pin|SD_Button_Pin|Bluetooth_State_Pin|Bluetooth_Enable_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d64:	2301      	movs	r3, #1
 8000d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	4619      	mov	r1, r3
 8000d76:	480b      	ldr	r0, [pc, #44]	@ (8000da4 <MX_GPIO_Init+0x120>)
 8000d78:	f002 fbe4 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : Manual_Mode_Button_Pin */
  GPIO_InitStruct.Pin = Manual_Mode_Button_Pin;
 8000d7c:	2380      	movs	r3, #128	@ 0x80
 8000d7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Manual_Mode_Button_GPIO_Port, &GPIO_InitStruct);
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <MX_GPIO_Init+0x11c>)
 8000d90:	f002 fbd8 	bl	8003544 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d94:	bf00      	nop
 8000d96:	3728      	adds	r7, #40	@ 0x28
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	48000800 	.word	0x48000800
 8000da4:	48000400 	.word	0x48000400

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <Error_Handler+0x8>

08000db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dba:	4b0f      	ldr	r3, [pc, #60]	@ (8000df8 <HAL_MspInit+0x44>)
 8000dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000df8 <HAL_MspInit+0x44>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <HAL_MspInit+0x44>)
 8000dc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	4b09      	ldr	r3, [pc, #36]	@ (8000df8 <HAL_MspInit+0x44>)
 8000dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dd6:	4a08      	ldr	r2, [pc, #32]	@ (8000df8 <HAL_MspInit+0x44>)
 8000dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ddc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dde:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <HAL_MspInit+0x44>)
 8000de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000

08000dfc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b0ac      	sub	sp, #176	@ 0xb0
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e14:	f107 0314 	add.w	r3, r7, #20
 8000e18:	2288      	movs	r2, #136	@ 0x88
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f006 fe69 	bl	8007af4 <memset>
  if(hadc->Instance==ADC1)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a4f      	ldr	r2, [pc, #316]	@ (8000f64 <HAL_ADC_MspInit+0x168>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	f040 8096 	bne.w	8000f5a <HAL_ADC_MspInit+0x15e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e32:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e40:	2301      	movs	r3, #1
 8000e42:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000e44:	2308      	movs	r3, #8
 8000e46:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000e48:	2307      	movs	r3, #7
 8000e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e50:	2302      	movs	r3, #2
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000e54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e58:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f004 fae0 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8000e6a:	f7ff ff9d 	bl	8000da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e72:	4a3d      	ldr	r2, [pc, #244]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000e74:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e86:	4b38      	ldr	r3, [pc, #224]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8a:	4a37      	ldr	r2, [pc, #220]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e92:	4b35      	ldr	r3, [pc, #212]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e96:	f003 0304 	and.w	r3, r3, #4
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9e:	4b32      	ldr	r3, [pc, #200]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	4a31      	ldr	r2, [pc, #196]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8000f68 <HAL_ADC_MspInit+0x16c>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = JS_X_Pin|JS_Y_Pin;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ebc:	230b      	movs	r3, #11
 8000ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4827      	ldr	r0, [pc, #156]	@ (8000f6c <HAL_ADC_MspInit+0x170>)
 8000ed0:	f002 fb38 	bl	8003544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pot_Val_Pin;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000eda:	230b      	movs	r3, #11
 8000edc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Pot_Val_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000eea:	4619      	mov	r1, r3
 8000eec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ef0:	f002 fb28 	bl	8003544 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8000f74 <HAL_ADC_MspInit+0x178>)
 8000ef8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000efa:	4b1d      	ldr	r3, [pc, #116]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f00:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f0c:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f0e:	2280      	movs	r2, #128	@ 0x80
 8000f10:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f12:	4b17      	ldr	r3, [pc, #92]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f18:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f22:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f24:	2220      	movs	r2, #32
 8000f26:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f2e:	4810      	ldr	r0, [pc, #64]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f30:	f002 f884 	bl	800303c <HAL_DMA_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <HAL_ADC_MspInit+0x142>
    {
      Error_Handler();
 8000f3a:	f7ff ff35 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a0b      	ldr	r2, [pc, #44]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f42:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000f44:	4a0a      	ldr	r2, [pc, #40]	@ (8000f70 <HAL_ADC_MspInit+0x174>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	2012      	movs	r0, #18
 8000f50:	f002 f83d 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000f54:	2012      	movs	r0, #18
 8000f56:	f002 f856 	bl	8003006 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f5a:	bf00      	nop
 8000f5c:	37b0      	adds	r7, #176	@ 0xb0
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	50040000 	.word	0x50040000
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	48000800 	.word	0x48000800
 8000f70:	200001a4 	.word	0x200001a4
 8000f74:	40020008 	.word	0x40020008

08000f78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b0ac      	sub	sp, #176	@ 0xb0
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	2288      	movs	r2, #136	@ 0x88
 8000f96:	2100      	movs	r1, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f006 fdab 	bl	8007af4 <memset>
  if(hi2c->Instance==I2C2)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a29      	ldr	r2, [pc, #164]	@ (8001048 <HAL_I2C_MspInit+0xd0>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d14b      	bne.n	8001040 <HAL_I2C_MspInit+0xc8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000fa8:	2380      	movs	r3, #128	@ 0x80
 8000faa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f004 fa35 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fc0:	f7ff fef2 	bl	8000da8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc4:	4b21      	ldr	r3, [pc, #132]	@ (800104c <HAL_I2C_MspInit+0xd4>)
 8000fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc8:	4a20      	ldr	r2, [pc, #128]	@ (800104c <HAL_I2C_MspInit+0xd4>)
 8000fca:	f043 0302 	orr.w	r3, r3, #2
 8000fce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd0:	4b1e      	ldr	r3, [pc, #120]	@ (800104c <HAL_I2C_MspInit+0xd4>)
 8000fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	613b      	str	r3, [r7, #16]
 8000fda:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8000fdc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000fe0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fe4:	2312      	movs	r3, #18
 8000fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001000:	4619      	mov	r1, r3
 8001002:	4813      	ldr	r0, [pc, #76]	@ (8001050 <HAL_I2C_MspInit+0xd8>)
 8001004:	f002 fa9e 	bl	8003544 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001008:	4b10      	ldr	r3, [pc, #64]	@ (800104c <HAL_I2C_MspInit+0xd4>)
 800100a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100c:	4a0f      	ldr	r2, [pc, #60]	@ (800104c <HAL_I2C_MspInit+0xd4>)
 800100e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001012:	6593      	str	r3, [r2, #88]	@ 0x58
 8001014:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <HAL_I2C_MspInit+0xd4>)
 8001016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001018:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001020:	2200      	movs	r2, #0
 8001022:	2100      	movs	r1, #0
 8001024:	2021      	movs	r0, #33	@ 0x21
 8001026:	f001 ffd2 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800102a:	2021      	movs	r0, #33	@ 0x21
 800102c:	f001 ffeb 	bl	8003006 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001030:	2200      	movs	r2, #0
 8001032:	2100      	movs	r1, #0
 8001034:	2022      	movs	r0, #34	@ 0x22
 8001036:	f001 ffca 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800103a:	2022      	movs	r0, #34	@ 0x22
 800103c:	f001 ffe3 	bl	8003006 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001040:	bf00      	nop
 8001042:	37b0      	adds	r7, #176	@ 0xb0
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40005800 	.word	0x40005800
 800104c:	40021000 	.word	0x40021000
 8001050:	48000400 	.word	0x48000400

08001054 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001064:	d10b      	bne.n	800107e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001066:	4b09      	ldr	r3, [pc, #36]	@ (800108c <HAL_TIM_Base_MspInit+0x38>)
 8001068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106a:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_TIM_Base_MspInit+0x38>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6593      	str	r3, [r2, #88]	@ 0x58
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_TIM_Base_MspInit+0x38>)
 8001074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	40021000 	.word	0x40021000

08001090 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b0ac      	sub	sp, #176	@ 0xb0
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	2288      	movs	r2, #136	@ 0x88
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f006 fd1f 	bl	8007af4 <memset>
  if(huart->Instance==UART5)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a5f      	ldr	r2, [pc, #380]	@ (8001238 <HAL_UART_MspInit+0x1a8>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	f040 80b7 	bne.w	8001230 <HAL_UART_MspInit+0x1a0>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80010c2:	2310      	movs	r3, #16
 80010c4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4618      	mov	r0, r3
 80010d0:	f004 f9a8 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010da:	f7ff fe65 	bl	8000da8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80010de:	4b57      	ldr	r3, [pc, #348]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 80010e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010e2:	4a56      	ldr	r2, [pc, #344]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 80010e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80010e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80010ea:	4b54      	ldr	r3, [pc, #336]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 80010ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f6:	4b51      	ldr	r3, [pc, #324]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	4a50      	ldr	r2, [pc, #320]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001102:	4b4e      	ldr	r3, [pc, #312]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800110e:	4b4b      	ldr	r3, [pc, #300]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	4a4a      	ldr	r2, [pc, #296]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 8001114:	f043 0308 	orr.w	r3, r3, #8
 8001118:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111a:	4b48      	ldr	r3, [pc, #288]	@ (800123c <HAL_UART_MspInit+0x1ac>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	f003 0308 	and.w	r3, r3, #8
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin;
 8001126:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001140:	2308      	movs	r3, #8
 8001142:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(Bluetooth_TX_GPIO_Port, &GPIO_InitStruct);
 8001146:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800114a:	4619      	mov	r1, r3
 800114c:	483c      	ldr	r0, [pc, #240]	@ (8001240 <HAL_UART_MspInit+0x1b0>)
 800114e:	f002 f9f9 	bl	8003544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Bluetooth_RX_Pin;
 8001152:	2304      	movs	r3, #4
 8001154:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001158:	2302      	movs	r3, #2
 800115a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001164:	2303      	movs	r3, #3
 8001166:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800116a:	2308      	movs	r3, #8
 800116c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(Bluetooth_RX_GPIO_Port, &GPIO_InitStruct);
 8001170:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001174:	4619      	mov	r1, r3
 8001176:	4833      	ldr	r0, [pc, #204]	@ (8001244 <HAL_UART_MspInit+0x1b4>)
 8001178:	f002 f9e4 	bl	8003544 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_TX Init */
    hdma_uart5_tx.Instance = DMA2_Channel1;
 800117c:	4b32      	ldr	r3, [pc, #200]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 800117e:	4a33      	ldr	r2, [pc, #204]	@ (800124c <HAL_UART_MspInit+0x1bc>)
 8001180:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_2;
 8001182:	4b31      	ldr	r3, [pc, #196]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 8001184:	2202      	movs	r2, #2
 8001186:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001188:	4b2f      	ldr	r3, [pc, #188]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 800118a:	2210      	movs	r2, #16
 800118c:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800118e:	4b2e      	ldr	r3, [pc, #184]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 8001190:	2200      	movs	r2, #0
 8001192:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001194:	4b2c      	ldr	r3, [pc, #176]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 8001196:	2280      	movs	r2, #128	@ 0x80
 8001198:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800119a:	4b2b      	ldr	r3, [pc, #172]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 800119c:	2200      	movs	r2, #0
 800119e:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011a0:	4b29      	ldr	r3, [pc, #164]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80011a6:	4b28      	ldr	r3, [pc, #160]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011ac:	4b26      	ldr	r3, [pc, #152]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80011b2:	4825      	ldr	r0, [pc, #148]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 80011b4:	f001 ff42 	bl	800303c <HAL_DMA_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 80011be:	f7ff fdf3 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a20      	ldr	r2, [pc, #128]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 80011c6:	671a      	str	r2, [r3, #112]	@ 0x70
 80011c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001248 <HAL_UART_MspInit+0x1b8>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA2_Channel2;
 80011ce:	4b20      	ldr	r3, [pc, #128]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011d0:	4a20      	ldr	r2, [pc, #128]	@ (8001254 <HAL_UART_MspInit+0x1c4>)
 80011d2:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 80011d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011d6:	2202      	movs	r2, #2
 80011d8:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011da:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011e8:	2280      	movs	r2, #128	@ 0x80
 80011ea:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 8001200:	2200      	movs	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8001204:	4812      	ldr	r0, [pc, #72]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 8001206:	f001 ff19 	bl	800303c <HAL_DMA_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_UART_MspInit+0x184>
    {
      Error_Handler();
 8001210:	f7ff fdca 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a0e      	ldr	r2, [pc, #56]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 8001218:	675a      	str	r2, [r3, #116]	@ 0x74
 800121a:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <HAL_UART_MspInit+0x1c0>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001220:	2200      	movs	r2, #0
 8001222:	2100      	movs	r1, #0
 8001224:	2035      	movs	r0, #53	@ 0x35
 8001226:	f001 fed2 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800122a:	2035      	movs	r0, #53	@ 0x35
 800122c:	f001 feeb 	bl	8003006 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8001230:	bf00      	nop
 8001232:	37b0      	adds	r7, #176	@ 0xb0
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40005000 	.word	0x40005000
 800123c:	40021000 	.word	0x40021000
 8001240:	48000800 	.word	0x48000800
 8001244:	48000c00 	.word	0x48000c00
 8001248:	20000314 	.word	0x20000314
 800124c:	40020408 	.word	0x40020408
 8001250:	2000035c 	.word	0x2000035c
 8001254:	4002041c 	.word	0x4002041c

08001258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <NMI_Handler+0x4>

08001260 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <HardFault_Handler+0x4>

08001268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <MemManage_Handler+0x4>

08001270 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <BusFault_Handler+0x4>

08001278 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <UsageFault_Handler+0x4>

08001280 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ae:	f000 f917 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012bc:	4802      	ldr	r0, [pc, #8]	@ (80012c8 <DMA1_Channel1_IRQHandler+0x10>)
 80012be:	f002 f854 	bl	800336a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200001a4 	.word	0x200001a4

080012cc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80012d0:	4802      	ldr	r0, [pc, #8]	@ (80012dc <ADC1_2_IRQHandler+0x10>)
 80012d2:	f000 fd4b 	bl	8001d6c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000140 	.word	0x20000140

080012e0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80012e4:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <I2C2_EV_IRQHandler+0x10>)
 80012e6:	f002 fb8a 	bl	80039fe <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200001ec 	.word	0x200001ec

080012f4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80012f8:	4802      	ldr	r0, [pc, #8]	@ (8001304 <I2C2_ER_IRQHandler+0x10>)
 80012fa:	f002 fb9a 	bl	8003a32 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200001ec 	.word	0x200001ec

08001308 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800130c:	4802      	ldr	r0, [pc, #8]	@ (8001318 <UART5_IRQHandler+0x10>)
 800130e:	f005 f943 	bl	8006598 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	2000028c 	.word	0x2000028c

0800131c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <DMA2_Channel1_IRQHandler+0x10>)
 8001322:	f002 f822 	bl	800336a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000314 	.word	0x20000314

08001330 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <DMA2_Channel2_IRQHandler+0x10>)
 8001336:	f002 f818 	bl	800336a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	2000035c 	.word	0x2000035c

08001344 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800134c:	4a14      	ldr	r2, [pc, #80]	@ (80013a0 <_sbrk+0x5c>)
 800134e:	4b15      	ldr	r3, [pc, #84]	@ (80013a4 <_sbrk+0x60>)
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <_sbrk+0x64>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d102      	bne.n	8001366 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001360:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <_sbrk+0x64>)
 8001362:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <_sbrk+0x68>)
 8001364:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001366:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <_sbrk+0x64>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4413      	add	r3, r2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	429a      	cmp	r2, r3
 8001372:	d207      	bcs.n	8001384 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001374:	f006 fbc6 	bl	8007b04 <__errno>
 8001378:	4603      	mov	r3, r0
 800137a:	220c      	movs	r2, #12
 800137c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	e009      	b.n	8001398 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001384:	4b08      	ldr	r3, [pc, #32]	@ (80013a8 <_sbrk+0x64>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800138a:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <_sbrk+0x64>)
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4413      	add	r3, r2
 8001392:	4a05      	ldr	r2, [pc, #20]	@ (80013a8 <_sbrk+0x64>)
 8001394:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001396:	68fb      	ldr	r3, [r7, #12]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20018000 	.word	0x20018000
 80013a4:	00000400 	.word	0x00000400
 80013a8:	200003bc 	.word	0x200003bc
 80013ac:	20000510 	.word	0x20000510

080013b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <SystemInit+0x20>)
 80013b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ba:	4a05      	ldr	r2, [pc, #20]	@ (80013d0 <SystemInit+0x20>)
 80013bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800140c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013d8:	f7ff ffea 	bl	80013b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013dc:	480c      	ldr	r0, [pc, #48]	@ (8001410 <LoopForever+0x6>)
  ldr r1, =_edata
 80013de:	490d      	ldr	r1, [pc, #52]	@ (8001414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001418 <LoopForever+0xe>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e4:	e002      	b.n	80013ec <LoopCopyDataInit>

080013e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ea:	3304      	adds	r3, #4

080013ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f0:	d3f9      	bcc.n	80013e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f2:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <LoopForever+0x12>)
  ldr r4, =_ebss
 80013f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001420 <LoopForever+0x16>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f8:	e001      	b.n	80013fe <LoopFillZerobss>

080013fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013fc:	3204      	adds	r2, #4

080013fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001400:	d3fb      	bcc.n	80013fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001402:	f006 fb85 	bl	8007b10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001406:	f7ff fa17 	bl	8000838 <main>

0800140a <LoopForever>:

LoopForever:
    b LoopForever
 800140a:	e7fe      	b.n	800140a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800140c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001414:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001418:	080084e4 	.word	0x080084e4
  ldr r2, =_sbss
 800141c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001420:	2000050c 	.word	0x2000050c

08001424 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001424:	e7fe      	b.n	8001424 <ADC3_IRQHandler>
	...

08001428 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_Init+0x3c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <HAL_Init+0x3c>)
 8001438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800143c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800143e:	2003      	movs	r0, #3
 8001440:	f001 fdba 	bl	8002fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001444:	2000      	movs	r0, #0
 8001446:	f000 f80f 	bl	8001468 <HAL_InitTick>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	71fb      	strb	r3, [r7, #7]
 8001454:	e001      	b.n	800145a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001456:	f7ff fcad 	bl	8000db4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800145a:	79fb      	ldrb	r3, [r7, #7]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40022000 	.word	0x40022000

08001468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001470:	2300      	movs	r3, #0
 8001472:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <HAL_InitTick+0x6c>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d023      	beq.n	80014c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800147c:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <HAL_InitTick+0x70>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <HAL_InitTick+0x6c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800148a:	fbb3 f3f1 	udiv	r3, r3, r1
 800148e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f001 fdc5 	bl	8003022 <HAL_SYSTICK_Config>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10f      	bne.n	80014be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b0f      	cmp	r3, #15
 80014a2:	d809      	bhi.n	80014b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a4:	2200      	movs	r2, #0
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ac:	f001 fd8f 	bl	8002fce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014b0:	4a0a      	ldr	r2, [pc, #40]	@ (80014dc <HAL_InitTick+0x74>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e007      	b.n	80014c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	e004      	b.n	80014c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	73fb      	strb	r3, [r7, #15]
 80014c2:	e001      	b.n	80014c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000008 	.word	0x20000008
 80014d8:	20000000 	.word	0x20000000
 80014dc:	20000004 	.word	0x20000004

080014e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008
 8001504:	200003c0 	.word	0x200003c0

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	200003c0 	.word	0x200003c0

08001520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001528:	f7ff ffee 	bl	8001508 <HAL_GetTick>
 800152c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001538:	d005      	beq.n	8001546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_Delay+0x44>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4413      	add	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001546:	bf00      	nop
 8001548:	f7ff ffde 	bl	8001508 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	429a      	cmp	r2, r3
 8001556:	d8f7      	bhi.n	8001548 <HAL_Delay+0x28>
  {
  }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000008 	.word	0x20000008

08001568 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	609a      	str	r2, [r3, #8]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	609a      	str	r2, [r3, #8]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b087      	sub	sp, #28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3360      	adds	r3, #96	@ 0x60
 80015e2:	461a      	mov	r2, r3
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <LL_ADC_SetOffset+0x44>)
 80015f2:	4013      	ands	r3, r2
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80015fa:	683a      	ldr	r2, [r7, #0]
 80015fc:	430a      	orrs	r2, r1
 80015fe:	4313      	orrs	r3, r2
 8001600:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001608:	bf00      	nop
 800160a:	371c      	adds	r7, #28
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	03fff000 	.word	0x03fff000

08001618 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	3360      	adds	r3, #96	@ 0x60
 8001626:	461a      	mov	r2, r3
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	3360      	adds	r3, #96	@ 0x60
 8001654:	461a      	mov	r2, r3
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	431a      	orrs	r2, r3
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800166e:	bf00      	nop
 8001670:	371c      	adds	r7, #28
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800167a:	b480      	push	{r7}
 800167c:	b083      	sub	sp, #12
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800168e:	2301      	movs	r3, #1
 8001690:	e000      	b.n	8001694 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b087      	sub	sp, #28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3330      	adds	r3, #48	@ 0x30
 80016b0:	461a      	mov	r2, r3
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	f003 030c 	and.w	r3, r3, #12
 80016bc:	4413      	add	r3, r2
 80016be:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	f003 031f 	and.w	r3, r3, #31
 80016ca:	211f      	movs	r1, #31
 80016cc:	fa01 f303 	lsl.w	r3, r1, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	401a      	ands	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	0e9b      	lsrs	r3, r3, #26
 80016d8:	f003 011f 	and.w	r1, r3, #31
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	f003 031f 	and.w	r3, r3, #31
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	431a      	orrs	r2, r3
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80016ec:	bf00      	nop
 80016ee:	371c      	adds	r7, #28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001704:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800171e:	b480      	push	{r7}
 8001720:	b087      	sub	sp, #28
 8001722:	af00      	add	r7, sp, #0
 8001724:	60f8      	str	r0, [r7, #12]
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	3314      	adds	r3, #20
 800172e:	461a      	mov	r2, r3
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	0e5b      	lsrs	r3, r3, #25
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	4413      	add	r3, r2
 800173c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	0d1b      	lsrs	r3, r3, #20
 8001746:	f003 031f 	and.w	r3, r3, #31
 800174a:	2107      	movs	r1, #7
 800174c:	fa01 f303 	lsl.w	r3, r1, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	401a      	ands	r2, r3
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	0d1b      	lsrs	r3, r3, #20
 8001758:	f003 031f 	and.w	r3, r3, #31
 800175c:	6879      	ldr	r1, [r7, #4]
 800175e:	fa01 f303 	lsl.w	r3, r1, r3
 8001762:	431a      	orrs	r2, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001768:	bf00      	nop
 800176a:	371c      	adds	r7, #28
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800178c:	43db      	mvns	r3, r3
 800178e:	401a      	ands	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f003 0318 	and.w	r3, r3, #24
 8001796:	4908      	ldr	r1, [pc, #32]	@ (80017b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001798:	40d9      	lsrs	r1, r3
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	400b      	ands	r3, r1
 800179e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017a2:	431a      	orrs	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	0007ffff 	.word	0x0007ffff

080017bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 031f 	and.w	r3, r3, #31
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001804:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	6093      	str	r3, [r2, #8]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001828:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800182c:	d101      	bne.n	8001832 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001850:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001854:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001878:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800187c:	d101      	bne.n	8001882 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018a4:	f043 0201 	orr.w	r2, r3, #1
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <LL_ADC_IsEnabled+0x18>
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <LL_ADC_IsEnabled+0x1a>
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018f2:	f043 0204 	orr.w	r2, r3, #4
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	2b04      	cmp	r3, #4
 8001918:	d101      	bne.n	800191e <LL_ADC_REG_IsConversionOngoing+0x18>
 800191a:	2301      	movs	r3, #1
 800191c:	e000      	b.n	8001920 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b08      	cmp	r3, #8
 800193e:	d101      	bne.n	8001944 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001940:	2301      	movs	r3, #1
 8001942:	e000      	b.n	8001946 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
	...

08001954 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b089      	sub	sp, #36	@ 0x24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e130      	b.n	8001bd0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001978:	2b00      	cmp	r3, #0
 800197a:	d109      	bne.n	8001990 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff fa3d 	bl	8000dfc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff3f 	bl	8001818 <LL_ADC_IsDeepPowerDownEnabled>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d004      	beq.n	80019aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff25 	bl	80017f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff5a 	bl	8001868 <LL_ADC_IsInternalRegulatorEnabled>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d115      	bne.n	80019e6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ff3e 	bl	8001840 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019c4:	4b84      	ldr	r3, [pc, #528]	@ (8001bd8 <HAL_ADC_Init+0x284>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	099b      	lsrs	r3, r3, #6
 80019ca:	4a84      	ldr	r2, [pc, #528]	@ (8001bdc <HAL_ADC_Init+0x288>)
 80019cc:	fba2 2303 	umull	r2, r3, r2, r3
 80019d0:	099b      	lsrs	r3, r3, #6
 80019d2:	3301      	adds	r3, #1
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019d8:	e002      	b.n	80019e0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3b01      	subs	r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f9      	bne.n	80019da <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff ff3c 	bl	8001868 <LL_ADC_IsInternalRegulatorEnabled>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d10d      	bne.n	8001a12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019fa:	f043 0210 	orr.w	r2, r3, #16
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a06:	f043 0201 	orr.w	r2, r3, #1
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff75 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8001a1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a22:	f003 0310 	and.w	r3, r3, #16
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f040 80c9 	bne.w	8001bbe <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f040 80c5 	bne.w	8001bbe <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a3c:	f043 0202 	orr.w	r2, r3, #2
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff35 	bl	80018b8 <LL_ADC_IsEnabled>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d115      	bne.n	8001a80 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a54:	4862      	ldr	r0, [pc, #392]	@ (8001be0 <HAL_ADC_Init+0x28c>)
 8001a56:	f7ff ff2f 	bl	80018b8 <LL_ADC_IsEnabled>
 8001a5a:	4604      	mov	r4, r0
 8001a5c:	4861      	ldr	r0, [pc, #388]	@ (8001be4 <HAL_ADC_Init+0x290>)
 8001a5e:	f7ff ff2b 	bl	80018b8 <LL_ADC_IsEnabled>
 8001a62:	4603      	mov	r3, r0
 8001a64:	431c      	orrs	r4, r3
 8001a66:	4860      	ldr	r0, [pc, #384]	@ (8001be8 <HAL_ADC_Init+0x294>)
 8001a68:	f7ff ff26 	bl	80018b8 <LL_ADC_IsEnabled>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	4323      	orrs	r3, r4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d105      	bne.n	8001a80 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	485c      	ldr	r0, [pc, #368]	@ (8001bec <HAL_ADC_Init+0x298>)
 8001a7c:	f7ff fd74 	bl	8001568 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	7e5b      	ldrb	r3, [r3, #25]
 8001a84:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a8a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001a90:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001a96:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a9e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d106      	bne.n	8001abc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	045b      	lsls	r3, r3, #17
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d009      	beq.n	8001ad8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	4b44      	ldr	r3, [pc, #272]	@ (8001bf0 <HAL_ADC_Init+0x29c>)
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	6812      	ldr	r2, [r2, #0]
 8001ae6:	69b9      	ldr	r1, [r7, #24]
 8001ae8:	430b      	orrs	r3, r1
 8001aea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff1b 	bl	800192c <LL_ADC_INJ_IsConversionOngoing>
 8001af6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d13d      	bne.n	8001b7a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d13a      	bne.n	8001b7a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b08:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b10:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b20:	f023 0302 	bic.w	r3, r3, #2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6812      	ldr	r2, [r2, #0]
 8001b28:	69b9      	ldr	r1, [r7, #24]
 8001b2a:	430b      	orrs	r3, r1
 8001b2c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d118      	bne.n	8001b6a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001b42:	f023 0304 	bic.w	r3, r3, #4
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b4e:	4311      	orrs	r1, r2
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b54:	4311      	orrs	r1, r2
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f042 0201 	orr.w	r2, r2, #1
 8001b66:	611a      	str	r2, [r3, #16]
 8001b68:	e007      	b.n	8001b7a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	691a      	ldr	r2, [r3, #16]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0201 	bic.w	r2, r2, #1
 8001b78:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d10c      	bne.n	8001b9c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	f023 010f 	bic.w	r1, r3, #15
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	1e5a      	subs	r2, r3, #1
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b9a:	e007      	b.n	8001bac <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f022 020f 	bic.w	r2, r2, #15
 8001baa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb0:	f023 0303 	bic.w	r3, r3, #3
 8001bb4:	f043 0201 	orr.w	r2, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	655a      	str	r2, [r3, #84]	@ 0x54
 8001bbc:	e007      	b.n	8001bce <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc2:	f043 0210 	orr.w	r2, r3, #16
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bce:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3724      	adds	r7, #36	@ 0x24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}
 8001bd8:	20000000 	.word	0x20000000
 8001bdc:	053e2d63 	.word	0x053e2d63
 8001be0:	50040000 	.word	0x50040000
 8001be4:	50040100 	.word	0x50040100
 8001be8:	50040200 	.word	0x50040200
 8001bec:	50040300 	.word	0x50040300
 8001bf0:	fff0c007 	.word	0xfff0c007

08001bf4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c00:	4853      	ldr	r0, [pc, #332]	@ (8001d50 <HAL_ADC_Start_DMA+0x15c>)
 8001c02:	f7ff fddb 	bl	80017bc <LL_ADC_GetMultimode>
 8001c06:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fe7a 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f040 8093 	bne.w	8001d40 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_ADC_Start_DMA+0x34>
 8001c24:	2302      	movs	r3, #2
 8001c26:	e08e      	b.n	8001d46 <HAL_ADC_Start_DMA+0x152>
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a47      	ldr	r2, [pc, #284]	@ (8001d54 <HAL_ADC_Start_DMA+0x160>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d008      	beq.n	8001c4c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d005      	beq.n	8001c4c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	2b05      	cmp	r3, #5
 8001c44:	d002      	beq.n	8001c4c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	2b09      	cmp	r3, #9
 8001c4a:	d172      	bne.n	8001d32 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 fec1 	bl	80029d4 <ADC_Enable>
 8001c52:	4603      	mov	r3, r0
 8001c54:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001c56:	7dfb      	ldrb	r3, [r7, #23]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d165      	bne.n	8001d28 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c64:	f023 0301 	bic.w	r3, r3, #1
 8001c68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a38      	ldr	r2, [pc, #224]	@ (8001d58 <HAL_ADC_Start_DMA+0x164>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d002      	beq.n	8001c80 <HAL_ADC_Start_DMA+0x8c>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e000      	b.n	8001c82 <HAL_ADC_Start_DMA+0x8e>
 8001c80:	4b36      	ldr	r3, [pc, #216]	@ (8001d5c <HAL_ADC_Start_DMA+0x168>)
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d002      	beq.n	8001c90 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d105      	bne.n	8001c9c <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cac:	f023 0206 	bic.w	r2, r3, #6
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cb4:	e002      	b.n	8001cbc <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc0:	4a27      	ldr	r2, [pc, #156]	@ (8001d60 <HAL_ADC_Start_DMA+0x16c>)
 8001cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc8:	4a26      	ldr	r2, [pc, #152]	@ (8001d64 <HAL_ADC_Start_DMA+0x170>)
 8001cca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd0:	4a25      	ldr	r2, [pc, #148]	@ (8001d68 <HAL_ADC_Start_DMA+0x174>)
 8001cd2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	221c      	movs	r2, #28
 8001cda:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 0210 	orr.w	r2, r2, #16
 8001cf2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68da      	ldr	r2, [r3, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f042 0201 	orr.w	r2, r2, #1
 8001d02:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	3340      	adds	r3, #64	@ 0x40
 8001d0e:	4619      	mov	r1, r3
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f001 fa4a 	bl	80031ac <HAL_DMA_Start_IT>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fddc 	bl	80018de <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001d26:	e00d      	b.n	8001d44 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8001d30:	e008      	b.n	8001d44 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001d3e:	e001      	b.n	8001d44 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d40:	2302      	movs	r3, #2
 8001d42:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	50040300 	.word	0x50040300
 8001d54:	50040200 	.word	0x50040200
 8001d58:	50040100 	.word	0x50040100
 8001d5c:	50040000 	.word	0x50040000
 8001d60:	08002ae1 	.word	0x08002ae1
 8001d64:	08002bb9 	.word	0x08002bb9
 8001d68:	08002bd5 	.word	0x08002bd5

08001d6c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	@ 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d88:	4882      	ldr	r0, [pc, #520]	@ (8001f94 <HAL_ADC_IRQHandler+0x228>)
 8001d8a:	f7ff fd17 	bl	80017bc <LL_ADC_GetMultimode>
 8001d8e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d017      	beq.n	8001dca <HAL_ADC_IRQHandler+0x5e>
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d012      	beq.n	8001dca <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da8:	f003 0310 	and.w	r3, r3, #16
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d105      	bne.n	8001dbc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 ff71 	bl	8002ca4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <HAL_ADC_IRQHandler+0x72>
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	f003 0304 	and.w	r3, r3, #4
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10a      	bne.n	8001df4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 8083 	beq.w	8001ef0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d07d      	beq.n	8001ef0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df8:	f003 0310 	and.w	r3, r3, #16
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d105      	bne.n	8001e0c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff fc32 	bl	800167a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d062      	beq.n	8001ee2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a5d      	ldr	r2, [pc, #372]	@ (8001f98 <HAL_ADC_IRQHandler+0x22c>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d002      	beq.n	8001e2c <HAL_ADC_IRQHandler+0xc0>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	e000      	b.n	8001e2e <HAL_ADC_IRQHandler+0xc2>
 8001e2c:	4b5b      	ldr	r3, [pc, #364]	@ (8001f9c <HAL_ADC_IRQHandler+0x230>)
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d008      	beq.n	8001e48 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	2b05      	cmp	r3, #5
 8001e40:	d002      	beq.n	8001e48 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	2b09      	cmp	r3, #9
 8001e46:	d104      	bne.n	8001e52 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	623b      	str	r3, [r7, #32]
 8001e50:	e00c      	b.n	8001e6c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a50      	ldr	r2, [pc, #320]	@ (8001f98 <HAL_ADC_IRQHandler+0x22c>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d002      	beq.n	8001e62 <HAL_ADC_IRQHandler+0xf6>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	e000      	b.n	8001e64 <HAL_ADC_IRQHandler+0xf8>
 8001e62:	4b4e      	ldr	r3, [pc, #312]	@ (8001f9c <HAL_ADC_IRQHandler+0x230>)
 8001e64:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001e6c:	6a3b      	ldr	r3, [r7, #32]
 8001e6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d135      	bne.n	8001ee2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d12e      	bne.n	8001ee2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff fd3c 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d11a      	bne.n	8001eca <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 020c 	bic.w	r2, r2, #12
 8001ea2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d112      	bne.n	8001ee2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec0:	f043 0201 	orr.w	r2, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ec8:	e00b      	b.n	8001ee2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ece:	f043 0210 	orr.w	r2, r3, #16
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eda:	f043 0201 	orr.w	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 f95c 	bl	80021a0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	220c      	movs	r2, #12
 8001eee:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	f003 0320 	and.w	r3, r3, #32
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d004      	beq.n	8001f04 <HAL_ADC_IRQHandler+0x198>
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	f003 0320 	and.w	r3, r3, #32
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10b      	bne.n	8001f1c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 809f 	beq.w	800204e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	f000 8099 	beq.w	800204e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f20:	f003 0310 	and.w	r3, r3, #16
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d105      	bne.n	8001f34 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fbdd 	bl	80016f8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001f3e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff fb98 	bl	800167a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f4a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a11      	ldr	r2, [pc, #68]	@ (8001f98 <HAL_ADC_IRQHandler+0x22c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d002      	beq.n	8001f5c <HAL_ADC_IRQHandler+0x1f0>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	e000      	b.n	8001f5e <HAL_ADC_IRQHandler+0x1f2>
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <HAL_ADC_IRQHandler+0x230>)
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d008      	beq.n	8001f78 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	2b06      	cmp	r3, #6
 8001f70:	d002      	beq.n	8001f78 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	2b07      	cmp	r3, #7
 8001f76:	d104      	bne.n	8001f82 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	623b      	str	r3, [r7, #32]
 8001f80:	e013      	b.n	8001faa <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a04      	ldr	r2, [pc, #16]	@ (8001f98 <HAL_ADC_IRQHandler+0x22c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d009      	beq.n	8001fa0 <HAL_ADC_IRQHandler+0x234>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	e007      	b.n	8001fa2 <HAL_ADC_IRQHandler+0x236>
 8001f92:	bf00      	nop
 8001f94:	50040300 	.word	0x50040300
 8001f98:	50040100 	.word	0x50040100
 8001f9c:	50040000 	.word	0x50040000
 8001fa0:	4b7d      	ldr	r3, [pc, #500]	@ (8002198 <HAL_ADC_IRQHandler+0x42c>)
 8001fa2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d047      	beq.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001fb0:	6a3b      	ldr	r3, [r7, #32]
 8001fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d007      	beq.n	8001fca <HAL_ADC_IRQHandler+0x25e>
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d03f      	beq.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001fc0:	6a3b      	ldr	r3, [r7, #32]
 8001fc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d13a      	bne.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd4:	2b40      	cmp	r3, #64	@ 0x40
 8001fd6:	d133      	bne.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d12e      	bne.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fca0 	bl	800192c <LL_ADC_INJ_IsConversionOngoing>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d11a      	bne.n	8002028 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002000:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002006:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002016:	2b00      	cmp	r3, #0
 8002018:	d112      	bne.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800201e:	f043 0201 	orr.w	r2, r3, #1
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	655a      	str	r2, [r3, #84]	@ 0x54
 8002026:	e00b      	b.n	8002040 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800202c:	f043 0210 	orr.w	r2, r3, #16
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002038:	f043 0201 	orr.w	r2, r3, #1
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 fe07 	bl	8002c54 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2260      	movs	r2, #96	@ 0x60
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002054:	2b00      	cmp	r3, #0
 8002056:	d011      	beq.n	800207c <HAL_ADC_IRQHandler+0x310>
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00c      	beq.n	800207c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002066:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f8aa 	bl	80021c8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2280      	movs	r2, #128	@ 0x80
 800207a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002082:	2b00      	cmp	r3, #0
 8002084:	d012      	beq.n	80020ac <HAL_ADC_IRQHandler+0x340>
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d00d      	beq.n	80020ac <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002094:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 fded 	bl	8002c7c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d012      	beq.n	80020dc <HAL_ADC_IRQHandler+0x370>
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00d      	beq.n	80020dc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020c4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 fddf 	bl	8002c90 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d036      	beq.n	8002154 <HAL_ADC_IRQHandler+0x3e8>
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	f003 0310 	and.w	r3, r3, #16
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d031      	beq.n	8002154 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80020f8:	2301      	movs	r3, #1
 80020fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80020fc:	e014      	b.n	8002128 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d008      	beq.n	8002116 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002104:	4825      	ldr	r0, [pc, #148]	@ (800219c <HAL_ADC_IRQHandler+0x430>)
 8002106:	f7ff fb67 	bl	80017d8 <LL_ADC_GetMultiDMATransfer>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00b      	beq.n	8002128 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002110:	2301      	movs	r3, #1
 8002112:	627b      	str	r3, [r7, #36]	@ 0x24
 8002114:	e008      	b.n	8002128 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002124:	2301      	movs	r3, #1
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212a:	2b01      	cmp	r3, #1
 800212c:	d10e      	bne.n	800214c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002132:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213e:	f043 0202 	orr.w	r2, r3, #2
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f848 	bl	80021dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2210      	movs	r2, #16
 8002152:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800215a:	2b00      	cmp	r3, #0
 800215c:	d018      	beq.n	8002190 <HAL_ADC_IRQHandler+0x424>
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002164:	2b00      	cmp	r3, #0
 8002166:	d013      	beq.n	8002190 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002178:	f043 0208 	orr.w	r2, r3, #8
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002188:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fd6c 	bl	8002c68 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002190:	bf00      	nop
 8002192:	3728      	adds	r7, #40	@ 0x28
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	50040000 	.word	0x50040000
 800219c:	50040300 	.word	0x50040300

080021a0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b0b6      	sub	sp, #216	@ 0xd8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002200:	2300      	movs	r3, #0
 8002202:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800220a:	2b01      	cmp	r3, #1
 800220c:	d101      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x22>
 800220e:	2302      	movs	r3, #2
 8002210:	e3c9      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x7b6>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff fb71 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	f040 83aa 	bne.w	8002980 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b05      	cmp	r3, #5
 800223a:	d824      	bhi.n	8002286 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	3b02      	subs	r3, #2
 8002242:	2b03      	cmp	r3, #3
 8002244:	d81b      	bhi.n	800227e <HAL_ADC_ConfigChannel+0x8e>
 8002246:	a201      	add	r2, pc, #4	@ (adr r2, 800224c <HAL_ADC_ConfigChannel+0x5c>)
 8002248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224c:	0800225d 	.word	0x0800225d
 8002250:	08002265 	.word	0x08002265
 8002254:	0800226d 	.word	0x0800226d
 8002258:	08002275 	.word	0x08002275
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800225c:	230c      	movs	r3, #12
 800225e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002262:	e010      	b.n	8002286 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002264:	2312      	movs	r3, #18
 8002266:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800226a:	e00c      	b.n	8002286 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800226c:	2318      	movs	r3, #24
 800226e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002272:	e008      	b.n	8002286 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002274:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800227c:	e003      	b.n	8002286 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800227e:	2306      	movs	r3, #6
 8002280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002284:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6818      	ldr	r0, [r3, #0]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002294:	f7ff fa04 	bl	80016a0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fb32 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 80022a2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fb3e 	bl	800192c <LL_ADC_INJ_IsConversionOngoing>
 80022b0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f040 81a4 	bne.w	8002606 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022be:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f040 819f 	bne.w	8002606 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6819      	ldr	r1, [r3, #0]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	461a      	mov	r2, r3
 80022d6:	f7ff fa22 	bl	800171e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	695a      	ldr	r2, [r3, #20]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	08db      	lsrs	r3, r3, #3
 80022e6:	f003 0303 	and.w	r3, r3, #3
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d00a      	beq.n	8002312 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6818      	ldr	r0, [r3, #0]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	6919      	ldr	r1, [r3, #16]
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800230c:	f7ff f960 	bl	80015d0 <LL_ADC_SetOffset>
 8002310:	e179      	b.n	8002606 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2100      	movs	r1, #0
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff f97d 	bl	8001618 <LL_ADC_GetOffsetChannel>
 800231e:	4603      	mov	r3, r0
 8002320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002324:	2b00      	cmp	r3, #0
 8002326:	d10a      	bne.n	800233e <HAL_ADC_ConfigChannel+0x14e>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff f972 	bl	8001618 <LL_ADC_GetOffsetChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	0e9b      	lsrs	r3, r3, #26
 8002338:	f003 021f 	and.w	r2, r3, #31
 800233c:	e01e      	b.n	800237c <HAL_ADC_ConfigChannel+0x18c>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff f967 	bl	8001618 <LL_ADC_GetOffsetChannel>
 800234a:	4603      	mov	r3, r0
 800234c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002354:	fa93 f3a3 	rbit	r3, r3
 8002358:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800235c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002364:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800236c:	2320      	movs	r3, #32
 800236e:	e004      	b.n	800237a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002370:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002374:	fab3 f383 	clz	r3, r3
 8002378:	b2db      	uxtb	r3, r3
 800237a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x1a4>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	0e9b      	lsrs	r3, r3, #26
 800238e:	f003 031f 	and.w	r3, r3, #31
 8002392:	e018      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x1d6>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023a0:	fa93 f3a3 	rbit	r3, r3
 80023a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80023a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80023ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80023b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80023b8:	2320      	movs	r3, #32
 80023ba:	e004      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80023bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80023c0:	fab3 f383 	clz	r3, r3
 80023c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d106      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2200      	movs	r2, #0
 80023d0:	2100      	movs	r1, #0
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff f936 	bl	8001644 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2101      	movs	r1, #1
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff f91a 	bl	8001618 <LL_ADC_GetOffsetChannel>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d10a      	bne.n	8002404 <HAL_ADC_ConfigChannel+0x214>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2101      	movs	r1, #1
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff f90f 	bl	8001618 <LL_ADC_GetOffsetChannel>
 80023fa:	4603      	mov	r3, r0
 80023fc:	0e9b      	lsrs	r3, r3, #26
 80023fe:	f003 021f 	and.w	r2, r3, #31
 8002402:	e01e      	b.n	8002442 <HAL_ADC_ConfigChannel+0x252>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2101      	movs	r1, #1
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff f904 	bl	8001618 <LL_ADC_GetOffsetChannel>
 8002410:	4603      	mov	r3, r0
 8002412:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002416:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800241a:	fa93 f3a3 	rbit	r3, r3
 800241e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002422:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002426:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800242a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002432:	2320      	movs	r3, #32
 8002434:	e004      	b.n	8002440 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002436:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244a:	2b00      	cmp	r3, #0
 800244c:	d105      	bne.n	800245a <HAL_ADC_ConfigChannel+0x26a>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	0e9b      	lsrs	r3, r3, #26
 8002454:	f003 031f 	and.w	r3, r3, #31
 8002458:	e018      	b.n	800248c <HAL_ADC_ConfigChannel+0x29c>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002466:	fa93 f3a3 	rbit	r3, r3
 800246a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800246e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002472:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002476:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800247e:	2320      	movs	r3, #32
 8002480:	e004      	b.n	800248c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002482:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800248c:	429a      	cmp	r2, r3
 800248e:	d106      	bne.n	800249e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2200      	movs	r2, #0
 8002496:	2101      	movs	r1, #1
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff f8d3 	bl	8001644 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2102      	movs	r1, #2
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff f8b7 	bl	8001618 <LL_ADC_GetOffsetChannel>
 80024aa:	4603      	mov	r3, r0
 80024ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10a      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x2da>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2102      	movs	r1, #2
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff f8ac 	bl	8001618 <LL_ADC_GetOffsetChannel>
 80024c0:	4603      	mov	r3, r0
 80024c2:	0e9b      	lsrs	r3, r3, #26
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	e01e      	b.n	8002508 <HAL_ADC_ConfigChannel+0x318>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2102      	movs	r1, #2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff f8a1 	bl	8001618 <LL_ADC_GetOffsetChannel>
 80024d6:	4603      	mov	r3, r0
 80024d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024e0:	fa93 f3a3 	rbit	r3, r3
 80024e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80024e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80024ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80024f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80024f8:	2320      	movs	r3, #32
 80024fa:	e004      	b.n	8002506 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80024fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002500:	fab3 f383 	clz	r3, r3
 8002504:	b2db      	uxtb	r3, r3
 8002506:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002510:	2b00      	cmp	r3, #0
 8002512:	d105      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x330>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	0e9b      	lsrs	r3, r3, #26
 800251a:	f003 031f 	and.w	r3, r3, #31
 800251e:	e014      	b.n	800254a <HAL_ADC_ConfigChannel+0x35a>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800252e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002530:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002534:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800253c:	2320      	movs	r3, #32
 800253e:	e004      	b.n	800254a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002540:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002544:	fab3 f383 	clz	r3, r3
 8002548:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800254a:	429a      	cmp	r2, r3
 800254c:	d106      	bne.n	800255c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2200      	movs	r2, #0
 8002554:	2102      	movs	r1, #2
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff f874 	bl	8001644 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2103      	movs	r1, #3
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff f858 	bl	8001618 <LL_ADC_GetOffsetChannel>
 8002568:	4603      	mov	r3, r0
 800256a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10a      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x398>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2103      	movs	r1, #3
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff f84d 	bl	8001618 <LL_ADC_GetOffsetChannel>
 800257e:	4603      	mov	r3, r0
 8002580:	0e9b      	lsrs	r3, r3, #26
 8002582:	f003 021f 	and.w	r2, r3, #31
 8002586:	e017      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x3c8>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2103      	movs	r1, #3
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff f842 	bl	8001618 <LL_ADC_GetOffsetChannel>
 8002594:	4603      	mov	r3, r0
 8002596:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80025a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025a2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80025a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80025aa:	2320      	movs	r3, #32
 80025ac:	e003      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80025ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025b0:	fab3 f383 	clz	r3, r3
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d105      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x3e0>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	0e9b      	lsrs	r3, r3, #26
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	e011      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x404>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025d8:	fa93 f3a3 	rbit	r3, r3
 80025dc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80025de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80025e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d101      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80025e8:	2320      	movs	r3, #32
 80025ea:	e003      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80025ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d106      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2200      	movs	r2, #0
 80025fe:	2103      	movs	r1, #3
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff f81f 	bl	8001644 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff f954 	bl	80018b8 <LL_ADC_IsEnabled>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	f040 8140 	bne.w	8002898 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	6819      	ldr	r1, [r3, #0]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	461a      	mov	r2, r3
 8002626:	f7ff f8a5 	bl	8001774 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	4a8f      	ldr	r2, [pc, #572]	@ (800286c <HAL_ADC_ConfigChannel+0x67c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	f040 8131 	bne.w	8002898 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10b      	bne.n	800265e <HAL_ADC_ConfigChannel+0x46e>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	0e9b      	lsrs	r3, r3, #26
 800264c:	3301      	adds	r3, #1
 800264e:	f003 031f 	and.w	r3, r3, #31
 8002652:	2b09      	cmp	r3, #9
 8002654:	bf94      	ite	ls
 8002656:	2301      	movls	r3, #1
 8002658:	2300      	movhi	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	e019      	b.n	8002692 <HAL_ADC_ConfigChannel+0x4a2>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002664:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002666:	fa93 f3a3 	rbit	r3, r3
 800266a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800266c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800266e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002670:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002676:	2320      	movs	r3, #32
 8002678:	e003      	b.n	8002682 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800267a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800267c:	fab3 f383 	clz	r3, r3
 8002680:	b2db      	uxtb	r3, r3
 8002682:	3301      	adds	r3, #1
 8002684:	f003 031f 	and.w	r3, r3, #31
 8002688:	2b09      	cmp	r3, #9
 800268a:	bf94      	ite	ls
 800268c:	2301      	movls	r3, #1
 800268e:	2300      	movhi	r3, #0
 8002690:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002692:	2b00      	cmp	r3, #0
 8002694:	d079      	beq.n	800278a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d107      	bne.n	80026b2 <HAL_ADC_ConfigChannel+0x4c2>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	0e9b      	lsrs	r3, r3, #26
 80026a8:	3301      	adds	r3, #1
 80026aa:	069b      	lsls	r3, r3, #26
 80026ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026b0:	e015      	b.n	80026de <HAL_ADC_ConfigChannel+0x4ee>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026ba:	fa93 f3a3 	rbit	r3, r3
 80026be:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80026c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026c2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80026c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80026ca:	2320      	movs	r3, #32
 80026cc:	e003      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80026ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026d0:	fab3 f383 	clz	r3, r3
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	3301      	adds	r3, #1
 80026d8:	069b      	lsls	r3, r3, #26
 80026da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d109      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x50e>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	0e9b      	lsrs	r3, r3, #26
 80026f0:	3301      	adds	r3, #1
 80026f2:	f003 031f 	and.w	r3, r3, #31
 80026f6:	2101      	movs	r1, #1
 80026f8:	fa01 f303 	lsl.w	r3, r1, r3
 80026fc:	e017      	b.n	800272e <HAL_ADC_ConfigChannel+0x53e>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002706:	fa93 f3a3 	rbit	r3, r3
 800270a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800270c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800270e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002716:	2320      	movs	r3, #32
 8002718:	e003      	b.n	8002722 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800271a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800271c:	fab3 f383 	clz	r3, r3
 8002720:	b2db      	uxtb	r3, r3
 8002722:	3301      	adds	r3, #1
 8002724:	f003 031f 	and.w	r3, r3, #31
 8002728:	2101      	movs	r1, #1
 800272a:	fa01 f303 	lsl.w	r3, r1, r3
 800272e:	ea42 0103 	orr.w	r1, r2, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10a      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x564>
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	0e9b      	lsrs	r3, r3, #26
 8002744:	3301      	adds	r3, #1
 8002746:	f003 021f 	and.w	r2, r3, #31
 800274a:	4613      	mov	r3, r2
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	4413      	add	r3, r2
 8002750:	051b      	lsls	r3, r3, #20
 8002752:	e018      	b.n	8002786 <HAL_ADC_ConfigChannel+0x596>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800275c:	fa93 f3a3 	rbit	r3, r3
 8002760:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002764:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800276c:	2320      	movs	r3, #32
 800276e:	e003      	b.n	8002778 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002772:	fab3 f383 	clz	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	3301      	adds	r3, #1
 800277a:	f003 021f 	and.w	r2, r3, #31
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002786:	430b      	orrs	r3, r1
 8002788:	e081      	b.n	800288e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002792:	2b00      	cmp	r3, #0
 8002794:	d107      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x5b6>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	0e9b      	lsrs	r3, r3, #26
 800279c:	3301      	adds	r3, #1
 800279e:	069b      	lsls	r3, r3, #26
 80027a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027a4:	e015      	b.n	80027d2 <HAL_ADC_ConfigChannel+0x5e2>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ae:	fa93 f3a3 	rbit	r3, r3
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80027b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80027be:	2320      	movs	r3, #32
 80027c0:	e003      	b.n	80027ca <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80027c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027c4:	fab3 f383 	clz	r3, r3
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	3301      	adds	r3, #1
 80027cc:	069b      	lsls	r3, r3, #26
 80027ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d109      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x602>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	0e9b      	lsrs	r3, r3, #26
 80027e4:	3301      	adds	r3, #1
 80027e6:	f003 031f 	and.w	r3, r3, #31
 80027ea:	2101      	movs	r1, #1
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	e017      	b.n	8002822 <HAL_ADC_ConfigChannel+0x632>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	61bb      	str	r3, [r7, #24]
  return result;
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800280a:	2320      	movs	r3, #32
 800280c:	e003      	b.n	8002816 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800280e:	6a3b      	ldr	r3, [r7, #32]
 8002810:	fab3 f383 	clz	r3, r3
 8002814:	b2db      	uxtb	r3, r3
 8002816:	3301      	adds	r3, #1
 8002818:	f003 031f 	and.w	r3, r3, #31
 800281c:	2101      	movs	r1, #1
 800281e:	fa01 f303 	lsl.w	r3, r1, r3
 8002822:	ea42 0103 	orr.w	r1, r2, r3
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10d      	bne.n	800284e <HAL_ADC_ConfigChannel+0x65e>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	0e9b      	lsrs	r3, r3, #26
 8002838:	3301      	adds	r3, #1
 800283a:	f003 021f 	and.w	r2, r3, #31
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	3b1e      	subs	r3, #30
 8002846:	051b      	lsls	r3, r3, #20
 8002848:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800284c:	e01e      	b.n	800288c <HAL_ADC_ConfigChannel+0x69c>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	fa93 f3a3 	rbit	r3, r3
 800285a:	60fb      	str	r3, [r7, #12]
  return result;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d104      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002866:	2320      	movs	r3, #32
 8002868:	e006      	b.n	8002878 <HAL_ADC_ConfigChannel+0x688>
 800286a:	bf00      	nop
 800286c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fab3 f383 	clz	r3, r3
 8002876:	b2db      	uxtb	r3, r3
 8002878:	3301      	adds	r3, #1
 800287a:	f003 021f 	and.w	r2, r3, #31
 800287e:	4613      	mov	r3, r2
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	4413      	add	r3, r2
 8002884:	3b1e      	subs	r3, #30
 8002886:	051b      	lsls	r3, r3, #20
 8002888:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800288c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002892:	4619      	mov	r1, r3
 8002894:	f7fe ff43 	bl	800171e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	4b44      	ldr	r3, [pc, #272]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7c0>)
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d07a      	beq.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028a4:	4843      	ldr	r0, [pc, #268]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7c4>)
 80028a6:	f7fe fe85 	bl	80015b4 <LL_ADC_GetCommonPathInternalCh>
 80028aa:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a41      	ldr	r2, [pc, #260]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7c8>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d12c      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d126      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a3c      	ldr	r2, [pc, #240]	@ (80029bc <HAL_ADC_ConfigChannel+0x7cc>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d004      	beq.n	80028d8 <HAL_ADC_ConfigChannel+0x6e8>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a3b      	ldr	r2, [pc, #236]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7d0>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d15d      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028e0:	4619      	mov	r1, r3
 80028e2:	4834      	ldr	r0, [pc, #208]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7c4>)
 80028e4:	f7fe fe53 	bl	800158e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028e8:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7d4>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	099b      	lsrs	r3, r3, #6
 80028ee:	4a36      	ldr	r2, [pc, #216]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7d8>)
 80028f0:	fba2 2303 	umull	r2, r3, r2, r3
 80028f4:	099b      	lsrs	r3, r3, #6
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	4613      	mov	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002902:	e002      	b.n	800290a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	3b01      	subs	r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1f9      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002910:	e040      	b.n	8002994 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a2d      	ldr	r2, [pc, #180]	@ (80029cc <HAL_ADC_ConfigChannel+0x7dc>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d118      	bne.n	800294e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800291c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002920:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d112      	bne.n	800294e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a23      	ldr	r2, [pc, #140]	@ (80029bc <HAL_ADC_ConfigChannel+0x7cc>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d004      	beq.n	800293c <HAL_ADC_ConfigChannel+0x74c>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a22      	ldr	r2, [pc, #136]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d12d      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800293c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002940:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002944:	4619      	mov	r1, r3
 8002946:	481b      	ldr	r0, [pc, #108]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002948:	f7fe fe21 	bl	800158e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800294c:	e024      	b.n	8002998 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a1f      	ldr	r2, [pc, #124]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d120      	bne.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800295c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d11a      	bne.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a14      	ldr	r2, [pc, #80]	@ (80029bc <HAL_ADC_ConfigChannel+0x7cc>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d115      	bne.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800296e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002972:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002976:	4619      	mov	r1, r3
 8002978:	480e      	ldr	r0, [pc, #56]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7c4>)
 800297a:	f7fe fe08 	bl	800158e <LL_ADC_SetCommonPathInternalCh>
 800297e:	e00c      	b.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002984:	f043 0220 	orr.w	r2, r3, #32
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002992:	e002      	b.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002994:	bf00      	nop
 8002996:	e000      	b.n	800299a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002998:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80029a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	37d8      	adds	r7, #216	@ 0xd8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	80080000 	.word	0x80080000
 80029b4:	50040300 	.word	0x50040300
 80029b8:	c7520000 	.word	0xc7520000
 80029bc:	50040000 	.word	0x50040000
 80029c0:	50040200 	.word	0x50040200
 80029c4:	20000000 	.word	0x20000000
 80029c8:	053e2d63 	.word	0x053e2d63
 80029cc:	cb840000 	.word	0xcb840000
 80029d0:	80000001 	.word	0x80000001

080029d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80029dc:	2300      	movs	r3, #0
 80029de:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fe ff67 	bl	80018b8 <LL_ADC_IsEnabled>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d169      	bne.n	8002ac4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	4b36      	ldr	r3, [pc, #216]	@ (8002ad0 <ADC_Enable+0xfc>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a02:	f043 0210 	orr.w	r2, r3, #16
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0e:	f043 0201 	orr.w	r2, r3, #1
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e055      	b.n	8002ac6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe ff36 	bl	8001890 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a24:	482b      	ldr	r0, [pc, #172]	@ (8002ad4 <ADC_Enable+0x100>)
 8002a26:	f7fe fdc5 	bl	80015b4 <LL_ADC_GetCommonPathInternalCh>
 8002a2a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002a2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d013      	beq.n	8002a5c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a34:	4b28      	ldr	r3, [pc, #160]	@ (8002ad8 <ADC_Enable+0x104>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	099b      	lsrs	r3, r3, #6
 8002a3a:	4a28      	ldr	r2, [pc, #160]	@ (8002adc <ADC_Enable+0x108>)
 8002a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a40:	099b      	lsrs	r3, r3, #6
 8002a42:	1c5a      	adds	r2, r3, #1
 8002a44:	4613      	mov	r3, r2
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a4e:	e002      	b.n	8002a56 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1f9      	bne.n	8002a50 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002a5c:	f7fe fd54 	bl	8001508 <HAL_GetTick>
 8002a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a62:	e028      	b.n	8002ab6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe ff25 	bl	80018b8 <LL_ADC_IsEnabled>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d104      	bne.n	8002a7e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fe ff09 	bl	8001890 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a7e:	f7fe fd43 	bl	8001508 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d914      	bls.n	8002ab6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d00d      	beq.n	8002ab6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a9e:	f043 0210 	orr.w	r2, r3, #16
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aaa:	f043 0201 	orr.w	r2, r3, #1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e007      	b.n	8002ac6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d1cf      	bne.n	8002a64 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	8000003f 	.word	0x8000003f
 8002ad4:	50040300 	.word	0x50040300
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	053e2d63 	.word	0x053e2d63

08002ae0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d14b      	bne.n	8002b92 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d021      	beq.n	8002b58 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fe fdae 	bl	800167a <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d032      	beq.n	8002b8a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d12b      	bne.n	8002b8a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d11f      	bne.n	8002b8a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b56:	e018      	b.n	8002b8a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d111      	bne.n	8002b8a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b6a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d105      	bne.n	8002b8a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b82:	f043 0201 	orr.w	r2, r3, #1
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f7ff fb08 	bl	80021a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b90:	e00e      	b.n	8002bb0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b96:	f003 0310 	and.w	r3, r3, #16
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f7ff fb1c 	bl	80021dc <HAL_ADC_ErrorCallback>
}
 8002ba4:	e004      	b.n	8002bb0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	4798      	blx	r3
}
 8002bb0:	bf00      	nop
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f7ff faf4 	bl	80021b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bcc:	bf00      	nop
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	f043 0204 	orr.w	r2, r3, #4
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f7ff faee 	bl	80021dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <LL_ADC_IsEnabled>:
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <LL_ADC_IsEnabled+0x18>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <LL_ADC_IsEnabled+0x1a>
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <LL_ADC_REG_IsConversionOngoing>:
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d101      	bne.n	8002c46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b09f      	sub	sp, #124	@ 0x7c
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e093      	b.n	8002dfe <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002cde:	2300      	movs	r3, #0
 8002ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a47      	ldr	r2, [pc, #284]	@ (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d102      	bne.n	8002cf6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002cf0:	4b46      	ldr	r3, [pc, #280]	@ (8002e0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002cf2:	60bb      	str	r3, [r7, #8]
 8002cf4:	e001      	b.n	8002cfa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10b      	bne.n	8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d04:	f043 0220 	orr.w	r2, r3, #32
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e072      	b.n	8002dfe <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff ff87 	bl	8002c2e <LL_ADC_REG_IsConversionOngoing>
 8002d20:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff ff81 	bl	8002c2e <LL_ADC_REG_IsConversionOngoing>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d154      	bne.n	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002d32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d151      	bne.n	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d38:	4b35      	ldr	r3, [pc, #212]	@ (8002e10 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002d3a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d02c      	beq.n	8002d9e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002d44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	6859      	ldr	r1, [r3, #4]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d56:	035b      	lsls	r3, r3, #13
 8002d58:	430b      	orrs	r3, r1
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d5e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d60:	4829      	ldr	r0, [pc, #164]	@ (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d62:	f7ff ff51 	bl	8002c08 <LL_ADC_IsEnabled>
 8002d66:	4604      	mov	r4, r0
 8002d68:	4828      	ldr	r0, [pc, #160]	@ (8002e0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002d6a:	f7ff ff4d 	bl	8002c08 <LL_ADC_IsEnabled>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	431c      	orrs	r4, r3
 8002d72:	4828      	ldr	r0, [pc, #160]	@ (8002e14 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002d74:	f7ff ff48 	bl	8002c08 <LL_ADC_IsEnabled>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	4323      	orrs	r3, r4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d137      	bne.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002d80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002d88:	f023 030f 	bic.w	r3, r3, #15
 8002d8c:	683a      	ldr	r2, [r7, #0]
 8002d8e:	6811      	ldr	r1, [r2, #0]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	6892      	ldr	r2, [r2, #8]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	431a      	orrs	r2, r3
 8002d98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d9a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d9c:	e028      	b.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002daa:	4817      	ldr	r0, [pc, #92]	@ (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002dac:	f7ff ff2c 	bl	8002c08 <LL_ADC_IsEnabled>
 8002db0:	4604      	mov	r4, r0
 8002db2:	4816      	ldr	r0, [pc, #88]	@ (8002e0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002db4:	f7ff ff28 	bl	8002c08 <LL_ADC_IsEnabled>
 8002db8:	4603      	mov	r3, r0
 8002dba:	431c      	orrs	r4, r3
 8002dbc:	4815      	ldr	r0, [pc, #84]	@ (8002e14 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002dbe:	f7ff ff23 	bl	8002c08 <LL_ADC_IsEnabled>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	4323      	orrs	r3, r4
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d112      	bne.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002dca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002dd2:	f023 030f 	bic.w	r3, r3, #15
 8002dd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002dd8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002dda:	e009      	b.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de0:	f043 0220 	orr.w	r2, r3, #32
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002dee:	e000      	b.n	8002df2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002df0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002dfa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	377c      	adds	r7, #124	@ 0x7c
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd90      	pop	{r4, r7, pc}
 8002e06:	bf00      	nop
 8002e08:	50040000 	.word	0x50040000
 8002e0c:	50040100 	.word	0x50040100
 8002e10:	50040300 	.word	0x50040300
 8002e14:	50040200 	.word	0x50040200

08002e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e34:	4013      	ands	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4a:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	60d3      	str	r3, [r2, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <__NVIC_GetPriorityGrouping+0x18>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	f003 0307 	and.w	r3, r3, #7
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	db0b      	blt.n	8002ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f003 021f 	and.w	r2, r3, #31
 8002e94:	4907      	ldr	r1, [pc, #28]	@ (8002eb4 <__NVIC_EnableIRQ+0x38>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000e100 	.word	0xe000e100

08002eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	6039      	str	r1, [r7, #0]
 8002ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	db0a      	blt.n	8002ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	490c      	ldr	r1, [pc, #48]	@ (8002f04 <__NVIC_SetPriority+0x4c>)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	0112      	lsls	r2, r2, #4
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	440b      	add	r3, r1
 8002edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee0:	e00a      	b.n	8002ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	4908      	ldr	r1, [pc, #32]	@ (8002f08 <__NVIC_SetPriority+0x50>)
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	3b04      	subs	r3, #4
 8002ef0:	0112      	lsls	r2, r2, #4
 8002ef2:	b2d2      	uxtb	r2, r2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	761a      	strb	r2, [r3, #24]
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	e000e100 	.word	0xe000e100
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	@ 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f1c3 0307 	rsb	r3, r3, #7
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	bf28      	it	cs
 8002f2a:	2304      	movcs	r3, #4
 8002f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3304      	adds	r3, #4
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d902      	bls.n	8002f3c <NVIC_EncodePriority+0x30>
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3b03      	subs	r3, #3
 8002f3a:	e000      	b.n	8002f3e <NVIC_EncodePriority+0x32>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	401a      	ands	r2, r3
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f54:	f04f 31ff 	mov.w	r1, #4294967295
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	43d9      	mvns	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	4313      	orrs	r3, r2
         );
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	@ 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f84:	d301      	bcc.n	8002f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f86:	2301      	movs	r3, #1
 8002f88:	e00f      	b.n	8002faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fb4 <SysTick_Config+0x40>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f92:	210f      	movs	r1, #15
 8002f94:	f04f 30ff 	mov.w	r0, #4294967295
 8002f98:	f7ff ff8e 	bl	8002eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f9c:	4b05      	ldr	r3, [pc, #20]	@ (8002fb4 <SysTick_Config+0x40>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fa2:	4b04      	ldr	r3, [pc, #16]	@ (8002fb4 <SysTick_Config+0x40>)
 8002fa4:	2207      	movs	r2, #7
 8002fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	e000e010 	.word	0xe000e010

08002fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff29 	bl	8002e18 <__NVIC_SetPriorityGrouping>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe0:	f7ff ff3e 	bl	8002e60 <__NVIC_GetPriorityGrouping>
 8002fe4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	6978      	ldr	r0, [r7, #20]
 8002fec:	f7ff ff8e 	bl	8002f0c <NVIC_EncodePriority>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff5d 	bl	8002eb8 <__NVIC_SetPriority>
}
 8002ffe:	bf00      	nop
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b082      	sub	sp, #8
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff31 	bl	8002e7c <__NVIC_EnableIRQ>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff ffa2 	bl	8002f74 <SysTick_Config>
 8003030:	4603      	mov	r3, r0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e098      	b.n	8003180 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	461a      	mov	r2, r3
 8003054:	4b4d      	ldr	r3, [pc, #308]	@ (800318c <HAL_DMA_Init+0x150>)
 8003056:	429a      	cmp	r2, r3
 8003058:	d80f      	bhi.n	800307a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	461a      	mov	r2, r3
 8003060:	4b4b      	ldr	r3, [pc, #300]	@ (8003190 <HAL_DMA_Init+0x154>)
 8003062:	4413      	add	r3, r2
 8003064:	4a4b      	ldr	r2, [pc, #300]	@ (8003194 <HAL_DMA_Init+0x158>)
 8003066:	fba2 2303 	umull	r2, r3, r2, r3
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	009a      	lsls	r2, r3, #2
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a48      	ldr	r2, [pc, #288]	@ (8003198 <HAL_DMA_Init+0x15c>)
 8003076:	641a      	str	r2, [r3, #64]	@ 0x40
 8003078:	e00e      	b.n	8003098 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	461a      	mov	r2, r3
 8003080:	4b46      	ldr	r3, [pc, #280]	@ (800319c <HAL_DMA_Init+0x160>)
 8003082:	4413      	add	r3, r2
 8003084:	4a43      	ldr	r2, [pc, #268]	@ (8003194 <HAL_DMA_Init+0x158>)
 8003086:	fba2 2303 	umull	r2, r3, r2, r3
 800308a:	091b      	lsrs	r3, r3, #4
 800308c:	009a      	lsls	r2, r3, #2
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a42      	ldr	r2, [pc, #264]	@ (80031a0 <HAL_DMA_Init+0x164>)
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2202      	movs	r2, #2
 800309c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80030ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	4313      	orrs	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030f2:	d039      	beq.n	8003168 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f8:	4a27      	ldr	r2, [pc, #156]	@ (8003198 <HAL_DMA_Init+0x15c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d11a      	bne.n	8003134 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80030fe:	4b29      	ldr	r3, [pc, #164]	@ (80031a4 <HAL_DMA_Init+0x168>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003106:	f003 031c 	and.w	r3, r3, #28
 800310a:	210f      	movs	r1, #15
 800310c:	fa01 f303 	lsl.w	r3, r1, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	4924      	ldr	r1, [pc, #144]	@ (80031a4 <HAL_DMA_Init+0x168>)
 8003114:	4013      	ands	r3, r2
 8003116:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003118:	4b22      	ldr	r3, [pc, #136]	@ (80031a4 <HAL_DMA_Init+0x168>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6859      	ldr	r1, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003124:	f003 031c 	and.w	r3, r3, #28
 8003128:	fa01 f303 	lsl.w	r3, r1, r3
 800312c:	491d      	ldr	r1, [pc, #116]	@ (80031a4 <HAL_DMA_Init+0x168>)
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]
 8003132:	e019      	b.n	8003168 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003134:	4b1c      	ldr	r3, [pc, #112]	@ (80031a8 <HAL_DMA_Init+0x16c>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313c:	f003 031c 	and.w	r3, r3, #28
 8003140:	210f      	movs	r1, #15
 8003142:	fa01 f303 	lsl.w	r3, r1, r3
 8003146:	43db      	mvns	r3, r3
 8003148:	4917      	ldr	r1, [pc, #92]	@ (80031a8 <HAL_DMA_Init+0x16c>)
 800314a:	4013      	ands	r3, r2
 800314c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800314e:	4b16      	ldr	r3, [pc, #88]	@ (80031a8 <HAL_DMA_Init+0x16c>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6859      	ldr	r1, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	f003 031c 	and.w	r3, r3, #28
 800315e:	fa01 f303 	lsl.w	r3, r1, r3
 8003162:	4911      	ldr	r1, [pc, #68]	@ (80031a8 <HAL_DMA_Init+0x16c>)
 8003164:	4313      	orrs	r3, r2
 8003166:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	40020407 	.word	0x40020407
 8003190:	bffdfff8 	.word	0xbffdfff8
 8003194:	cccccccd 	.word	0xcccccccd
 8003198:	40020000 	.word	0x40020000
 800319c:	bffdfbf8 	.word	0xbffdfbf8
 80031a0:	40020400 	.word	0x40020400
 80031a4:	400200a8 	.word	0x400200a8
 80031a8:	400204a8 	.word	0x400204a8

080031ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
 80031b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ba:	2300      	movs	r3, #0
 80031bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d101      	bne.n	80031cc <HAL_DMA_Start_IT+0x20>
 80031c8:	2302      	movs	r3, #2
 80031ca:	e04b      	b.n	8003264 <HAL_DMA_Start_IT+0xb8>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d13a      	bne.n	8003256 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2202      	movs	r2, #2
 80031e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0201 	bic.w	r2, r2, #1
 80031fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	68b9      	ldr	r1, [r7, #8]
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 f96d 	bl	80034e4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320e:	2b00      	cmp	r3, #0
 8003210:	d008      	beq.n	8003224 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f042 020e 	orr.w	r2, r2, #14
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	e00f      	b.n	8003244 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0204 	bic.w	r2, r2, #4
 8003232:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 020a 	orr.w	r2, r2, #10
 8003242:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	e005      	b.n	8003262 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800325e:	2302      	movs	r3, #2
 8003260:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003262:	7dfb      	ldrb	r3, [r7, #23]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003274:	2300      	movs	r3, #0
 8003276:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d008      	beq.n	8003296 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2204      	movs	r2, #4
 8003288:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e022      	b.n	80032dc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 020e 	bic.w	r2, r2, #14
 80032a4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0201 	bic.w	r2, r2, #1
 80032b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ba:	f003 021c 	and.w	r2, r3, #28
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	2101      	movs	r1, #1
 80032c4:	fa01 f202 	lsl.w	r2, r1, r2
 80032c8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80032da:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d005      	beq.n	800330c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2204      	movs	r2, #4
 8003304:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	73fb      	strb	r3, [r7, #15]
 800330a:	e029      	b.n	8003360 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 020e 	bic.w	r2, r2, #14
 800331a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0201 	bic.w	r2, r2, #1
 800332a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003330:	f003 021c 	and.w	r2, r3, #28
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	2101      	movs	r1, #1
 800333a:	fa01 f202 	lsl.w	r2, r1, r2
 800333e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003354:	2b00      	cmp	r3, #0
 8003356:	d003      	beq.n	8003360 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	4798      	blx	r3
    }
  }
  return status;
 8003360:	7bfb      	ldrb	r3, [r7, #15]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b084      	sub	sp, #16
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003386:	f003 031c 	and.w	r3, r3, #28
 800338a:	2204      	movs	r2, #4
 800338c:	409a      	lsls	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4013      	ands	r3, r2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d026      	beq.n	80033e4 <HAL_DMA_IRQHandler+0x7a>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	f003 0304 	and.w	r3, r3, #4
 800339c:	2b00      	cmp	r3, #0
 800339e:	d021      	beq.n	80033e4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0320 	and.w	r3, r3, #32
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d107      	bne.n	80033be <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0204 	bic.w	r2, r2, #4
 80033bc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c2:	f003 021c 	and.w	r2, r3, #28
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	2104      	movs	r1, #4
 80033cc:	fa01 f202 	lsl.w	r2, r1, r2
 80033d0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d071      	beq.n	80034be <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80033e2:	e06c      	b.n	80034be <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e8:	f003 031c 	and.w	r3, r3, #28
 80033ec:	2202      	movs	r2, #2
 80033ee:	409a      	lsls	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d02e      	beq.n	8003456 <HAL_DMA_IRQHandler+0xec>
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d029      	beq.n	8003456 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0320 	and.w	r3, r3, #32
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10b      	bne.n	8003428 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 020a 	bic.w	r2, r2, #10
 800341e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342c:	f003 021c 	and.w	r2, r3, #28
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	2102      	movs	r1, #2
 8003436:	fa01 f202 	lsl.w	r2, r1, r2
 800343a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d038      	beq.n	80034be <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003454:	e033      	b.n	80034be <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345a:	f003 031c 	and.w	r3, r3, #28
 800345e:	2208      	movs	r2, #8
 8003460:	409a      	lsls	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	4013      	ands	r3, r2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d02a      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x156>
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f003 0308 	and.w	r3, r3, #8
 8003470:	2b00      	cmp	r3, #0
 8003472:	d025      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 020e 	bic.w	r2, r2, #14
 8003482:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003488:	f003 021c 	and.w	r2, r3, #28
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	2101      	movs	r1, #1
 8003492:	fa01 f202 	lsl.w	r2, r1, r2
 8003496:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d004      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80034be:	bf00      	nop
 80034c0:	bf00      	nop
}
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034d6:	b2db      	uxtb	r3, r3
}
 80034d8:	4618      	mov	r0, r3
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
 80034f0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	f003 021c 	and.w	r2, r3, #28
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	2101      	movs	r1, #1
 8003500:	fa01 f202 	lsl.w	r2, r1, r2
 8003504:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2b10      	cmp	r3, #16
 8003514:	d108      	bne.n	8003528 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003526:	e007      	b.n	8003538 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	60da      	str	r2, [r3, #12]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003544:	b480      	push	{r7}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003552:	e17f      	b.n	8003854 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2101      	movs	r1, #1
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	fa01 f303 	lsl.w	r3, r1, r3
 8003560:	4013      	ands	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 8171 	beq.w	800384e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b01      	cmp	r3, #1
 8003576:	d005      	beq.n	8003584 <HAL_GPIO_Init+0x40>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d130      	bne.n	80035e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	2203      	movs	r2, #3
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4013      	ands	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ba:	2201      	movs	r2, #1
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4013      	ands	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	091b      	lsrs	r3, r3, #4
 80035d0:	f003 0201 	and.w	r2, r3, #1
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d118      	bne.n	8003624 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80035f8:	2201      	movs	r2, #1
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4013      	ands	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	08db      	lsrs	r3, r3, #3
 800360e:	f003 0201 	and.w	r2, r3, #1
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	4313      	orrs	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f003 0303 	and.w	r3, r3, #3
 800362c:	2b03      	cmp	r3, #3
 800362e:	d017      	beq.n	8003660 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	2203      	movs	r2, #3
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	43db      	mvns	r3, r3
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4013      	ands	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	4313      	orrs	r3, r2
 8003658:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d123      	bne.n	80036b4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	08da      	lsrs	r2, r3, #3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3208      	adds	r2, #8
 8003674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003678:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	220f      	movs	r2, #15
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	43db      	mvns	r3, r3
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	4013      	ands	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	691a      	ldr	r2, [r3, #16]
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f003 0307 	and.w	r3, r3, #7
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	fa02 f303 	lsl.w	r3, r2, r3
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	08da      	lsrs	r2, r3, #3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3208      	adds	r2, #8
 80036ae:	6939      	ldr	r1, [r7, #16]
 80036b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	2203      	movs	r2, #3
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4013      	ands	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 0203 	and.w	r2, r3, #3
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80ac 	beq.w	800384e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003874 <HAL_GPIO_Init+0x330>)
 80036f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fa:	4a5e      	ldr	r2, [pc, #376]	@ (8003874 <HAL_GPIO_Init+0x330>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	6613      	str	r3, [r2, #96]	@ 0x60
 8003702:	4b5c      	ldr	r3, [pc, #368]	@ (8003874 <HAL_GPIO_Init+0x330>)
 8003704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800370e:	4a5a      	ldr	r2, [pc, #360]	@ (8003878 <HAL_GPIO_Init+0x334>)
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	089b      	lsrs	r3, r3, #2
 8003714:	3302      	adds	r3, #2
 8003716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800371a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	220f      	movs	r2, #15
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	43db      	mvns	r3, r3
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	4013      	ands	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003738:	d025      	beq.n	8003786 <HAL_GPIO_Init+0x242>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a4f      	ldr	r2, [pc, #316]	@ (800387c <HAL_GPIO_Init+0x338>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d01f      	beq.n	8003782 <HAL_GPIO_Init+0x23e>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a4e      	ldr	r2, [pc, #312]	@ (8003880 <HAL_GPIO_Init+0x33c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d019      	beq.n	800377e <HAL_GPIO_Init+0x23a>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a4d      	ldr	r2, [pc, #308]	@ (8003884 <HAL_GPIO_Init+0x340>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d013      	beq.n	800377a <HAL_GPIO_Init+0x236>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a4c      	ldr	r2, [pc, #304]	@ (8003888 <HAL_GPIO_Init+0x344>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00d      	beq.n	8003776 <HAL_GPIO_Init+0x232>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a4b      	ldr	r2, [pc, #300]	@ (800388c <HAL_GPIO_Init+0x348>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d007      	beq.n	8003772 <HAL_GPIO_Init+0x22e>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a4a      	ldr	r2, [pc, #296]	@ (8003890 <HAL_GPIO_Init+0x34c>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d101      	bne.n	800376e <HAL_GPIO_Init+0x22a>
 800376a:	2306      	movs	r3, #6
 800376c:	e00c      	b.n	8003788 <HAL_GPIO_Init+0x244>
 800376e:	2307      	movs	r3, #7
 8003770:	e00a      	b.n	8003788 <HAL_GPIO_Init+0x244>
 8003772:	2305      	movs	r3, #5
 8003774:	e008      	b.n	8003788 <HAL_GPIO_Init+0x244>
 8003776:	2304      	movs	r3, #4
 8003778:	e006      	b.n	8003788 <HAL_GPIO_Init+0x244>
 800377a:	2303      	movs	r3, #3
 800377c:	e004      	b.n	8003788 <HAL_GPIO_Init+0x244>
 800377e:	2302      	movs	r3, #2
 8003780:	e002      	b.n	8003788 <HAL_GPIO_Init+0x244>
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <HAL_GPIO_Init+0x244>
 8003786:	2300      	movs	r3, #0
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	f002 0203 	and.w	r2, r2, #3
 800378e:	0092      	lsls	r2, r2, #2
 8003790:	4093      	lsls	r3, r2
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003798:	4937      	ldr	r1, [pc, #220]	@ (8003878 <HAL_GPIO_Init+0x334>)
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	089b      	lsrs	r3, r3, #2
 800379e:	3302      	adds	r3, #2
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003894 <HAL_GPIO_Init+0x350>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	43db      	mvns	r3, r3
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	4013      	ands	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d003      	beq.n	80037ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80037ca:	4a32      	ldr	r2, [pc, #200]	@ (8003894 <HAL_GPIO_Init+0x350>)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80037d0:	4b30      	ldr	r3, [pc, #192]	@ (8003894 <HAL_GPIO_Init+0x350>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	43db      	mvns	r3, r3
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4013      	ands	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d003      	beq.n	80037f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80037f4:	4a27      	ldr	r2, [pc, #156]	@ (8003894 <HAL_GPIO_Init+0x350>)
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037fa:	4b26      	ldr	r3, [pc, #152]	@ (8003894 <HAL_GPIO_Init+0x350>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	43db      	mvns	r3, r3
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4013      	ands	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800381e:	4a1d      	ldr	r2, [pc, #116]	@ (8003894 <HAL_GPIO_Init+0x350>)
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003824:	4b1b      	ldr	r3, [pc, #108]	@ (8003894 <HAL_GPIO_Init+0x350>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	43db      	mvns	r3, r3
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4013      	ands	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d003      	beq.n	8003848 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	4313      	orrs	r3, r2
 8003846:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003848:	4a12      	ldr	r2, [pc, #72]	@ (8003894 <HAL_GPIO_Init+0x350>)
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	3301      	adds	r3, #1
 8003852:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	fa22 f303 	lsr.w	r3, r2, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	f47f ae78 	bne.w	8003554 <HAL_GPIO_Init+0x10>
  }
}
 8003864:	bf00      	nop
 8003866:	bf00      	nop
 8003868:	371c      	adds	r7, #28
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40021000 	.word	0x40021000
 8003878:	40010000 	.word	0x40010000
 800387c:	48000400 	.word	0x48000400
 8003880:	48000800 	.word	0x48000800
 8003884:	48000c00 	.word	0x48000c00
 8003888:	48001000 	.word	0x48001000
 800388c:	48001400 	.word	0x48001400
 8003890:	48001800 	.word	0x48001800
 8003894:	40010400 	.word	0x40010400

08003898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	460b      	mov	r3, r1
 80038a2:	807b      	strh	r3, [r7, #2]
 80038a4:	4613      	mov	r3, r2
 80038a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038a8:	787b      	ldrb	r3, [r7, #1]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038ae:	887a      	ldrh	r2, [r7, #2]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038b4:	e002      	b.n	80038bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038b6:	887a      	ldrh	r2, [r7, #2]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e08d      	b.n	80039f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d106      	bne.n	80038f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7fd fb42 	bl	8000f78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2224      	movs	r2, #36	@ 0x24
 80038f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0201 	bic.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003918:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003928:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d107      	bne.n	8003942 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	e006      	b.n	8003950 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800394e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d108      	bne.n	800396a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685a      	ldr	r2, [r3, #4]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003966:	605a      	str	r2, [r3, #4]
 8003968:	e007      	b.n	800397a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003978:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800398c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800399c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69d9      	ldr	r1, [r3, #28]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1a      	ldr	r2, [r3, #32]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0201 	orr.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d005      	beq.n	8003a2a <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	68f9      	ldr	r1, [r7, #12]
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
  }
}
 8003a2a:	bf00      	nop
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	0a1b      	lsrs	r3, r3, #8
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d010      	beq.n	8003a78 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	09db      	lsrs	r3, r3, #7
 8003a5a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00a      	beq.n	8003a78 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a66:	f043 0201 	orr.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a76:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	0a9b      	lsrs	r3, r3, #10
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d010      	beq.n	8003aa6 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	09db      	lsrs	r3, r3, #7
 8003a88:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a94:	f043 0208 	orr.w	r2, r3, #8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003aa4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	0a5b      	lsrs	r3, r3, #9
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d010      	beq.n	8003ad4 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	09db      	lsrs	r3, r3, #7
 8003ab6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00a      	beq.n	8003ad4 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac2:	f043 0202 	orr.w	r2, r3, #2
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad2:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad8:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f003 030b 	and.w	r3, r3, #11
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003ae4:	68f9      	ldr	r1, [r7, #12]
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 fbea 	bl	80042c0 <I2C_ITError>
  }
}
 8003aec:	bf00      	nop
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	70fb      	strb	r3, [r7, #3]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b84:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <I2C_Slave_ISR_IT+0x24>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e0ed      	b.n	8003d74 <I2C_Slave_ISR_IT+0x200>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00a      	beq.n	8003bc2 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d004      	beq.n	8003bc2 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003bb8:	6939      	ldr	r1, [r7, #16]
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f9c0 	bl	8003f40 <I2C_ITSlaveCplt>
 8003bc0:	e0d3      	b.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	091b      	lsrs	r3, r3, #4
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d04d      	beq.n	8003c6a <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	091b      	lsrs	r3, r3, #4
 8003bd2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d047      	beq.n	8003c6a <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d128      	bne.n	8003c36 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b28      	cmp	r3, #40	@ 0x28
 8003bee:	d108      	bne.n	8003c02 <I2C_Slave_ISR_IT+0x8e>
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bf6:	d104      	bne.n	8003c02 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003bf8:	6939      	ldr	r1, [r7, #16]
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f000 fb0a 	bl	8004214 <I2C_ITListenCplt>
 8003c00:	e032      	b.n	8003c68 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b29      	cmp	r3, #41	@ 0x29
 8003c0c:	d10e      	bne.n	8003c2c <I2C_Slave_ISR_IT+0xb8>
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c14:	d00a      	beq.n	8003c2c <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2210      	movs	r2, #16
 8003c1c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fc65 	bl	80044ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f92d 	bl	8003e84 <I2C_ITSlaveSeqCplt>
 8003c2a:	e01d      	b.n	8003c68 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2210      	movs	r2, #16
 8003c32:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003c34:	e096      	b.n	8003d64 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2210      	movs	r2, #16
 8003c3c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	f043 0204 	orr.w	r2, r3, #4
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <I2C_Slave_ISR_IT+0xe6>
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c56:	f040 8085 	bne.w	8003d64 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5e:	4619      	mov	r1, r3
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 fb2d 	bl	80042c0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003c66:	e07d      	b.n	8003d64 <I2C_Slave_ISR_IT+0x1f0>
 8003c68:	e07c      	b.n	8003d64 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	089b      	lsrs	r3, r3, #2
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d030      	beq.n	8003cd8 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	089b      	lsrs	r3, r3, #2
 8003c7a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d02a      	beq.n	8003cd8 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d018      	beq.n	8003cbe <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d14f      	bne.n	8003d68 <I2C_Slave_ISR_IT+0x1f4>
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003cce:	d04b      	beq.n	8003d68 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 f8d7 	bl	8003e84 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003cd6:	e047      	b.n	8003d68 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	08db      	lsrs	r3, r3, #3
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	08db      	lsrs	r3, r3, #3
 8003ce8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d004      	beq.n	8003cfa <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003cf0:	6939      	ldr	r1, [r7, #16]
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 f842 	bl	8003d7c <I2C_ITAddrCplt>
 8003cf8:	e037      	b.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	085b      	lsrs	r3, r3, #1
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d031      	beq.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	085b      	lsrs	r3, r3, #1
 8003d0a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d02b      	beq.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d018      	beq.n	8003d4e <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d20:	781a      	ldrb	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003d4c:	e00d      	b.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d54:	d002      	beq.n	8003d5c <I2C_Slave_ISR_IT+0x1e8>
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d106      	bne.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 f891 	bl	8003e84 <I2C_ITSlaveSeqCplt>
 8003d62:	e002      	b.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003d64:	bf00      	nop
 8003d66:	e000      	b.n	8003d6a <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003d68:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d92:	2b28      	cmp	r3, #40	@ 0x28
 8003d94:	d16a      	bne.n	8003e6c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	0c1b      	lsrs	r3, r3, #16
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	699b      	ldr	r3, [r3, #24]
 8003dac:	0c1b      	lsrs	r3, r3, #16
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003db4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dc2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003dd0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d138      	bne.n	8003e4c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003dda:	897b      	ldrh	r3, [r7, #10]
 8003ddc:	09db      	lsrs	r3, r3, #7
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	89bb      	ldrh	r3, [r7, #12]
 8003de2:	4053      	eors	r3, r2
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	f003 0306 	and.w	r3, r3, #6
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d11c      	bne.n	8003e28 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003dee:	897b      	ldrh	r3, [r7, #10]
 8003df0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d13b      	bne.n	8003e7c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2208      	movs	r2, #8
 8003e10:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003e1a:	89ba      	ldrh	r2, [r7, #12]
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	4619      	mov	r1, r3
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f7ff fe7b 	bl	8003b1c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003e26:	e029      	b.n	8003e7c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003e28:	893b      	ldrh	r3, [r7, #8]
 8003e2a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003e2c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fb9e 	bl	8004572 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003e3e:	89ba      	ldrh	r2, [r7, #12]
 8003e40:	7bfb      	ldrb	r3, [r7, #15]
 8003e42:	4619      	mov	r1, r3
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7ff fe69 	bl	8003b1c <HAL_I2C_AddrCallback>
}
 8003e4a:	e017      	b.n	8003e7c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003e4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 fb8e 	bl	8004572 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003e5e:	89ba      	ldrh	r2, [r7, #12]
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	4619      	mov	r1, r3
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fe59 	bl	8003b1c <HAL_I2C_AddrCallback>
}
 8003e6a:	e007      	b.n	8003e7c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2208      	movs	r2, #8
 8003e72:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003e7c:	bf00      	nop
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	0b9b      	lsrs	r3, r3, #14
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d008      	beq.n	8003eba <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	e00d      	b.n	8003ed6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	0bdb      	lsrs	r3, r3, #15
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d007      	beq.n	8003ed6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ed4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b29      	cmp	r3, #41	@ 0x29
 8003ee0:	d112      	bne.n	8003f08 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2228      	movs	r2, #40	@ 0x28
 8003ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2221      	movs	r2, #33	@ 0x21
 8003eee:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 fb3d 	bl	8004572 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff fdf7 	bl	8003af4 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003f06:	e017      	b.n	8003f38 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f12:	d111      	bne.n	8003f38 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2228      	movs	r2, #40	@ 0x28
 8003f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2222      	movs	r2, #34	@ 0x22
 8003f20:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003f22:	2102      	movs	r1, #2
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fb24 	bl	8004572 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7ff fde8 	bl	8003b08 <HAL_I2C_SlaveRxCpltCallback>
}
 8003f38:	bf00      	nop
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f62:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2220      	movs	r2, #32
 8003f6a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f6c:	7afb      	ldrb	r3, [r7, #11]
 8003f6e:	2b21      	cmp	r3, #33	@ 0x21
 8003f70:	d002      	beq.n	8003f78 <I2C_ITSlaveCplt+0x38>
 8003f72:	7afb      	ldrb	r3, [r7, #11]
 8003f74:	2b29      	cmp	r3, #41	@ 0x29
 8003f76:	d108      	bne.n	8003f8a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003f78:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 faf8 	bl	8004572 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2221      	movs	r2, #33	@ 0x21
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f88:	e019      	b.n	8003fbe <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f8a:	7afb      	ldrb	r3, [r7, #11]
 8003f8c:	2b22      	cmp	r3, #34	@ 0x22
 8003f8e:	d002      	beq.n	8003f96 <I2C_ITSlaveCplt+0x56>
 8003f90:	7afb      	ldrb	r3, [r7, #11]
 8003f92:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f94:	d108      	bne.n	8003fa8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003f96:	f248 0102 	movw	r1, #32770	@ 0x8002
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fae9 	bl	8004572 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2222      	movs	r2, #34	@ 0x22
 8003fa4:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fa6:	e00a      	b.n	8003fbe <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003fa8:	7afb      	ldrb	r3, [r7, #11]
 8003faa:	2b28      	cmp	r3, #40	@ 0x28
 8003fac:	d107      	bne.n	8003fbe <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003fae:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fadd 	bl	8004572 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fcc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6859      	ldr	r1, [r3, #4]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	4b8c      	ldr	r3, [pc, #560]	@ (800420c <I2C_ITSlaveCplt+0x2cc>)
 8003fda:	400b      	ands	r3, r1
 8003fdc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fa85 	bl	80044ee <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	0b9b      	lsrs	r3, r3, #14
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d013      	beq.n	8004018 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003ffe:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004004:	2b00      	cmp	r3, #0
 8004006:	d020      	beq.n	800404a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	b29a      	uxth	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004016:	e018      	b.n	800404a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	0bdb      	lsrs	r3, r3, #15
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b00      	cmp	r3, #0
 8004022:	d012      	beq.n	800404a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004032:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d006      	beq.n	800404a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	b29a      	uxth	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	089b      	lsrs	r3, r3, #2
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d020      	beq.n	8004098 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f023 0304 	bic.w	r3, r3, #4
 800405c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00c      	beq.n	8004098 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004082:	3b01      	subs	r3, #1
 8004084:	b29a      	uxth	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408e:	b29b      	uxth	r3, r3
 8004090:	3b01      	subs	r3, #1
 8004092:	b29a      	uxth	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409c:	b29b      	uxth	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d005      	beq.n	80040ae <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a6:	f043 0204 	orr.w	r2, r3, #4
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	091b      	lsrs	r3, r3, #4
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d04a      	beq.n	8004150 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	091b      	lsrs	r3, r3, #4
 80040be:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d044      	beq.n	8004150 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d128      	bne.n	8004122 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b28      	cmp	r3, #40	@ 0x28
 80040da:	d108      	bne.n	80040ee <I2C_ITSlaveCplt+0x1ae>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040e2:	d104      	bne.n	80040ee <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80040e4:	6979      	ldr	r1, [r7, #20]
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f894 	bl	8004214 <I2C_ITListenCplt>
 80040ec:	e030      	b.n	8004150 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b29      	cmp	r3, #41	@ 0x29
 80040f8:	d10e      	bne.n	8004118 <I2C_ITSlaveCplt+0x1d8>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004100:	d00a      	beq.n	8004118 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2210      	movs	r2, #16
 8004108:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f9ef 	bl	80044ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f7ff feb7 	bl	8003e84 <I2C_ITSlaveSeqCplt>
 8004116:	e01b      	b.n	8004150 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2210      	movs	r2, #16
 800411e:	61da      	str	r2, [r3, #28]
 8004120:	e016      	b.n	8004150 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2210      	movs	r2, #16
 8004128:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412e:	f043 0204 	orr.w	r2, r3, #4
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <I2C_ITSlaveCplt+0x204>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004142:	d105      	bne.n	8004150 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004148:	4619      	mov	r1, r3
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f8b8 	bl	80042c0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004162:	2b00      	cmp	r3, #0
 8004164:	d010      	beq.n	8004188 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 f8a7 	bl	80042c0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b28      	cmp	r3, #40	@ 0x28
 800417c:	d141      	bne.n	8004202 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800417e:	6979      	ldr	r1, [r7, #20]
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f847 	bl	8004214 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004186:	e03c      	b.n	8004202 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800418c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004190:	d014      	beq.n	80041bc <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7ff fe76 	bl	8003e84 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a1d      	ldr	r2, [pc, #116]	@ (8004210 <I2C_ITSlaveCplt+0x2d0>)
 800419c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2220      	movs	r2, #32
 80041a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff fcbf 	bl	8003b38 <HAL_I2C_ListenCpltCallback>
}
 80041ba:	e022      	b.n	8004202 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b22      	cmp	r3, #34	@ 0x22
 80041c6:	d10e      	bne.n	80041e6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2220      	movs	r2, #32
 80041cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff fc92 	bl	8003b08 <HAL_I2C_SlaveRxCpltCallback>
}
 80041e4:	e00d      	b.n	8004202 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2220      	movs	r2, #32
 80041ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f7ff fc79 	bl	8003af4 <HAL_I2C_SlaveTxCpltCallback>
}
 8004202:	bf00      	nop
 8004204:	3718      	adds	r7, #24
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	fe00e800 	.word	0xfe00e800
 8004210:	ffff0000 	.word	0xffff0000

08004214 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a26      	ldr	r2, [pc, #152]	@ (80042bc <I2C_ITListenCplt+0xa8>)
 8004222:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	089b      	lsrs	r3, r3, #2
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d022      	beq.n	8004292 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004268:	2b00      	cmp	r3, #0
 800426a:	d012      	beq.n	8004292 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004270:	3b01      	subs	r3, #1
 8004272:	b29a      	uxth	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427c:	b29b      	uxth	r3, r3
 800427e:	3b01      	subs	r3, #1
 8004280:	b29a      	uxth	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f043 0204 	orr.w	r2, r3, #4
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004292:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f96b 	bl	8004572 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2210      	movs	r2, #16
 80042a2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff fc43 	bl	8003b38 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80042b2:	bf00      	nop
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	ffff0000 	.word	0xffff0000

080042c0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042d0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a6d      	ldr	r2, [pc, #436]	@ (8004494 <I2C_ITError+0x1d4>)
 80042de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80042f2:	7bfb      	ldrb	r3, [r7, #15]
 80042f4:	2b28      	cmp	r3, #40	@ 0x28
 80042f6:	d005      	beq.n	8004304 <I2C_ITError+0x44>
 80042f8:	7bfb      	ldrb	r3, [r7, #15]
 80042fa:	2b29      	cmp	r3, #41	@ 0x29
 80042fc:	d002      	beq.n	8004304 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80042fe:	7bfb      	ldrb	r3, [r7, #15]
 8004300:	2b2a      	cmp	r3, #42	@ 0x2a
 8004302:	d10b      	bne.n	800431c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004304:	2103      	movs	r1, #3
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 f933 	bl	8004572 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2228      	movs	r2, #40	@ 0x28
 8004310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a60      	ldr	r2, [pc, #384]	@ (8004498 <I2C_ITError+0x1d8>)
 8004318:	635a      	str	r2, [r3, #52]	@ 0x34
 800431a:	e030      	b.n	800437e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800431c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 f926 	bl	8004572 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f8e1 	bl	80044ee <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b60      	cmp	r3, #96	@ 0x60
 8004336:	d01f      	beq.n	8004378 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	f003 0320 	and.w	r3, r3, #32
 800434a:	2b20      	cmp	r3, #32
 800434c:	d114      	bne.n	8004378 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f003 0310 	and.w	r3, r3, #16
 8004358:	2b10      	cmp	r3, #16
 800435a:	d109      	bne.n	8004370 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2210      	movs	r2, #16
 8004362:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004368:	f043 0204 	orr.w	r2, r3, #4
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2220      	movs	r2, #32
 8004376:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004382:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004388:	2b00      	cmp	r3, #0
 800438a:	d039      	beq.n	8004400 <I2C_ITError+0x140>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b11      	cmp	r3, #17
 8004390:	d002      	beq.n	8004398 <I2C_ITError+0xd8>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b21      	cmp	r3, #33	@ 0x21
 8004396:	d133      	bne.n	8004400 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043a6:	d107      	bne.n	80043b8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80043b6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff f883 	bl	80034c8 <HAL_DMA_GetState>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d017      	beq.n	80043f8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043cc:	4a33      	ldr	r2, [pc, #204]	@ (800449c <I2C_ITError+0x1dc>)
 80043ce:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fe ff83 	bl	80032e8 <HAL_DMA_Abort_IT>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d04d      	beq.n	8004484 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80043f2:	4610      	mov	r0, r2
 80043f4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80043f6:	e045      	b.n	8004484 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 f851 	bl	80044a0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80043fe:	e041      	b.n	8004484 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004404:	2b00      	cmp	r3, #0
 8004406:	d039      	beq.n	800447c <I2C_ITError+0x1bc>
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b12      	cmp	r3, #18
 800440c:	d002      	beq.n	8004414 <I2C_ITError+0x154>
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	2b22      	cmp	r3, #34	@ 0x22
 8004412:	d133      	bne.n	800447c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800441e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004422:	d107      	bne.n	8004434 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004432:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff f845 	bl	80034c8 <HAL_DMA_GetState>
 800443e:	4603      	mov	r3, r0
 8004440:	2b01      	cmp	r3, #1
 8004442:	d017      	beq.n	8004474 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004448:	4a14      	ldr	r2, [pc, #80]	@ (800449c <I2C_ITError+0x1dc>)
 800444a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004458:	4618      	mov	r0, r3
 800445a:	f7fe ff45 	bl	80032e8 <HAL_DMA_Abort_IT>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d011      	beq.n	8004488 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800446e:	4610      	mov	r0, r2
 8004470:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004472:	e009      	b.n	8004488 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f813 	bl	80044a0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800447a:	e005      	b.n	8004488 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 f80f 	bl	80044a0 <I2C_TreatErrorCallback>
  }
}
 8004482:	e002      	b.n	800448a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004484:	bf00      	nop
 8004486:	e000      	b.n	800448a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004488:	bf00      	nop
}
 800448a:	bf00      	nop
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	ffff0000 	.word	0xffff0000
 8004498:	08003b75 	.word	0x08003b75
 800449c:	08004537 	.word	0x08004537

080044a0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b60      	cmp	r3, #96	@ 0x60
 80044b2:	d10e      	bne.n	80044d2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2220      	movs	r2, #32
 80044b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7ff fb48 	bl	8003b60 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80044d0:	e009      	b.n	80044e6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f7ff fb33 	bl	8003b4c <HAL_I2C_ErrorCallback>
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b02      	cmp	r3, #2
 8004502:	d103      	bne.n	800450c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2200      	movs	r2, #0
 800450a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b01      	cmp	r3, #1
 8004518:	d007      	beq.n	800452a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	699a      	ldr	r2, [r3, #24]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f042 0201 	orr.w	r2, r2, #1
 8004528:	619a      	str	r2, [r3, #24]
  }
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b084      	sub	sp, #16
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004542:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004550:	2200      	movs	r2, #0
 8004552:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004560:	2200      	movs	r2, #0
 8004562:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f7ff ff9b 	bl	80044a0 <I2C_TreatErrorCallback>
}
 800456a:	bf00      	nop
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004572:	b480      	push	{r7}
 8004574:	b085      	sub	sp, #20
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
 800457a:	460b      	mov	r3, r1
 800457c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004582:	887b      	ldrh	r3, [r7, #2]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00f      	beq.n	80045ac <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004592:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800459a:	b2db      	uxtb	r3, r3
 800459c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045a0:	2b28      	cmp	r3, #40	@ 0x28
 80045a2:	d003      	beq.n	80045ac <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80045aa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80045ac:	887b      	ldrh	r3, [r7, #2]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00f      	beq.n	80045d6 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80045bc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045ca:	2b28      	cmp	r3, #40	@ 0x28
 80045cc:	d003      	beq.n	80045d6 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80045d4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80045d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	da03      	bge.n	80045e6 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80045e4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80045e6:	887b      	ldrh	r3, [r7, #2]
 80045e8:	2b10      	cmp	r3, #16
 80045ea:	d103      	bne.n	80045f4 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80045f2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80045f4:	887b      	ldrh	r3, [r7, #2]
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d103      	bne.n	8004602 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f043 0320 	orr.w	r3, r3, #32
 8004600:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004602:	887b      	ldrh	r3, [r7, #2]
 8004604:	2b40      	cmp	r3, #64	@ 0x40
 8004606:	d103      	bne.n	8004610 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800460e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6819      	ldr	r1, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	43da      	mvns	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	400a      	ands	r2, r1
 8004620:	601a      	str	r2, [r3, #0]
}
 8004622:	bf00      	nop
 8004624:	3714      	adds	r7, #20
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b20      	cmp	r3, #32
 8004642:	d138      	bne.n	80046b6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800464a:	2b01      	cmp	r3, #1
 800464c:	d101      	bne.n	8004652 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800464e:	2302      	movs	r3, #2
 8004650:	e032      	b.n	80046b8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2224      	movs	r2, #36	@ 0x24
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0201 	bic.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004680:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6819      	ldr	r1, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0201 	orr.w	r2, r2, #1
 80046a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	e000      	b.n	80046b8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046b6:	2302      	movs	r3, #2
  }
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d139      	bne.n	800474e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e033      	b.n	8004750 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2224      	movs	r2, #36	@ 0x24
 80046f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0201 	bic.w	r2, r2, #1
 8004706:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004716:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	021b      	lsls	r3, r3, #8
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f042 0201 	orr.w	r2, r2, #1
 8004738:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2220      	movs	r2, #32
 800473e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800474a:	2300      	movs	r3, #0
 800474c:	e000      	b.n	8004750 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800474e:	2302      	movs	r3, #2
  }
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004760:	4b04      	ldr	r3, [pc, #16]	@ (8004774 <HAL_PWREx_GetVoltageRange+0x18>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004768:	4618      	mov	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40007000 	.word	0x40007000

08004778 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004786:	d130      	bne.n	80047ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004788:	4b23      	ldr	r3, [pc, #140]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004790:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004794:	d038      	beq.n	8004808 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004796:	4b20      	ldr	r3, [pc, #128]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800479e:	4a1e      	ldr	r2, [pc, #120]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047a6:	4b1d      	ldr	r3, [pc, #116]	@ (800481c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2232      	movs	r2, #50	@ 0x32
 80047ac:	fb02 f303 	mul.w	r3, r2, r3
 80047b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004820 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	0c9b      	lsrs	r3, r3, #18
 80047b8:	3301      	adds	r3, #1
 80047ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047bc:	e002      	b.n	80047c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	3b01      	subs	r3, #1
 80047c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047c4:	4b14      	ldr	r3, [pc, #80]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047d0:	d102      	bne.n	80047d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1f2      	bne.n	80047be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047e4:	d110      	bne.n	8004808 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e00f      	b.n	800480a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80047ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047f6:	d007      	beq.n	8004808 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047f8:	4b07      	ldr	r3, [pc, #28]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004800:	4a05      	ldr	r2, [pc, #20]	@ (8004818 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004802:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004806:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	40007000 	.word	0x40007000
 800481c:	20000000 	.word	0x20000000
 8004820:	431bde83 	.word	0x431bde83

08004824 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e3ca      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004836:	4b97      	ldr	r3, [pc, #604]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 030c 	and.w	r3, r3, #12
 800483e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004840:	4b94      	ldr	r3, [pc, #592]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f003 0303 	and.w	r3, r3, #3
 8004848:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0310 	and.w	r3, r3, #16
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 80e4 	beq.w	8004a20 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d007      	beq.n	800486e <HAL_RCC_OscConfig+0x4a>
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	2b0c      	cmp	r3, #12
 8004862:	f040 808b 	bne.w	800497c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	2b01      	cmp	r3, #1
 800486a:	f040 8087 	bne.w	800497c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800486e:	4b89      	ldr	r3, [pc, #548]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d005      	beq.n	8004886 <HAL_RCC_OscConfig+0x62>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e3a2      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a1a      	ldr	r2, [r3, #32]
 800488a:	4b82      	ldr	r3, [pc, #520]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0308 	and.w	r3, r3, #8
 8004892:	2b00      	cmp	r3, #0
 8004894:	d004      	beq.n	80048a0 <HAL_RCC_OscConfig+0x7c>
 8004896:	4b7f      	ldr	r3, [pc, #508]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800489e:	e005      	b.n	80048ac <HAL_RCC_OscConfig+0x88>
 80048a0:	4b7c      	ldr	r3, [pc, #496]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048a6:	091b      	lsrs	r3, r3, #4
 80048a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d223      	bcs.n	80048f8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 fd55 	bl	8005364 <RCC_SetFlashLatencyFromMSIRange>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e383      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048c4:	4b73      	ldr	r3, [pc, #460]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a72      	ldr	r2, [pc, #456]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048ca:	f043 0308 	orr.w	r3, r3, #8
 80048ce:	6013      	str	r3, [r2, #0]
 80048d0:	4b70      	ldr	r3, [pc, #448]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	496d      	ldr	r1, [pc, #436]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048e2:	4b6c      	ldr	r3, [pc, #432]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69db      	ldr	r3, [r3, #28]
 80048ee:	021b      	lsls	r3, r3, #8
 80048f0:	4968      	ldr	r1, [pc, #416]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	604b      	str	r3, [r1, #4]
 80048f6:	e025      	b.n	8004944 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048f8:	4b66      	ldr	r3, [pc, #408]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a65      	ldr	r2, [pc, #404]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80048fe:	f043 0308 	orr.w	r3, r3, #8
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	4b63      	ldr	r3, [pc, #396]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	4960      	ldr	r1, [pc, #384]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004912:	4313      	orrs	r3, r2
 8004914:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004916:	4b5f      	ldr	r3, [pc, #380]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	69db      	ldr	r3, [r3, #28]
 8004922:	021b      	lsls	r3, r3, #8
 8004924:	495b      	ldr	r1, [pc, #364]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004926:	4313      	orrs	r3, r2
 8004928:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d109      	bne.n	8004944 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	4618      	mov	r0, r3
 8004936:	f000 fd15 	bl	8005364 <RCC_SetFlashLatencyFromMSIRange>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e343      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004944:	f000 fc4a 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 8004948:	4602      	mov	r2, r0
 800494a:	4b52      	ldr	r3, [pc, #328]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	091b      	lsrs	r3, r3, #4
 8004950:	f003 030f 	and.w	r3, r3, #15
 8004954:	4950      	ldr	r1, [pc, #320]	@ (8004a98 <HAL_RCC_OscConfig+0x274>)
 8004956:	5ccb      	ldrb	r3, [r1, r3]
 8004958:	f003 031f 	and.w	r3, r3, #31
 800495c:	fa22 f303 	lsr.w	r3, r2, r3
 8004960:	4a4e      	ldr	r2, [pc, #312]	@ (8004a9c <HAL_RCC_OscConfig+0x278>)
 8004962:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004964:	4b4e      	ldr	r3, [pc, #312]	@ (8004aa0 <HAL_RCC_OscConfig+0x27c>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4618      	mov	r0, r3
 800496a:	f7fc fd7d 	bl	8001468 <HAL_InitTick>
 800496e:	4603      	mov	r3, r0
 8004970:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004972:	7bfb      	ldrb	r3, [r7, #15]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d052      	beq.n	8004a1e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	e327      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d032      	beq.n	80049ea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004984:	4b43      	ldr	r3, [pc, #268]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a42      	ldr	r2, [pc, #264]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 800498a:	f043 0301 	orr.w	r3, r3, #1
 800498e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004990:	f7fc fdba 	bl	8001508 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004998:	f7fc fdb6 	bl	8001508 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e310      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049aa:	4b3a      	ldr	r3, [pc, #232]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0f0      	beq.n	8004998 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049b6:	4b37      	ldr	r3, [pc, #220]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a36      	ldr	r2, [pc, #216]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049bc:	f043 0308 	orr.w	r3, r3, #8
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	4b34      	ldr	r3, [pc, #208]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	4931      	ldr	r1, [pc, #196]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049d4:	4b2f      	ldr	r3, [pc, #188]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	021b      	lsls	r3, r3, #8
 80049e2:	492c      	ldr	r1, [pc, #176]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	604b      	str	r3, [r1, #4]
 80049e8:	e01a      	b.n	8004a20 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80049ea:	4b2a      	ldr	r3, [pc, #168]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a29      	ldr	r2, [pc, #164]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 80049f0:	f023 0301 	bic.w	r3, r3, #1
 80049f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049f6:	f7fc fd87 	bl	8001508 <HAL_GetTick>
 80049fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049fe:	f7fc fd83 	bl	8001508 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e2dd      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a10:	4b20      	ldr	r3, [pc, #128]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0302 	and.w	r3, r3, #2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1f0      	bne.n	80049fe <HAL_RCC_OscConfig+0x1da>
 8004a1c:	e000      	b.n	8004a20 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a1e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d074      	beq.n	8004b16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d005      	beq.n	8004a3e <HAL_RCC_OscConfig+0x21a>
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2b0c      	cmp	r3, #12
 8004a36:	d10e      	bne.n	8004a56 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d10b      	bne.n	8004a56 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a3e:	4b15      	ldr	r3, [pc, #84]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d064      	beq.n	8004b14 <HAL_RCC_OscConfig+0x2f0>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d160      	bne.n	8004b14 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e2ba      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a5e:	d106      	bne.n	8004a6e <HAL_RCC_OscConfig+0x24a>
 8004a60:	4b0c      	ldr	r3, [pc, #48]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a0b      	ldr	r2, [pc, #44]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a6a:	6013      	str	r3, [r2, #0]
 8004a6c:	e026      	b.n	8004abc <HAL_RCC_OscConfig+0x298>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a76:	d115      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x280>
 8004a78:	4b06      	ldr	r3, [pc, #24]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a05      	ldr	r2, [pc, #20]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a7e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a82:	6013      	str	r3, [r2, #0]
 8004a84:	4b03      	ldr	r3, [pc, #12]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a02      	ldr	r2, [pc, #8]	@ (8004a94 <HAL_RCC_OscConfig+0x270>)
 8004a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	e014      	b.n	8004abc <HAL_RCC_OscConfig+0x298>
 8004a92:	bf00      	nop
 8004a94:	40021000 	.word	0x40021000
 8004a98:	08008458 	.word	0x08008458
 8004a9c:	20000000 	.word	0x20000000
 8004aa0:	20000004 	.word	0x20000004
 8004aa4:	4ba0      	ldr	r3, [pc, #640]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a9f      	ldr	r2, [pc, #636]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	4b9d      	ldr	r3, [pc, #628]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a9c      	ldr	r2, [pc, #624]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004ab6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d013      	beq.n	8004aec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac4:	f7fc fd20 	bl	8001508 <HAL_GetTick>
 8004ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aca:	e008      	b.n	8004ade <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004acc:	f7fc fd1c 	bl	8001508 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b64      	cmp	r3, #100	@ 0x64
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e276      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ade:	4b92      	ldr	r3, [pc, #584]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d0f0      	beq.n	8004acc <HAL_RCC_OscConfig+0x2a8>
 8004aea:	e014      	b.n	8004b16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aec:	f7fc fd0c 	bl	8001508 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af4:	f7fc fd08 	bl	8001508 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b64      	cmp	r3, #100	@ 0x64
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e262      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b06:	4b88      	ldr	r3, [pc, #544]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1f0      	bne.n	8004af4 <HAL_RCC_OscConfig+0x2d0>
 8004b12:	e000      	b.n	8004b16 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d060      	beq.n	8004be4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d005      	beq.n	8004b34 <HAL_RCC_OscConfig+0x310>
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	2b0c      	cmp	r3, #12
 8004b2c:	d119      	bne.n	8004b62 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d116      	bne.n	8004b62 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b34:	4b7c      	ldr	r3, [pc, #496]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d005      	beq.n	8004b4c <HAL_RCC_OscConfig+0x328>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e23f      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b4c:	4b76      	ldr	r3, [pc, #472]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	061b      	lsls	r3, r3, #24
 8004b5a:	4973      	ldr	r1, [pc, #460]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b60:	e040      	b.n	8004be4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d023      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a6e      	ldr	r2, [pc, #440]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b76:	f7fc fcc7 	bl	8001508 <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b7c:	e008      	b.n	8004b90 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b7e:	f7fc fcc3 	bl	8001508 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d901      	bls.n	8004b90 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e21d      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b90:	4b65      	ldr	r3, [pc, #404]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0f0      	beq.n	8004b7e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b9c:	4b62      	ldr	r3, [pc, #392]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	061b      	lsls	r3, r3, #24
 8004baa:	495f      	ldr	r1, [pc, #380]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	604b      	str	r3, [r1, #4]
 8004bb0:	e018      	b.n	8004be4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a5c      	ldr	r2, [pc, #368]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbe:	f7fc fca3 	bl	8001508 <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bc6:	f7fc fc9f 	bl	8001508 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e1f9      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bd8:	4b53      	ldr	r3, [pc, #332]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1f0      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0308 	and.w	r3, r3, #8
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d03c      	beq.n	8004c6a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d01c      	beq.n	8004c32 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c00:	f043 0301 	orr.w	r3, r3, #1
 8004c04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c08:	f7fc fc7e 	bl	8001508 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c0e:	e008      	b.n	8004c22 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c10:	f7fc fc7a 	bl	8001508 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e1d4      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c22:	4b41      	ldr	r3, [pc, #260]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0ef      	beq.n	8004c10 <HAL_RCC_OscConfig+0x3ec>
 8004c30:	e01b      	b.n	8004c6a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c32:	4b3d      	ldr	r3, [pc, #244]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c38:	4a3b      	ldr	r2, [pc, #236]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c3a:	f023 0301 	bic.w	r3, r3, #1
 8004c3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c42:	f7fc fc61 	bl	8001508 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c48:	e008      	b.n	8004c5c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c4a:	f7fc fc5d 	bl	8001508 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e1b7      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c5c:	4b32      	ldr	r3, [pc, #200]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1ef      	bne.n	8004c4a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 80a6 	beq.w	8004dc4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10d      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c88:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8c:	4a26      	ldr	r2, [pc, #152]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c94:	4b24      	ldr	r3, [pc, #144]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ca4:	4b21      	ldr	r3, [pc, #132]	@ (8004d2c <HAL_RCC_OscConfig+0x508>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d118      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d2c <HAL_RCC_OscConfig+0x508>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d2c <HAL_RCC_OscConfig+0x508>)
 8004cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cbc:	f7fc fc24 	bl	8001508 <HAL_GetTick>
 8004cc0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cc2:	e008      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cc4:	f7fc fc20 	bl	8001508 <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e17a      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cd6:	4b15      	ldr	r3, [pc, #84]	@ (8004d2c <HAL_RCC_OscConfig+0x508>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d0f0      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d108      	bne.n	8004cfc <HAL_RCC_OscConfig+0x4d8>
 8004cea:	4b0f      	ldr	r3, [pc, #60]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004cf2:	f043 0301 	orr.w	r3, r3, #1
 8004cf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cfa:	e029      	b.n	8004d50 <HAL_RCC_OscConfig+0x52c>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b05      	cmp	r3, #5
 8004d02:	d115      	bne.n	8004d30 <HAL_RCC_OscConfig+0x50c>
 8004d04:	4b08      	ldr	r3, [pc, #32]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0a:	4a07      	ldr	r2, [pc, #28]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004d0c:	f043 0304 	orr.w	r3, r3, #4
 8004d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d14:	4b04      	ldr	r3, [pc, #16]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d1a:	4a03      	ldr	r2, [pc, #12]	@ (8004d28 <HAL_RCC_OscConfig+0x504>)
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d24:	e014      	b.n	8004d50 <HAL_RCC_OscConfig+0x52c>
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	40007000 	.word	0x40007000
 8004d30:	4b9c      	ldr	r3, [pc, #624]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d36:	4a9b      	ldr	r2, [pc, #620]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004d38:	f023 0301 	bic.w	r3, r3, #1
 8004d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d40:	4b98      	ldr	r3, [pc, #608]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d46:	4a97      	ldr	r2, [pc, #604]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004d48:	f023 0304 	bic.w	r3, r3, #4
 8004d4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d016      	beq.n	8004d86 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d58:	f7fc fbd6 	bl	8001508 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d5e:	e00a      	b.n	8004d76 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d60:	f7fc fbd2 	bl	8001508 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e12a      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d76:	4b8b      	ldr	r3, [pc, #556]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0ed      	beq.n	8004d60 <HAL_RCC_OscConfig+0x53c>
 8004d84:	e015      	b.n	8004db2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d86:	f7fc fbbf 	bl	8001508 <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d8c:	e00a      	b.n	8004da4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8e:	f7fc fbbb 	bl	8001508 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e113      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004da4:	4b7f      	ldr	r3, [pc, #508]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1ed      	bne.n	8004d8e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004db2:	7ffb      	ldrb	r3, [r7, #31]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d105      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004db8:	4b7a      	ldr	r3, [pc, #488]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dbc:	4a79      	ldr	r2, [pc, #484]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004dbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dc2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 80fe 	beq.w	8004fca <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	f040 80d0 	bne.w	8004f78 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004dd8:	4b72      	ldr	r3, [pc, #456]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f003 0203 	and.w	r2, r3, #3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d130      	bne.n	8004e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df6:	3b01      	subs	r3, #1
 8004df8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d127      	bne.n	8004e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e08:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d11f      	bne.n	8004e4e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e18:	2a07      	cmp	r2, #7
 8004e1a:	bf14      	ite	ne
 8004e1c:	2201      	movne	r2, #1
 8004e1e:	2200      	moveq	r2, #0
 8004e20:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d113      	bne.n	8004e4e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e30:	085b      	lsrs	r3, r3, #1
 8004e32:	3b01      	subs	r3, #1
 8004e34:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d109      	bne.n	8004e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e44:	085b      	lsrs	r3, r3, #1
 8004e46:	3b01      	subs	r3, #1
 8004e48:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d06e      	beq.n	8004f2c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	2b0c      	cmp	r3, #12
 8004e52:	d069      	beq.n	8004f28 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e54:	4b53      	ldr	r3, [pc, #332]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d105      	bne.n	8004e6c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004e60:	4b50      	ldr	r3, [pc, #320]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0ad      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e70:	4b4c      	ldr	r3, [pc, #304]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a4b      	ldr	r2, [pc, #300]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e7a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e7c:	f7fc fb44 	bl	8001508 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e84:	f7fc fb40 	bl	8001508 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e09a      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e96:	4b43      	ldr	r3, [pc, #268]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f0      	bne.n	8004e84 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ea2:	4b40      	ldr	r3, [pc, #256]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004ea4:	68da      	ldr	r2, [r3, #12]
 8004ea6:	4b40      	ldr	r3, [pc, #256]	@ (8004fa8 <HAL_RCC_OscConfig+0x784>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004eb2:	3a01      	subs	r2, #1
 8004eb4:	0112      	lsls	r2, r2, #4
 8004eb6:	4311      	orrs	r1, r2
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ebc:	0212      	lsls	r2, r2, #8
 8004ebe:	4311      	orrs	r1, r2
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ec4:	0852      	lsrs	r2, r2, #1
 8004ec6:	3a01      	subs	r2, #1
 8004ec8:	0552      	lsls	r2, r2, #21
 8004eca:	4311      	orrs	r1, r2
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ed0:	0852      	lsrs	r2, r2, #1
 8004ed2:	3a01      	subs	r2, #1
 8004ed4:	0652      	lsls	r2, r2, #25
 8004ed6:	4311      	orrs	r1, r2
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004edc:	0912      	lsrs	r2, r2, #4
 8004ede:	0452      	lsls	r2, r2, #17
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	4930      	ldr	r1, [pc, #192]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ee8:	4b2e      	ldr	r3, [pc, #184]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a2d      	ldr	r2, [pc, #180]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ef2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004efe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f00:	f7fc fb02 	bl	8001508 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f08:	f7fc fafe 	bl	8001508 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e058      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f1a:	4b22      	ldr	r3, [pc, #136]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d0f0      	beq.n	8004f08 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f26:	e050      	b.n	8004fca <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e04f      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d148      	bne.n	8004fca <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f38:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a19      	ldr	r2, [pc, #100]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f44:	4b17      	ldr	r3, [pc, #92]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	4a16      	ldr	r2, [pc, #88]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f50:	f7fc fada 	bl	8001508 <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f58:	f7fc fad6 	bl	8001508 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e030      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d0f0      	beq.n	8004f58 <HAL_RCC_OscConfig+0x734>
 8004f76:	e028      	b.n	8004fca <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	2b0c      	cmp	r3, #12
 8004f7c:	d023      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f7e:	4b09      	ldr	r3, [pc, #36]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <HAL_RCC_OscConfig+0x780>)
 8004f84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8a:	f7fc fabd 	bl	8001508 <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f90:	e00c      	b.n	8004fac <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f92:	f7fc fab9 	bl	8001508 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d905      	bls.n	8004fac <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e013      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
 8004fa4:	40021000 	.word	0x40021000
 8004fa8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fac:	4b09      	ldr	r3, [pc, #36]	@ (8004fd4 <HAL_RCC_OscConfig+0x7b0>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1ec      	bne.n	8004f92 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004fb8:	4b06      	ldr	r3, [pc, #24]	@ (8004fd4 <HAL_RCC_OscConfig+0x7b0>)
 8004fba:	68da      	ldr	r2, [r3, #12]
 8004fbc:	4905      	ldr	r1, [pc, #20]	@ (8004fd4 <HAL_RCC_OscConfig+0x7b0>)
 8004fbe:	4b06      	ldr	r3, [pc, #24]	@ (8004fd8 <HAL_RCC_OscConfig+0x7b4>)
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	60cb      	str	r3, [r1, #12]
 8004fc4:	e001      	b.n	8004fca <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3720      	adds	r7, #32
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	feeefffc 	.word	0xfeeefffc

08004fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0e7      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ff0:	4b75      	ldr	r3, [pc, #468]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d910      	bls.n	8005020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffe:	4b72      	ldr	r3, [pc, #456]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f023 0207 	bic.w	r2, r3, #7
 8005006:	4970      	ldr	r1, [pc, #448]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	4313      	orrs	r3, r2
 800500c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800500e:	4b6e      	ldr	r3, [pc, #440]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	429a      	cmp	r2, r3
 800501a:	d001      	beq.n	8005020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e0cf      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d010      	beq.n	800504e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	4b66      	ldr	r3, [pc, #408]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005038:	429a      	cmp	r2, r3
 800503a:	d908      	bls.n	800504e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800503c:	4b63      	ldr	r3, [pc, #396]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	4960      	ldr	r1, [pc, #384]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d04c      	beq.n	80050f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	2b03      	cmp	r3, #3
 8005060:	d107      	bne.n	8005072 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005062:	4b5a      	ldr	r3, [pc, #360]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d121      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e0a6      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b02      	cmp	r3, #2
 8005078:	d107      	bne.n	800508a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800507a:	4b54      	ldr	r3, [pc, #336]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d115      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e09a      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d107      	bne.n	80050a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005092:	4b4e      	ldr	r3, [pc, #312]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e08e      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050a2:	4b4a      	ldr	r3, [pc, #296]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e086      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050b2:	4b46      	ldr	r3, [pc, #280]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f023 0203 	bic.w	r2, r3, #3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	4943      	ldr	r1, [pc, #268]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050c4:	f7fc fa20 	bl	8001508 <HAL_GetTick>
 80050c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ca:	e00a      	b.n	80050e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050cc:	f7fc fa1c 	bl	8001508 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050da:	4293      	cmp	r3, r2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e06e      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e2:	4b3a      	ldr	r3, [pc, #232]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 020c 	and.w	r2, r3, #12
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d1eb      	bne.n	80050cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d010      	beq.n	8005122 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	4b31      	ldr	r3, [pc, #196]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800510c:	429a      	cmp	r2, r3
 800510e:	d208      	bcs.n	8005122 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005110:	4b2e      	ldr	r3, [pc, #184]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	492b      	ldr	r1, [pc, #172]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800511e:	4313      	orrs	r3, r2
 8005120:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005122:	4b29      	ldr	r3, [pc, #164]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	429a      	cmp	r2, r3
 800512e:	d210      	bcs.n	8005152 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005130:	4b25      	ldr	r3, [pc, #148]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f023 0207 	bic.w	r2, r3, #7
 8005138:	4923      	ldr	r1, [pc, #140]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	4313      	orrs	r3, r2
 800513e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005140:	4b21      	ldr	r3, [pc, #132]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	429a      	cmp	r2, r3
 800514c:	d001      	beq.n	8005152 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e036      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0304 	and.w	r3, r3, #4
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800515e:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	4918      	ldr	r1, [pc, #96]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800516c:	4313      	orrs	r3, r2
 800516e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0308 	and.w	r3, r3, #8
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800517c:	4b13      	ldr	r3, [pc, #76]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	4910      	ldr	r1, [pc, #64]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800518c:	4313      	orrs	r3, r2
 800518e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005190:	f000 f824 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 8005194:	4602      	mov	r2, r0
 8005196:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	091b      	lsrs	r3, r3, #4
 800519c:	f003 030f 	and.w	r3, r3, #15
 80051a0:	490b      	ldr	r1, [pc, #44]	@ (80051d0 <HAL_RCC_ClockConfig+0x1f4>)
 80051a2:	5ccb      	ldrb	r3, [r1, r3]
 80051a4:	f003 031f 	and.w	r3, r3, #31
 80051a8:	fa22 f303 	lsr.w	r3, r2, r3
 80051ac:	4a09      	ldr	r2, [pc, #36]	@ (80051d4 <HAL_RCC_ClockConfig+0x1f8>)
 80051ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051b0:	4b09      	ldr	r3, [pc, #36]	@ (80051d8 <HAL_RCC_ClockConfig+0x1fc>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7fc f957 	bl	8001468 <HAL_InitTick>
 80051ba:	4603      	mov	r3, r0
 80051bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80051be:	7afb      	ldrb	r3, [r7, #11]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	40022000 	.word	0x40022000
 80051cc:	40021000 	.word	0x40021000
 80051d0:	08008458 	.word	0x08008458
 80051d4:	20000000 	.word	0x20000000
 80051d8:	20000004 	.word	0x20000004

080051dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	b089      	sub	sp, #36	@ 0x24
 80051e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	61fb      	str	r3, [r7, #28]
 80051e6:	2300      	movs	r3, #0
 80051e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051ea:	4b3e      	ldr	r3, [pc, #248]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f003 030c 	and.w	r3, r3, #12
 80051f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051f4:	4b3b      	ldr	r3, [pc, #236]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0303 	and.w	r3, r3, #3
 80051fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_RCC_GetSysClockFreq+0x34>
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	2b0c      	cmp	r3, #12
 8005208:	d121      	bne.n	800524e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d11e      	bne.n	800524e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005210:	4b34      	ldr	r3, [pc, #208]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0308 	and.w	r3, r3, #8
 8005218:	2b00      	cmp	r3, #0
 800521a:	d107      	bne.n	800522c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800521c:	4b31      	ldr	r3, [pc, #196]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800521e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	f003 030f 	and.w	r3, r3, #15
 8005228:	61fb      	str	r3, [r7, #28]
 800522a:	e005      	b.n	8005238 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800522c:	4b2d      	ldr	r3, [pc, #180]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	091b      	lsrs	r3, r3, #4
 8005232:	f003 030f 	and.w	r3, r3, #15
 8005236:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005238:	4a2b      	ldr	r2, [pc, #172]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005240:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10d      	bne.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800524c:	e00a      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b04      	cmp	r3, #4
 8005252:	d102      	bne.n	800525a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005254:	4b25      	ldr	r3, [pc, #148]	@ (80052ec <HAL_RCC_GetSysClockFreq+0x110>)
 8005256:	61bb      	str	r3, [r7, #24]
 8005258:	e004      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	2b08      	cmp	r3, #8
 800525e:	d101      	bne.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005260:	4b23      	ldr	r3, [pc, #140]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005262:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2b0c      	cmp	r3, #12
 8005268:	d134      	bne.n	80052d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800526a:	4b1e      	ldr	r3, [pc, #120]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b02      	cmp	r3, #2
 8005278:	d003      	beq.n	8005282 <HAL_RCC_GetSysClockFreq+0xa6>
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b03      	cmp	r3, #3
 800527e:	d003      	beq.n	8005288 <HAL_RCC_GetSysClockFreq+0xac>
 8005280:	e005      	b.n	800528e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005282:	4b1a      	ldr	r3, [pc, #104]	@ (80052ec <HAL_RCC_GetSysClockFreq+0x110>)
 8005284:	617b      	str	r3, [r7, #20]
      break;
 8005286:	e005      	b.n	8005294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005288:	4b19      	ldr	r3, [pc, #100]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800528a:	617b      	str	r3, [r7, #20]
      break;
 800528c:	e002      	b.n	8005294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	617b      	str	r3, [r7, #20]
      break;
 8005292:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005294:	4b13      	ldr	r3, [pc, #76]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	091b      	lsrs	r3, r3, #4
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	3301      	adds	r3, #1
 80052a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052a2:	4b10      	ldr	r3, [pc, #64]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	0a1b      	lsrs	r3, r3, #8
 80052a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	fb03 f202 	mul.w	r2, r3, r2
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052ba:	4b0a      	ldr	r3, [pc, #40]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	0e5b      	lsrs	r3, r3, #25
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	3301      	adds	r3, #1
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80052d4:	69bb      	ldr	r3, [r7, #24]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3724      	adds	r7, #36	@ 0x24
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	08008470 	.word	0x08008470
 80052ec:	00f42400 	.word	0x00f42400
 80052f0:	007a1200 	.word	0x007a1200

080052f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052f8:	4b03      	ldr	r3, [pc, #12]	@ (8005308 <HAL_RCC_GetHCLKFreq+0x14>)
 80052fa:	681b      	ldr	r3, [r3, #0]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000000 	.word	0x20000000

0800530c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005310:	f7ff fff0 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	4b06      	ldr	r3, [pc, #24]	@ (8005330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	0a1b      	lsrs	r3, r3, #8
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	4904      	ldr	r1, [pc, #16]	@ (8005334 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005322:	5ccb      	ldrb	r3, [r1, r3]
 8005324:	f003 031f 	and.w	r3, r3, #31
 8005328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800532c:	4618      	mov	r0, r3
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40021000 	.word	0x40021000
 8005334:	08008468 	.word	0x08008468

08005338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800533c:	f7ff ffda 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005340:	4602      	mov	r2, r0
 8005342:	4b06      	ldr	r3, [pc, #24]	@ (800535c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	0adb      	lsrs	r3, r3, #11
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	4904      	ldr	r1, [pc, #16]	@ (8005360 <HAL_RCC_GetPCLK2Freq+0x28>)
 800534e:	5ccb      	ldrb	r3, [r1, r3]
 8005350:	f003 031f 	and.w	r3, r3, #31
 8005354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005358:	4618      	mov	r0, r3
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40021000 	.word	0x40021000
 8005360:	08008468 	.word	0x08008468

08005364 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800536c:	2300      	movs	r3, #0
 800536e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005370:	4b2a      	ldr	r3, [pc, #168]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800537c:	f7ff f9ee 	bl	800475c <HAL_PWREx_GetVoltageRange>
 8005380:	6178      	str	r0, [r7, #20]
 8005382:	e014      	b.n	80053ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005384:	4b25      	ldr	r3, [pc, #148]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005388:	4a24      	ldr	r2, [pc, #144]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800538a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800538e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005390:	4b22      	ldr	r3, [pc, #136]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800539c:	f7ff f9de 	bl	800475c <HAL_PWREx_GetVoltageRange>
 80053a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053a2:	4b1e      	ldr	r3, [pc, #120]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a6:	4a1d      	ldr	r2, [pc, #116]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053b4:	d10b      	bne.n	80053ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b80      	cmp	r3, #128	@ 0x80
 80053ba:	d919      	bls.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2ba0      	cmp	r3, #160	@ 0xa0
 80053c0:	d902      	bls.n	80053c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053c2:	2302      	movs	r3, #2
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	e013      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053c8:	2301      	movs	r3, #1
 80053ca:	613b      	str	r3, [r7, #16]
 80053cc:	e010      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b80      	cmp	r3, #128	@ 0x80
 80053d2:	d902      	bls.n	80053da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80053d4:	2303      	movs	r3, #3
 80053d6:	613b      	str	r3, [r7, #16]
 80053d8:	e00a      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b80      	cmp	r3, #128	@ 0x80
 80053de:	d102      	bne.n	80053e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053e0:	2302      	movs	r3, #2
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e004      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b70      	cmp	r3, #112	@ 0x70
 80053ea:	d101      	bne.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053ec:	2301      	movs	r3, #1
 80053ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80053f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f023 0207 	bic.w	r2, r3, #7
 80053f8:	4909      	ldr	r1, [pc, #36]	@ (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005400:	4b07      	ldr	r3, [pc, #28]	@ (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	429a      	cmp	r2, r3
 800540c:	d001      	beq.n	8005412 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	40021000 	.word	0x40021000
 8005420:	40022000 	.word	0x40022000

08005424 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800542c:	2300      	movs	r3, #0
 800542e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005430:	2300      	movs	r3, #0
 8005432:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800543c:	2b00      	cmp	r3, #0
 800543e:	d041      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005444:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005448:	d02a      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800544a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800544e:	d824      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005450:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005454:	d008      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005456:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800545a:	d81e      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00a      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005460:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005464:	d010      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005466:	e018      	b.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005468:	4b86      	ldr	r3, [pc, #536]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	4a85      	ldr	r2, [pc, #532]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800546e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005472:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005474:	e015      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	3304      	adds	r3, #4
 800547a:	2100      	movs	r1, #0
 800547c:	4618      	mov	r0, r3
 800547e:	f000 fabb 	bl	80059f8 <RCCEx_PLLSAI1_Config>
 8005482:	4603      	mov	r3, r0
 8005484:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005486:	e00c      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	3320      	adds	r3, #32
 800548c:	2100      	movs	r1, #0
 800548e:	4618      	mov	r0, r3
 8005490:	f000 fba6 	bl	8005be0 <RCCEx_PLLSAI2_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005498:	e003      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	74fb      	strb	r3, [r7, #19]
      break;
 800549e:	e000      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80054a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054a2:	7cfb      	ldrb	r3, [r7, #19]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d10b      	bne.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054a8:	4b76      	ldr	r3, [pc, #472]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054b6:	4973      	ldr	r1, [pc, #460]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80054be:	e001      	b.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c0:	7cfb      	ldrb	r3, [r7, #19]
 80054c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d041      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054d8:	d02a      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80054da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054de:	d824      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80054e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054e4:	d008      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80054e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054ea:	d81e      	bhi.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00a      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80054f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054f4:	d010      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80054f6:	e018      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054f8:	4b62      	ldr	r3, [pc, #392]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	4a61      	ldr	r2, [pc, #388]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005502:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005504:	e015      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	3304      	adds	r3, #4
 800550a:	2100      	movs	r1, #0
 800550c:	4618      	mov	r0, r3
 800550e:	f000 fa73 	bl	80059f8 <RCCEx_PLLSAI1_Config>
 8005512:	4603      	mov	r3, r0
 8005514:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005516:	e00c      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	3320      	adds	r3, #32
 800551c:	2100      	movs	r1, #0
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fb5e 	bl	8005be0 <RCCEx_PLLSAI2_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005528:	e003      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	74fb      	strb	r3, [r7, #19]
      break;
 800552e:	e000      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005530:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005532:	7cfb      	ldrb	r3, [r7, #19]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10b      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005538:	4b52      	ldr	r3, [pc, #328]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005546:	494f      	ldr	r1, [pc, #316]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800554e:	e001      	b.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005550:	7cfb      	ldrb	r3, [r7, #19]
 8005552:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 80a0 	beq.w	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005562:	2300      	movs	r3, #0
 8005564:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005566:	4b47      	ldr	r3, [pc, #284]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005572:	2301      	movs	r3, #1
 8005574:	e000      	b.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005576:	2300      	movs	r3, #0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00d      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800557c:	4b41      	ldr	r3, [pc, #260]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800557e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005580:	4a40      	ldr	r2, [pc, #256]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005586:	6593      	str	r3, [r2, #88]	@ 0x58
 8005588:	4b3e      	ldr	r3, [pc, #248]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800558a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800558c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005590:	60bb      	str	r3, [r7, #8]
 8005592:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005594:	2301      	movs	r3, #1
 8005596:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005598:	4b3b      	ldr	r3, [pc, #236]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a3a      	ldr	r2, [pc, #232]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800559e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055a4:	f7fb ffb0 	bl	8001508 <HAL_GetTick>
 80055a8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055aa:	e009      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ac:	f7fb ffac 	bl	8001508 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d902      	bls.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	74fb      	strb	r3, [r7, #19]
        break;
 80055be:	e005      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055c0:	4b31      	ldr	r3, [pc, #196]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0ef      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80055cc:	7cfb      	ldrb	r3, [r7, #19]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d15c      	bne.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055d2:	4b2c      	ldr	r3, [pc, #176]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d01f      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d019      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055f0:	4b24      	ldr	r3, [pc, #144]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055fc:	4b21      	ldr	r3, [pc, #132]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005602:	4a20      	ldr	r2, [pc, #128]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800560c:	4b1d      	ldr	r3, [pc, #116]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800560e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005612:	4a1c      	ldr	r2, [pc, #112]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005614:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800561c:	4a19      	ldr	r2, [pc, #100]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	2b00      	cmp	r3, #0
 800562c:	d016      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800562e:	f7fb ff6b 	bl	8001508 <HAL_GetTick>
 8005632:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005634:	e00b      	b.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005636:	f7fb ff67 	bl	8001508 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005644:	4293      	cmp	r3, r2
 8005646:	d902      	bls.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	74fb      	strb	r3, [r7, #19]
            break;
 800564c:	e006      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800564e:	4b0d      	ldr	r3, [pc, #52]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d0ec      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800565c:	7cfb      	ldrb	r3, [r7, #19]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10c      	bne.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005662:	4b08      	ldr	r3, [pc, #32]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005668:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005672:	4904      	ldr	r1, [pc, #16]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005674:	4313      	orrs	r3, r2
 8005676:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800567a:	e009      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800567c:	7cfb      	ldrb	r3, [r7, #19]
 800567e:	74bb      	strb	r3, [r7, #18]
 8005680:	e006      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005682:	bf00      	nop
 8005684:	40021000 	.word	0x40021000
 8005688:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800568c:	7cfb      	ldrb	r3, [r7, #19]
 800568e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005690:	7c7b      	ldrb	r3, [r7, #17]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d105      	bne.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005696:	4b9e      	ldr	r3, [pc, #632]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800569a:	4a9d      	ldr	r2, [pc, #628]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800569c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00a      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056ae:	4b98      	ldr	r3, [pc, #608]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b4:	f023 0203 	bic.w	r2, r3, #3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056bc:	4994      	ldr	r1, [pc, #592]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056d0:	4b8f      	ldr	r3, [pc, #572]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d6:	f023 020c 	bic.w	r2, r3, #12
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056de:	498c      	ldr	r1, [pc, #560]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0304 	and.w	r3, r3, #4
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00a      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056f2:	4b87      	ldr	r3, [pc, #540]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005700:	4983      	ldr	r1, [pc, #524]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005714:	4b7e      	ldr	r3, [pc, #504]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005722:	497b      	ldr	r1, [pc, #492]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005724:	4313      	orrs	r3, r2
 8005726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0310 	and.w	r3, r3, #16
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00a      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005736:	4b76      	ldr	r3, [pc, #472]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005744:	4972      	ldr	r1, [pc, #456]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005746:	4313      	orrs	r3, r2
 8005748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005758:	4b6d      	ldr	r3, [pc, #436]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800575a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800575e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005766:	496a      	ldr	r1, [pc, #424]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005768:	4313      	orrs	r3, r2
 800576a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800577a:	4b65      	ldr	r3, [pc, #404]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800577c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005780:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005788:	4961      	ldr	r1, [pc, #388]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800578a:	4313      	orrs	r3, r2
 800578c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800579c:	4b5c      	ldr	r3, [pc, #368]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800579e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057aa:	4959      	ldr	r1, [pc, #356]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057be:	4b54      	ldr	r3, [pc, #336]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057cc:	4950      	ldr	r1, [pc, #320]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00a      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ee:	4948      	ldr	r1, [pc, #288]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00a      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005802:	4b43      	ldr	r3, [pc, #268]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005808:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005810:	493f      	ldr	r1, [pc, #252]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005812:	4313      	orrs	r3, r2
 8005814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d028      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005824:	4b3a      	ldr	r3, [pc, #232]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800582a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005832:	4937      	ldr	r1, [pc, #220]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005834:	4313      	orrs	r3, r2
 8005836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800583e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005842:	d106      	bne.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005844:	4b32      	ldr	r3, [pc, #200]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	4a31      	ldr	r2, [pc, #196]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800584a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800584e:	60d3      	str	r3, [r2, #12]
 8005850:	e011      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005856:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800585a:	d10c      	bne.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3304      	adds	r3, #4
 8005860:	2101      	movs	r1, #1
 8005862:	4618      	mov	r0, r3
 8005864:	f000 f8c8 	bl	80059f8 <RCCEx_PLLSAI1_Config>
 8005868:	4603      	mov	r3, r0
 800586a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800586c:	7cfb      	ldrb	r3, [r7, #19]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005872:	7cfb      	ldrb	r3, [r7, #19]
 8005874:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d028      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005882:	4b23      	ldr	r3, [pc, #140]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005888:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005890:	491f      	ldr	r1, [pc, #124]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005892:	4313      	orrs	r3, r2
 8005894:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800589c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058a0:	d106      	bne.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	4a1a      	ldr	r2, [pc, #104]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058ac:	60d3      	str	r3, [r2, #12]
 80058ae:	e011      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058b8:	d10c      	bne.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	3304      	adds	r3, #4
 80058be:	2101      	movs	r1, #1
 80058c0:	4618      	mov	r0, r3
 80058c2:	f000 f899 	bl	80059f8 <RCCEx_PLLSAI1_Config>
 80058c6:	4603      	mov	r3, r0
 80058c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058ca:	7cfb      	ldrb	r3, [r7, #19]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80058d0:	7cfb      	ldrb	r3, [r7, #19]
 80058d2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d02b      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ee:	4908      	ldr	r1, [pc, #32]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f0:	4313      	orrs	r3, r2
 80058f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058fe:	d109      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005900:	4b03      	ldr	r3, [pc, #12]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	4a02      	ldr	r2, [pc, #8]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800590a:	60d3      	str	r3, [r2, #12]
 800590c:	e014      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800590e:	bf00      	nop
 8005910:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005918:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800591c:	d10c      	bne.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3304      	adds	r3, #4
 8005922:	2101      	movs	r1, #1
 8005924:	4618      	mov	r0, r3
 8005926:	f000 f867 	bl	80059f8 <RCCEx_PLLSAI1_Config>
 800592a:	4603      	mov	r3, r0
 800592c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800592e:	7cfb      	ldrb	r3, [r7, #19]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d001      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005934:	7cfb      	ldrb	r3, [r7, #19]
 8005936:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d02f      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005944:	4b2b      	ldr	r3, [pc, #172]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005952:	4928      	ldr	r1, [pc, #160]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800595e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005962:	d10d      	bne.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3304      	adds	r3, #4
 8005968:	2102      	movs	r1, #2
 800596a:	4618      	mov	r0, r3
 800596c:	f000 f844 	bl	80059f8 <RCCEx_PLLSAI1_Config>
 8005970:	4603      	mov	r3, r0
 8005972:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005974:	7cfb      	ldrb	r3, [r7, #19]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d014      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800597a:	7cfb      	ldrb	r3, [r7, #19]
 800597c:	74bb      	strb	r3, [r7, #18]
 800597e:	e011      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005984:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005988:	d10c      	bne.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	3320      	adds	r3, #32
 800598e:	2102      	movs	r1, #2
 8005990:	4618      	mov	r0, r3
 8005992:	f000 f925 	bl	8005be0 <RCCEx_PLLSAI2_Config>
 8005996:	4603      	mov	r3, r0
 8005998:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800599a:	7cfb      	ldrb	r3, [r7, #19]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d001      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80059a0:	7cfb      	ldrb	r3, [r7, #19]
 80059a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00a      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059b0:	4b10      	ldr	r3, [pc, #64]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059be:	490d      	ldr	r1, [pc, #52]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00b      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80059d2:	4b08      	ldr	r3, [pc, #32]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059e2:	4904      	ldr	r1, [pc, #16]	@ (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80059ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3718      	adds	r7, #24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	40021000 	.word	0x40021000

080059f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a02:	2300      	movs	r3, #0
 8005a04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a06:	4b75      	ldr	r3, [pc, #468]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	f003 0303 	and.w	r3, r3, #3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d018      	beq.n	8005a44 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a12:	4b72      	ldr	r3, [pc, #456]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	f003 0203 	and.w	r2, r3, #3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d10d      	bne.n	8005a3e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
       ||
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d009      	beq.n	8005a3e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a2a:	4b6c      	ldr	r3, [pc, #432]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	091b      	lsrs	r3, r3, #4
 8005a30:	f003 0307 	and.w	r3, r3, #7
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
       ||
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d047      	beq.n	8005ace <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	73fb      	strb	r3, [r7, #15]
 8005a42:	e044      	b.n	8005ace <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b03      	cmp	r3, #3
 8005a4a:	d018      	beq.n	8005a7e <RCCEx_PLLSAI1_Config+0x86>
 8005a4c:	2b03      	cmp	r3, #3
 8005a4e:	d825      	bhi.n	8005a9c <RCCEx_PLLSAI1_Config+0xa4>
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d002      	beq.n	8005a5a <RCCEx_PLLSAI1_Config+0x62>
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d009      	beq.n	8005a6c <RCCEx_PLLSAI1_Config+0x74>
 8005a58:	e020      	b.n	8005a9c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a5a:	4b60      	ldr	r3, [pc, #384]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d11d      	bne.n	8005aa2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a6a:	e01a      	b.n	8005aa2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a6c:	4b5b      	ldr	r3, [pc, #364]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d116      	bne.n	8005aa6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a7c:	e013      	b.n	8005aa6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a7e:	4b57      	ldr	r3, [pc, #348]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10f      	bne.n	8005aaa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a8a:	4b54      	ldr	r3, [pc, #336]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d109      	bne.n	8005aaa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a9a:	e006      	b.n	8005aaa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005aa0:	e004      	b.n	8005aac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aa2:	bf00      	nop
 8005aa4:	e002      	b.n	8005aac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aa6:	bf00      	nop
 8005aa8:	e000      	b.n	8005aac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aaa:	bf00      	nop
    }

    if(status == HAL_OK)
 8005aac:	7bfb      	ldrb	r3, [r7, #15]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10d      	bne.n	8005ace <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005ab2:	4b4a      	ldr	r3, [pc, #296]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6819      	ldr	r1, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	430b      	orrs	r3, r1
 8005ac8:	4944      	ldr	r1, [pc, #272]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ace:	7bfb      	ldrb	r3, [r7, #15]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d17d      	bne.n	8005bd0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005ad4:	4b41      	ldr	r3, [pc, #260]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a40      	ldr	r2, [pc, #256]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ada:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ade:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ae0:	f7fb fd12 	bl	8001508 <HAL_GetTick>
 8005ae4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ae6:	e009      	b.n	8005afc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ae8:	f7fb fd0e 	bl	8001508 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d902      	bls.n	8005afc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	73fb      	strb	r3, [r7, #15]
        break;
 8005afa:	e005      	b.n	8005b08 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005afc:	4b37      	ldr	r3, [pc, #220]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1ef      	bne.n	8005ae8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d160      	bne.n	8005bd0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d111      	bne.n	8005b38 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b14:	4b31      	ldr	r3, [pc, #196]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005b1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6892      	ldr	r2, [r2, #8]
 8005b24:	0211      	lsls	r1, r2, #8
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	68d2      	ldr	r2, [r2, #12]
 8005b2a:	0912      	lsrs	r2, r2, #4
 8005b2c:	0452      	lsls	r2, r2, #17
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	492a      	ldr	r1, [pc, #168]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	610b      	str	r3, [r1, #16]
 8005b36:	e027      	b.n	8005b88 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d112      	bne.n	8005b64 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b3e:	4b27      	ldr	r3, [pc, #156]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005b46:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	6892      	ldr	r2, [r2, #8]
 8005b4e:	0211      	lsls	r1, r2, #8
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6912      	ldr	r2, [r2, #16]
 8005b54:	0852      	lsrs	r2, r2, #1
 8005b56:	3a01      	subs	r2, #1
 8005b58:	0552      	lsls	r2, r2, #21
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	491f      	ldr	r1, [pc, #124]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	610b      	str	r3, [r1, #16]
 8005b62:	e011      	b.n	8005b88 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b64:	4b1d      	ldr	r3, [pc, #116]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005b6c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	6892      	ldr	r2, [r2, #8]
 8005b74:	0211      	lsls	r1, r2, #8
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	6952      	ldr	r2, [r2, #20]
 8005b7a:	0852      	lsrs	r2, r2, #1
 8005b7c:	3a01      	subs	r2, #1
 8005b7e:	0652      	lsls	r2, r2, #25
 8005b80:	430a      	orrs	r2, r1
 8005b82:	4916      	ldr	r1, [pc, #88]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b88:	4b14      	ldr	r3, [pc, #80]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a13      	ldr	r2, [pc, #76]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b8e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b94:	f7fb fcb8 	bl	8001508 <HAL_GetTick>
 8005b98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b9a:	e009      	b.n	8005bb0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b9c:	f7fb fcb4 	bl	8001508 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d902      	bls.n	8005bb0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	73fb      	strb	r3, [r7, #15]
          break;
 8005bae:	e005      	b.n	8005bbc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0ef      	beq.n	8005b9c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005bbc:	7bfb      	ldrb	r3, [r7, #15]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d106      	bne.n	8005bd0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005bc2:	4b06      	ldr	r3, [pc, #24]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bc4:	691a      	ldr	r2, [r3, #16]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	4904      	ldr	r1, [pc, #16]	@ (8005bdc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	40021000 	.word	0x40021000

08005be0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005bee:	4b6a      	ldr	r3, [pc, #424]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f003 0303 	and.w	r3, r3, #3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d018      	beq.n	8005c2c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005bfa:	4b67      	ldr	r3, [pc, #412]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f003 0203 	and.w	r2, r3, #3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d10d      	bne.n	8005c26 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
       ||
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d009      	beq.n	8005c26 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005c12:	4b61      	ldr	r3, [pc, #388]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	091b      	lsrs	r3, r3, #4
 8005c18:	f003 0307 	and.w	r3, r3, #7
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
       ||
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d047      	beq.n	8005cb6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	73fb      	strb	r3, [r7, #15]
 8005c2a:	e044      	b.n	8005cb6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2b03      	cmp	r3, #3
 8005c32:	d018      	beq.n	8005c66 <RCCEx_PLLSAI2_Config+0x86>
 8005c34:	2b03      	cmp	r3, #3
 8005c36:	d825      	bhi.n	8005c84 <RCCEx_PLLSAI2_Config+0xa4>
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d002      	beq.n	8005c42 <RCCEx_PLLSAI2_Config+0x62>
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d009      	beq.n	8005c54 <RCCEx_PLLSAI2_Config+0x74>
 8005c40:	e020      	b.n	8005c84 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c42:	4b55      	ldr	r3, [pc, #340]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d11d      	bne.n	8005c8a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c52:	e01a      	b.n	8005c8a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c54:	4b50      	ldr	r3, [pc, #320]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d116      	bne.n	8005c8e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c64:	e013      	b.n	8005c8e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c66:	4b4c      	ldr	r3, [pc, #304]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10f      	bne.n	8005c92 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c72:	4b49      	ldr	r3, [pc, #292]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d109      	bne.n	8005c92 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c82:	e006      	b.n	8005c92 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	73fb      	strb	r3, [r7, #15]
      break;
 8005c88:	e004      	b.n	8005c94 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005c8a:	bf00      	nop
 8005c8c:	e002      	b.n	8005c94 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005c8e:	bf00      	nop
 8005c90:	e000      	b.n	8005c94 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005c92:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10d      	bne.n	8005cb6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6819      	ldr	r1, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	3b01      	subs	r3, #1
 8005cac:	011b      	lsls	r3, r3, #4
 8005cae:	430b      	orrs	r3, r1
 8005cb0:	4939      	ldr	r1, [pc, #228]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d167      	bne.n	8005d8c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005cbc:	4b36      	ldr	r3, [pc, #216]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a35      	ldr	r2, [pc, #212]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc8:	f7fb fc1e 	bl	8001508 <HAL_GetTick>
 8005ccc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005cce:	e009      	b.n	8005ce4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005cd0:	f7fb fc1a 	bl	8001508 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d902      	bls.n	8005ce4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	73fb      	strb	r3, [r7, #15]
        break;
 8005ce2:	e005      	b.n	8005cf0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ce4:	4b2c      	ldr	r3, [pc, #176]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1ef      	bne.n	8005cd0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005cf0:	7bfb      	ldrb	r3, [r7, #15]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d14a      	bne.n	8005d8c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d111      	bne.n	8005d20 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005cfc:	4b26      	ldr	r3, [pc, #152]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	6892      	ldr	r2, [r2, #8]
 8005d0c:	0211      	lsls	r1, r2, #8
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	68d2      	ldr	r2, [r2, #12]
 8005d12:	0912      	lsrs	r2, r2, #4
 8005d14:	0452      	lsls	r2, r2, #17
 8005d16:	430a      	orrs	r2, r1
 8005d18:	491f      	ldr	r1, [pc, #124]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	614b      	str	r3, [r1, #20]
 8005d1e:	e011      	b.n	8005d44 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d20:	4b1d      	ldr	r3, [pc, #116]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d22:	695b      	ldr	r3, [r3, #20]
 8005d24:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005d28:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	6892      	ldr	r2, [r2, #8]
 8005d30:	0211      	lsls	r1, r2, #8
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	6912      	ldr	r2, [r2, #16]
 8005d36:	0852      	lsrs	r2, r2, #1
 8005d38:	3a01      	subs	r2, #1
 8005d3a:	0652      	lsls	r2, r2, #25
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	4916      	ldr	r1, [pc, #88]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d40:	4313      	orrs	r3, r2
 8005d42:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005d44:	4b14      	ldr	r3, [pc, #80]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a13      	ldr	r2, [pc, #76]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d50:	f7fb fbda 	bl	8001508 <HAL_GetTick>
 8005d54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005d56:	e009      	b.n	8005d6c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d58:	f7fb fbd6 	bl	8001508 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d902      	bls.n	8005d6c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	73fb      	strb	r3, [r7, #15]
          break;
 8005d6a:	e005      	b.n	8005d78 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d0ef      	beq.n	8005d58 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d106      	bne.n	8005d8c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005d7e:	4b06      	ldr	r3, [pc, #24]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d80:	695a      	ldr	r2, [r3, #20]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	4904      	ldr	r1, [pc, #16]	@ (8005d98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	40021000 	.word	0x40021000

08005d9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e049      	b.n	8005e42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d106      	bne.n	8005dc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fb f946 	bl	8001054 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4610      	mov	r0, r2
 8005ddc:	f000 f8fe 	bl	8005fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b084      	sub	sp, #16
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e54:	2300      	movs	r3, #0
 8005e56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_TIM_ConfigClockSource+0x1c>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e0b6      	b.n	8005fd4 <HAL_TIM_ConfigClockSource+0x18a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2202      	movs	r2, #2
 8005e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e84:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e88:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e90:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ea2:	d03e      	beq.n	8005f22 <HAL_TIM_ConfigClockSource+0xd8>
 8005ea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ea8:	f200 8087 	bhi.w	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005eac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb0:	f000 8086 	beq.w	8005fc0 <HAL_TIM_ConfigClockSource+0x176>
 8005eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb8:	d87f      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005eba:	2b70      	cmp	r3, #112	@ 0x70
 8005ebc:	d01a      	beq.n	8005ef4 <HAL_TIM_ConfigClockSource+0xaa>
 8005ebe:	2b70      	cmp	r3, #112	@ 0x70
 8005ec0:	d87b      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005ec2:	2b60      	cmp	r3, #96	@ 0x60
 8005ec4:	d050      	beq.n	8005f68 <HAL_TIM_ConfigClockSource+0x11e>
 8005ec6:	2b60      	cmp	r3, #96	@ 0x60
 8005ec8:	d877      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005eca:	2b50      	cmp	r3, #80	@ 0x50
 8005ecc:	d03c      	beq.n	8005f48 <HAL_TIM_ConfigClockSource+0xfe>
 8005ece:	2b50      	cmp	r3, #80	@ 0x50
 8005ed0:	d873      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005ed2:	2b40      	cmp	r3, #64	@ 0x40
 8005ed4:	d058      	beq.n	8005f88 <HAL_TIM_ConfigClockSource+0x13e>
 8005ed6:	2b40      	cmp	r3, #64	@ 0x40
 8005ed8:	d86f      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005eda:	2b30      	cmp	r3, #48	@ 0x30
 8005edc:	d064      	beq.n	8005fa8 <HAL_TIM_ConfigClockSource+0x15e>
 8005ede:	2b30      	cmp	r3, #48	@ 0x30
 8005ee0:	d86b      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005ee2:	2b20      	cmp	r3, #32
 8005ee4:	d060      	beq.n	8005fa8 <HAL_TIM_ConfigClockSource+0x15e>
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	d867      	bhi.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d05c      	beq.n	8005fa8 <HAL_TIM_ConfigClockSource+0x15e>
 8005eee:	2b10      	cmp	r3, #16
 8005ef0:	d05a      	beq.n	8005fa8 <HAL_TIM_ConfigClockSource+0x15e>
 8005ef2:	e062      	b.n	8005fba <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f04:	f000 f98a 	bl	800621c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f16:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	609a      	str	r2, [r3, #8]
      break;
 8005f20:	e04f      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f32:	f000 f973 	bl	800621c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	689a      	ldr	r2, [r3, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f44:	609a      	str	r2, [r3, #8]
      break;
 8005f46:	e03c      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f54:	461a      	mov	r2, r3
 8005f56:	f000 f8e7 	bl	8006128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2150      	movs	r1, #80	@ 0x50
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 f940 	bl	80061e6 <TIM_ITRx_SetConfig>
      break;
 8005f66:	e02c      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f74:	461a      	mov	r2, r3
 8005f76:	f000 f906 	bl	8006186 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2160      	movs	r1, #96	@ 0x60
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 f930 	bl	80061e6 <TIM_ITRx_SetConfig>
      break;
 8005f86:	e01c      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f94:	461a      	mov	r2, r3
 8005f96:	f000 f8c7 	bl	8006128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2140      	movs	r1, #64	@ 0x40
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f000 f920 	bl	80061e6 <TIM_ITRx_SetConfig>
      break;
 8005fa6:	e00c      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4610      	mov	r0, r2
 8005fb4:	f000 f917 	bl	80061e6 <TIM_ITRx_SetConfig>
      break;
 8005fb8:	e003      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	73fb      	strb	r3, [r7, #15]
      break;
 8005fbe:	e000      	b.n	8005fc2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005fc0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a46      	ldr	r2, [pc, #280]	@ (8006108 <TIM_Base_SetConfig+0x12c>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d013      	beq.n	800601c <TIM_Base_SetConfig+0x40>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ffa:	d00f      	beq.n	800601c <TIM_Base_SetConfig+0x40>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a43      	ldr	r2, [pc, #268]	@ (800610c <TIM_Base_SetConfig+0x130>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d00b      	beq.n	800601c <TIM_Base_SetConfig+0x40>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a42      	ldr	r2, [pc, #264]	@ (8006110 <TIM_Base_SetConfig+0x134>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d007      	beq.n	800601c <TIM_Base_SetConfig+0x40>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a41      	ldr	r2, [pc, #260]	@ (8006114 <TIM_Base_SetConfig+0x138>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d003      	beq.n	800601c <TIM_Base_SetConfig+0x40>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a40      	ldr	r2, [pc, #256]	@ (8006118 <TIM_Base_SetConfig+0x13c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d108      	bne.n	800602e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006022:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a35      	ldr	r2, [pc, #212]	@ (8006108 <TIM_Base_SetConfig+0x12c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d01f      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800603c:	d01b      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a32      	ldr	r2, [pc, #200]	@ (800610c <TIM_Base_SetConfig+0x130>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d017      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a31      	ldr	r2, [pc, #196]	@ (8006110 <TIM_Base_SetConfig+0x134>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d013      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a30      	ldr	r2, [pc, #192]	@ (8006114 <TIM_Base_SetConfig+0x138>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d00f      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a2f      	ldr	r2, [pc, #188]	@ (8006118 <TIM_Base_SetConfig+0x13c>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d00b      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a2e      	ldr	r2, [pc, #184]	@ (800611c <TIM_Base_SetConfig+0x140>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d007      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a2d      	ldr	r2, [pc, #180]	@ (8006120 <TIM_Base_SetConfig+0x144>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d003      	beq.n	8006076 <TIM_Base_SetConfig+0x9a>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a2c      	ldr	r2, [pc, #176]	@ (8006124 <TIM_Base_SetConfig+0x148>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d108      	bne.n	8006088 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800607c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	4313      	orrs	r3, r2
 8006086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	689a      	ldr	r2, [r3, #8]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a16      	ldr	r2, [pc, #88]	@ (8006108 <TIM_Base_SetConfig+0x12c>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00f      	beq.n	80060d4 <TIM_Base_SetConfig+0xf8>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a18      	ldr	r2, [pc, #96]	@ (8006118 <TIM_Base_SetConfig+0x13c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d00b      	beq.n	80060d4 <TIM_Base_SetConfig+0xf8>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a17      	ldr	r2, [pc, #92]	@ (800611c <TIM_Base_SetConfig+0x140>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d007      	beq.n	80060d4 <TIM_Base_SetConfig+0xf8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a16      	ldr	r2, [pc, #88]	@ (8006120 <TIM_Base_SetConfig+0x144>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d003      	beq.n	80060d4 <TIM_Base_SetConfig+0xf8>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a15      	ldr	r2, [pc, #84]	@ (8006124 <TIM_Base_SetConfig+0x148>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d103      	bne.n	80060dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d105      	bne.n	80060fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f023 0201 	bic.w	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	611a      	str	r2, [r3, #16]
  }
}
 80060fa:	bf00      	nop
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	40012c00 	.word	0x40012c00
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40013400 	.word	0x40013400
 800611c:	40014000 	.word	0x40014000
 8006120:	40014400 	.word	0x40014400
 8006124:	40014800 	.word	0x40014800

08006128 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006128:	b480      	push	{r7}
 800612a:	b087      	sub	sp, #28
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6a1b      	ldr	r3, [r3, #32]
 8006138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	f023 0201 	bic.w	r2, r3, #1
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	011b      	lsls	r3, r3, #4
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	4313      	orrs	r3, r2
 800615c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f023 030a 	bic.w	r3, r3, #10
 8006164:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	4313      	orrs	r3, r2
 800616c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	621a      	str	r2, [r3, #32]
}
 800617a:	bf00      	nop
 800617c:	371c      	adds	r7, #28
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006186:	b480      	push	{r7}
 8006188:	b087      	sub	sp, #28
 800618a:	af00      	add	r7, sp, #0
 800618c:	60f8      	str	r0, [r7, #12]
 800618e:	60b9      	str	r1, [r7, #8]
 8006190:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	f023 0210 	bic.w	r2, r3, #16
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	031b      	lsls	r3, r3, #12
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	011b      	lsls	r3, r3, #4
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	621a      	str	r2, [r3, #32]
}
 80061da:	bf00      	nop
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b085      	sub	sp, #20
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
 80061ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4313      	orrs	r3, r2
 8006204:	f043 0307 	orr.w	r3, r3, #7
 8006208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	609a      	str	r2, [r3, #8]
}
 8006210:	bf00      	nop
 8006212:	3714      	adds	r7, #20
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
 8006228:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006236:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	021a      	lsls	r2, r3, #8
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	431a      	orrs	r2, r3
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	4313      	orrs	r3, r2
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	697a      	ldr	r2, [r7, #20]
 800624e:	609a      	str	r2, [r3, #8]
}
 8006250:	bf00      	nop
 8006252:	371c      	adds	r7, #28
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800626c:	2b01      	cmp	r3, #1
 800626e:	d101      	bne.n	8006274 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006270:	2302      	movs	r3, #2
 8006272:	e068      	b.n	8006346 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a2e      	ldr	r2, [pc, #184]	@ (8006354 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d004      	beq.n	80062a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a2d      	ldr	r2, [pc, #180]	@ (8006358 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d108      	bne.n	80062ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80062ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006354 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d01d      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e6:	d018      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a1b      	ldr	r2, [pc, #108]	@ (800635c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d013      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006360 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d00e      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a18      	ldr	r2, [pc, #96]	@ (8006364 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d009      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a13      	ldr	r2, [pc, #76]	@ (8006358 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d004      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a14      	ldr	r2, [pc, #80]	@ (8006368 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d10c      	bne.n	8006334 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006320:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	4313      	orrs	r3, r2
 800632a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3714      	adds	r7, #20
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	40012c00 	.word	0x40012c00
 8006358:	40013400 	.word	0x40013400
 800635c:	40000400 	.word	0x40000400
 8006360:	40000800 	.word	0x40000800
 8006364:	40000c00 	.word	0x40000c00
 8006368:	40014000 	.word	0x40014000

0800636c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e040      	b.n	8006400 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7fa fe7e 	bl	8001090 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2224      	movs	r2, #36	@ 0x24
 8006398:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0201 	bic.w	r2, r2, #1
 80063a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 feec 	bl	8007190 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 fc31 	bl	8006c20 <UART_SetConfig>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d101      	bne.n	80063c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e01b      	b.n	8006400 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685a      	ldr	r2, [r3, #4]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	689a      	ldr	r2, [r3, #8]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f042 0201 	orr.w	r2, r2, #1
 80063f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 ff6b 	bl	80072d4 <UART_CheckIdleState>
 80063fe:	4603      	mov	r3, r0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08a      	sub	sp, #40	@ 0x28
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	4613      	mov	r3, r2
 8006414:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800641a:	2b20      	cmp	r3, #32
 800641c:	d165      	bne.n	80064ea <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d002      	beq.n	800642a <HAL_UART_Transmit_DMA+0x22>
 8006424:	88fb      	ldrh	r3, [r7, #6]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e05e      	b.n	80064ec <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	88fa      	ldrh	r2, [r7, #6]
 8006438:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2221      	movs	r2, #33	@ 0x21
 8006450:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006456:	2b00      	cmp	r3, #0
 8006458:	d027      	beq.n	80064aa <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800645e:	4a25      	ldr	r2, [pc, #148]	@ (80064f4 <HAL_UART_Transmit_DMA+0xec>)
 8006460:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006466:	4a24      	ldr	r2, [pc, #144]	@ (80064f8 <HAL_UART_Transmit_DMA+0xf0>)
 8006468:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800646e:	4a23      	ldr	r2, [pc, #140]	@ (80064fc <HAL_UART_Transmit_DMA+0xf4>)
 8006470:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006476:	2200      	movs	r2, #0
 8006478:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006482:	4619      	mov	r1, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	3328      	adds	r3, #40	@ 0x28
 800648a:	461a      	mov	r2, r3
 800648c:	88fb      	ldrh	r3, [r7, #6]
 800648e:	f7fc fe8d 	bl	80031ac <HAL_DMA_Start_IT>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d008      	beq.n	80064aa <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2210      	movs	r2, #16
 800649c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e020      	b.n	80064ec <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	2240      	movs	r2, #64	@ 0x40
 80064b0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	3308      	adds	r3, #8
 80064b8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	613b      	str	r3, [r7, #16]
   return(result);
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3308      	adds	r3, #8
 80064d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d2:	623a      	str	r2, [r7, #32]
 80064d4:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	69f9      	ldr	r1, [r7, #28]
 80064d8:	6a3a      	ldr	r2, [r7, #32]
 80064da:	e841 2300 	strex	r3, r2, [r1]
 80064de:	61bb      	str	r3, [r7, #24]
   return(result);
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1e5      	bne.n	80064b2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80064e6:	2300      	movs	r3, #0
 80064e8:	e000      	b.n	80064ec <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80064ea:	2302      	movs	r3, #2
  }
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3728      	adds	r7, #40	@ 0x28
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	08007755 	.word	0x08007755
 80064f8:	080077ef 	.word	0x080077ef
 80064fc:	08007975 	.word	0x08007975

08006500 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b08a      	sub	sp, #40	@ 0x28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006514:	2b20      	cmp	r3, #32
 8006516:	d137      	bne.n	8006588 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d002      	beq.n	8006524 <HAL_UART_Receive_DMA+0x24>
 800651e:	88fb      	ldrh	r3, [r7, #6]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d101      	bne.n	8006528 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e030      	b.n	800658a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a18      	ldr	r2, [pc, #96]	@ (8006594 <HAL_UART_Receive_DMA+0x94>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d01f      	beq.n	8006578 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d018      	beq.n	8006578 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	e853 3f00 	ldrex	r3, [r3]
 8006552:	613b      	str	r3, [r7, #16]
   return(result);
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800655a:	627b      	str	r3, [r7, #36]	@ 0x24
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	461a      	mov	r2, r3
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	623b      	str	r3, [r7, #32]
 8006566:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006568:	69f9      	ldr	r1, [r7, #28]
 800656a:	6a3a      	ldr	r2, [r7, #32]
 800656c:	e841 2300 	strex	r3, r2, [r1]
 8006570:	61bb      	str	r3, [r7, #24]
   return(result);
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1e6      	bne.n	8006546 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	461a      	mov	r2, r3
 800657c:	68b9      	ldr	r1, [r7, #8]
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f000 ffbe 	bl	8007500 <UART_Start_Receive_DMA>
 8006584:	4603      	mov	r3, r0
 8006586:	e000      	b.n	800658a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006588:	2302      	movs	r3, #2
  }
}
 800658a:	4618      	mov	r0, r3
 800658c:	3728      	adds	r7, #40	@ 0x28
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	40008000 	.word	0x40008000

08006598 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b0ba      	sub	sp, #232	@ 0xe8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	69db      	ldr	r3, [r3, #28]
 80065a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80065c2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80065c6:	4013      	ands	r3, r2
 80065c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80065cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d115      	bne.n	8006600 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80065d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00f      	beq.n	8006600 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d009      	beq.n	8006600 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 82ca 	beq.w	8006b8a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
      }
      return;
 80065fe:	e2c4      	b.n	8006b8a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006600:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 8117 	beq.w	8006838 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800660a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d106      	bne.n	8006624 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006616:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800661a:	4b85      	ldr	r3, [pc, #532]	@ (8006830 <HAL_UART_IRQHandler+0x298>)
 800661c:	4013      	ands	r3, r2
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 810a 	beq.w	8006838 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b00      	cmp	r3, #0
 800662e:	d011      	beq.n	8006654 <HAL_UART_IRQHandler+0xbc>
 8006630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00b      	beq.n	8006654 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2201      	movs	r2, #1
 8006642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800664a:	f043 0201 	orr.w	r2, r3, #1
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006658:	f003 0302 	and.w	r3, r3, #2
 800665c:	2b00      	cmp	r3, #0
 800665e:	d011      	beq.n	8006684 <HAL_UART_IRQHandler+0xec>
 8006660:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006664:	f003 0301 	and.w	r3, r3, #1
 8006668:	2b00      	cmp	r3, #0
 800666a:	d00b      	beq.n	8006684 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2202      	movs	r2, #2
 8006672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800667a:	f043 0204 	orr.w	r2, r3, #4
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006688:	f003 0304 	and.w	r3, r3, #4
 800668c:	2b00      	cmp	r3, #0
 800668e:	d011      	beq.n	80066b4 <HAL_UART_IRQHandler+0x11c>
 8006690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00b      	beq.n	80066b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2204      	movs	r2, #4
 80066a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066aa:	f043 0202 	orr.w	r2, r3, #2
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b8:	f003 0308 	and.w	r3, r3, #8
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d017      	beq.n	80066f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c4:	f003 0320 	and.w	r3, r3, #32
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d105      	bne.n	80066d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00b      	beq.n	80066f0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2208      	movs	r2, #8
 80066de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066e6:	f043 0208 	orr.w	r2, r3, #8
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d012      	beq.n	8006722 <HAL_UART_IRQHandler+0x18a>
 80066fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006700:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00c      	beq.n	8006722 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006710:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006718:	f043 0220 	orr.w	r2, r3, #32
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 8230 	beq.w	8006b8e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800672e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00d      	beq.n	8006756 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800673a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800673e:	f003 0320 	and.w	r3, r3, #32
 8006742:	2b00      	cmp	r3, #0
 8006744:	d007      	beq.n	8006756 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800674a:	2b00      	cmp	r3, #0
 800674c:	d003      	beq.n	8006756 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800675c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800676a:	2b40      	cmp	r3, #64	@ 0x40
 800676c:	d005      	beq.n	800677a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800676e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006772:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006776:	2b00      	cmp	r3, #0
 8006778:	d04f      	beq.n	800681a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 ff86 	bl	800768c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800678a:	2b40      	cmp	r3, #64	@ 0x40
 800678c:	d141      	bne.n	8006812 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	3308      	adds	r3, #8
 8006794:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006798:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80067a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80067a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3308      	adds	r3, #8
 80067b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80067ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80067be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067ca:	e841 2300 	strex	r3, r2, [r1]
 80067ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1d9      	bne.n	800678e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d013      	beq.n	800680a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e6:	4a13      	ldr	r2, [pc, #76]	@ (8006834 <HAL_UART_IRQHandler+0x29c>)
 80067e8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7fc fd7a 	bl	80032e8 <HAL_DMA_Abort_IT>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d017      	beq.n	800682a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006804:	4610      	mov	r0, r2
 8006806:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006808:	e00f      	b.n	800682a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f9f2 	bl	8006bf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006810:	e00b      	b.n	800682a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f9ee 	bl	8006bf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006818:	e007      	b.n	800682a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f9ea 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006828:	e1b1      	b.n	8006b8e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800682a:	bf00      	nop
    return;
 800682c:	e1af      	b.n	8006b8e <HAL_UART_IRQHandler+0x5f6>
 800682e:	bf00      	nop
 8006830:	04000120 	.word	0x04000120
 8006834:	080079f3 	.word	0x080079f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800683c:	2b01      	cmp	r3, #1
 800683e:	f040 816a 	bne.w	8006b16 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006846:	f003 0310 	and.w	r3, r3, #16
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 8163 	beq.w	8006b16 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006854:	f003 0310 	and.w	r3, r3, #16
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 815c 	beq.w	8006b16 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2210      	movs	r2, #16
 8006864:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006870:	2b40      	cmp	r3, #64	@ 0x40
 8006872:	f040 80d4 	bne.w	8006a1e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006882:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006886:	2b00      	cmp	r3, #0
 8006888:	f000 80ad 	beq.w	80069e6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006892:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006896:	429a      	cmp	r2, r3
 8006898:	f080 80a5 	bcs.w	80069e6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80068a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0320 	and.w	r3, r3, #32
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f040 8086 	bne.w	80069c4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	461a      	mov	r2, r3
 80068de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80068e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068f2:	e841 2300 	strex	r3, r2, [r1]
 80068f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1da      	bne.n	80068b8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	3308      	adds	r3, #8
 8006908:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800690c:	e853 3f00 	ldrex	r3, [r3]
 8006910:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006912:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006914:	f023 0301 	bic.w	r3, r3, #1
 8006918:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3308      	adds	r3, #8
 8006922:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006926:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800692a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800692e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006932:	e841 2300 	strex	r3, r2, [r1]
 8006936:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1e1      	bne.n	8006902 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	3308      	adds	r3, #8
 8006944:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006946:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006948:	e853 3f00 	ldrex	r3, [r3]
 800694c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800694e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006950:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006954:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	3308      	adds	r3, #8
 800695e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006962:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006964:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006966:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006968:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800696a:	e841 2300 	strex	r3, r2, [r1]
 800696e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006970:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1e3      	bne.n	800693e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006994:	f023 0310 	bic.w	r3, r3, #16
 8006998:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	461a      	mov	r2, r3
 80069a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069ae:	e841 2300 	strex	r3, r2, [r1]
 80069b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1e4      	bne.n	8006984 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069be:	4618      	mov	r0, r3
 80069c0:	f7fc fc54 	bl	800326c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2202      	movs	r2, #2
 80069c8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	b29b      	uxth	r3, r3
 80069dc:	4619      	mov	r1, r3
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f912 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069e4:	e0d5      	b.n	8006b92 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80069ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069f0:	429a      	cmp	r2, r3
 80069f2:	f040 80ce 	bne.w	8006b92 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0320 	and.w	r3, r3, #32
 8006a02:	2b20      	cmp	r3, #32
 8006a04:	f040 80c5 	bne.w	8006b92 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a14:	4619      	mov	r1, r3
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f8f6 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
      return;
 8006a1c:	e0b9      	b.n	8006b92 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80ab 	beq.w	8006b96 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006a40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f000 80a6 	beq.w	8006b96 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	461a      	mov	r2, r3
 8006a68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a74:	e841 2300 	strex	r3, r2, [r1]
 8006a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1e4      	bne.n	8006a4a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	3308      	adds	r3, #8
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8a:	e853 3f00 	ldrex	r3, [r3]
 8006a8e:	623b      	str	r3, [r7, #32]
   return(result);
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	f023 0301 	bic.w	r3, r3, #1
 8006a96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3308      	adds	r3, #8
 8006aa0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006aa4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006aaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aac:	e841 2300 	strex	r3, r2, [r1]
 8006ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d1e3      	bne.n	8006a80 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	e853 3f00 	ldrex	r3, [r3]
 8006ad8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f023 0310 	bic.w	r3, r3, #16
 8006ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	461a      	mov	r2, r3
 8006aea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006aee:	61fb      	str	r3, [r7, #28]
 8006af0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af2:	69b9      	ldr	r1, [r7, #24]
 8006af4:	69fa      	ldr	r2, [r7, #28]
 8006af6:	e841 2300 	strex	r3, r2, [r1]
 8006afa:	617b      	str	r3, [r7, #20]
   return(result);
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1e4      	bne.n	8006acc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2202      	movs	r2, #2
 8006b06:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f87a 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006b14:	e03f      	b.n	8006b96 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00e      	beq.n	8006b40 <HAL_UART_IRQHandler+0x5a8>
 8006b22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d008      	beq.n	8006b40 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006b36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 ff9a 	bl	8007a72 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b3e:	e02d      	b.n	8006b9c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00e      	beq.n	8006b6a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d008      	beq.n	8006b6a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d01c      	beq.n	8006b9a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	4798      	blx	r3
    }
    return;
 8006b68:	e017      	b.n	8006b9a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d012      	beq.n	8006b9c <HAL_UART_IRQHandler+0x604>
 8006b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00c      	beq.n	8006b9c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 ff4b 	bl	8007a1e <UART_EndTransmit_IT>
    return;
 8006b88:	e008      	b.n	8006b9c <HAL_UART_IRQHandler+0x604>
      return;
 8006b8a:	bf00      	nop
 8006b8c:	e006      	b.n	8006b9c <HAL_UART_IRQHandler+0x604>
    return;
 8006b8e:	bf00      	nop
 8006b90:	e004      	b.n	8006b9c <HAL_UART_IRQHandler+0x604>
      return;
 8006b92:	bf00      	nop
 8006b94:	e002      	b.n	8006b9c <HAL_UART_IRQHandler+0x604>
      return;
 8006b96:	bf00      	nop
 8006b98:	e000      	b.n	8006b9c <HAL_UART_IRQHandler+0x604>
    return;
 8006b9a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006b9c:	37e8      	adds	r7, #232	@ 0xe8
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop

08006ba4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006bc0:	bf00      	nop
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b083      	sub	sp, #12
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c24:	b08a      	sub	sp, #40	@ 0x28
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	69db      	ldr	r3, [r3, #28]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	4ba4      	ldr	r3, [pc, #656]	@ (8006ee0 <UART_SetConfig+0x2c0>)
 8006c50:	4013      	ands	r3, r2
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	6812      	ldr	r2, [r2, #0]
 8006c56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c58:	430b      	orrs	r3, r1
 8006c5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	68da      	ldr	r2, [r3, #12]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a99      	ldr	r2, [pc, #612]	@ (8006ee4 <UART_SetConfig+0x2c4>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d004      	beq.n	8006c8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a90      	ldr	r2, [pc, #576]	@ (8006ee8 <UART_SetConfig+0x2c8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d126      	bne.n	8006cf8 <UART_SetConfig+0xd8>
 8006caa:	4b90      	ldr	r3, [pc, #576]	@ (8006eec <UART_SetConfig+0x2cc>)
 8006cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb0:	f003 0303 	and.w	r3, r3, #3
 8006cb4:	2b03      	cmp	r3, #3
 8006cb6:	d81b      	bhi.n	8006cf0 <UART_SetConfig+0xd0>
 8006cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8006cc0 <UART_SetConfig+0xa0>)
 8006cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cbe:	bf00      	nop
 8006cc0:	08006cd1 	.word	0x08006cd1
 8006cc4:	08006ce1 	.word	0x08006ce1
 8006cc8:	08006cd9 	.word	0x08006cd9
 8006ccc:	08006ce9 	.word	0x08006ce9
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cd6:	e116      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cde:	e112      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ce0:	2304      	movs	r3, #4
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ce6:	e10e      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ce8:	2308      	movs	r3, #8
 8006cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cee:	e10a      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006cf0:	2310      	movs	r3, #16
 8006cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf6:	e106      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a7c      	ldr	r2, [pc, #496]	@ (8006ef0 <UART_SetConfig+0x2d0>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d138      	bne.n	8006d74 <UART_SetConfig+0x154>
 8006d02:	4b7a      	ldr	r3, [pc, #488]	@ (8006eec <UART_SetConfig+0x2cc>)
 8006d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d08:	f003 030c 	and.w	r3, r3, #12
 8006d0c:	2b0c      	cmp	r3, #12
 8006d0e:	d82d      	bhi.n	8006d6c <UART_SetConfig+0x14c>
 8006d10:	a201      	add	r2, pc, #4	@ (adr r2, 8006d18 <UART_SetConfig+0xf8>)
 8006d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d16:	bf00      	nop
 8006d18:	08006d4d 	.word	0x08006d4d
 8006d1c:	08006d6d 	.word	0x08006d6d
 8006d20:	08006d6d 	.word	0x08006d6d
 8006d24:	08006d6d 	.word	0x08006d6d
 8006d28:	08006d5d 	.word	0x08006d5d
 8006d2c:	08006d6d 	.word	0x08006d6d
 8006d30:	08006d6d 	.word	0x08006d6d
 8006d34:	08006d6d 	.word	0x08006d6d
 8006d38:	08006d55 	.word	0x08006d55
 8006d3c:	08006d6d 	.word	0x08006d6d
 8006d40:	08006d6d 	.word	0x08006d6d
 8006d44:	08006d6d 	.word	0x08006d6d
 8006d48:	08006d65 	.word	0x08006d65
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d52:	e0d8      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006d54:	2302      	movs	r3, #2
 8006d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d5a:	e0d4      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006d5c:	2304      	movs	r3, #4
 8006d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d62:	e0d0      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006d64:	2308      	movs	r3, #8
 8006d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d6a:	e0cc      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006d6c:	2310      	movs	r3, #16
 8006d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d72:	e0c8      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a5e      	ldr	r2, [pc, #376]	@ (8006ef4 <UART_SetConfig+0x2d4>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d125      	bne.n	8006dca <UART_SetConfig+0x1aa>
 8006d7e:	4b5b      	ldr	r3, [pc, #364]	@ (8006eec <UART_SetConfig+0x2cc>)
 8006d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d88:	2b30      	cmp	r3, #48	@ 0x30
 8006d8a:	d016      	beq.n	8006dba <UART_SetConfig+0x19a>
 8006d8c:	2b30      	cmp	r3, #48	@ 0x30
 8006d8e:	d818      	bhi.n	8006dc2 <UART_SetConfig+0x1a2>
 8006d90:	2b20      	cmp	r3, #32
 8006d92:	d00a      	beq.n	8006daa <UART_SetConfig+0x18a>
 8006d94:	2b20      	cmp	r3, #32
 8006d96:	d814      	bhi.n	8006dc2 <UART_SetConfig+0x1a2>
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d002      	beq.n	8006da2 <UART_SetConfig+0x182>
 8006d9c:	2b10      	cmp	r3, #16
 8006d9e:	d008      	beq.n	8006db2 <UART_SetConfig+0x192>
 8006da0:	e00f      	b.n	8006dc2 <UART_SetConfig+0x1a2>
 8006da2:	2300      	movs	r3, #0
 8006da4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006da8:	e0ad      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006daa:	2302      	movs	r3, #2
 8006dac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006db0:	e0a9      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006db2:	2304      	movs	r3, #4
 8006db4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006db8:	e0a5      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006dba:	2308      	movs	r3, #8
 8006dbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dc0:	e0a1      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006dc2:	2310      	movs	r3, #16
 8006dc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dc8:	e09d      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a4a      	ldr	r2, [pc, #296]	@ (8006ef8 <UART_SetConfig+0x2d8>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d125      	bne.n	8006e20 <UART_SetConfig+0x200>
 8006dd4:	4b45      	ldr	r3, [pc, #276]	@ (8006eec <UART_SetConfig+0x2cc>)
 8006dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dde:	2bc0      	cmp	r3, #192	@ 0xc0
 8006de0:	d016      	beq.n	8006e10 <UART_SetConfig+0x1f0>
 8006de2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006de4:	d818      	bhi.n	8006e18 <UART_SetConfig+0x1f8>
 8006de6:	2b80      	cmp	r3, #128	@ 0x80
 8006de8:	d00a      	beq.n	8006e00 <UART_SetConfig+0x1e0>
 8006dea:	2b80      	cmp	r3, #128	@ 0x80
 8006dec:	d814      	bhi.n	8006e18 <UART_SetConfig+0x1f8>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <UART_SetConfig+0x1d8>
 8006df2:	2b40      	cmp	r3, #64	@ 0x40
 8006df4:	d008      	beq.n	8006e08 <UART_SetConfig+0x1e8>
 8006df6:	e00f      	b.n	8006e18 <UART_SetConfig+0x1f8>
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dfe:	e082      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e00:	2302      	movs	r3, #2
 8006e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e06:	e07e      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e08:	2304      	movs	r3, #4
 8006e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e0e:	e07a      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e10:	2308      	movs	r3, #8
 8006e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e16:	e076      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e18:	2310      	movs	r3, #16
 8006e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e1e:	e072      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a35      	ldr	r2, [pc, #212]	@ (8006efc <UART_SetConfig+0x2dc>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d12a      	bne.n	8006e80 <UART_SetConfig+0x260>
 8006e2a:	4b30      	ldr	r3, [pc, #192]	@ (8006eec <UART_SetConfig+0x2cc>)
 8006e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e38:	d01a      	beq.n	8006e70 <UART_SetConfig+0x250>
 8006e3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e3e:	d81b      	bhi.n	8006e78 <UART_SetConfig+0x258>
 8006e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e44:	d00c      	beq.n	8006e60 <UART_SetConfig+0x240>
 8006e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e4a:	d815      	bhi.n	8006e78 <UART_SetConfig+0x258>
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <UART_SetConfig+0x238>
 8006e50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e54:	d008      	beq.n	8006e68 <UART_SetConfig+0x248>
 8006e56:	e00f      	b.n	8006e78 <UART_SetConfig+0x258>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e5e:	e052      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e60:	2302      	movs	r3, #2
 8006e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e66:	e04e      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e68:	2304      	movs	r3, #4
 8006e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e6e:	e04a      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e70:	2308      	movs	r3, #8
 8006e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e76:	e046      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e78:	2310      	movs	r3, #16
 8006e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e7e:	e042      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a17      	ldr	r2, [pc, #92]	@ (8006ee4 <UART_SetConfig+0x2c4>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d13a      	bne.n	8006f00 <UART_SetConfig+0x2e0>
 8006e8a:	4b18      	ldr	r3, [pc, #96]	@ (8006eec <UART_SetConfig+0x2cc>)
 8006e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e98:	d01a      	beq.n	8006ed0 <UART_SetConfig+0x2b0>
 8006e9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e9e:	d81b      	bhi.n	8006ed8 <UART_SetConfig+0x2b8>
 8006ea0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ea4:	d00c      	beq.n	8006ec0 <UART_SetConfig+0x2a0>
 8006ea6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eaa:	d815      	bhi.n	8006ed8 <UART_SetConfig+0x2b8>
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d003      	beq.n	8006eb8 <UART_SetConfig+0x298>
 8006eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eb4:	d008      	beq.n	8006ec8 <UART_SetConfig+0x2a8>
 8006eb6:	e00f      	b.n	8006ed8 <UART_SetConfig+0x2b8>
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ebe:	e022      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ec0:	2302      	movs	r3, #2
 8006ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ec6:	e01e      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ec8:	2304      	movs	r3, #4
 8006eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ece:	e01a      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ed0:	2308      	movs	r3, #8
 8006ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ed6:	e016      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ed8:	2310      	movs	r3, #16
 8006eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ede:	e012      	b.n	8006f06 <UART_SetConfig+0x2e6>
 8006ee0:	efff69f3 	.word	0xefff69f3
 8006ee4:	40008000 	.word	0x40008000
 8006ee8:	40013800 	.word	0x40013800
 8006eec:	40021000 	.word	0x40021000
 8006ef0:	40004400 	.word	0x40004400
 8006ef4:	40004800 	.word	0x40004800
 8006ef8:	40004c00 	.word	0x40004c00
 8006efc:	40005000 	.word	0x40005000
 8006f00:	2310      	movs	r3, #16
 8006f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a9f      	ldr	r2, [pc, #636]	@ (8007188 <UART_SetConfig+0x568>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d17a      	bne.n	8007006 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f10:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	d824      	bhi.n	8006f62 <UART_SetConfig+0x342>
 8006f18:	a201      	add	r2, pc, #4	@ (adr r2, 8006f20 <UART_SetConfig+0x300>)
 8006f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1e:	bf00      	nop
 8006f20:	08006f45 	.word	0x08006f45
 8006f24:	08006f63 	.word	0x08006f63
 8006f28:	08006f4d 	.word	0x08006f4d
 8006f2c:	08006f63 	.word	0x08006f63
 8006f30:	08006f53 	.word	0x08006f53
 8006f34:	08006f63 	.word	0x08006f63
 8006f38:	08006f63 	.word	0x08006f63
 8006f3c:	08006f63 	.word	0x08006f63
 8006f40:	08006f5b 	.word	0x08006f5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f44:	f7fe f9e2 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8006f48:	61f8      	str	r0, [r7, #28]
        break;
 8006f4a:	e010      	b.n	8006f6e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f4c:	4b8f      	ldr	r3, [pc, #572]	@ (800718c <UART_SetConfig+0x56c>)
 8006f4e:	61fb      	str	r3, [r7, #28]
        break;
 8006f50:	e00d      	b.n	8006f6e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f52:	f7fe f943 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 8006f56:	61f8      	str	r0, [r7, #28]
        break;
 8006f58:	e009      	b.n	8006f6e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f5e:	61fb      	str	r3, [r7, #28]
        break;
 8006f60:	e005      	b.n	8006f6e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006f62:	2300      	movs	r3, #0
 8006f64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f000 80fb 	beq.w	800716c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	005b      	lsls	r3, r3, #1
 8006f7e:	4413      	add	r3, r2
 8006f80:	69fa      	ldr	r2, [r7, #28]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d305      	bcc.n	8006f92 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f8c:	69fa      	ldr	r2, [r7, #28]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d903      	bls.n	8006f9a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f98:	e0e8      	b.n	800716c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	461c      	mov	r4, r3
 8006fa0:	4615      	mov	r5, r2
 8006fa2:	f04f 0200 	mov.w	r2, #0
 8006fa6:	f04f 0300 	mov.w	r3, #0
 8006faa:	022b      	lsls	r3, r5, #8
 8006fac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006fb0:	0222      	lsls	r2, r4, #8
 8006fb2:	68f9      	ldr	r1, [r7, #12]
 8006fb4:	6849      	ldr	r1, [r1, #4]
 8006fb6:	0849      	lsrs	r1, r1, #1
 8006fb8:	2000      	movs	r0, #0
 8006fba:	4688      	mov	r8, r1
 8006fbc:	4681      	mov	r9, r0
 8006fbe:	eb12 0a08 	adds.w	sl, r2, r8
 8006fc2:	eb43 0b09 	adc.w	fp, r3, r9
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	603b      	str	r3, [r7, #0]
 8006fce:	607a      	str	r2, [r7, #4]
 8006fd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fd4:	4650      	mov	r0, sl
 8006fd6:	4659      	mov	r1, fp
 8006fd8:	f7f9 f94a 	bl	8000270 <__aeabi_uldivmod>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fea:	d308      	bcc.n	8006ffe <UART_SetConfig+0x3de>
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ff2:	d204      	bcs.n	8006ffe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	60da      	str	r2, [r3, #12]
 8006ffc:	e0b6      	b.n	800716c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007004:	e0b2      	b.n	800716c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	69db      	ldr	r3, [r3, #28]
 800700a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800700e:	d15e      	bne.n	80070ce <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007010:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007014:	2b08      	cmp	r3, #8
 8007016:	d828      	bhi.n	800706a <UART_SetConfig+0x44a>
 8007018:	a201      	add	r2, pc, #4	@ (adr r2, 8007020 <UART_SetConfig+0x400>)
 800701a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701e:	bf00      	nop
 8007020:	08007045 	.word	0x08007045
 8007024:	0800704d 	.word	0x0800704d
 8007028:	08007055 	.word	0x08007055
 800702c:	0800706b 	.word	0x0800706b
 8007030:	0800705b 	.word	0x0800705b
 8007034:	0800706b 	.word	0x0800706b
 8007038:	0800706b 	.word	0x0800706b
 800703c:	0800706b 	.word	0x0800706b
 8007040:	08007063 	.word	0x08007063
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007044:	f7fe f962 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8007048:	61f8      	str	r0, [r7, #28]
        break;
 800704a:	e014      	b.n	8007076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800704c:	f7fe f974 	bl	8005338 <HAL_RCC_GetPCLK2Freq>
 8007050:	61f8      	str	r0, [r7, #28]
        break;
 8007052:	e010      	b.n	8007076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007054:	4b4d      	ldr	r3, [pc, #308]	@ (800718c <UART_SetConfig+0x56c>)
 8007056:	61fb      	str	r3, [r7, #28]
        break;
 8007058:	e00d      	b.n	8007076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800705a:	f7fe f8bf 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 800705e:	61f8      	str	r0, [r7, #28]
        break;
 8007060:	e009      	b.n	8007076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007062:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007066:	61fb      	str	r3, [r7, #28]
        break;
 8007068:	e005      	b.n	8007076 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007074:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d077      	beq.n	800716c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	005a      	lsls	r2, r3, #1
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	085b      	lsrs	r3, r3, #1
 8007086:	441a      	add	r2, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007090:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	2b0f      	cmp	r3, #15
 8007096:	d916      	bls.n	80070c6 <UART_SetConfig+0x4a6>
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800709e:	d212      	bcs.n	80070c6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	f023 030f 	bic.w	r3, r3, #15
 80070a8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	085b      	lsrs	r3, r3, #1
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	f003 0307 	and.w	r3, r3, #7
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	8afb      	ldrh	r3, [r7, #22]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	8afa      	ldrh	r2, [r7, #22]
 80070c2:	60da      	str	r2, [r3, #12]
 80070c4:	e052      	b.n	800716c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070cc:	e04e      	b.n	800716c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070d2:	2b08      	cmp	r3, #8
 80070d4:	d827      	bhi.n	8007126 <UART_SetConfig+0x506>
 80070d6:	a201      	add	r2, pc, #4	@ (adr r2, 80070dc <UART_SetConfig+0x4bc>)
 80070d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070dc:	08007101 	.word	0x08007101
 80070e0:	08007109 	.word	0x08007109
 80070e4:	08007111 	.word	0x08007111
 80070e8:	08007127 	.word	0x08007127
 80070ec:	08007117 	.word	0x08007117
 80070f0:	08007127 	.word	0x08007127
 80070f4:	08007127 	.word	0x08007127
 80070f8:	08007127 	.word	0x08007127
 80070fc:	0800711f 	.word	0x0800711f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007100:	f7fe f904 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8007104:	61f8      	str	r0, [r7, #28]
        break;
 8007106:	e014      	b.n	8007132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007108:	f7fe f916 	bl	8005338 <HAL_RCC_GetPCLK2Freq>
 800710c:	61f8      	str	r0, [r7, #28]
        break;
 800710e:	e010      	b.n	8007132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007110:	4b1e      	ldr	r3, [pc, #120]	@ (800718c <UART_SetConfig+0x56c>)
 8007112:	61fb      	str	r3, [r7, #28]
        break;
 8007114:	e00d      	b.n	8007132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007116:	f7fe f861 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 800711a:	61f8      	str	r0, [r7, #28]
        break;
 800711c:	e009      	b.n	8007132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800711e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007122:	61fb      	str	r3, [r7, #28]
        break;
 8007124:	e005      	b.n	8007132 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007126:	2300      	movs	r3, #0
 8007128:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007130:	bf00      	nop
    }

    if (pclk != 0U)
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d019      	beq.n	800716c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	085a      	lsrs	r2, r3, #1
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	441a      	add	r2, r3
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	fbb2 f3f3 	udiv	r3, r2, r3
 800714a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	2b0f      	cmp	r3, #15
 8007150:	d909      	bls.n	8007166 <UART_SetConfig+0x546>
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007158:	d205      	bcs.n	8007166 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	b29a      	uxth	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	60da      	str	r2, [r3, #12]
 8007164:	e002      	b.n	800716c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007178:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800717c:	4618      	mov	r0, r3
 800717e:	3728      	adds	r7, #40	@ 0x28
 8007180:	46bd      	mov	sp, r7
 8007182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007186:	bf00      	nop
 8007188:	40008000 	.word	0x40008000
 800718c:	00f42400 	.word	0x00f42400

08007190 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719c:	f003 0308 	and.w	r3, r3, #8
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00a      	beq.n	80071ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	430a      	orrs	r2, r1
 80071b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00a      	beq.n	80071dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	430a      	orrs	r2, r1
 80071da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e0:	f003 0302 	and.w	r3, r3, #2
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d00a      	beq.n	80071fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	430a      	orrs	r2, r1
 80071fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007202:	f003 0304 	and.w	r3, r3, #4
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00a      	beq.n	8007220 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	430a      	orrs	r2, r1
 800721e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007224:	f003 0310 	and.w	r3, r3, #16
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00a      	beq.n	8007242 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007246:	f003 0320 	and.w	r3, r3, #32
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00a      	beq.n	8007264 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726c:	2b00      	cmp	r3, #0
 800726e:	d01a      	beq.n	80072a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800728e:	d10a      	bne.n	80072a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00a      	beq.n	80072c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	430a      	orrs	r2, r1
 80072c6:	605a      	str	r2, [r3, #4]
  }
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b098      	sub	sp, #96	@ 0x60
 80072d8:	af02      	add	r7, sp, #8
 80072da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072e4:	f7fa f910 	bl	8001508 <HAL_GetTick>
 80072e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f003 0308 	and.w	r3, r3, #8
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d12e      	bne.n	8007356 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007300:	2200      	movs	r2, #0
 8007302:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f88c 	bl	8007424 <UART_WaitOnFlagUntilTimeout>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d021      	beq.n	8007356 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731a:	e853 3f00 	ldrex	r3, [r3]
 800731e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007322:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007326:	653b      	str	r3, [r7, #80]	@ 0x50
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	461a      	mov	r2, r3
 800732e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007330:	647b      	str	r3, [r7, #68]	@ 0x44
 8007332:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007334:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007336:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007338:	e841 2300 	strex	r3, r2, [r1]
 800733c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800733e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1e6      	bne.n	8007312 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2220      	movs	r2, #32
 8007348:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	e062      	b.n	800741c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0304 	and.w	r3, r3, #4
 8007360:	2b04      	cmp	r3, #4
 8007362:	d149      	bne.n	80073f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007364:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007368:	9300      	str	r3, [sp, #0]
 800736a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800736c:	2200      	movs	r2, #0
 800736e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 f856 	bl	8007424 <UART_WaitOnFlagUntilTimeout>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d03c      	beq.n	80073f8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007386:	e853 3f00 	ldrex	r3, [r3]
 800738a:	623b      	str	r3, [r7, #32]
   return(result);
 800738c:	6a3b      	ldr	r3, [r7, #32]
 800738e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800739c:	633b      	str	r3, [r7, #48]	@ 0x30
 800739e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073a4:	e841 2300 	strex	r3, r2, [r1]
 80073a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1e6      	bne.n	800737e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3308      	adds	r3, #8
 80073b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	e853 3f00 	ldrex	r3, [r3]
 80073be:	60fb      	str	r3, [r7, #12]
   return(result);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f023 0301 	bic.w	r3, r3, #1
 80073c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	3308      	adds	r3, #8
 80073ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073d0:	61fa      	str	r2, [r7, #28]
 80073d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d4:	69b9      	ldr	r1, [r7, #24]
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	e841 2300 	strex	r3, r2, [r1]
 80073dc:	617b      	str	r3, [r7, #20]
   return(result);
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1e5      	bne.n	80073b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e011      	b.n	800741c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2220      	movs	r2, #32
 80073fc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2220      	movs	r2, #32
 8007402:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3758      	adds	r7, #88	@ 0x58
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	603b      	str	r3, [r7, #0]
 8007430:	4613      	mov	r3, r2
 8007432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007434:	e04f      	b.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800743c:	d04b      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800743e:	f7fa f863 	bl	8001508 <HAL_GetTick>
 8007442:	4602      	mov	r2, r0
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	1ad3      	subs	r3, r2, r3
 8007448:	69ba      	ldr	r2, [r7, #24]
 800744a:	429a      	cmp	r2, r3
 800744c:	d302      	bcc.n	8007454 <UART_WaitOnFlagUntilTimeout+0x30>
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e04e      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0304 	and.w	r3, r3, #4
 8007462:	2b00      	cmp	r3, #0
 8007464:	d037      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	2b80      	cmp	r3, #128	@ 0x80
 800746a:	d034      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2b40      	cmp	r3, #64	@ 0x40
 8007470:	d031      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	f003 0308 	and.w	r3, r3, #8
 800747c:	2b08      	cmp	r3, #8
 800747e:	d110      	bne.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2208      	movs	r2, #8
 8007486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f000 f8ff 	bl	800768c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2208      	movs	r2, #8
 8007492:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e029      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	69db      	ldr	r3, [r3, #28]
 80074a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074b0:	d111      	bne.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 f8e5 	bl	800768c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e00f      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69da      	ldr	r2, [r3, #28]
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	4013      	ands	r3, r2
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	bf0c      	ite	eq
 80074e6:	2301      	moveq	r3, #1
 80074e8:	2300      	movne	r3, #0
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	461a      	mov	r2, r3
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d0a0      	beq.n	8007436 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
	...

08007500 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b096      	sub	sp, #88	@ 0x58
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	4613      	mov	r3, r2
 800750c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	88fa      	ldrh	r2, [r7, #6]
 8007518:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2222      	movs	r2, #34	@ 0x22
 8007528:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007530:	2b00      	cmp	r3, #0
 8007532:	d028      	beq.n	8007586 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007538:	4a3e      	ldr	r2, [pc, #248]	@ (8007634 <UART_Start_Receive_DMA+0x134>)
 800753a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007540:	4a3d      	ldr	r2, [pc, #244]	@ (8007638 <UART_Start_Receive_DMA+0x138>)
 8007542:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007548:	4a3c      	ldr	r2, [pc, #240]	@ (800763c <UART_Start_Receive_DMA+0x13c>)
 800754a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007550:	2200      	movs	r2, #0
 8007552:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3324      	adds	r3, #36	@ 0x24
 800755e:	4619      	mov	r1, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007564:	461a      	mov	r2, r3
 8007566:	88fb      	ldrh	r3, [r7, #6]
 8007568:	f7fb fe20 	bl	80031ac <HAL_DMA_Start_IT>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d009      	beq.n	8007586 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2210      	movs	r2, #16
 8007576:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2220      	movs	r2, #32
 800757e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e051      	b.n	800762a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d018      	beq.n	80075c0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007596:	e853 3f00 	ldrex	r3, [r3]
 800759a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800759c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800759e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	461a      	mov	r2, r3
 80075aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075ae:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80075b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075b4:	e841 2300 	strex	r3, r2, [r1]
 80075b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80075ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1e6      	bne.n	800758e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	3308      	adds	r3, #8
 80075c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	e853 3f00 	ldrex	r3, [r3]
 80075ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d2:	f043 0301 	orr.w	r3, r3, #1
 80075d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	3308      	adds	r3, #8
 80075de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80075e0:	637a      	str	r2, [r7, #52]	@ 0x34
 80075e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80075ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1e5      	bne.n	80075c0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3308      	adds	r3, #8
 80075fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	e853 3f00 	ldrex	r3, [r3]
 8007602:	613b      	str	r3, [r7, #16]
   return(result);
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800760a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3308      	adds	r3, #8
 8007612:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007614:	623a      	str	r2, [r7, #32]
 8007616:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007618:	69f9      	ldr	r1, [r7, #28]
 800761a:	6a3a      	ldr	r2, [r7, #32]
 800761c:	e841 2300 	strex	r3, r2, [r1]
 8007620:	61bb      	str	r3, [r7, #24]
   return(result);
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1e5      	bne.n	80075f4 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3758      	adds	r7, #88	@ 0x58
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	0800780b 	.word	0x0800780b
 8007638:	08007937 	.word	0x08007937
 800763c:	08007975 	.word	0x08007975

08007640 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007640:	b480      	push	{r7}
 8007642:	b089      	sub	sp, #36	@ 0x24
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	60bb      	str	r3, [r7, #8]
   return(result);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800765c:	61fb      	str	r3, [r7, #28]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	61bb      	str	r3, [r7, #24]
 8007668:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	6979      	ldr	r1, [r7, #20]
 800766c:	69ba      	ldr	r2, [r7, #24]
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	613b      	str	r3, [r7, #16]
   return(result);
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e6      	bne.n	8007648 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2220      	movs	r2, #32
 800767e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8007680:	bf00      	nop
 8007682:	3724      	adds	r7, #36	@ 0x24
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800768c:	b480      	push	{r7}
 800768e:	b095      	sub	sp, #84	@ 0x54
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800769c:	e853 3f00 	ldrex	r3, [r3]
 80076a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80076b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076ba:	e841 2300 	strex	r3, r2, [r1]
 80076be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1e6      	bne.n	8007694 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3308      	adds	r3, #8
 80076cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	6a3b      	ldr	r3, [r7, #32]
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	f023 0301 	bic.w	r3, r3, #1
 80076dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	3308      	adds	r3, #8
 80076e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076ee:	e841 2300 	strex	r3, r2, [r1]
 80076f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1e5      	bne.n	80076c6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d118      	bne.n	8007734 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	e853 3f00 	ldrex	r3, [r3]
 800770e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f023 0310 	bic.w	r3, r3, #16
 8007716:	647b      	str	r3, [r7, #68]	@ 0x44
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	461a      	mov	r2, r3
 800771e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007720:	61bb      	str	r3, [r7, #24]
 8007722:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007724:	6979      	ldr	r1, [r7, #20]
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	e841 2300 	strex	r3, r2, [r1]
 800772c:	613b      	str	r3, [r7, #16]
   return(result);
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1e6      	bne.n	8007702 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2220      	movs	r2, #32
 8007738:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007748:	bf00      	nop
 800774a:	3754      	adds	r7, #84	@ 0x54
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b090      	sub	sp, #64	@ 0x40
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007760:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0320 	and.w	r3, r3, #32
 800776c:	2b00      	cmp	r3, #0
 800776e:	d137      	bne.n	80077e0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007772:	2200      	movs	r2, #0
 8007774:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	3308      	adds	r3, #8
 800777e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	623b      	str	r3, [r7, #32]
   return(result);
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800778e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3308      	adds	r3, #8
 8007796:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007798:	633a      	str	r2, [r7, #48]	@ 0x30
 800779a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800779e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077a0:	e841 2300 	strex	r3, r2, [r1]
 80077a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e5      	bne.n	8007778 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ca:	61fb      	str	r3, [r7, #28]
 80077cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	69b9      	ldr	r1, [r7, #24]
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	617b      	str	r3, [r7, #20]
   return(result);
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e6      	bne.n	80077ac <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077de:	e002      	b.n	80077e6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80077e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80077e2:	f7ff f9df 	bl	8006ba4 <HAL_UART_TxCpltCallback>
}
 80077e6:	bf00      	nop
 80077e8:	3740      	adds	r7, #64	@ 0x40
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b084      	sub	sp, #16
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f7ff f9db 	bl	8006bb8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007802:	bf00      	nop
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b09c      	sub	sp, #112	@ 0x70
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007816:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b00      	cmp	r3, #0
 8007824:	d171      	bne.n	800790a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007828:	2200      	movs	r2, #0
 800782a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800782e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007836:	e853 3f00 	ldrex	r3, [r3]
 800783a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800783c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800783e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007842:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	461a      	mov	r2, r3
 800784a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800784c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800784e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007850:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007852:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007854:	e841 2300 	strex	r3, r2, [r1]
 8007858:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800785a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800785c:	2b00      	cmp	r3, #0
 800785e:	d1e6      	bne.n	800782e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007860:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3308      	adds	r3, #8
 8007866:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786a:	e853 3f00 	ldrex	r3, [r3]
 800786e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007872:	f023 0301 	bic.w	r3, r3, #1
 8007876:	667b      	str	r3, [r7, #100]	@ 0x64
 8007878:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3308      	adds	r3, #8
 800787e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007880:	647a      	str	r2, [r7, #68]	@ 0x44
 8007882:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007886:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800788e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e5      	bne.n	8007860 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3308      	adds	r3, #8
 800789a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789e:	e853 3f00 	ldrex	r3, [r3]
 80078a2:	623b      	str	r3, [r7, #32]
   return(result);
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80078ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3308      	adds	r3, #8
 80078b2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80078b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80078b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078bc:	e841 2300 	strex	r3, r2, [r1]
 80078c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1e5      	bne.n	8007894 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80078c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078ca:	2220      	movs	r2, #32
 80078cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d118      	bne.n	800790a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f023 0310 	bic.w	r3, r3, #16
 80078ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078f6:	61fb      	str	r3, [r7, #28]
 80078f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fa:	69b9      	ldr	r1, [r7, #24]
 80078fc:	69fa      	ldr	r2, [r7, #28]
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	617b      	str	r3, [r7, #20]
   return(result);
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1e6      	bne.n	80078d8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800790a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800790c:	2200      	movs	r2, #0
 800790e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007910:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007914:	2b01      	cmp	r3, #1
 8007916:	d107      	bne.n	8007928 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007918:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800791a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800791e:	4619      	mov	r1, r3
 8007920:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007922:	f7ff f971 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007926:	e002      	b.n	800792e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007928:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800792a:	f7ff f94f 	bl	8006bcc <HAL_UART_RxCpltCallback>
}
 800792e:	bf00      	nop
 8007930:	3770      	adds	r7, #112	@ 0x70
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b084      	sub	sp, #16
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007942:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2201      	movs	r2, #1
 8007948:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800794e:	2b01      	cmp	r3, #1
 8007950:	d109      	bne.n	8007966 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007958:	085b      	lsrs	r3, r3, #1
 800795a:	b29b      	uxth	r3, r3
 800795c:	4619      	mov	r1, r3
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f7ff f952 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007964:	e002      	b.n	800796c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f7ff f93a 	bl	8006be0 <HAL_UART_RxHalfCpltCallback>
}
 800796c:	bf00      	nop
 800796e:	3710      	adds	r7, #16
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b086      	sub	sp, #24
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007980:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007986:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800798e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800799a:	2b80      	cmp	r3, #128	@ 0x80
 800799c:	d109      	bne.n	80079b2 <UART_DMAError+0x3e>
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	2b21      	cmp	r3, #33	@ 0x21
 80079a2:	d106      	bne.n	80079b2 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80079ac:	6978      	ldr	r0, [r7, #20]
 80079ae:	f7ff fe47 	bl	8007640 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079bc:	2b40      	cmp	r3, #64	@ 0x40
 80079be:	d109      	bne.n	80079d4 <UART_DMAError+0x60>
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2b22      	cmp	r3, #34	@ 0x22
 80079c4:	d106      	bne.n	80079d4 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80079ce:	6978      	ldr	r0, [r7, #20]
 80079d0:	f7ff fe5c 	bl	800768c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079da:	f043 0210 	orr.w	r2, r3, #16
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079e4:	6978      	ldr	r0, [r7, #20]
 80079e6:	f7ff f905 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079ea:	bf00      	nop
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b084      	sub	sp, #16
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f7ff f8ef 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a16:	bf00      	nop
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b088      	sub	sp, #32
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	e853 3f00 	ldrex	r3, [r3]
 8007a32:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a3a:	61fb      	str	r3, [r7, #28]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	461a      	mov	r2, r3
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	61bb      	str	r3, [r7, #24]
 8007a46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a48:	6979      	ldr	r1, [r7, #20]
 8007a4a:	69ba      	ldr	r2, [r7, #24]
 8007a4c:	e841 2300 	strex	r3, r2, [r1]
 8007a50:	613b      	str	r3, [r7, #16]
   return(result);
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1e6      	bne.n	8007a26 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2220      	movs	r2, #32
 8007a5c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7ff f89d 	bl	8006ba4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a6a:	bf00      	nop
 8007a6c:	3720      	adds	r7, #32
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007a72:	b480      	push	{r7}
 8007a74:	b083      	sub	sp, #12
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007a7a:	bf00      	nop
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
	...

08007a88 <sniprintf>:
 8007a88:	b40c      	push	{r2, r3}
 8007a8a:	b530      	push	{r4, r5, lr}
 8007a8c:	4b18      	ldr	r3, [pc, #96]	@ (8007af0 <sniprintf+0x68>)
 8007a8e:	1e0c      	subs	r4, r1, #0
 8007a90:	681d      	ldr	r5, [r3, #0]
 8007a92:	b09d      	sub	sp, #116	@ 0x74
 8007a94:	da08      	bge.n	8007aa8 <sniprintf+0x20>
 8007a96:	238b      	movs	r3, #139	@ 0x8b
 8007a98:	602b      	str	r3, [r5, #0]
 8007a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a9e:	b01d      	add	sp, #116	@ 0x74
 8007aa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007aa4:	b002      	add	sp, #8
 8007aa6:	4770      	bx	lr
 8007aa8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007aac:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ab0:	f04f 0300 	mov.w	r3, #0
 8007ab4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007ab6:	bf14      	ite	ne
 8007ab8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007abc:	4623      	moveq	r3, r4
 8007abe:	9304      	str	r3, [sp, #16]
 8007ac0:	9307      	str	r3, [sp, #28]
 8007ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007ac6:	9002      	str	r0, [sp, #8]
 8007ac8:	9006      	str	r0, [sp, #24]
 8007aca:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007ace:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007ad0:	ab21      	add	r3, sp, #132	@ 0x84
 8007ad2:	a902      	add	r1, sp, #8
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	9301      	str	r3, [sp, #4]
 8007ad8:	f000 f9a2 	bl	8007e20 <_svfiprintf_r>
 8007adc:	1c43      	adds	r3, r0, #1
 8007ade:	bfbc      	itt	lt
 8007ae0:	238b      	movlt	r3, #139	@ 0x8b
 8007ae2:	602b      	strlt	r3, [r5, #0]
 8007ae4:	2c00      	cmp	r4, #0
 8007ae6:	d0da      	beq.n	8007a9e <sniprintf+0x16>
 8007ae8:	9b02      	ldr	r3, [sp, #8]
 8007aea:	2200      	movs	r2, #0
 8007aec:	701a      	strb	r2, [r3, #0]
 8007aee:	e7d6      	b.n	8007a9e <sniprintf+0x16>
 8007af0:	2000000c 	.word	0x2000000c

08007af4 <memset>:
 8007af4:	4402      	add	r2, r0
 8007af6:	4603      	mov	r3, r0
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d100      	bne.n	8007afe <memset+0xa>
 8007afc:	4770      	bx	lr
 8007afe:	f803 1b01 	strb.w	r1, [r3], #1
 8007b02:	e7f9      	b.n	8007af8 <memset+0x4>

08007b04 <__errno>:
 8007b04:	4b01      	ldr	r3, [pc, #4]	@ (8007b0c <__errno+0x8>)
 8007b06:	6818      	ldr	r0, [r3, #0]
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop
 8007b0c:	2000000c 	.word	0x2000000c

08007b10 <__libc_init_array>:
 8007b10:	b570      	push	{r4, r5, r6, lr}
 8007b12:	4d0d      	ldr	r5, [pc, #52]	@ (8007b48 <__libc_init_array+0x38>)
 8007b14:	4c0d      	ldr	r4, [pc, #52]	@ (8007b4c <__libc_init_array+0x3c>)
 8007b16:	1b64      	subs	r4, r4, r5
 8007b18:	10a4      	asrs	r4, r4, #2
 8007b1a:	2600      	movs	r6, #0
 8007b1c:	42a6      	cmp	r6, r4
 8007b1e:	d109      	bne.n	8007b34 <__libc_init_array+0x24>
 8007b20:	4d0b      	ldr	r5, [pc, #44]	@ (8007b50 <__libc_init_array+0x40>)
 8007b22:	4c0c      	ldr	r4, [pc, #48]	@ (8007b54 <__libc_init_array+0x44>)
 8007b24:	f000 fc64 	bl	80083f0 <_init>
 8007b28:	1b64      	subs	r4, r4, r5
 8007b2a:	10a4      	asrs	r4, r4, #2
 8007b2c:	2600      	movs	r6, #0
 8007b2e:	42a6      	cmp	r6, r4
 8007b30:	d105      	bne.n	8007b3e <__libc_init_array+0x2e>
 8007b32:	bd70      	pop	{r4, r5, r6, pc}
 8007b34:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b38:	4798      	blx	r3
 8007b3a:	3601      	adds	r6, #1
 8007b3c:	e7ee      	b.n	8007b1c <__libc_init_array+0xc>
 8007b3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b42:	4798      	blx	r3
 8007b44:	3601      	adds	r6, #1
 8007b46:	e7f2      	b.n	8007b2e <__libc_init_array+0x1e>
 8007b48:	080084dc 	.word	0x080084dc
 8007b4c:	080084dc 	.word	0x080084dc
 8007b50:	080084dc 	.word	0x080084dc
 8007b54:	080084e0 	.word	0x080084e0

08007b58 <__retarget_lock_acquire_recursive>:
 8007b58:	4770      	bx	lr

08007b5a <__retarget_lock_release_recursive>:
 8007b5a:	4770      	bx	lr

08007b5c <memcpy>:
 8007b5c:	440a      	add	r2, r1
 8007b5e:	4291      	cmp	r1, r2
 8007b60:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b64:	d100      	bne.n	8007b68 <memcpy+0xc>
 8007b66:	4770      	bx	lr
 8007b68:	b510      	push	{r4, lr}
 8007b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b72:	4291      	cmp	r1, r2
 8007b74:	d1f9      	bne.n	8007b6a <memcpy+0xe>
 8007b76:	bd10      	pop	{r4, pc}

08007b78 <_free_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	2900      	cmp	r1, #0
 8007b7e:	d041      	beq.n	8007c04 <_free_r+0x8c>
 8007b80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b84:	1f0c      	subs	r4, r1, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	bfb8      	it	lt
 8007b8a:	18e4      	addlt	r4, r4, r3
 8007b8c:	f000 f8e0 	bl	8007d50 <__malloc_lock>
 8007b90:	4a1d      	ldr	r2, [pc, #116]	@ (8007c08 <_free_r+0x90>)
 8007b92:	6813      	ldr	r3, [r2, #0]
 8007b94:	b933      	cbnz	r3, 8007ba4 <_free_r+0x2c>
 8007b96:	6063      	str	r3, [r4, #4]
 8007b98:	6014      	str	r4, [r2, #0]
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ba0:	f000 b8dc 	b.w	8007d5c <__malloc_unlock>
 8007ba4:	42a3      	cmp	r3, r4
 8007ba6:	d908      	bls.n	8007bba <_free_r+0x42>
 8007ba8:	6820      	ldr	r0, [r4, #0]
 8007baa:	1821      	adds	r1, r4, r0
 8007bac:	428b      	cmp	r3, r1
 8007bae:	bf01      	itttt	eq
 8007bb0:	6819      	ldreq	r1, [r3, #0]
 8007bb2:	685b      	ldreq	r3, [r3, #4]
 8007bb4:	1809      	addeq	r1, r1, r0
 8007bb6:	6021      	streq	r1, [r4, #0]
 8007bb8:	e7ed      	b.n	8007b96 <_free_r+0x1e>
 8007bba:	461a      	mov	r2, r3
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	b10b      	cbz	r3, 8007bc4 <_free_r+0x4c>
 8007bc0:	42a3      	cmp	r3, r4
 8007bc2:	d9fa      	bls.n	8007bba <_free_r+0x42>
 8007bc4:	6811      	ldr	r1, [r2, #0]
 8007bc6:	1850      	adds	r0, r2, r1
 8007bc8:	42a0      	cmp	r0, r4
 8007bca:	d10b      	bne.n	8007be4 <_free_r+0x6c>
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	4401      	add	r1, r0
 8007bd0:	1850      	adds	r0, r2, r1
 8007bd2:	4283      	cmp	r3, r0
 8007bd4:	6011      	str	r1, [r2, #0]
 8007bd6:	d1e0      	bne.n	8007b9a <_free_r+0x22>
 8007bd8:	6818      	ldr	r0, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	6053      	str	r3, [r2, #4]
 8007bde:	4408      	add	r0, r1
 8007be0:	6010      	str	r0, [r2, #0]
 8007be2:	e7da      	b.n	8007b9a <_free_r+0x22>
 8007be4:	d902      	bls.n	8007bec <_free_r+0x74>
 8007be6:	230c      	movs	r3, #12
 8007be8:	602b      	str	r3, [r5, #0]
 8007bea:	e7d6      	b.n	8007b9a <_free_r+0x22>
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	1821      	adds	r1, r4, r0
 8007bf0:	428b      	cmp	r3, r1
 8007bf2:	bf04      	itt	eq
 8007bf4:	6819      	ldreq	r1, [r3, #0]
 8007bf6:	685b      	ldreq	r3, [r3, #4]
 8007bf8:	6063      	str	r3, [r4, #4]
 8007bfa:	bf04      	itt	eq
 8007bfc:	1809      	addeq	r1, r1, r0
 8007bfe:	6021      	streq	r1, [r4, #0]
 8007c00:	6054      	str	r4, [r2, #4]
 8007c02:	e7ca      	b.n	8007b9a <_free_r+0x22>
 8007c04:	bd38      	pop	{r3, r4, r5, pc}
 8007c06:	bf00      	nop
 8007c08:	20000508 	.word	0x20000508

08007c0c <sbrk_aligned>:
 8007c0c:	b570      	push	{r4, r5, r6, lr}
 8007c0e:	4e0f      	ldr	r6, [pc, #60]	@ (8007c4c <sbrk_aligned+0x40>)
 8007c10:	460c      	mov	r4, r1
 8007c12:	6831      	ldr	r1, [r6, #0]
 8007c14:	4605      	mov	r5, r0
 8007c16:	b911      	cbnz	r1, 8007c1e <sbrk_aligned+0x12>
 8007c18:	f000 fba4 	bl	8008364 <_sbrk_r>
 8007c1c:	6030      	str	r0, [r6, #0]
 8007c1e:	4621      	mov	r1, r4
 8007c20:	4628      	mov	r0, r5
 8007c22:	f000 fb9f 	bl	8008364 <_sbrk_r>
 8007c26:	1c43      	adds	r3, r0, #1
 8007c28:	d103      	bne.n	8007c32 <sbrk_aligned+0x26>
 8007c2a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c2e:	4620      	mov	r0, r4
 8007c30:	bd70      	pop	{r4, r5, r6, pc}
 8007c32:	1cc4      	adds	r4, r0, #3
 8007c34:	f024 0403 	bic.w	r4, r4, #3
 8007c38:	42a0      	cmp	r0, r4
 8007c3a:	d0f8      	beq.n	8007c2e <sbrk_aligned+0x22>
 8007c3c:	1a21      	subs	r1, r4, r0
 8007c3e:	4628      	mov	r0, r5
 8007c40:	f000 fb90 	bl	8008364 <_sbrk_r>
 8007c44:	3001      	adds	r0, #1
 8007c46:	d1f2      	bne.n	8007c2e <sbrk_aligned+0x22>
 8007c48:	e7ef      	b.n	8007c2a <sbrk_aligned+0x1e>
 8007c4a:	bf00      	nop
 8007c4c:	20000504 	.word	0x20000504

08007c50 <_malloc_r>:
 8007c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c54:	1ccd      	adds	r5, r1, #3
 8007c56:	f025 0503 	bic.w	r5, r5, #3
 8007c5a:	3508      	adds	r5, #8
 8007c5c:	2d0c      	cmp	r5, #12
 8007c5e:	bf38      	it	cc
 8007c60:	250c      	movcc	r5, #12
 8007c62:	2d00      	cmp	r5, #0
 8007c64:	4606      	mov	r6, r0
 8007c66:	db01      	blt.n	8007c6c <_malloc_r+0x1c>
 8007c68:	42a9      	cmp	r1, r5
 8007c6a:	d904      	bls.n	8007c76 <_malloc_r+0x26>
 8007c6c:	230c      	movs	r3, #12
 8007c6e:	6033      	str	r3, [r6, #0]
 8007c70:	2000      	movs	r0, #0
 8007c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d4c <_malloc_r+0xfc>
 8007c7a:	f000 f869 	bl	8007d50 <__malloc_lock>
 8007c7e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c82:	461c      	mov	r4, r3
 8007c84:	bb44      	cbnz	r4, 8007cd8 <_malloc_r+0x88>
 8007c86:	4629      	mov	r1, r5
 8007c88:	4630      	mov	r0, r6
 8007c8a:	f7ff ffbf 	bl	8007c0c <sbrk_aligned>
 8007c8e:	1c43      	adds	r3, r0, #1
 8007c90:	4604      	mov	r4, r0
 8007c92:	d158      	bne.n	8007d46 <_malloc_r+0xf6>
 8007c94:	f8d8 4000 	ldr.w	r4, [r8]
 8007c98:	4627      	mov	r7, r4
 8007c9a:	2f00      	cmp	r7, #0
 8007c9c:	d143      	bne.n	8007d26 <_malloc_r+0xd6>
 8007c9e:	2c00      	cmp	r4, #0
 8007ca0:	d04b      	beq.n	8007d3a <_malloc_r+0xea>
 8007ca2:	6823      	ldr	r3, [r4, #0]
 8007ca4:	4639      	mov	r1, r7
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	eb04 0903 	add.w	r9, r4, r3
 8007cac:	f000 fb5a 	bl	8008364 <_sbrk_r>
 8007cb0:	4581      	cmp	r9, r0
 8007cb2:	d142      	bne.n	8007d3a <_malloc_r+0xea>
 8007cb4:	6821      	ldr	r1, [r4, #0]
 8007cb6:	1a6d      	subs	r5, r5, r1
 8007cb8:	4629      	mov	r1, r5
 8007cba:	4630      	mov	r0, r6
 8007cbc:	f7ff ffa6 	bl	8007c0c <sbrk_aligned>
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d03a      	beq.n	8007d3a <_malloc_r+0xea>
 8007cc4:	6823      	ldr	r3, [r4, #0]
 8007cc6:	442b      	add	r3, r5
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	f8d8 3000 	ldr.w	r3, [r8]
 8007cce:	685a      	ldr	r2, [r3, #4]
 8007cd0:	bb62      	cbnz	r2, 8007d2c <_malloc_r+0xdc>
 8007cd2:	f8c8 7000 	str.w	r7, [r8]
 8007cd6:	e00f      	b.n	8007cf8 <_malloc_r+0xa8>
 8007cd8:	6822      	ldr	r2, [r4, #0]
 8007cda:	1b52      	subs	r2, r2, r5
 8007cdc:	d420      	bmi.n	8007d20 <_malloc_r+0xd0>
 8007cde:	2a0b      	cmp	r2, #11
 8007ce0:	d917      	bls.n	8007d12 <_malloc_r+0xc2>
 8007ce2:	1961      	adds	r1, r4, r5
 8007ce4:	42a3      	cmp	r3, r4
 8007ce6:	6025      	str	r5, [r4, #0]
 8007ce8:	bf18      	it	ne
 8007cea:	6059      	strne	r1, [r3, #4]
 8007cec:	6863      	ldr	r3, [r4, #4]
 8007cee:	bf08      	it	eq
 8007cf0:	f8c8 1000 	streq.w	r1, [r8]
 8007cf4:	5162      	str	r2, [r4, r5]
 8007cf6:	604b      	str	r3, [r1, #4]
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	f000 f82f 	bl	8007d5c <__malloc_unlock>
 8007cfe:	f104 000b 	add.w	r0, r4, #11
 8007d02:	1d23      	adds	r3, r4, #4
 8007d04:	f020 0007 	bic.w	r0, r0, #7
 8007d08:	1ac2      	subs	r2, r0, r3
 8007d0a:	bf1c      	itt	ne
 8007d0c:	1a1b      	subne	r3, r3, r0
 8007d0e:	50a3      	strne	r3, [r4, r2]
 8007d10:	e7af      	b.n	8007c72 <_malloc_r+0x22>
 8007d12:	6862      	ldr	r2, [r4, #4]
 8007d14:	42a3      	cmp	r3, r4
 8007d16:	bf0c      	ite	eq
 8007d18:	f8c8 2000 	streq.w	r2, [r8]
 8007d1c:	605a      	strne	r2, [r3, #4]
 8007d1e:	e7eb      	b.n	8007cf8 <_malloc_r+0xa8>
 8007d20:	4623      	mov	r3, r4
 8007d22:	6864      	ldr	r4, [r4, #4]
 8007d24:	e7ae      	b.n	8007c84 <_malloc_r+0x34>
 8007d26:	463c      	mov	r4, r7
 8007d28:	687f      	ldr	r7, [r7, #4]
 8007d2a:	e7b6      	b.n	8007c9a <_malloc_r+0x4a>
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	42a3      	cmp	r3, r4
 8007d32:	d1fb      	bne.n	8007d2c <_malloc_r+0xdc>
 8007d34:	2300      	movs	r3, #0
 8007d36:	6053      	str	r3, [r2, #4]
 8007d38:	e7de      	b.n	8007cf8 <_malloc_r+0xa8>
 8007d3a:	230c      	movs	r3, #12
 8007d3c:	6033      	str	r3, [r6, #0]
 8007d3e:	4630      	mov	r0, r6
 8007d40:	f000 f80c 	bl	8007d5c <__malloc_unlock>
 8007d44:	e794      	b.n	8007c70 <_malloc_r+0x20>
 8007d46:	6005      	str	r5, [r0, #0]
 8007d48:	e7d6      	b.n	8007cf8 <_malloc_r+0xa8>
 8007d4a:	bf00      	nop
 8007d4c:	20000508 	.word	0x20000508

08007d50 <__malloc_lock>:
 8007d50:	4801      	ldr	r0, [pc, #4]	@ (8007d58 <__malloc_lock+0x8>)
 8007d52:	f7ff bf01 	b.w	8007b58 <__retarget_lock_acquire_recursive>
 8007d56:	bf00      	nop
 8007d58:	20000500 	.word	0x20000500

08007d5c <__malloc_unlock>:
 8007d5c:	4801      	ldr	r0, [pc, #4]	@ (8007d64 <__malloc_unlock+0x8>)
 8007d5e:	f7ff befc 	b.w	8007b5a <__retarget_lock_release_recursive>
 8007d62:	bf00      	nop
 8007d64:	20000500 	.word	0x20000500

08007d68 <__ssputs_r>:
 8007d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d6c:	688e      	ldr	r6, [r1, #8]
 8007d6e:	461f      	mov	r7, r3
 8007d70:	42be      	cmp	r6, r7
 8007d72:	680b      	ldr	r3, [r1, #0]
 8007d74:	4682      	mov	sl, r0
 8007d76:	460c      	mov	r4, r1
 8007d78:	4690      	mov	r8, r2
 8007d7a:	d82d      	bhi.n	8007dd8 <__ssputs_r+0x70>
 8007d7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d84:	d026      	beq.n	8007dd4 <__ssputs_r+0x6c>
 8007d86:	6965      	ldr	r5, [r4, #20]
 8007d88:	6909      	ldr	r1, [r1, #16]
 8007d8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d8e:	eba3 0901 	sub.w	r9, r3, r1
 8007d92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d96:	1c7b      	adds	r3, r7, #1
 8007d98:	444b      	add	r3, r9
 8007d9a:	106d      	asrs	r5, r5, #1
 8007d9c:	429d      	cmp	r5, r3
 8007d9e:	bf38      	it	cc
 8007da0:	461d      	movcc	r5, r3
 8007da2:	0553      	lsls	r3, r2, #21
 8007da4:	d527      	bpl.n	8007df6 <__ssputs_r+0x8e>
 8007da6:	4629      	mov	r1, r5
 8007da8:	f7ff ff52 	bl	8007c50 <_malloc_r>
 8007dac:	4606      	mov	r6, r0
 8007dae:	b360      	cbz	r0, 8007e0a <__ssputs_r+0xa2>
 8007db0:	6921      	ldr	r1, [r4, #16]
 8007db2:	464a      	mov	r2, r9
 8007db4:	f7ff fed2 	bl	8007b5c <memcpy>
 8007db8:	89a3      	ldrh	r3, [r4, #12]
 8007dba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dc2:	81a3      	strh	r3, [r4, #12]
 8007dc4:	6126      	str	r6, [r4, #16]
 8007dc6:	6165      	str	r5, [r4, #20]
 8007dc8:	444e      	add	r6, r9
 8007dca:	eba5 0509 	sub.w	r5, r5, r9
 8007dce:	6026      	str	r6, [r4, #0]
 8007dd0:	60a5      	str	r5, [r4, #8]
 8007dd2:	463e      	mov	r6, r7
 8007dd4:	42be      	cmp	r6, r7
 8007dd6:	d900      	bls.n	8007dda <__ssputs_r+0x72>
 8007dd8:	463e      	mov	r6, r7
 8007dda:	6820      	ldr	r0, [r4, #0]
 8007ddc:	4632      	mov	r2, r6
 8007dde:	4641      	mov	r1, r8
 8007de0:	f000 faa6 	bl	8008330 <memmove>
 8007de4:	68a3      	ldr	r3, [r4, #8]
 8007de6:	1b9b      	subs	r3, r3, r6
 8007de8:	60a3      	str	r3, [r4, #8]
 8007dea:	6823      	ldr	r3, [r4, #0]
 8007dec:	4433      	add	r3, r6
 8007dee:	6023      	str	r3, [r4, #0]
 8007df0:	2000      	movs	r0, #0
 8007df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007df6:	462a      	mov	r2, r5
 8007df8:	f000 fac4 	bl	8008384 <_realloc_r>
 8007dfc:	4606      	mov	r6, r0
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d1e0      	bne.n	8007dc4 <__ssputs_r+0x5c>
 8007e02:	6921      	ldr	r1, [r4, #16]
 8007e04:	4650      	mov	r0, sl
 8007e06:	f7ff feb7 	bl	8007b78 <_free_r>
 8007e0a:	230c      	movs	r3, #12
 8007e0c:	f8ca 3000 	str.w	r3, [sl]
 8007e10:	89a3      	ldrh	r3, [r4, #12]
 8007e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e16:	81a3      	strh	r3, [r4, #12]
 8007e18:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1c:	e7e9      	b.n	8007df2 <__ssputs_r+0x8a>
	...

08007e20 <_svfiprintf_r>:
 8007e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e24:	4698      	mov	r8, r3
 8007e26:	898b      	ldrh	r3, [r1, #12]
 8007e28:	061b      	lsls	r3, r3, #24
 8007e2a:	b09d      	sub	sp, #116	@ 0x74
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	460d      	mov	r5, r1
 8007e30:	4614      	mov	r4, r2
 8007e32:	d510      	bpl.n	8007e56 <_svfiprintf_r+0x36>
 8007e34:	690b      	ldr	r3, [r1, #16]
 8007e36:	b973      	cbnz	r3, 8007e56 <_svfiprintf_r+0x36>
 8007e38:	2140      	movs	r1, #64	@ 0x40
 8007e3a:	f7ff ff09 	bl	8007c50 <_malloc_r>
 8007e3e:	6028      	str	r0, [r5, #0]
 8007e40:	6128      	str	r0, [r5, #16]
 8007e42:	b930      	cbnz	r0, 8007e52 <_svfiprintf_r+0x32>
 8007e44:	230c      	movs	r3, #12
 8007e46:	603b      	str	r3, [r7, #0]
 8007e48:	f04f 30ff 	mov.w	r0, #4294967295
 8007e4c:	b01d      	add	sp, #116	@ 0x74
 8007e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e52:	2340      	movs	r3, #64	@ 0x40
 8007e54:	616b      	str	r3, [r5, #20]
 8007e56:	2300      	movs	r3, #0
 8007e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e5a:	2320      	movs	r3, #32
 8007e5c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e60:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e64:	2330      	movs	r3, #48	@ 0x30
 8007e66:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008004 <_svfiprintf_r+0x1e4>
 8007e6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e6e:	f04f 0901 	mov.w	r9, #1
 8007e72:	4623      	mov	r3, r4
 8007e74:	469a      	mov	sl, r3
 8007e76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e7a:	b10a      	cbz	r2, 8007e80 <_svfiprintf_r+0x60>
 8007e7c:	2a25      	cmp	r2, #37	@ 0x25
 8007e7e:	d1f9      	bne.n	8007e74 <_svfiprintf_r+0x54>
 8007e80:	ebba 0b04 	subs.w	fp, sl, r4
 8007e84:	d00b      	beq.n	8007e9e <_svfiprintf_r+0x7e>
 8007e86:	465b      	mov	r3, fp
 8007e88:	4622      	mov	r2, r4
 8007e8a:	4629      	mov	r1, r5
 8007e8c:	4638      	mov	r0, r7
 8007e8e:	f7ff ff6b 	bl	8007d68 <__ssputs_r>
 8007e92:	3001      	adds	r0, #1
 8007e94:	f000 80a7 	beq.w	8007fe6 <_svfiprintf_r+0x1c6>
 8007e98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e9a:	445a      	add	r2, fp
 8007e9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f000 809f 	beq.w	8007fe6 <_svfiprintf_r+0x1c6>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8007eae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007eb2:	f10a 0a01 	add.w	sl, sl, #1
 8007eb6:	9304      	str	r3, [sp, #16]
 8007eb8:	9307      	str	r3, [sp, #28]
 8007eba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ebe:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ec0:	4654      	mov	r4, sl
 8007ec2:	2205      	movs	r2, #5
 8007ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ec8:	484e      	ldr	r0, [pc, #312]	@ (8008004 <_svfiprintf_r+0x1e4>)
 8007eca:	f7f8 f981 	bl	80001d0 <memchr>
 8007ece:	9a04      	ldr	r2, [sp, #16]
 8007ed0:	b9d8      	cbnz	r0, 8007f0a <_svfiprintf_r+0xea>
 8007ed2:	06d0      	lsls	r0, r2, #27
 8007ed4:	bf44      	itt	mi
 8007ed6:	2320      	movmi	r3, #32
 8007ed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007edc:	0711      	lsls	r1, r2, #28
 8007ede:	bf44      	itt	mi
 8007ee0:	232b      	movmi	r3, #43	@ 0x2b
 8007ee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ee6:	f89a 3000 	ldrb.w	r3, [sl]
 8007eea:	2b2a      	cmp	r3, #42	@ 0x2a
 8007eec:	d015      	beq.n	8007f1a <_svfiprintf_r+0xfa>
 8007eee:	9a07      	ldr	r2, [sp, #28]
 8007ef0:	4654      	mov	r4, sl
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	f04f 0c0a 	mov.w	ip, #10
 8007ef8:	4621      	mov	r1, r4
 8007efa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007efe:	3b30      	subs	r3, #48	@ 0x30
 8007f00:	2b09      	cmp	r3, #9
 8007f02:	d94b      	bls.n	8007f9c <_svfiprintf_r+0x17c>
 8007f04:	b1b0      	cbz	r0, 8007f34 <_svfiprintf_r+0x114>
 8007f06:	9207      	str	r2, [sp, #28]
 8007f08:	e014      	b.n	8007f34 <_svfiprintf_r+0x114>
 8007f0a:	eba0 0308 	sub.w	r3, r0, r8
 8007f0e:	fa09 f303 	lsl.w	r3, r9, r3
 8007f12:	4313      	orrs	r3, r2
 8007f14:	9304      	str	r3, [sp, #16]
 8007f16:	46a2      	mov	sl, r4
 8007f18:	e7d2      	b.n	8007ec0 <_svfiprintf_r+0xa0>
 8007f1a:	9b03      	ldr	r3, [sp, #12]
 8007f1c:	1d19      	adds	r1, r3, #4
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	9103      	str	r1, [sp, #12]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	bfbb      	ittet	lt
 8007f26:	425b      	neglt	r3, r3
 8007f28:	f042 0202 	orrlt.w	r2, r2, #2
 8007f2c:	9307      	strge	r3, [sp, #28]
 8007f2e:	9307      	strlt	r3, [sp, #28]
 8007f30:	bfb8      	it	lt
 8007f32:	9204      	strlt	r2, [sp, #16]
 8007f34:	7823      	ldrb	r3, [r4, #0]
 8007f36:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f38:	d10a      	bne.n	8007f50 <_svfiprintf_r+0x130>
 8007f3a:	7863      	ldrb	r3, [r4, #1]
 8007f3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f3e:	d132      	bne.n	8007fa6 <_svfiprintf_r+0x186>
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	1d1a      	adds	r2, r3, #4
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	9203      	str	r2, [sp, #12]
 8007f48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f4c:	3402      	adds	r4, #2
 8007f4e:	9305      	str	r3, [sp, #20]
 8007f50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008014 <_svfiprintf_r+0x1f4>
 8007f54:	7821      	ldrb	r1, [r4, #0]
 8007f56:	2203      	movs	r2, #3
 8007f58:	4650      	mov	r0, sl
 8007f5a:	f7f8 f939 	bl	80001d0 <memchr>
 8007f5e:	b138      	cbz	r0, 8007f70 <_svfiprintf_r+0x150>
 8007f60:	9b04      	ldr	r3, [sp, #16]
 8007f62:	eba0 000a 	sub.w	r0, r0, sl
 8007f66:	2240      	movs	r2, #64	@ 0x40
 8007f68:	4082      	lsls	r2, r0
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	3401      	adds	r4, #1
 8007f6e:	9304      	str	r3, [sp, #16]
 8007f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f74:	4824      	ldr	r0, [pc, #144]	@ (8008008 <_svfiprintf_r+0x1e8>)
 8007f76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f7a:	2206      	movs	r2, #6
 8007f7c:	f7f8 f928 	bl	80001d0 <memchr>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	d036      	beq.n	8007ff2 <_svfiprintf_r+0x1d2>
 8007f84:	4b21      	ldr	r3, [pc, #132]	@ (800800c <_svfiprintf_r+0x1ec>)
 8007f86:	bb1b      	cbnz	r3, 8007fd0 <_svfiprintf_r+0x1b0>
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	3307      	adds	r3, #7
 8007f8c:	f023 0307 	bic.w	r3, r3, #7
 8007f90:	3308      	adds	r3, #8
 8007f92:	9303      	str	r3, [sp, #12]
 8007f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f96:	4433      	add	r3, r6
 8007f98:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f9a:	e76a      	b.n	8007e72 <_svfiprintf_r+0x52>
 8007f9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fa0:	460c      	mov	r4, r1
 8007fa2:	2001      	movs	r0, #1
 8007fa4:	e7a8      	b.n	8007ef8 <_svfiprintf_r+0xd8>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	3401      	adds	r4, #1
 8007faa:	9305      	str	r3, [sp, #20]
 8007fac:	4619      	mov	r1, r3
 8007fae:	f04f 0c0a 	mov.w	ip, #10
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fb8:	3a30      	subs	r2, #48	@ 0x30
 8007fba:	2a09      	cmp	r2, #9
 8007fbc:	d903      	bls.n	8007fc6 <_svfiprintf_r+0x1a6>
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d0c6      	beq.n	8007f50 <_svfiprintf_r+0x130>
 8007fc2:	9105      	str	r1, [sp, #20]
 8007fc4:	e7c4      	b.n	8007f50 <_svfiprintf_r+0x130>
 8007fc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fca:	4604      	mov	r4, r0
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e7f0      	b.n	8007fb2 <_svfiprintf_r+0x192>
 8007fd0:	ab03      	add	r3, sp, #12
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	462a      	mov	r2, r5
 8007fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8008010 <_svfiprintf_r+0x1f0>)
 8007fd8:	a904      	add	r1, sp, #16
 8007fda:	4638      	mov	r0, r7
 8007fdc:	f3af 8000 	nop.w
 8007fe0:	1c42      	adds	r2, r0, #1
 8007fe2:	4606      	mov	r6, r0
 8007fe4:	d1d6      	bne.n	8007f94 <_svfiprintf_r+0x174>
 8007fe6:	89ab      	ldrh	r3, [r5, #12]
 8007fe8:	065b      	lsls	r3, r3, #25
 8007fea:	f53f af2d 	bmi.w	8007e48 <_svfiprintf_r+0x28>
 8007fee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ff0:	e72c      	b.n	8007e4c <_svfiprintf_r+0x2c>
 8007ff2:	ab03      	add	r3, sp, #12
 8007ff4:	9300      	str	r3, [sp, #0]
 8007ff6:	462a      	mov	r2, r5
 8007ff8:	4b05      	ldr	r3, [pc, #20]	@ (8008010 <_svfiprintf_r+0x1f0>)
 8007ffa:	a904      	add	r1, sp, #16
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	f000 f879 	bl	80080f4 <_printf_i>
 8008002:	e7ed      	b.n	8007fe0 <_svfiprintf_r+0x1c0>
 8008004:	080084a0 	.word	0x080084a0
 8008008:	080084aa 	.word	0x080084aa
 800800c:	00000000 	.word	0x00000000
 8008010:	08007d69 	.word	0x08007d69
 8008014:	080084a6 	.word	0x080084a6

08008018 <_printf_common>:
 8008018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800801c:	4616      	mov	r6, r2
 800801e:	4698      	mov	r8, r3
 8008020:	688a      	ldr	r2, [r1, #8]
 8008022:	690b      	ldr	r3, [r1, #16]
 8008024:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008028:	4293      	cmp	r3, r2
 800802a:	bfb8      	it	lt
 800802c:	4613      	movlt	r3, r2
 800802e:	6033      	str	r3, [r6, #0]
 8008030:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008034:	4607      	mov	r7, r0
 8008036:	460c      	mov	r4, r1
 8008038:	b10a      	cbz	r2, 800803e <_printf_common+0x26>
 800803a:	3301      	adds	r3, #1
 800803c:	6033      	str	r3, [r6, #0]
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	0699      	lsls	r1, r3, #26
 8008042:	bf42      	ittt	mi
 8008044:	6833      	ldrmi	r3, [r6, #0]
 8008046:	3302      	addmi	r3, #2
 8008048:	6033      	strmi	r3, [r6, #0]
 800804a:	6825      	ldr	r5, [r4, #0]
 800804c:	f015 0506 	ands.w	r5, r5, #6
 8008050:	d106      	bne.n	8008060 <_printf_common+0x48>
 8008052:	f104 0a19 	add.w	sl, r4, #25
 8008056:	68e3      	ldr	r3, [r4, #12]
 8008058:	6832      	ldr	r2, [r6, #0]
 800805a:	1a9b      	subs	r3, r3, r2
 800805c:	42ab      	cmp	r3, r5
 800805e:	dc26      	bgt.n	80080ae <_printf_common+0x96>
 8008060:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008064:	6822      	ldr	r2, [r4, #0]
 8008066:	3b00      	subs	r3, #0
 8008068:	bf18      	it	ne
 800806a:	2301      	movne	r3, #1
 800806c:	0692      	lsls	r2, r2, #26
 800806e:	d42b      	bmi.n	80080c8 <_printf_common+0xb0>
 8008070:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008074:	4641      	mov	r1, r8
 8008076:	4638      	mov	r0, r7
 8008078:	47c8      	blx	r9
 800807a:	3001      	adds	r0, #1
 800807c:	d01e      	beq.n	80080bc <_printf_common+0xa4>
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	6922      	ldr	r2, [r4, #16]
 8008082:	f003 0306 	and.w	r3, r3, #6
 8008086:	2b04      	cmp	r3, #4
 8008088:	bf02      	ittt	eq
 800808a:	68e5      	ldreq	r5, [r4, #12]
 800808c:	6833      	ldreq	r3, [r6, #0]
 800808e:	1aed      	subeq	r5, r5, r3
 8008090:	68a3      	ldr	r3, [r4, #8]
 8008092:	bf0c      	ite	eq
 8008094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008098:	2500      	movne	r5, #0
 800809a:	4293      	cmp	r3, r2
 800809c:	bfc4      	itt	gt
 800809e:	1a9b      	subgt	r3, r3, r2
 80080a0:	18ed      	addgt	r5, r5, r3
 80080a2:	2600      	movs	r6, #0
 80080a4:	341a      	adds	r4, #26
 80080a6:	42b5      	cmp	r5, r6
 80080a8:	d11a      	bne.n	80080e0 <_printf_common+0xc8>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e008      	b.n	80080c0 <_printf_common+0xa8>
 80080ae:	2301      	movs	r3, #1
 80080b0:	4652      	mov	r2, sl
 80080b2:	4641      	mov	r1, r8
 80080b4:	4638      	mov	r0, r7
 80080b6:	47c8      	blx	r9
 80080b8:	3001      	adds	r0, #1
 80080ba:	d103      	bne.n	80080c4 <_printf_common+0xac>
 80080bc:	f04f 30ff 	mov.w	r0, #4294967295
 80080c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080c4:	3501      	adds	r5, #1
 80080c6:	e7c6      	b.n	8008056 <_printf_common+0x3e>
 80080c8:	18e1      	adds	r1, r4, r3
 80080ca:	1c5a      	adds	r2, r3, #1
 80080cc:	2030      	movs	r0, #48	@ 0x30
 80080ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080d2:	4422      	add	r2, r4
 80080d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080dc:	3302      	adds	r3, #2
 80080de:	e7c7      	b.n	8008070 <_printf_common+0x58>
 80080e0:	2301      	movs	r3, #1
 80080e2:	4622      	mov	r2, r4
 80080e4:	4641      	mov	r1, r8
 80080e6:	4638      	mov	r0, r7
 80080e8:	47c8      	blx	r9
 80080ea:	3001      	adds	r0, #1
 80080ec:	d0e6      	beq.n	80080bc <_printf_common+0xa4>
 80080ee:	3601      	adds	r6, #1
 80080f0:	e7d9      	b.n	80080a6 <_printf_common+0x8e>
	...

080080f4 <_printf_i>:
 80080f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080f8:	7e0f      	ldrb	r7, [r1, #24]
 80080fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080fc:	2f78      	cmp	r7, #120	@ 0x78
 80080fe:	4691      	mov	r9, r2
 8008100:	4680      	mov	r8, r0
 8008102:	460c      	mov	r4, r1
 8008104:	469a      	mov	sl, r3
 8008106:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800810a:	d807      	bhi.n	800811c <_printf_i+0x28>
 800810c:	2f62      	cmp	r7, #98	@ 0x62
 800810e:	d80a      	bhi.n	8008126 <_printf_i+0x32>
 8008110:	2f00      	cmp	r7, #0
 8008112:	f000 80d1 	beq.w	80082b8 <_printf_i+0x1c4>
 8008116:	2f58      	cmp	r7, #88	@ 0x58
 8008118:	f000 80b8 	beq.w	800828c <_printf_i+0x198>
 800811c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008120:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008124:	e03a      	b.n	800819c <_printf_i+0xa8>
 8008126:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800812a:	2b15      	cmp	r3, #21
 800812c:	d8f6      	bhi.n	800811c <_printf_i+0x28>
 800812e:	a101      	add	r1, pc, #4	@ (adr r1, 8008134 <_printf_i+0x40>)
 8008130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008134:	0800818d 	.word	0x0800818d
 8008138:	080081a1 	.word	0x080081a1
 800813c:	0800811d 	.word	0x0800811d
 8008140:	0800811d 	.word	0x0800811d
 8008144:	0800811d 	.word	0x0800811d
 8008148:	0800811d 	.word	0x0800811d
 800814c:	080081a1 	.word	0x080081a1
 8008150:	0800811d 	.word	0x0800811d
 8008154:	0800811d 	.word	0x0800811d
 8008158:	0800811d 	.word	0x0800811d
 800815c:	0800811d 	.word	0x0800811d
 8008160:	0800829f 	.word	0x0800829f
 8008164:	080081cb 	.word	0x080081cb
 8008168:	08008259 	.word	0x08008259
 800816c:	0800811d 	.word	0x0800811d
 8008170:	0800811d 	.word	0x0800811d
 8008174:	080082c1 	.word	0x080082c1
 8008178:	0800811d 	.word	0x0800811d
 800817c:	080081cb 	.word	0x080081cb
 8008180:	0800811d 	.word	0x0800811d
 8008184:	0800811d 	.word	0x0800811d
 8008188:	08008261 	.word	0x08008261
 800818c:	6833      	ldr	r3, [r6, #0]
 800818e:	1d1a      	adds	r2, r3, #4
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	6032      	str	r2, [r6, #0]
 8008194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008198:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800819c:	2301      	movs	r3, #1
 800819e:	e09c      	b.n	80082da <_printf_i+0x1e6>
 80081a0:	6833      	ldr	r3, [r6, #0]
 80081a2:	6820      	ldr	r0, [r4, #0]
 80081a4:	1d19      	adds	r1, r3, #4
 80081a6:	6031      	str	r1, [r6, #0]
 80081a8:	0606      	lsls	r6, r0, #24
 80081aa:	d501      	bpl.n	80081b0 <_printf_i+0xbc>
 80081ac:	681d      	ldr	r5, [r3, #0]
 80081ae:	e003      	b.n	80081b8 <_printf_i+0xc4>
 80081b0:	0645      	lsls	r5, r0, #25
 80081b2:	d5fb      	bpl.n	80081ac <_printf_i+0xb8>
 80081b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081b8:	2d00      	cmp	r5, #0
 80081ba:	da03      	bge.n	80081c4 <_printf_i+0xd0>
 80081bc:	232d      	movs	r3, #45	@ 0x2d
 80081be:	426d      	negs	r5, r5
 80081c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081c4:	4858      	ldr	r0, [pc, #352]	@ (8008328 <_printf_i+0x234>)
 80081c6:	230a      	movs	r3, #10
 80081c8:	e011      	b.n	80081ee <_printf_i+0xfa>
 80081ca:	6821      	ldr	r1, [r4, #0]
 80081cc:	6833      	ldr	r3, [r6, #0]
 80081ce:	0608      	lsls	r0, r1, #24
 80081d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80081d4:	d402      	bmi.n	80081dc <_printf_i+0xe8>
 80081d6:	0649      	lsls	r1, r1, #25
 80081d8:	bf48      	it	mi
 80081da:	b2ad      	uxthmi	r5, r5
 80081dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80081de:	4852      	ldr	r0, [pc, #328]	@ (8008328 <_printf_i+0x234>)
 80081e0:	6033      	str	r3, [r6, #0]
 80081e2:	bf14      	ite	ne
 80081e4:	230a      	movne	r3, #10
 80081e6:	2308      	moveq	r3, #8
 80081e8:	2100      	movs	r1, #0
 80081ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081ee:	6866      	ldr	r6, [r4, #4]
 80081f0:	60a6      	str	r6, [r4, #8]
 80081f2:	2e00      	cmp	r6, #0
 80081f4:	db05      	blt.n	8008202 <_printf_i+0x10e>
 80081f6:	6821      	ldr	r1, [r4, #0]
 80081f8:	432e      	orrs	r6, r5
 80081fa:	f021 0104 	bic.w	r1, r1, #4
 80081fe:	6021      	str	r1, [r4, #0]
 8008200:	d04b      	beq.n	800829a <_printf_i+0x1a6>
 8008202:	4616      	mov	r6, r2
 8008204:	fbb5 f1f3 	udiv	r1, r5, r3
 8008208:	fb03 5711 	mls	r7, r3, r1, r5
 800820c:	5dc7      	ldrb	r7, [r0, r7]
 800820e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008212:	462f      	mov	r7, r5
 8008214:	42bb      	cmp	r3, r7
 8008216:	460d      	mov	r5, r1
 8008218:	d9f4      	bls.n	8008204 <_printf_i+0x110>
 800821a:	2b08      	cmp	r3, #8
 800821c:	d10b      	bne.n	8008236 <_printf_i+0x142>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	07df      	lsls	r7, r3, #31
 8008222:	d508      	bpl.n	8008236 <_printf_i+0x142>
 8008224:	6923      	ldr	r3, [r4, #16]
 8008226:	6861      	ldr	r1, [r4, #4]
 8008228:	4299      	cmp	r1, r3
 800822a:	bfde      	ittt	le
 800822c:	2330      	movle	r3, #48	@ 0x30
 800822e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008232:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008236:	1b92      	subs	r2, r2, r6
 8008238:	6122      	str	r2, [r4, #16]
 800823a:	f8cd a000 	str.w	sl, [sp]
 800823e:	464b      	mov	r3, r9
 8008240:	aa03      	add	r2, sp, #12
 8008242:	4621      	mov	r1, r4
 8008244:	4640      	mov	r0, r8
 8008246:	f7ff fee7 	bl	8008018 <_printf_common>
 800824a:	3001      	adds	r0, #1
 800824c:	d14a      	bne.n	80082e4 <_printf_i+0x1f0>
 800824e:	f04f 30ff 	mov.w	r0, #4294967295
 8008252:	b004      	add	sp, #16
 8008254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	f043 0320 	orr.w	r3, r3, #32
 800825e:	6023      	str	r3, [r4, #0]
 8008260:	4832      	ldr	r0, [pc, #200]	@ (800832c <_printf_i+0x238>)
 8008262:	2778      	movs	r7, #120	@ 0x78
 8008264:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008268:	6823      	ldr	r3, [r4, #0]
 800826a:	6831      	ldr	r1, [r6, #0]
 800826c:	061f      	lsls	r7, r3, #24
 800826e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008272:	d402      	bmi.n	800827a <_printf_i+0x186>
 8008274:	065f      	lsls	r7, r3, #25
 8008276:	bf48      	it	mi
 8008278:	b2ad      	uxthmi	r5, r5
 800827a:	6031      	str	r1, [r6, #0]
 800827c:	07d9      	lsls	r1, r3, #31
 800827e:	bf44      	itt	mi
 8008280:	f043 0320 	orrmi.w	r3, r3, #32
 8008284:	6023      	strmi	r3, [r4, #0]
 8008286:	b11d      	cbz	r5, 8008290 <_printf_i+0x19c>
 8008288:	2310      	movs	r3, #16
 800828a:	e7ad      	b.n	80081e8 <_printf_i+0xf4>
 800828c:	4826      	ldr	r0, [pc, #152]	@ (8008328 <_printf_i+0x234>)
 800828e:	e7e9      	b.n	8008264 <_printf_i+0x170>
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	f023 0320 	bic.w	r3, r3, #32
 8008296:	6023      	str	r3, [r4, #0]
 8008298:	e7f6      	b.n	8008288 <_printf_i+0x194>
 800829a:	4616      	mov	r6, r2
 800829c:	e7bd      	b.n	800821a <_printf_i+0x126>
 800829e:	6833      	ldr	r3, [r6, #0]
 80082a0:	6825      	ldr	r5, [r4, #0]
 80082a2:	6961      	ldr	r1, [r4, #20]
 80082a4:	1d18      	adds	r0, r3, #4
 80082a6:	6030      	str	r0, [r6, #0]
 80082a8:	062e      	lsls	r6, r5, #24
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	d501      	bpl.n	80082b2 <_printf_i+0x1be>
 80082ae:	6019      	str	r1, [r3, #0]
 80082b0:	e002      	b.n	80082b8 <_printf_i+0x1c4>
 80082b2:	0668      	lsls	r0, r5, #25
 80082b4:	d5fb      	bpl.n	80082ae <_printf_i+0x1ba>
 80082b6:	8019      	strh	r1, [r3, #0]
 80082b8:	2300      	movs	r3, #0
 80082ba:	6123      	str	r3, [r4, #16]
 80082bc:	4616      	mov	r6, r2
 80082be:	e7bc      	b.n	800823a <_printf_i+0x146>
 80082c0:	6833      	ldr	r3, [r6, #0]
 80082c2:	1d1a      	adds	r2, r3, #4
 80082c4:	6032      	str	r2, [r6, #0]
 80082c6:	681e      	ldr	r6, [r3, #0]
 80082c8:	6862      	ldr	r2, [r4, #4]
 80082ca:	2100      	movs	r1, #0
 80082cc:	4630      	mov	r0, r6
 80082ce:	f7f7 ff7f 	bl	80001d0 <memchr>
 80082d2:	b108      	cbz	r0, 80082d8 <_printf_i+0x1e4>
 80082d4:	1b80      	subs	r0, r0, r6
 80082d6:	6060      	str	r0, [r4, #4]
 80082d8:	6863      	ldr	r3, [r4, #4]
 80082da:	6123      	str	r3, [r4, #16]
 80082dc:	2300      	movs	r3, #0
 80082de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082e2:	e7aa      	b.n	800823a <_printf_i+0x146>
 80082e4:	6923      	ldr	r3, [r4, #16]
 80082e6:	4632      	mov	r2, r6
 80082e8:	4649      	mov	r1, r9
 80082ea:	4640      	mov	r0, r8
 80082ec:	47d0      	blx	sl
 80082ee:	3001      	adds	r0, #1
 80082f0:	d0ad      	beq.n	800824e <_printf_i+0x15a>
 80082f2:	6823      	ldr	r3, [r4, #0]
 80082f4:	079b      	lsls	r3, r3, #30
 80082f6:	d413      	bmi.n	8008320 <_printf_i+0x22c>
 80082f8:	68e0      	ldr	r0, [r4, #12]
 80082fa:	9b03      	ldr	r3, [sp, #12]
 80082fc:	4298      	cmp	r0, r3
 80082fe:	bfb8      	it	lt
 8008300:	4618      	movlt	r0, r3
 8008302:	e7a6      	b.n	8008252 <_printf_i+0x15e>
 8008304:	2301      	movs	r3, #1
 8008306:	4632      	mov	r2, r6
 8008308:	4649      	mov	r1, r9
 800830a:	4640      	mov	r0, r8
 800830c:	47d0      	blx	sl
 800830e:	3001      	adds	r0, #1
 8008310:	d09d      	beq.n	800824e <_printf_i+0x15a>
 8008312:	3501      	adds	r5, #1
 8008314:	68e3      	ldr	r3, [r4, #12]
 8008316:	9903      	ldr	r1, [sp, #12]
 8008318:	1a5b      	subs	r3, r3, r1
 800831a:	42ab      	cmp	r3, r5
 800831c:	dcf2      	bgt.n	8008304 <_printf_i+0x210>
 800831e:	e7eb      	b.n	80082f8 <_printf_i+0x204>
 8008320:	2500      	movs	r5, #0
 8008322:	f104 0619 	add.w	r6, r4, #25
 8008326:	e7f5      	b.n	8008314 <_printf_i+0x220>
 8008328:	080084b1 	.word	0x080084b1
 800832c:	080084c2 	.word	0x080084c2

08008330 <memmove>:
 8008330:	4288      	cmp	r0, r1
 8008332:	b510      	push	{r4, lr}
 8008334:	eb01 0402 	add.w	r4, r1, r2
 8008338:	d902      	bls.n	8008340 <memmove+0x10>
 800833a:	4284      	cmp	r4, r0
 800833c:	4623      	mov	r3, r4
 800833e:	d807      	bhi.n	8008350 <memmove+0x20>
 8008340:	1e43      	subs	r3, r0, #1
 8008342:	42a1      	cmp	r1, r4
 8008344:	d008      	beq.n	8008358 <memmove+0x28>
 8008346:	f811 2b01 	ldrb.w	r2, [r1], #1
 800834a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800834e:	e7f8      	b.n	8008342 <memmove+0x12>
 8008350:	4402      	add	r2, r0
 8008352:	4601      	mov	r1, r0
 8008354:	428a      	cmp	r2, r1
 8008356:	d100      	bne.n	800835a <memmove+0x2a>
 8008358:	bd10      	pop	{r4, pc}
 800835a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800835e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008362:	e7f7      	b.n	8008354 <memmove+0x24>

08008364 <_sbrk_r>:
 8008364:	b538      	push	{r3, r4, r5, lr}
 8008366:	4d06      	ldr	r5, [pc, #24]	@ (8008380 <_sbrk_r+0x1c>)
 8008368:	2300      	movs	r3, #0
 800836a:	4604      	mov	r4, r0
 800836c:	4608      	mov	r0, r1
 800836e:	602b      	str	r3, [r5, #0]
 8008370:	f7f8 ffe8 	bl	8001344 <_sbrk>
 8008374:	1c43      	adds	r3, r0, #1
 8008376:	d102      	bne.n	800837e <_sbrk_r+0x1a>
 8008378:	682b      	ldr	r3, [r5, #0]
 800837a:	b103      	cbz	r3, 800837e <_sbrk_r+0x1a>
 800837c:	6023      	str	r3, [r4, #0]
 800837e:	bd38      	pop	{r3, r4, r5, pc}
 8008380:	200004fc 	.word	0x200004fc

08008384 <_realloc_r>:
 8008384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008388:	4607      	mov	r7, r0
 800838a:	4614      	mov	r4, r2
 800838c:	460d      	mov	r5, r1
 800838e:	b921      	cbnz	r1, 800839a <_realloc_r+0x16>
 8008390:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008394:	4611      	mov	r1, r2
 8008396:	f7ff bc5b 	b.w	8007c50 <_malloc_r>
 800839a:	b92a      	cbnz	r2, 80083a8 <_realloc_r+0x24>
 800839c:	f7ff fbec 	bl	8007b78 <_free_r>
 80083a0:	4625      	mov	r5, r4
 80083a2:	4628      	mov	r0, r5
 80083a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083a8:	f000 f81a 	bl	80083e0 <_malloc_usable_size_r>
 80083ac:	4284      	cmp	r4, r0
 80083ae:	4606      	mov	r6, r0
 80083b0:	d802      	bhi.n	80083b8 <_realloc_r+0x34>
 80083b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083b6:	d8f4      	bhi.n	80083a2 <_realloc_r+0x1e>
 80083b8:	4621      	mov	r1, r4
 80083ba:	4638      	mov	r0, r7
 80083bc:	f7ff fc48 	bl	8007c50 <_malloc_r>
 80083c0:	4680      	mov	r8, r0
 80083c2:	b908      	cbnz	r0, 80083c8 <_realloc_r+0x44>
 80083c4:	4645      	mov	r5, r8
 80083c6:	e7ec      	b.n	80083a2 <_realloc_r+0x1e>
 80083c8:	42b4      	cmp	r4, r6
 80083ca:	4622      	mov	r2, r4
 80083cc:	4629      	mov	r1, r5
 80083ce:	bf28      	it	cs
 80083d0:	4632      	movcs	r2, r6
 80083d2:	f7ff fbc3 	bl	8007b5c <memcpy>
 80083d6:	4629      	mov	r1, r5
 80083d8:	4638      	mov	r0, r7
 80083da:	f7ff fbcd 	bl	8007b78 <_free_r>
 80083de:	e7f1      	b.n	80083c4 <_realloc_r+0x40>

080083e0 <_malloc_usable_size_r>:
 80083e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083e4:	1f18      	subs	r0, r3, #4
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	bfbc      	itt	lt
 80083ea:	580b      	ldrlt	r3, [r1, r0]
 80083ec:	18c0      	addlt	r0, r0, r3
 80083ee:	4770      	bx	lr

080083f0 <_init>:
 80083f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f2:	bf00      	nop
 80083f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083f6:	bc08      	pop	{r3}
 80083f8:	469e      	mov	lr, r3
 80083fa:	4770      	bx	lr

080083fc <_fini>:
 80083fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083fe:	bf00      	nop
 8008400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008402:	bc08      	pop	{r3}
 8008404:	469e      	mov	lr, r3
 8008406:	4770      	bx	lr
