// Seed: 1892690293
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1
    , id_12,
    output tri id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9,
    output wand id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_6,
      id_7,
      id_2,
      id_9
  );
endmodule
