Library IEEE;
Use IEEE.STD_LOGIC_1164.All;
Use IEEE.NUMERIC_STD.All;

Entity I2SReceiver Is
	Port(
		LRCLK:In STD_LOGIC;
		AP:In STD_LOGIC;
		SCLK:In STD_LOGIC;
		
		DataClk:Out STD_LOGIC;
		LData:Out STD_LOGIC_VECTOR(31 DownTo 0);
		RData:Out STD_LOGIC_VECTOR(31 DownTo 0)
	);
End Entity I2SReceiver;

Architecture Behavioral Of I2SReceiver Is
	Signal R:UNSIGNED(9 DownTo 0);
	Signal G:UNSIGNED(9 DownTo 0);
	Signal B:UNSIGNED(9 DownTo 0);
	
	Signal
Begin

	B<=UNSIGNED("00" & HDMI_Data(7 DownTo 0));
	G<=UNSIGNED("00" & HDMI_Data(15 DownTo 8));
	R<=UNSIGNED("00" & HDMI_Data(23 DownTo 16));
	
	FPGA_VS<=HDMI_VS;
	FPGA_HS<=HDMI_HS;
	FPGA_DE<=HDMI_DE;
	FPGA_PCLK<=HDMI_PCLK;
	FPGA_Data(9 DownTo 0)<=STD_LOGIC_VECTOR(B+G+R);
	FPGA_Data(15 DownTo  10)<=(Others=>'0');
	
End Behavioral;
