{
  "module_name": "dma1_qm_regs.h",
  "hash_id": "c82b2a5f703ee2c009faa0442501077ef6dbcca9adf25b7e93dd64471e225442",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma1_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA1_QM_REGS_H_\n#define ASIC_REG_DMA1_QM_REGS_H_\n\n \n\n#define mmDMA1_QM_GLBL_CFG0                                          0x528000\n\n#define mmDMA1_QM_GLBL_CFG1                                          0x528004\n\n#define mmDMA1_QM_GLBL_PROT                                          0x528008\n\n#define mmDMA1_QM_GLBL_ERR_CFG                                       0x52800C\n\n#define mmDMA1_QM_GLBL_SECURE_PROPS_0                                0x528010\n\n#define mmDMA1_QM_GLBL_SECURE_PROPS_1                                0x528014\n\n#define mmDMA1_QM_GLBL_SECURE_PROPS_2                                0x528018\n\n#define mmDMA1_QM_GLBL_SECURE_PROPS_3                                0x52801C\n\n#define mmDMA1_QM_GLBL_SECURE_PROPS_4                                0x528020\n\n#define mmDMA1_QM_GLBL_NON_SECURE_PROPS_0                            0x528024\n\n#define mmDMA1_QM_GLBL_NON_SECURE_PROPS_1                            0x528028\n\n#define mmDMA1_QM_GLBL_NON_SECURE_PROPS_2                            0x52802C\n\n#define mmDMA1_QM_GLBL_NON_SECURE_PROPS_3                            0x528030\n\n#define mmDMA1_QM_GLBL_NON_SECURE_PROPS_4                            0x528034\n\n#define mmDMA1_QM_GLBL_STS0                                          0x528038\n\n#define mmDMA1_QM_GLBL_STS1_0                                        0x528040\n\n#define mmDMA1_QM_GLBL_STS1_1                                        0x528044\n\n#define mmDMA1_QM_GLBL_STS1_2                                        0x528048\n\n#define mmDMA1_QM_GLBL_STS1_3                                        0x52804C\n\n#define mmDMA1_QM_GLBL_STS1_4                                        0x528050\n\n#define mmDMA1_QM_GLBL_MSG_EN_0                                      0x528054\n\n#define mmDMA1_QM_GLBL_MSG_EN_1                                      0x528058\n\n#define mmDMA1_QM_GLBL_MSG_EN_2                                      0x52805C\n\n#define mmDMA1_QM_GLBL_MSG_EN_3                                      0x528060\n\n#define mmDMA1_QM_GLBL_MSG_EN_4                                      0x528068\n\n#define mmDMA1_QM_PQ_BASE_LO_0                                       0x528070\n\n#define mmDMA1_QM_PQ_BASE_LO_1                                       0x528074\n\n#define mmDMA1_QM_PQ_BASE_LO_2                                       0x528078\n\n#define mmDMA1_QM_PQ_BASE_LO_3                                       0x52807C\n\n#define mmDMA1_QM_PQ_BASE_HI_0                                       0x528080\n\n#define mmDMA1_QM_PQ_BASE_HI_1                                       0x528084\n\n#define mmDMA1_QM_PQ_BASE_HI_2                                       0x528088\n\n#define mmDMA1_QM_PQ_BASE_HI_3                                       0x52808C\n\n#define mmDMA1_QM_PQ_SIZE_0                                          0x528090\n\n#define mmDMA1_QM_PQ_SIZE_1                                          0x528094\n\n#define mmDMA1_QM_PQ_SIZE_2                                          0x528098\n\n#define mmDMA1_QM_PQ_SIZE_3                                          0x52809C\n\n#define mmDMA1_QM_PQ_PI_0                                            0x5280A0\n\n#define mmDMA1_QM_PQ_PI_1                                            0x5280A4\n\n#define mmDMA1_QM_PQ_PI_2                                            0x5280A8\n\n#define mmDMA1_QM_PQ_PI_3                                            0x5280AC\n\n#define mmDMA1_QM_PQ_CI_0                                            0x5280B0\n\n#define mmDMA1_QM_PQ_CI_1                                            0x5280B4\n\n#define mmDMA1_QM_PQ_CI_2                                            0x5280B8\n\n#define mmDMA1_QM_PQ_CI_3                                            0x5280BC\n\n#define mmDMA1_QM_PQ_CFG0_0                                          0x5280C0\n\n#define mmDMA1_QM_PQ_CFG0_1                                          0x5280C4\n\n#define mmDMA1_QM_PQ_CFG0_2                                          0x5280C8\n\n#define mmDMA1_QM_PQ_CFG0_3                                          0x5280CC\n\n#define mmDMA1_QM_PQ_CFG1_0                                          0x5280D0\n\n#define mmDMA1_QM_PQ_CFG1_1                                          0x5280D4\n\n#define mmDMA1_QM_PQ_CFG1_2                                          0x5280D8\n\n#define mmDMA1_QM_PQ_CFG1_3                                          0x5280DC\n\n#define mmDMA1_QM_PQ_ARUSER_31_11_0                                  0x5280E0\n\n#define mmDMA1_QM_PQ_ARUSER_31_11_1                                  0x5280E4\n\n#define mmDMA1_QM_PQ_ARUSER_31_11_2                                  0x5280E8\n\n#define mmDMA1_QM_PQ_ARUSER_31_11_3                                  0x5280EC\n\n#define mmDMA1_QM_PQ_STS0_0                                          0x5280F0\n\n#define mmDMA1_QM_PQ_STS0_1                                          0x5280F4\n\n#define mmDMA1_QM_PQ_STS0_2                                          0x5280F8\n\n#define mmDMA1_QM_PQ_STS0_3                                          0x5280FC\n\n#define mmDMA1_QM_PQ_STS1_0                                          0x528100\n\n#define mmDMA1_QM_PQ_STS1_1                                          0x528104\n\n#define mmDMA1_QM_PQ_STS1_2                                          0x528108\n\n#define mmDMA1_QM_PQ_STS1_3                                          0x52810C\n\n#define mmDMA1_QM_CQ_CFG0_0                                          0x528110\n\n#define mmDMA1_QM_CQ_CFG0_1                                          0x528114\n\n#define mmDMA1_QM_CQ_CFG0_2                                          0x528118\n\n#define mmDMA1_QM_CQ_CFG0_3                                          0x52811C\n\n#define mmDMA1_QM_CQ_CFG0_4                                          0x528120\n\n#define mmDMA1_QM_CQ_CFG1_0                                          0x528124\n\n#define mmDMA1_QM_CQ_CFG1_1                                          0x528128\n\n#define mmDMA1_QM_CQ_CFG1_2                                          0x52812C\n\n#define mmDMA1_QM_CQ_CFG1_3                                          0x528130\n\n#define mmDMA1_QM_CQ_CFG1_4                                          0x528134\n\n#define mmDMA1_QM_CQ_ARUSER_31_11_0                                  0x528138\n\n#define mmDMA1_QM_CQ_ARUSER_31_11_1                                  0x52813C\n\n#define mmDMA1_QM_CQ_ARUSER_31_11_2                                  0x528140\n\n#define mmDMA1_QM_CQ_ARUSER_31_11_3                                  0x528144\n\n#define mmDMA1_QM_CQ_ARUSER_31_11_4                                  0x528148\n\n#define mmDMA1_QM_CQ_STS0_0                                          0x52814C\n\n#define mmDMA1_QM_CQ_STS0_1                                          0x528150\n\n#define mmDMA1_QM_CQ_STS0_2                                          0x528154\n\n#define mmDMA1_QM_CQ_STS0_3                                          0x528158\n\n#define mmDMA1_QM_CQ_STS0_4                                          0x52815C\n\n#define mmDMA1_QM_CQ_STS1_0                                          0x528160\n\n#define mmDMA1_QM_CQ_STS1_1                                          0x528164\n\n#define mmDMA1_QM_CQ_STS1_2                                          0x528168\n\n#define mmDMA1_QM_CQ_STS1_3                                          0x52816C\n\n#define mmDMA1_QM_CQ_STS1_4                                          0x528170\n\n#define mmDMA1_QM_CQ_PTR_LO_0                                        0x528174\n\n#define mmDMA1_QM_CQ_PTR_HI_0                                        0x528178\n\n#define mmDMA1_QM_CQ_TSIZE_0                                         0x52817C\n\n#define mmDMA1_QM_CQ_CTL_0                                           0x528180\n\n#define mmDMA1_QM_CQ_PTR_LO_1                                        0x528184\n\n#define mmDMA1_QM_CQ_PTR_HI_1                                        0x528188\n\n#define mmDMA1_QM_CQ_TSIZE_1                                         0x52818C\n\n#define mmDMA1_QM_CQ_CTL_1                                           0x528190\n\n#define mmDMA1_QM_CQ_PTR_LO_2                                        0x528194\n\n#define mmDMA1_QM_CQ_PTR_HI_2                                        0x528198\n\n#define mmDMA1_QM_CQ_TSIZE_2                                         0x52819C\n\n#define mmDMA1_QM_CQ_CTL_2                                           0x5281A0\n\n#define mmDMA1_QM_CQ_PTR_LO_3                                        0x5281A4\n\n#define mmDMA1_QM_CQ_PTR_HI_3                                        0x5281A8\n\n#define mmDMA1_QM_CQ_TSIZE_3                                         0x5281AC\n\n#define mmDMA1_QM_CQ_CTL_3                                           0x5281B0\n\n#define mmDMA1_QM_CQ_PTR_LO_4                                        0x5281B4\n\n#define mmDMA1_QM_CQ_PTR_HI_4                                        0x5281B8\n\n#define mmDMA1_QM_CQ_TSIZE_4                                         0x5281BC\n\n#define mmDMA1_QM_CQ_CTL_4                                           0x5281C0\n\n#define mmDMA1_QM_CQ_PTR_LO_STS_0                                    0x5281C4\n\n#define mmDMA1_QM_CQ_PTR_LO_STS_1                                    0x5281C8\n\n#define mmDMA1_QM_CQ_PTR_LO_STS_2                                    0x5281CC\n\n#define mmDMA1_QM_CQ_PTR_LO_STS_3                                    0x5281D0\n\n#define mmDMA1_QM_CQ_PTR_LO_STS_4                                    0x5281D4\n\n#define mmDMA1_QM_CQ_PTR_HI_STS_0                                    0x5281D8\n\n#define mmDMA1_QM_CQ_PTR_HI_STS_1                                    0x5281DC\n\n#define mmDMA1_QM_CQ_PTR_HI_STS_2                                    0x5281E0\n\n#define mmDMA1_QM_CQ_PTR_HI_STS_3                                    0x5281E4\n\n#define mmDMA1_QM_CQ_PTR_HI_STS_4                                    0x5281E8\n\n#define mmDMA1_QM_CQ_TSIZE_STS_0                                     0x5281EC\n\n#define mmDMA1_QM_CQ_TSIZE_STS_1                                     0x5281F0\n\n#define mmDMA1_QM_CQ_TSIZE_STS_2                                     0x5281F4\n\n#define mmDMA1_QM_CQ_TSIZE_STS_3                                     0x5281F8\n\n#define mmDMA1_QM_CQ_TSIZE_STS_4                                     0x5281FC\n\n#define mmDMA1_QM_CQ_CTL_STS_0                                       0x528200\n\n#define mmDMA1_QM_CQ_CTL_STS_1                                       0x528204\n\n#define mmDMA1_QM_CQ_CTL_STS_2                                       0x528208\n\n#define mmDMA1_QM_CQ_CTL_STS_3                                       0x52820C\n\n#define mmDMA1_QM_CQ_CTL_STS_4                                       0x528210\n\n#define mmDMA1_QM_CQ_IFIFO_CNT_0                                     0x528214\n\n#define mmDMA1_QM_CQ_IFIFO_CNT_1                                     0x528218\n\n#define mmDMA1_QM_CQ_IFIFO_CNT_2                                     0x52821C\n\n#define mmDMA1_QM_CQ_IFIFO_CNT_3                                     0x528220\n\n#define mmDMA1_QM_CQ_IFIFO_CNT_4                                     0x528224\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_LO_0                             0x528228\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_LO_1                             0x52822C\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_LO_2                             0x528230\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_LO_3                             0x528234\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_LO_4                             0x528238\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_HI_0                             0x52823C\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_HI_1                             0x528240\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_HI_2                             0x528244\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_HI_3                             0x528248\n\n#define mmDMA1_QM_CP_MSG_BASE0_ADDR_HI_4                             0x52824C\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_LO_0                             0x528250\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_LO_1                             0x528254\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_LO_2                             0x528258\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_LO_3                             0x52825C\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_LO_4                             0x528260\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_HI_0                             0x528264\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_HI_1                             0x528268\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_HI_2                             0x52826C\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_HI_3                             0x528270\n\n#define mmDMA1_QM_CP_MSG_BASE1_ADDR_HI_4                             0x528274\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_LO_0                             0x528278\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_LO_1                             0x52827C\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_LO_2                             0x528280\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_LO_3                             0x528284\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_LO_4                             0x528288\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_HI_0                             0x52828C\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_HI_1                             0x528290\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_HI_2                             0x528294\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_HI_3                             0x528298\n\n#define mmDMA1_QM_CP_MSG_BASE2_ADDR_HI_4                             0x52829C\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5282A0\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5282A4\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5282A8\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5282AC\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5282B0\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5282B4\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5282B8\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5282BC\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5282C0\n\n#define mmDMA1_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5282C4\n\n#define mmDMA1_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5282C8\n\n#define mmDMA1_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5282CC\n\n#define mmDMA1_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5282D0\n\n#define mmDMA1_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5282D4\n\n#define mmDMA1_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5282D8\n\n#define mmDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5282E0\n\n#define mmDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5282E4\n\n#define mmDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5282E8\n\n#define mmDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5282EC\n\n#define mmDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5282F0\n\n#define mmDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5282F4\n\n#define mmDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5282F8\n\n#define mmDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5282FC\n\n#define mmDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x528300\n\n#define mmDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x528304\n\n#define mmDMA1_QM_CP_FENCE0_RDATA_0                                  0x528308\n\n#define mmDMA1_QM_CP_FENCE0_RDATA_1                                  0x52830C\n\n#define mmDMA1_QM_CP_FENCE0_RDATA_2                                  0x528310\n\n#define mmDMA1_QM_CP_FENCE0_RDATA_3                                  0x528314\n\n#define mmDMA1_QM_CP_FENCE0_RDATA_4                                  0x528318\n\n#define mmDMA1_QM_CP_FENCE1_RDATA_0                                  0x52831C\n\n#define mmDMA1_QM_CP_FENCE1_RDATA_1                                  0x528320\n\n#define mmDMA1_QM_CP_FENCE1_RDATA_2                                  0x528324\n\n#define mmDMA1_QM_CP_FENCE1_RDATA_3                                  0x528328\n\n#define mmDMA1_QM_CP_FENCE1_RDATA_4                                  0x52832C\n\n#define mmDMA1_QM_CP_FENCE2_RDATA_0                                  0x528330\n\n#define mmDMA1_QM_CP_FENCE2_RDATA_1                                  0x528334\n\n#define mmDMA1_QM_CP_FENCE2_RDATA_2                                  0x528338\n\n#define mmDMA1_QM_CP_FENCE2_RDATA_3                                  0x52833C\n\n#define mmDMA1_QM_CP_FENCE2_RDATA_4                                  0x528340\n\n#define mmDMA1_QM_CP_FENCE3_RDATA_0                                  0x528344\n\n#define mmDMA1_QM_CP_FENCE3_RDATA_1                                  0x528348\n\n#define mmDMA1_QM_CP_FENCE3_RDATA_2                                  0x52834C\n\n#define mmDMA1_QM_CP_FENCE3_RDATA_3                                  0x528350\n\n#define mmDMA1_QM_CP_FENCE3_RDATA_4                                  0x528354\n\n#define mmDMA1_QM_CP_FENCE0_CNT_0                                    0x528358\n\n#define mmDMA1_QM_CP_FENCE0_CNT_1                                    0x52835C\n\n#define mmDMA1_QM_CP_FENCE0_CNT_2                                    0x528360\n\n#define mmDMA1_QM_CP_FENCE0_CNT_3                                    0x528364\n\n#define mmDMA1_QM_CP_FENCE0_CNT_4                                    0x528368\n\n#define mmDMA1_QM_CP_FENCE1_CNT_0                                    0x52836C\n\n#define mmDMA1_QM_CP_FENCE1_CNT_1                                    0x528370\n\n#define mmDMA1_QM_CP_FENCE1_CNT_2                                    0x528374\n\n#define mmDMA1_QM_CP_FENCE1_CNT_3                                    0x528378\n\n#define mmDMA1_QM_CP_FENCE1_CNT_4                                    0x52837C\n\n#define mmDMA1_QM_CP_FENCE2_CNT_0                                    0x528380\n\n#define mmDMA1_QM_CP_FENCE2_CNT_1                                    0x528384\n\n#define mmDMA1_QM_CP_FENCE2_CNT_2                                    0x528388\n\n#define mmDMA1_QM_CP_FENCE2_CNT_3                                    0x52838C\n\n#define mmDMA1_QM_CP_FENCE2_CNT_4                                    0x528390\n\n#define mmDMA1_QM_CP_FENCE3_CNT_0                                    0x528394\n\n#define mmDMA1_QM_CP_FENCE3_CNT_1                                    0x528398\n\n#define mmDMA1_QM_CP_FENCE3_CNT_2                                    0x52839C\n\n#define mmDMA1_QM_CP_FENCE3_CNT_3                                    0x5283A0\n\n#define mmDMA1_QM_CP_FENCE3_CNT_4                                    0x5283A4\n\n#define mmDMA1_QM_CP_STS_0                                           0x5283A8\n\n#define mmDMA1_QM_CP_STS_1                                           0x5283AC\n\n#define mmDMA1_QM_CP_STS_2                                           0x5283B0\n\n#define mmDMA1_QM_CP_STS_3                                           0x5283B4\n\n#define mmDMA1_QM_CP_STS_4                                           0x5283B8\n\n#define mmDMA1_QM_CP_CURRENT_INST_LO_0                               0x5283BC\n\n#define mmDMA1_QM_CP_CURRENT_INST_LO_1                               0x5283C0\n\n#define mmDMA1_QM_CP_CURRENT_INST_LO_2                               0x5283C4\n\n#define mmDMA1_QM_CP_CURRENT_INST_LO_3                               0x5283C8\n\n#define mmDMA1_QM_CP_CURRENT_INST_LO_4                               0x5283CC\n\n#define mmDMA1_QM_CP_CURRENT_INST_HI_0                               0x5283D0\n\n#define mmDMA1_QM_CP_CURRENT_INST_HI_1                               0x5283D4\n\n#define mmDMA1_QM_CP_CURRENT_INST_HI_2                               0x5283D8\n\n#define mmDMA1_QM_CP_CURRENT_INST_HI_3                               0x5283DC\n\n#define mmDMA1_QM_CP_CURRENT_INST_HI_4                               0x5283E0\n\n#define mmDMA1_QM_CP_BARRIER_CFG_0                                   0x5283F4\n\n#define mmDMA1_QM_CP_BARRIER_CFG_1                                   0x5283F8\n\n#define mmDMA1_QM_CP_BARRIER_CFG_2                                   0x5283FC\n\n#define mmDMA1_QM_CP_BARRIER_CFG_3                                   0x528400\n\n#define mmDMA1_QM_CP_BARRIER_CFG_4                                   0x528404\n\n#define mmDMA1_QM_CP_DBG_0_0                                         0x528408\n\n#define mmDMA1_QM_CP_DBG_0_1                                         0x52840C\n\n#define mmDMA1_QM_CP_DBG_0_2                                         0x528410\n\n#define mmDMA1_QM_CP_DBG_0_3                                         0x528414\n\n#define mmDMA1_QM_CP_DBG_0_4                                         0x528418\n\n#define mmDMA1_QM_CP_ARUSER_31_11_0                                  0x52841C\n\n#define mmDMA1_QM_CP_ARUSER_31_11_1                                  0x528420\n\n#define mmDMA1_QM_CP_ARUSER_31_11_2                                  0x528424\n\n#define mmDMA1_QM_CP_ARUSER_31_11_3                                  0x528428\n\n#define mmDMA1_QM_CP_ARUSER_31_11_4                                  0x52842C\n\n#define mmDMA1_QM_CP_AWUSER_31_11_0                                  0x528430\n\n#define mmDMA1_QM_CP_AWUSER_31_11_1                                  0x528434\n\n#define mmDMA1_QM_CP_AWUSER_31_11_2                                  0x528438\n\n#define mmDMA1_QM_CP_AWUSER_31_11_3                                  0x52843C\n\n#define mmDMA1_QM_CP_AWUSER_31_11_4                                  0x528440\n\n#define mmDMA1_QM_ARB_CFG_0                                          0x528A00\n\n#define mmDMA1_QM_ARB_CHOISE_Q_PUSH                                  0x528A04\n\n#define mmDMA1_QM_ARB_WRR_WEIGHT_0                                   0x528A08\n\n#define mmDMA1_QM_ARB_WRR_WEIGHT_1                                   0x528A0C\n\n#define mmDMA1_QM_ARB_WRR_WEIGHT_2                                   0x528A10\n\n#define mmDMA1_QM_ARB_WRR_WEIGHT_3                                   0x528A14\n\n#define mmDMA1_QM_ARB_CFG_1                                          0x528A18\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_0                               0x528A20\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_1                               0x528A24\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_2                               0x528A28\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_3                               0x528A2C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_4                               0x528A30\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_5                               0x528A34\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_6                               0x528A38\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_7                               0x528A3C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_8                               0x528A40\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_9                               0x528A44\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_10                              0x528A48\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_11                              0x528A4C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_12                              0x528A50\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_13                              0x528A54\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_14                              0x528A58\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_15                              0x528A5C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_16                              0x528A60\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_17                              0x528A64\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_18                              0x528A68\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_19                              0x528A6C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_20                              0x528A70\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_21                              0x528A74\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_22                              0x528A78\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_23                              0x528A7C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_24                              0x528A80\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_25                              0x528A84\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_26                              0x528A88\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_27                              0x528A8C\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_28                              0x528A90\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_29                              0x528A94\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_30                              0x528A98\n\n#define mmDMA1_QM_ARB_MST_AVAIL_CRED_31                              0x528A9C\n\n#define mmDMA1_QM_ARB_MST_CRED_INC                                   0x528AA0\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x528AA4\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x528AA8\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x528AAC\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x528AB0\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x528AB4\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x528AB8\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x528ABC\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x528AC0\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x528AC4\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x528AC8\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x528ACC\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x528AD0\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x528AD4\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x528AD8\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x528ADC\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x528AE0\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x528AE4\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x528AE8\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x528AEC\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x528AF0\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x528AF4\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x528AF8\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x528AFC\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x528B00\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x528B04\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x528B08\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x528B0C\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x528B10\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x528B14\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x528B18\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x528B1C\n\n#define mmDMA1_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x528B20\n\n#define mmDMA1_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x528B28\n\n#define mmDMA1_QM_ARB_MST_SLAVE_EN                                   0x528B2C\n\n#define mmDMA1_QM_ARB_MST_QUIET_PER                                  0x528B34\n\n#define mmDMA1_QM_ARB_SLV_CHOISE_WDT                                 0x528B38\n\n#define mmDMA1_QM_ARB_SLV_ID                                         0x528B3C\n\n#define mmDMA1_QM_ARB_MSG_MAX_INFLIGHT                               0x528B44\n\n#define mmDMA1_QM_ARB_MSG_AWUSER_31_11                               0x528B48\n\n#define mmDMA1_QM_ARB_MSG_AWUSER_SEC_PROP                            0x528B4C\n\n#define mmDMA1_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x528B50\n\n#define mmDMA1_QM_ARB_BASE_LO                                        0x528B54\n\n#define mmDMA1_QM_ARB_BASE_HI                                        0x528B58\n\n#define mmDMA1_QM_ARB_STATE_STS                                      0x528B80\n\n#define mmDMA1_QM_ARB_CHOISE_FULLNESS_STS                            0x528B84\n\n#define mmDMA1_QM_ARB_MSG_STS                                        0x528B88\n\n#define mmDMA1_QM_ARB_SLV_CHOISE_Q_HEAD                              0x528B8C\n\n#define mmDMA1_QM_ARB_ERR_CAUSE                                      0x528B9C\n\n#define mmDMA1_QM_ARB_ERR_MSG_EN                                     0x528BA0\n\n#define mmDMA1_QM_ARB_ERR_STS_DRP                                    0x528BA8\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_0                                 0x528BB0\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_1                                 0x528BB4\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_2                                 0x528BB8\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_3                                 0x528BBC\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_4                                 0x528BC0\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_5                                 0x528BC4\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_6                                 0x528BC8\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_7                                 0x528BCC\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_8                                 0x528BD0\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_9                                 0x528BD4\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_10                                0x528BD8\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_11                                0x528BDC\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_12                                0x528BE0\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_13                                0x528BE4\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_14                                0x528BE8\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_15                                0x528BEC\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_16                                0x528BF0\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_17                                0x528BF4\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_18                                0x528BF8\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_19                                0x528BFC\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_20                                0x528C00\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_21                                0x528C04\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_22                                0x528C08\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_23                                0x528C0C\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_24                                0x528C10\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_25                                0x528C14\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_26                                0x528C18\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_27                                0x528C1C\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_28                                0x528C20\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_29                                0x528C24\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_30                                0x528C28\n\n#define mmDMA1_QM_ARB_MST_CRED_STS_31                                0x528C2C\n\n#define mmDMA1_QM_CGM_CFG                                            0x528C70\n\n#define mmDMA1_QM_CGM_STS                                            0x528C74\n\n#define mmDMA1_QM_CGM_CFG1                                           0x528C78\n\n#define mmDMA1_QM_LOCAL_RANGE_BASE                                   0x528C80\n\n#define mmDMA1_QM_LOCAL_RANGE_SIZE                                   0x528C84\n\n#define mmDMA1_QM_CSMR_STRICT_PRIO_CFG                               0x528C90\n\n#define mmDMA1_QM_HBW_RD_RATE_LIM_CFG_1                              0x528C94\n\n#define mmDMA1_QM_LBW_WR_RATE_LIM_CFG_0                              0x528C98\n\n#define mmDMA1_QM_LBW_WR_RATE_LIM_CFG_1                              0x528C9C\n\n#define mmDMA1_QM_HBW_RD_RATE_LIM_CFG_0                              0x528CA0\n\n#define mmDMA1_QM_GLBL_AXCACHE                                       0x528CA4\n\n#define mmDMA1_QM_IND_GW_APB_CFG                                     0x528CB0\n\n#define mmDMA1_QM_IND_GW_APB_WDATA                                   0x528CB4\n\n#define mmDMA1_QM_IND_GW_APB_RDATA                                   0x528CB8\n\n#define mmDMA1_QM_IND_GW_APB_STATUS                                  0x528CBC\n\n#define mmDMA1_QM_GLBL_ERR_ADDR_LO                                   0x528CD0\n\n#define mmDMA1_QM_GLBL_ERR_ADDR_HI                                   0x528CD4\n\n#define mmDMA1_QM_GLBL_ERR_WDATA                                     0x528CD8\n\n#define mmDMA1_QM_GLBL_MEM_INIT_BUSY                                 0x528D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}