// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Apr 20 17:42:56 2024
// Host        : LAPTOP-QDR62OIO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mb_usb_hdmi_text_controller_0_0_sim_netlist.v
// Design      : mb_usb_hdmi_text_controller_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0
   (clk_out1,
    clk_out2,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  output clk_out2;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire clk_out2;
  wire locked;
  wire reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .clk_out2(clk_out2),
        .locked(locked),
        .reset(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz
   (clk_out1,
    clk_out2,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  output clk_out2;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_in1_clk_wiz_0;
  wire clk_out1;
  wire clk_out1_clk_wiz_0;
  wire clk_out2;
  wire clk_out2_clk_wiz_0;
  wire clkfbout_buf_clk_wiz_0;
  wire clkfbout_clk_wiz_0;
  wire locked;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_clk_wiz_0),
        .O(clkfbout_buf_clk_wiz_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .CCIO_EN("TRUE"),
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_clk_wiz_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_clk_wiz_0),
        .O(clk_out1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout2_buf
       (.I(clk_out2_clk_wiz_0),
        .O(clk_out2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(40.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(8),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_clk_wiz_0),
        .CLKFBOUT(clkfbout_clk_wiz_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_clk_wiz_0),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_clk_wiz_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk_out2_clk_wiz_0),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_color_mapper
   (\hc_reg[2] ,
    p_1_in__0,
    \text_blk_reg[6]_i_2 ,
    \index_reg[3]_i_2 ,
    \index_reg[3]_i_2__0 ,
    text_blk113_out,
    text_blk123_out,
    text_blk118_out,
    Q,
    \srl[30].srl16_i ,
    \srl[30].srl16_i_0 ,
    vga_to_hdmi_i_10_0,
    O,
    \addr_reg[3]_0 ,
    addr0,
    D,
    E,
    \text_addr_reg[10]_i_5 ,
    \text_addr_reg[4]_i_5 ,
    min1,
    \text_blk_reg[3]_i_2 ,
    \text_blk_reg[2]_i_5 ,
    min10,
    \text_blk_reg[3]_i_2_0 ,
    \text_blk_reg[2]_i_2 );
  output \hc_reg[2] ;
  output p_1_in__0;
  output [6:0]\text_blk_reg[6]_i_2 ;
  output [3:0]\index_reg[3]_i_2 ;
  output [3:0]\index_reg[3]_i_2__0 ;
  input text_blk113_out;
  input text_blk123_out;
  input text_blk118_out;
  input [2:0]Q;
  input \srl[30].srl16_i ;
  input \srl[30].srl16_i_0 ;
  input vga_to_hdmi_i_10_0;
  input [3:0]O;
  input [1:0]\addr_reg[3]_0 ;
  input addr0;
  input [10:0]D;
  input [0:0]E;
  input [6:0]\text_addr_reg[10]_i_5 ;
  input [0:0]\text_addr_reg[4]_i_5 ;
  input [0:0]min1;
  input [0:0]\text_blk_reg[3]_i_2 ;
  input [2:0]\text_blk_reg[2]_i_5 ;
  input [1:0]min10;
  input [0:0]\text_blk_reg[3]_i_2_0 ;
  input [1:0]\text_blk_reg[2]_i_2 ;

  wire [10:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [4:0]addr;
  wire addr0;
  wire [1:0]\addr_reg[3]_0 ;
  wire \addr_reg[3]_i_1_n_0 ;
  wire \addr_reg[4]_i_1_n_0 ;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g10_b1_n_0;
  wire g10_b2_n_0;
  wire g10_b3_n_0;
  wire g10_b4_n_0;
  wire g10_b5_n_0;
  wire g10_b7_n_0;
  wire g11_b1_n_0;
  wire g11_b2_n_0;
  wire g11_b3_n_0;
  wire g11_b4_n_0;
  wire g11_b5_n_0;
  wire g11_b6_n_0;
  wire g11_b7_n_0;
  wire g12_b1_n_0;
  wire g12_b2_n_0;
  wire g12_b3_n_0;
  wire g12_b4_n_0;
  wire g12_b5_n_0;
  wire g12_b6_n_0;
  wire g12_b7_n_0;
  wire g13_b1_n_0;
  wire g13_b2_n_0;
  wire g13_b3_n_0;
  wire g13_b4_n_0;
  wire g13_b5_n_0;
  wire g13_b6_n_0;
  wire g13_b7_n_0;
  wire g14_b1_n_0;
  wire g14_b2_n_0;
  wire g14_b3_n_0;
  wire g14_b4_n_0;
  wire g14_b5_n_0;
  wire g14_b6_n_0;
  wire g14_b7_n_0;
  wire g15_b1_n_0;
  wire g15_b2_n_0;
  wire g15_b3_n_0;
  wire g15_b4_n_0;
  wire g15_b5_n_0;
  wire g15_b6_n_0;
  wire g15_b7_n_0;
  wire g16_b1_n_0;
  wire g16_b2_n_0;
  wire g16_b3_n_0;
  wire g16_b4_n_0;
  wire g16_b5_n_0;
  wire g16_b6_n_0;
  wire g16_b7_n_0;
  wire g17_b1_n_0;
  wire g17_b2_n_0;
  wire g17_b3_n_0;
  wire g17_b4_n_0;
  wire g17_b5_n_0;
  wire g17_b6_n_0;
  wire g17_b7_n_0;
  wire g18_b1_n_0;
  wire g18_b2_n_0;
  wire g18_b3_n_0;
  wire g18_b4_n_0;
  wire g18_b5_n_0;
  wire g18_b6_n_0;
  wire g18_b7_n_0;
  wire g19_b0_n_0;
  wire g19_b1_n_0;
  wire g19_b2_n_0;
  wire g19_b3_n_0;
  wire g19_b4_n_0;
  wire g19_b5_n_0;
  wire g19_b6_n_0;
  wire g19_b7_n_0;
  wire g1_b0_n_0;
  wire g1_b1_n_0;
  wire g1_b2_n_0;
  wire g1_b3_n_0;
  wire g1_b4_n_0;
  wire g1_b5_n_0;
  wire g1_b6_n_0;
  wire g1_b7_n_0;
  wire g20_b1_n_0;
  wire g20_b2_n_0;
  wire g20_b3_n_0;
  wire g20_b4_n_0;
  wire g20_b5_n_0;
  wire g20_b6_n_0;
  wire g20_b7_n_0;
  wire g21_b0_n_0;
  wire g21_b1_n_0;
  wire g21_b2_n_0;
  wire g21_b3_n_0;
  wire g21_b5_n_0;
  wire g21_b6_n_0;
  wire g21_b7_n_0;
  wire g22_b0_n_0;
  wire g22_b1_n_0;
  wire g22_b2_n_0;
  wire g22_b3_n_0;
  wire g22_b4_n_0;
  wire g22_b5_n_0;
  wire g22_b6_n_0;
  wire g22_b7_n_0;
  wire g23_b0_n_0;
  wire g23_b1_n_0;
  wire g23_b2_n_0;
  wire g23_b3_n_0;
  wire g23_b4_n_0;
  wire g23_b5_n_0;
  wire g23_b6_n_0;
  wire g23_b7_n_0;
  wire g24_b1_n_0;
  wire g24_b2_n_0;
  wire g24_b3_n_0;
  wire g24_b4_n_0;
  wire g24_b5_n_0;
  wire g24_b6_n_0;
  wire g24_b7_n_0;
  wire g25_b1_n_0;
  wire g25_b2_n_0;
  wire g25_b3_n_0;
  wire g25_b4_n_0;
  wire g25_b5_n_0;
  wire g25_b6_n_0;
  wire g25_b7_n_0;
  wire g26_b1_n_0;
  wire g26_b2_n_0;
  wire g26_b3_n_0;
  wire g26_b4_n_0;
  wire g26_b5_n_0;
  wire g26_b6_n_0;
  wire g26_b7_n_0;
  wire g27_b0_n_0;
  wire g27_b1_n_0;
  wire g27_b2_n_0;
  wire g27_b3_n_0;
  wire g27_b5_n_0;
  wire g27_b6_n_0;
  wire g27_b7_n_0;
  wire g28_b1_n_0;
  wire g28_b2_n_0;
  wire g28_b3_n_0;
  wire g28_b4_n_0;
  wire g28_b5_n_0;
  wire g28_b6_n_0;
  wire g28_b7_n_0;
  wire g29_b0_n_0;
  wire g29_b1_n_0;
  wire g29_b2_n_0;
  wire g29_b3_n_0;
  wire g29_b4_n_0;
  wire g29_b5_n_0;
  wire g29_b6_n_0;
  wire g29_b7_n_0;
  wire g2_b0_n_0;
  wire g2_b1_n_0;
  wire g2_b2_n_0;
  wire g2_b3_n_0;
  wire g2_b4_n_0;
  wire g2_b5_n_0;
  wire g2_b6_n_0;
  wire g2_b7_n_0;
  wire g30_b0_n_0;
  wire g30_b1_n_0;
  wire g30_b2_n_0;
  wire g30_b3_n_0;
  wire g30_b4_n_0;
  wire g30_b5_n_0;
  wire g30_b6_n_0;
  wire g30_b7_n_0;
  wire g31_b1_n_0;
  wire g31_b2_n_0;
  wire g31_b3_n_0;
  wire g31_b4_n_0;
  wire g31_b5_n_0;
  wire g31_b6_n_0;
  wire g31_b7_n_0;
  wire g3_b0_n_0;
  wire g3_b1_n_0;
  wire g3_b2_n_0;
  wire g3_b3_n_0;
  wire g3_b4_n_0;
  wire g3_b5_n_0;
  wire g3_b6_n_0;
  wire g3_b7_n_0;
  wire g4_b1_n_0;
  wire g4_b2_n_0;
  wire g4_b3_n_0;
  wire g4_b4_n_0;
  wire g4_b5_n_0;
  wire g4_b6_n_0;
  wire g4_b7_n_0;
  wire g5_b0_n_0;
  wire g5_b1_n_0;
  wire g5_b2_n_0;
  wire g5_b3_n_0;
  wire g5_b4_n_0;
  wire g5_b5_n_0;
  wire g5_b6_n_0;
  wire g5_b7_n_0;
  wire g6_b1_n_0;
  wire g6_b2_n_0;
  wire g6_b3_n_0;
  wire g6_b4_n_0;
  wire g6_b5_n_0;
  wire g6_b6_n_0;
  wire g6_b7_n_0;
  wire g7_b0_n_0;
  wire g7_b1_n_0;
  wire g7_b2_n_0;
  wire g7_b3_n_0;
  wire g7_b4_n_0;
  wire g7_b5_n_0;
  wire g7_b6_n_0;
  wire g7_b7_n_0;
  wire g8_b1_n_0;
  wire g8_b2_n_0;
  wire g8_b3_n_0;
  wire g8_b4_n_0;
  wire g8_b6_n_0;
  wire g8_b7_n_0;
  wire g9_b1_n_0;
  wire g9_b2_n_0;
  wire g9_b3_n_0;
  wire g9_b4_n_0;
  wire g9_b5_n_0;
  wire g9_b6_n_0;
  wire g9_b7_n_0;
  wire \hc_reg[2] ;
  wire [3:0]\index_reg[3]_i_2 ;
  wire [3:0]\index_reg[3]_i_2__0 ;
  wire [0:0]min1;
  wire [1:0]min10;
  wire p_1_in__0;
  wire \srl[30].srl16_i ;
  wire \srl[30].srl16_i_0 ;
  wire [10:0]text_addr;
  wire [6:0]\text_addr_reg[10]_i_5 ;
  wire [0:0]\text_addr_reg[4]_i_5 ;
  wire text_blk113_out;
  wire text_blk118_out;
  wire text_blk123_out;
  wire [1:0]\text_blk_reg[2]_i_2 ;
  wire [2:0]\text_blk_reg[2]_i_5 ;
  wire [0:0]\text_blk_reg[3]_i_2 ;
  wire [0:0]\text_blk_reg[3]_i_2_0 ;
  wire [6:0]\text_blk_reg[6]_i_2 ;
  wire [7:0]text_data;
  wire vga_to_hdmi_i_1000_n_0;
  wire vga_to_hdmi_i_1001_n_0;
  wire vga_to_hdmi_i_1002_n_0;
  wire vga_to_hdmi_i_1003_n_0;
  wire vga_to_hdmi_i_1004_n_0;
  wire vga_to_hdmi_i_1005_n_0;
  wire vga_to_hdmi_i_1006_n_0;
  wire vga_to_hdmi_i_1007_n_0;
  wire vga_to_hdmi_i_1008_n_0;
  wire vga_to_hdmi_i_1009_n_0;
  wire vga_to_hdmi_i_1010_n_0;
  wire vga_to_hdmi_i_1011_n_0;
  wire vga_to_hdmi_i_1012_n_0;
  wire vga_to_hdmi_i_1013_n_0;
  wire vga_to_hdmi_i_1014_n_0;
  wire vga_to_hdmi_i_1015_n_0;
  wire vga_to_hdmi_i_1016_n_0;
  wire vga_to_hdmi_i_1017_n_0;
  wire vga_to_hdmi_i_1018_n_0;
  wire vga_to_hdmi_i_1019_n_0;
  wire vga_to_hdmi_i_1020_n_0;
  wire vga_to_hdmi_i_1021_n_0;
  wire vga_to_hdmi_i_1022_n_0;
  wire vga_to_hdmi_i_1023_n_0;
  wire vga_to_hdmi_i_10_0;
  wire vga_to_hdmi_i_1569_n_0;
  wire vga_to_hdmi_i_1570_n_0;
  wire vga_to_hdmi_i_1571_n_0;
  wire vga_to_hdmi_i_1572_n_0;
  wire vga_to_hdmi_i_1573_n_0;
  wire vga_to_hdmi_i_1574_n_0;
  wire vga_to_hdmi_i_1575_n_0;
  wire vga_to_hdmi_i_1576_n_0;
  wire vga_to_hdmi_i_1577_n_0;
  wire vga_to_hdmi_i_1578_n_0;
  wire vga_to_hdmi_i_1579_n_0;
  wire vga_to_hdmi_i_1580_n_0;
  wire vga_to_hdmi_i_1581_n_0;
  wire vga_to_hdmi_i_1582_n_0;
  wire vga_to_hdmi_i_1583_n_0;
  wire vga_to_hdmi_i_1584_n_0;
  wire vga_to_hdmi_i_1585_n_0;
  wire vga_to_hdmi_i_1586_n_0;
  wire vga_to_hdmi_i_1587_n_0;
  wire vga_to_hdmi_i_1588_n_0;
  wire vga_to_hdmi_i_1589_n_0;
  wire vga_to_hdmi_i_1590_n_0;
  wire vga_to_hdmi_i_1591_n_0;
  wire vga_to_hdmi_i_1592_n_0;
  wire vga_to_hdmi_i_1593_n_0;
  wire vga_to_hdmi_i_1594_n_0;
  wire vga_to_hdmi_i_1595_n_0;
  wire vga_to_hdmi_i_1596_n_0;
  wire vga_to_hdmi_i_1597_n_0;
  wire vga_to_hdmi_i_1598_n_0;
  wire vga_to_hdmi_i_1599_n_0;
  wire vga_to_hdmi_i_1600_n_0;
  wire vga_to_hdmi_i_1601_n_0;
  wire vga_to_hdmi_i_1602_n_0;
  wire vga_to_hdmi_i_1603_n_0;
  wire vga_to_hdmi_i_1604_n_0;
  wire vga_to_hdmi_i_1605_n_0;
  wire vga_to_hdmi_i_1606_n_0;
  wire vga_to_hdmi_i_1607_n_0;
  wire vga_to_hdmi_i_1608_n_0;
  wire vga_to_hdmi_i_1609_n_0;
  wire vga_to_hdmi_i_1610_n_0;
  wire vga_to_hdmi_i_1611_n_0;
  wire vga_to_hdmi_i_1612_n_0;
  wire vga_to_hdmi_i_1613_n_0;
  wire vga_to_hdmi_i_1614_n_0;
  wire vga_to_hdmi_i_1615_n_0;
  wire vga_to_hdmi_i_1616_n_0;
  wire vga_to_hdmi_i_1617_n_0;
  wire vga_to_hdmi_i_1618_n_0;
  wire vga_to_hdmi_i_1619_n_0;
  wire vga_to_hdmi_i_1620_n_0;
  wire vga_to_hdmi_i_1621_n_0;
  wire vga_to_hdmi_i_1622_n_0;
  wire vga_to_hdmi_i_1623_n_0;
  wire vga_to_hdmi_i_1624_n_0;
  wire vga_to_hdmi_i_1625_n_0;
  wire vga_to_hdmi_i_1626_n_0;
  wire vga_to_hdmi_i_1627_n_0;
  wire vga_to_hdmi_i_1628_n_0;
  wire vga_to_hdmi_i_1629_n_0;
  wire vga_to_hdmi_i_1630_n_0;
  wire vga_to_hdmi_i_1631_n_0;
  wire vga_to_hdmi_i_1632_n_0;
  wire vga_to_hdmi_i_1633_n_0;
  wire vga_to_hdmi_i_1634_n_0;
  wire vga_to_hdmi_i_1635_n_0;
  wire vga_to_hdmi_i_1636_n_0;
  wire vga_to_hdmi_i_1637_n_0;
  wire vga_to_hdmi_i_1638_n_0;
  wire vga_to_hdmi_i_1639_n_0;
  wire vga_to_hdmi_i_1640_n_0;
  wire vga_to_hdmi_i_1641_n_0;
  wire vga_to_hdmi_i_1642_n_0;
  wire vga_to_hdmi_i_1643_n_0;
  wire vga_to_hdmi_i_1644_n_0;
  wire vga_to_hdmi_i_1645_n_0;
  wire vga_to_hdmi_i_1646_n_0;
  wire vga_to_hdmi_i_1647_n_0;
  wire vga_to_hdmi_i_1648_n_0;
  wire vga_to_hdmi_i_1649_n_0;
  wire vga_to_hdmi_i_1650_n_0;
  wire vga_to_hdmi_i_1651_n_0;
  wire vga_to_hdmi_i_1652_n_0;
  wire vga_to_hdmi_i_1653_n_0;
  wire vga_to_hdmi_i_1654_n_0;
  wire vga_to_hdmi_i_1655_n_0;
  wire vga_to_hdmi_i_1656_n_0;
  wire vga_to_hdmi_i_1657_n_0;
  wire vga_to_hdmi_i_1658_n_0;
  wire vga_to_hdmi_i_1659_n_0;
  wire vga_to_hdmi_i_1660_n_0;
  wire vga_to_hdmi_i_1661_n_0;
  wire vga_to_hdmi_i_1662_n_0;
  wire vga_to_hdmi_i_1663_n_0;
  wire vga_to_hdmi_i_1664_n_0;
  wire vga_to_hdmi_i_25_n_0;
  wire vga_to_hdmi_i_26_n_0;
  wire vga_to_hdmi_i_28_n_0;
  wire vga_to_hdmi_i_30_n_0;
  wire vga_to_hdmi_i_31_n_0;
  wire vga_to_hdmi_i_32_n_0;
  wire vga_to_hdmi_i_33_n_0;
  wire vga_to_hdmi_i_469_n_0;
  wire vga_to_hdmi_i_470_n_0;
  wire vga_to_hdmi_i_471_n_0;
  wire vga_to_hdmi_i_472_n_0;
  wire vga_to_hdmi_i_473_n_0;
  wire vga_to_hdmi_i_474_n_0;
  wire vga_to_hdmi_i_475_n_0;
  wire vga_to_hdmi_i_476_n_0;
  wire vga_to_hdmi_i_477_n_0;
  wire vga_to_hdmi_i_478_n_0;
  wire vga_to_hdmi_i_479_n_0;
  wire vga_to_hdmi_i_480_n_0;
  wire vga_to_hdmi_i_481_n_0;
  wire vga_to_hdmi_i_482_n_0;
  wire vga_to_hdmi_i_483_n_0;
  wire vga_to_hdmi_i_484_n_0;
  wire vga_to_hdmi_i_485_n_0;
  wire vga_to_hdmi_i_486_n_0;
  wire vga_to_hdmi_i_73_n_0;
  wire vga_to_hdmi_i_74_n_0;
  wire vga_to_hdmi_i_75_n_0;
  wire vga_to_hdmi_i_76_n_0;
  wire vga_to_hdmi_i_77_n_0;
  wire vga_to_hdmi_i_78_n_0;
  wire vga_to_hdmi_i_966_n_0;
  wire vga_to_hdmi_i_967_n_0;
  wire vga_to_hdmi_i_968_n_0;
  wire vga_to_hdmi_i_969_n_0;
  wire vga_to_hdmi_i_970_n_0;
  wire vga_to_hdmi_i_971_n_0;
  wire vga_to_hdmi_i_972_n_0;
  wire vga_to_hdmi_i_973_n_0;
  wire vga_to_hdmi_i_974_n_0;
  wire vga_to_hdmi_i_975_n_0;
  wire vga_to_hdmi_i_976_n_0;
  wire vga_to_hdmi_i_977_n_0;
  wire vga_to_hdmi_i_978_n_0;
  wire vga_to_hdmi_i_979_n_0;
  wire vga_to_hdmi_i_980_n_0;
  wire vga_to_hdmi_i_981_n_0;
  wire vga_to_hdmi_i_982_n_0;
  wire vga_to_hdmi_i_983_n_0;
  wire vga_to_hdmi_i_984_n_0;
  wire vga_to_hdmi_i_985_n_0;
  wire vga_to_hdmi_i_986_n_0;
  wire vga_to_hdmi_i_987_n_0;
  wire vga_to_hdmi_i_988_n_0;
  wire vga_to_hdmi_i_989_n_0;
  wire vga_to_hdmi_i_990_n_0;
  wire vga_to_hdmi_i_991_n_0;
  wire vga_to_hdmi_i_992_n_0;
  wire vga_to_hdmi_i_993_n_0;
  wire vga_to_hdmi_i_994_n_0;
  wire vga_to_hdmi_i_995_n_0;
  wire vga_to_hdmi_i_996_n_0;
  wire vga_to_hdmi_i_997_n_0;
  wire vga_to_hdmi_i_998_n_0;
  wire vga_to_hdmi_i_999_n_0;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.CLR(1'b0),
        .D(O[0]),
        .G(addr0),
        .GE(1'b1),
        .Q(addr[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.CLR(1'b0),
        .D(O[1]),
        .G(addr0),
        .GE(1'b1),
        .Q(addr[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.CLR(1'b0),
        .D(O[2]),
        .G(addr0),
        .GE(1'b1),
        .Q(addr[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.CLR(1'b0),
        .D(\addr_reg[3]_i_1_n_0 ),
        .G(addr0),
        .GE(1'b1),
        .Q(addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h1A)) 
    \addr_reg[3]_i_1 
       (.I0(\addr_reg[3]_0 [1]),
        .I1(\addr_reg[3]_0 [0]),
        .I2(O[3]),
        .O(\addr_reg[3]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.CLR(1'b0),
        .D(\addr_reg[4]_i_1_n_0 ),
        .G(addr0),
        .GE(1'b1),
        .Q(addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h64)) 
    \addr_reg[4]_i_1 
       (.I0(O[3]),
        .I1(\addr_reg[3]_0 [0]),
        .I2(\addr_reg[3]_0 [1]),
        .O(\addr_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000007F807F80000)) 
    g0_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h01E00FFC08040000)) 
    g0_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'h03F00F6C08940000)) 
    g0_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'h07F00E7C09840000)) 
    g0_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'h0FE00E7C09840000)) 
    g0_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'h07F00F6C08940000)) 
    g0_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'h03F00FFC08040000)) 
    g0_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b6_n_0));
  LUT6 #(
    .INIT(64'h01E007F807F80000)) 
    g0_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g0_b7_n_0));
  LUT6 #(
    .INIT(64'h008002A000000000)) 
    g10_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g10_b1_n_0));
  LUT6 #(
    .INIT(64'h008003E003F00804)) 
    g10_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g10_b2_n_0));
  LUT6 #(
    .INIT(64'h03E001C007F80C0C)) 
    g10_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g10_b3_n_0));
  LUT6 #(
    .INIT(64'h03E001C00C0C07F8)) 
    g10_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g10_b4_n_0));
  LUT6 #(
    .INIT(64'h008003E0080403F0)) 
    g10_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g10_b5_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    g10_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g10_b7_n_0));
  LUT6 #(
    .INIT(64'h0030000000800000)) 
    g11_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g11_b1_n_0));
  LUT6 #(
    .INIT(64'h0060000000800000)) 
    g11_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g11_b2_n_0));
  LUT6 #(
    .INIT(64'h00C00C0000800E00)) 
    g11_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g11_b3_n_0));
  LUT6 #(
    .INIT(64'h01800C0000801E00)) 
    g11_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g11_b4_n_0));
  LUT6 #(
    .INIT(64'h0300000000801000)) 
    g11_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g11_b5_n_0));
  LUT6 #(
    .INIT(64'h0600000000800000)) 
    g11_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g11_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    g11_b7
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g11_b7_n_0));
  LUT6 #(
    .INIT(64'h07B80C18080007F8)) 
    g12_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b1_n_0));
  LUT6 #(
    .INIT(64'h0FFC0C3C08000FFC)) 
    g12_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b2_n_0));
  LUT6 #(
    .INIT(64'h084408640FFC0864)) 
    g12_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b3_n_0));
  LUT6 #(
    .INIT(64'h084408C40FFC08C4)) 
    g12_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b4_n_0));
  LUT6 #(
    .INIT(64'h0844098408180984)) 
    g12_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b5_n_0));
  LUT6 #(
    .INIT(64'h0C0C0F0C08100FFC)) 
    g12_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b6_n_0));
  LUT6 #(
    .INIT(64'h04080E08000007F8)) 
    g12_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g12_b7_n_0));
  LUT6 #(
    .INIT(64'h003C078007840880)) 
    g13_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b1_n_0));
  LUT6 #(
    .INIT(64'h007C0FC00FC40FFC)) 
    g13_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b2_n_0));
  LUT6 #(
    .INIT(64'h00C4084408440FFC)) 
    g13_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b3_n_0));
  LUT6 #(
    .INIT(64'h0F84084408440898)) 
    g13_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b4_n_0));
  LUT6 #(
    .INIT(64'h0F04084C084400B0)) 
    g13_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b5_n_0));
  LUT6 #(
    .INIT(64'h000C0FF80C7C00E0)) 
    g13_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b6_n_0));
  LUT6 #(
    .INIT(64'h000C07F0047C00C0)) 
    g13_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g13_b7_n_0));
  LUT6 #(
    .INIT(64'h0000000003F807B8)) 
    g14_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b1_n_0));
  LUT6 #(
    .INIT(64'h0000000007FC0FFC)) 
    g14_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b2_n_0));
  LUT6 #(
    .INIT(64'h063006300C440844)) 
    g14_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b3_n_0));
  LUT6 #(
    .INIT(64'h0E30063008440844)) 
    g14_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b4_n_0));
  LUT6 #(
    .INIT(64'h0800000008440844)) 
    g14_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b5_n_0));
  LUT6 #(
    .INIT(64'h00000000087C0FFC)) 
    g14_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b6_n_0));
  LUT6 #(
    .INIT(64'h00000000003807B8)) 
    g14_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g14_b7_n_0));
  LUT6 #(
    .INIT(64'h0018008001200808)) 
    g15_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b1_n_0));
  LUT6 #(
    .INIT(64'h003C01C001200C18)) 
    g15_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b2_n_0));
  LUT6 #(
    .INIT(64'h0DE4036001200630)) 
    g15_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b3_n_0));
  LUT6 #(
    .INIT(64'h0DC4063001200360)) 
    g15_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b4_n_0));
  LUT6 #(
    .INIT(64'h00040C18012001C0)) 
    g15_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b5_n_0));
  LUT6 #(
    .INIT(64'h001C080801200080)) 
    g15_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b6_n_0));
  LUT6 #(
    .INIT(64'h0018000000000000)) 
    g15_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g15_b7_n_0));
  LUT6 #(
    .INIT(64'h061807B80FE001F8)) 
    g16_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b1_n_0));
  LUT6 #(
    .INIT(64'h0C0C0FFC0FF00BFC)) 
    g16_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b2_n_0));
  LUT6 #(
    .INIT(64'h0804084400980BC4)) 
    g16_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b3_n_0));
  LUT6 #(
    .INIT(64'h08040844008C0BC4)) 
    g16_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b4_n_0));
  LUT6 #(
    .INIT(64'h0C0C0FFC00980804)) 
    g16_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b5_n_0));
  LUT6 #(
    .INIT(64'h07F80FFC0FF00FFC)) 
    g16_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b6_n_0));
  LUT6 #(
    .INIT(64'h03F008040FE007F8)) 
    g16_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g16_b7_n_0));
  LUT6 #(
    .INIT(64'h0F98001C0E1C03F0)) 
    g17_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g17_b1_n_0));
  LUT6 #(
    .INIT(64'h078C000C0C0C07F8)) 
    g17_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g17_b2_n_0));
  LUT6 #(
    .INIT(64'h088400E408E40C0C)) 
    g17_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g17_b3_n_0));
  LUT6 #(
    .INIT(64'h0884084408440804)) 
    g17_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g17_b4_n_0));
  LUT5 #(
    .INIT(32'h223E3E3E)) 
    g17_b5
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g17_b5_n_0));
  LUT6 #(
    .INIT(64'h07F80FFC0FFC0FFC)) 
    g17_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g17_b6_n_0));
  LUT6 #(
    .INIT(64'h03F0080408040804)) 
    g17_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g17_b7_n_0));
  LUT6 #(
    .INIT(64'h0E1C000400000FFC)) 
    g18_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g18_b1_n_0));
  LUT6 #(
    .INIT(64'h0F3C07FC08040FFC)) 
    g18_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g18_b2_n_0));
  LUT6 #(
    .INIT(64'h01E00FFC0FFC0040)) 
    g18_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g18_b3_n_0));
  LUT6 #(
    .INIT(64'h00C008040FFC0040)) 
    g18_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g18_b4_n_0));
  LUT6 #(
    .INIT(64'h0FFC080008040040)) 
    g18_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g18_b5_n_0));
  LUT5 #(
    .INIT(32'h3E30003E)) 
    g18_b6
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g18_b6_n_0));
  LUT6 #(
    .INIT(64'h0804070000000FFC)) 
    g18_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g18_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00003E00)) 
    g19_b0
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g19_b0_n_0));
  LUT6 #(
    .INIT(64'h07F80FFC0FFC0E00)) 
    g19_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g19_b1_n_0));
  LUT6 #(
    .INIT(64'h0FFC0FFC00380C00)) 
    g19_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g19_b2_n_0));
  LUT6 #(
    .INIT(64'h080400E000700800)) 
    g19_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g19_b3_n_0));
  LUT6 #(
    .INIT(64'h0804007000700804)) 
    g19_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g19_b4_n_0));
  LUT6 #(
    .INIT(64'h0804003800380FFC)) 
    g19_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g19_b5_n_0));
  LUT3 #(
    .INIT(8'h3E)) 
    g19_b6
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .O(g19_b6_n_0));
  LUT6 #(
    .INIT(64'h07F80FFC0FFC0804)) 
    g19_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g19_b7_n_0));
  LUT6 #(
    .INIT(64'h000000C001C00000)) 
    g1_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'h000001E001C00080)) 
    g1_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'h018009F009F001C0)) 
    g1_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'h03C00FF80E3803E0)) 
    g1_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'h03C00FF80E3807F0)) 
    g1_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h018009F009F003E0)) 
    g1_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'h000001E001C001C0)) 
    g1_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b6_n_0));
  LUT6 #(
    .INIT(64'h000000C001C00080)) 
    g1_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g1_b7_n_0));
  LUT6 #(
    .INIT(64'h07180F3827F80038)) 
    g20_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b1_n_0));
  LUT6 #(
    .INIT(64'h0F9C0FFC3FFC007C)) 
    g20_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b2_n_0));
  LUT6 #(
    .INIT(64'h08C400C43C040044)) 
    g20_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b3_n_0));
  LUT6 #(
    .INIT(64'h084400440E040844)) 
    g20_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b4_n_0));
  LUT6 #(
    .INIT(64'h08640FFC08040FFC)) 
    g20_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b5_n_0));
  LUT6 #(
    .INIT(64'h0E3C0FFC0FFC0FFC)) 
    g20_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b6_n_0));
  LUT6 #(
    .INIT(64'h0618080407F80804)) 
    g20_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g20_b7_n_0));
  LUT6 #(
    .INIT(64'h03FC01FC0000001C)) 
    g21_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g21_b0_n_0));
  LUT6 #(
    .INIT(64'h0FFC03FC07FC000C)) 
    g21_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g21_b1_n_0));
  LUT6 #(
    .INIT(64'h0E0006000FFC0804)) 
    g21_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g21_b2_n_0));
  LUT6 #(
    .INIT(64'h03800C0008000FFC)) 
    g21_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g21_b3_n_0));
  LUT6 #(
    .INIT(64'h0E00060008000804)) 
    g21_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g21_b5_n_0));
  LUT5 #(
    .INIT(32'h3E1E3E02)) 
    g21_b6
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g21_b6_n_0));
  LUT6 #(
    .INIT(64'h03FC01FC07FC001C)) 
    g21_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g21_b7_n_0));
  LUT6 #(
    .INIT(64'h00000E0C001C0C0C)) 
    g22_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b0_n_0));
  LUT6 #(
    .INIT(64'h00000C1C003C0E1C)) 
    g22_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b1_n_0));
  LUT6 #(
    .INIT(64'h0804083408600330)) 
    g22_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b2_n_0));
  LUT6 #(
    .INIT(64'h080408640FC001E0)) 
    g22_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b3_n_0));
  LUT6 #(
    .INIT(64'h0FFC08C40FC001E0)) 
    g22_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b4_n_0));
  LUT6 #(
    .INIT(64'h0FFC098408600330)) 
    g22_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b5_n_0));
  LUT6 #(
    .INIT(64'h00000F0C003C0E1C)) 
    g22_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b6_n_0));
  LUT6 #(
    .INIT(64'h00000E1C001C0C0C)) 
    g22_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g22_b7_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    g23_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b0_n_0));
  LUT6 #(
    .INIT(64'h2000000800000E00)) 
    g23_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b1_n_0));
  LUT6 #(
    .INIT(64'h2000000C0FFC0700)) 
    g23_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b2_n_0));
  LUT6 #(
    .INIT(64'h200000060FFC0380)) 
    g23_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b3_n_0));
  LUT6 #(
    .INIT(64'h20000003080401C0)) 
    g23_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b4_n_0));
  LUT6 #(
    .INIT(64'h20000006080400E0)) 
    g23_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b5_n_0));
  LUT6 #(
    .INIT(64'h2000000C00000070)) 
    g23_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b6_n_0));
  LUT6 #(
    .INIT(64'h2000000800000038)) 
    g23_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g23_b7_n_0));
  LUT6 #(
    .INIT(64'h0440078008000000)) 
    g24_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b1_n_0));
  LUT6 #(
    .INIT(64'h0C600FC00FC00000)) 
    g24_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b2_n_0));
  LUT6 #(
    .INIT(64'h0820086007E00004)) 
    g24_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b3_n_0));
  LUT6 #(
    .INIT(64'h0820082008A00007)) 
    g24_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b4_n_0));
  LUT6 #(
    .INIT(64'h08200FFC08A00003)) 
    g24_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b5_n_0));
  LUT6 #(
    .INIT(64'h0FE00FFC0FA00000)) 
    g24_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b6_n_0));
  LUT6 #(
    .INIT(64'h07C0000407000000)) 
    g24_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g24_b7_n_0));
  LUT6 #(
    .INIT(64'h0020000004C00800)) 
    g25_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b1_n_0));
  LUT6 #(
    .INIT(64'h3FE000180CE00FFC)) 
    g25_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b2_n_0));
  LUT6 #(
    .INIT(64'h7FC0000C08A007FC)) 
    g25_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b3_n_0));
  LUT6 #(
    .INIT(64'h4820084408A00824)) 
    g25_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b4_n_0));
  LUT6 #(
    .INIT(64'h48200FFC08A00860)) 
    g25_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b5_n_0));
  LUT6 #(
    .INIT(64'h6FE00FF80FE00FC0)) 
    g25_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b6_n_0));
  LUT6 #(
    .INIT(64'h27C0084007C00780)) 
    g25_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g25_b7_n_0));
  LUT6 #(
    .INIT(64'h0C203FEC00000FC0)) 
    g26_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g26_b1_n_0));
  LUT6 #(
    .INIT(64'h0E607FEC08000FE0)) 
    g26_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g26_b2_n_0));
  LUT6 #(
    .INIT(64'h03C040200FEC0020)) 
    g26_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g26_b3_n_0));
  LUT6 #(
    .INIT(64'h018040000FEC0040)) 
    g26_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g26_b4_n_0));
  LUT6 #(
    .INIT(64'h0FFC700008200FFC)) 
    g26_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g26_b5_n_0));
  LUT5 #(
    .INIT(32'h3E40003E)) 
    g26_b6
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g26_b6_n_0));
  LUT6 #(
    .INIT(64'h0804000000000804)) 
    g26_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g26_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00003800)) 
    g27_b0
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g27_b0_n_0));
  LUT6 #(
    .INIT(64'h07C00FC00FE00000)) 
    g27_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g27_b1_n_0));
  LUT6 #(
    .INIT(64'h0FE00FE000600800)) 
    g27_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g27_b2_n_0));
  LUT6 #(
    .INIT(64'h082000200FC00FFC)) 
    g27_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g27_b3_n_0));
  LUT6 #(
    .INIT(64'h08200FC000600804)) 
    g27_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g27_b5_n_0));
  LUT6 #(
    .INIT(64'h0FE00FE00FE00000)) 
    g27_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g27_b6_n_0));
  LUT6 #(
    .INIT(64'h07C000200FE00000)) 
    g27_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g27_b7_n_0));
  LUT6 #(
    .INIT(64'h044000C0402007C0)) 
    g28_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b1_n_0));
  LUT6 #(
    .INIT(64'h0E6000E07FE00FE0)) 
    g28_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b2_n_0));
  LUT6 #(
    .INIT(64'h0B2000207FC00820)) 
    g28_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b3_n_0));
  LUT6 #(
    .INIT(64'h0920086048204820)) 
    g28_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b4_n_0));
  LUT6 #(
    .INIT(64'h09A00FC008207FC0)) 
    g28_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b5_n_0));
  LUT6 #(
    .INIT(64'h0CE00FE00FE07FE0)) 
    g28_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b6_n_0));
  LUT6 #(
    .INIT(64'h0440082007C04020)) 
    g28_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g28_b7_n_0));
  LUT6 #(
    .INIT(64'h07E001E000000000)) 
    g29_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b0_n_0));
  LUT6 #(
    .INIT(64'h0FE003E008000400)) 
    g29_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b1_n_0));
  LUT6 #(
    .INIT(64'h0C0006000FE00C20)) 
    g29_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b2_n_0));
  LUT6 #(
    .INIT(64'h07000C0007E00820)) 
    g29_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b3_n_0));
  LUT6 #(
    .INIT(64'h07000C0008000FFC)) 
    g29_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b4_n_0));
  LUT6 #(
    .INIT(64'h0C000600080007F8)) 
    g29_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b5_n_0));
  LUT6 #(
    .INIT(64'h0FE003E00FE00020)) 
    g29_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b6_n_0));
  LUT6 #(
    .INIT(64'h07E001E007E00020)) 
    g29_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g29_b7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    g2_b0
       (.I0(text_addr[4]),
        .O(g2_b0_n_0));
  LUT5 #(
    .INIT(32'h06E718FF)) 
    g2_b1
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g2_b1_n_0));
  LUT6 #(
    .INIT(64'h078CF99F0660FE7F)) 
    g2_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g2_b2_n_0));
  LUT6 #(
    .INIT(64'h0FDCFBDF0420FC3F)) 
    g2_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g2_b3_n_0));
  LUT6 #(
    .INIT(64'h0874FBDF0420FC3F)) 
    g2_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g2_b4_n_0));
  LUT6 #(
    .INIT(64'h0860F99F0660FE7F)) 
    g2_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g2_b5_n_0));
  LUT5 #(
    .INIT(32'h38E718FF)) 
    g2_b6
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g2_b6_n_0));
  LUT6 #(
    .INIT(64'h0780FFFF0000FFFF)) 
    g2_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g2_b7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000820)) 
    g30_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b0_n_0));
  LUT6 #(
    .INIT(64'h08040C201FE00C60)) 
    g30_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b1_n_0));
  LUT6 #(
    .INIT(64'h08040C603FE006C0)) 
    g30_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b2_n_0));
  LUT6 #(
    .INIT(64'h0FBC08E068000380)) 
    g30_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b3_n_0));
  LUT6 #(
    .INIT(64'h07F809A048000380)) 
    g30_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b4_n_0));
  LUT6 #(
    .INIT(64'h00400B20480006C0)) 
    g30_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b5_n_0));
  LUT6 #(
    .INIT(64'h00400E604FE00C60)) 
    g30_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b6_n_0));
  LUT6 #(
    .INIT(64'h00000C6047E00820)) 
    g30_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g30_b7_n_0));
  LUT6 #(
    .INIT(64'h0780000400400000)) 
    g31_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b1_n_0));
  LUT6 #(
    .INIT(64'h07C0000C00400000)) 
    g31_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b2_n_0));
  LUT6 #(
    .INIT(64'h0460000807F80FBC)) 
    g31_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b3_n_0));
  LUT6 #(
    .INIT(64'h0430000C0FBC0FBC)) 
    g31_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b4_n_0));
  LUT6 #(
    .INIT(64'h0460000408040000)) 
    g31_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b5_n_0));
  LUT6 #(
    .INIT(64'h07C0000C08040000)) 
    g31_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b6_n_0));
  LUT6 #(
    .INIT(64'h0780000800000000)) 
    g31_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g31_b7_n_0));
  LUT6 #(
    .INIT(64'h02A007FC001C0000)) 
    g3_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b0_n_0));
  LUT6 #(
    .INIT(64'h02A00FFC001C0278)) 
    g3_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b1_n_0));
  LUT6 #(
    .INIT(64'h01C00E14001402FC)) 
    g3_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b2_n_0));
  LUT6 #(
    .INIT(64'h0F78001400140F84)) 
    g3_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b3_n_0));
  LUT6 #(
    .INIT(64'h0F78001407FC0F84)) 
    g3_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b4_n_0));
  LUT6 #(
    .INIT(64'h01C00FFC0FFC02FC)) 
    g3_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b5_n_0));
  LUT6 #(
    .INIT(64'h02A01FFC0E000278)) 
    g3_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b6_n_0));
  LUT6 #(
    .INIT(64'h02A01C000C000000)) 
    g3_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g3_b7_n_0));
  LUT6 #(
    .INIT(64'h0DFC01100FFE0040)) 
    g4_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b1_n_0));
  LUT6 #(
    .INIT(64'h0DFC031807FC0040)) 
    g4_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b2_n_0));
  LUT6 #(
    .INIT(64'h000007FC03F800E0)) 
    g4_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b3_n_0));
  LUT6 #(
    .INIT(64'h000007FC01F001F0)) 
    g4_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b4_n_0));
  LUT6 #(
    .INIT(64'h0DFC031800E003F8)) 
    g4_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b5_n_0));
  LUT6 #(
    .INIT(64'h0DFC0110004007FC)) 
    g4_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b6_n_0));
  LUT6 #(
    .INIT(64'h0000000000400FFE)) 
    g4_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g4_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h0000003E)) 
    g5_b0
       (.I0(text_addr[1]),
        .I1(text_addr[2]),
        .I2(text_addr[3]),
        .I3(text_addr[4]),
        .I4(text_addr[5]),
        .O(g5_b0_n_0));
  LUT6 #(
    .INIT(64'h09100F0008C40FFC)) 
    g5_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b1_n_0));
  LUT6 #(
    .INIT(64'h0B180F001DE60004)) 
    g5_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b2_n_0));
  LUT6 #(
    .INIT(64'h0FFC0F0017320FFC)) 
    g5_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b3_n_0));
  LUT6 #(
    .INIT(64'h1FFC0F0012120FFC)) 
    g5_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b4_n_0));
  LUT6 #(
    .INIT(64'h1B180F00133A0044)) 
    g5_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b5_n_0));
  LUT6 #(
    .INIT(64'h09100F0019EE007C)) 
    g5_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b6_n_0));
  LUT6 #(
    .INIT(64'h00000F0008C40038)) 
    g5_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g5_b7_n_0));
  LUT6 #(
    .INIT(64'h0080008002000010)) 
    g6_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g6_b1_n_0));
  LUT6 #(
    .INIT(64'h008001C006000018)) 
    g6_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g6_b2_n_0));
  LUT6 #(
    .INIT(64'h008003E00FFC0FFC)) 
    g6_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g6_b3_n_0));
  LUT5 #(
    .INIT(32'h02A00FFC)) 
    g6_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[5]),
        .O(g6_b4_n_0));
  LUT6 #(
    .INIT(64'h03E0008006000018)) 
    g6_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g6_b5_n_0));
  LUT6 #(
    .INIT(64'h01C0008002000010)) 
    g6_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g6_b6_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    g6_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[5]),
        .O(g6_b7_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    g7_b0
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b0_n_0));
  LUT6 #(
    .INIT(64'h0030060001C00200)) 
    g7_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b1_n_0));
  LUT6 #(
    .INIT(64'h00F0078003E00200)) 
    g7_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b2_n_0));
  LUT6 #(
    .INIT(64'h03F007E000800200)) 
    g7_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b3_n_0));
  LUT6 #(
    .INIT(64'h07F007F000800200)) 
    g7_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b4_n_0));
  LUT6 #(
    .INIT(64'h03F007E003E00200)) 
    g7_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b5_n_0));
  LUT6 #(
    .INIT(64'h00F0078001C003C0)) 
    g7_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b6_n_0));
  LUT6 #(
    .INIT(64'h00300600008003C0)) 
    g7_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g7_b7_n_0));
  LUT6 #(
    .INIT(64'h0220000E00000000)) 
    g8_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g8_b1_n_0));
  LUT6 #(
    .INIT(64'h0FF8001E00380000)) 
    g8_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g8_b2_n_0));
  LUT6 #(
    .INIT(64'h0FF800000DFC0000)) 
    g8_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g8_b3_n_0));
  LUT6 #(
    .INIT(64'h022000000DFC0000)) 
    g8_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g8_b4_n_0));
  LUT6 #(
    .INIT(64'h0FF8000E00000000)) 
    g8_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g8_b6_n_0));
  LUT6 #(
    .INIT(64'h0220000000000000)) 
    g8_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g8_b7_n_0));
  LUT6 #(
    .INIT(64'h000008400C300798)) 
    g9_b1
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b1_n_0));
  LUT6 #(
    .INIT(64'h00000FD80C600FCC)) 
    g9_b2
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b2_n_0));
  LUT6 #(
    .INIT(64'h000007BC00C03847)) 
    g9_b3
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b3_n_0));
  LUT6 #(
    .INIT(64'h000E08E401803847)) 
    g9_b4
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b4_n_0));
  LUT6 #(
    .INIT(64'h001E087C03000844)) 
    g9_b5
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b5_n_0));
  LUT6 #(
    .INIT(64'h00100FD806300C7C)) 
    g9_b6
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b6_n_0));
  LUT6 #(
    .INIT(64'h000007800C300638)) 
    g9_b7
       (.I0(text_addr[0]),
        .I1(text_addr[1]),
        .I2(text_addr[2]),
        .I3(text_addr[3]),
        .I4(text_addr[4]),
        .I5(text_addr[5]),
        .O(g9_b7_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_number_0 min10__0
       (.D({min10[1],\text_blk_reg[2]_i_2 ,min10[0]}),
        .\index_reg[3]_i_2__0 (\index_reg[3]_i_2__0 ),
        .\text_blk_reg[3]_i_2 (\text_blk_reg[3]_i_2_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_number min1__0
       (.D({min1,\text_blk_reg[2]_i_5 }),
        .\index_reg[3]_i_2 (\index_reg[3]_i_2 ),
        .\text_blk_reg[3]_i_2 (\text_blk_reg[3]_i_2 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[0] 
       (.CLR(1'b0),
        .D(D[0]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[10] 
       (.CLR(1'b0),
        .D(D[10]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[1] 
       (.CLR(1'b0),
        .D(D[1]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[2] 
       (.CLR(1'b0),
        .D(D[2]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[3] 
       (.CLR(1'b0),
        .D(D[3]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[4] 
       (.CLR(1'b0),
        .D(D[4]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[5] 
       (.CLR(1'b0),
        .D(D[5]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[6] 
       (.CLR(1'b0),
        .D(D[6]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[7] 
       (.CLR(1'b0),
        .D(D[7]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[8] 
       (.CLR(1'b0),
        .D(D[8]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_addr_reg[9] 
       (.CLR(1'b0),
        .D(D[9]),
        .G(E),
        .GE(1'b1),
        .Q(text_addr[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[0] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [0]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[1] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [1]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[2] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [2]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[3] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [3]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[4] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [4]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[5] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [5]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \text_blk_reg[6] 
       (.CLR(1'b0),
        .D(\text_addr_reg[10]_i_5 [6]),
        .G(\text_addr_reg[4]_i_5 ),
        .GE(1'b1),
        .Q(\text_blk_reg[6]_i_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_10
       (.I0(vga_to_hdmi_i_25_n_0),
        .I1(vga_to_hdmi_i_26_n_0),
        .I2(\srl[30].srl16_i ),
        .I3(vga_to_hdmi_i_28_n_0),
        .I4(\srl[30].srl16_i_0 ),
        .I5(vga_to_hdmi_i_30_n_0),
        .O(p_1_in__0));
  MUXF8 vga_to_hdmi_i_1000
       (.I0(vga_to_hdmi_i_1623_n_0),
        .I1(vga_to_hdmi_i_1624_n_0),
        .O(vga_to_hdmi_i_1000_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1001
       (.I0(vga_to_hdmi_i_1625_n_0),
        .I1(vga_to_hdmi_i_1626_n_0),
        .O(vga_to_hdmi_i_1001_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1002
       (.I0(vga_to_hdmi_i_1627_n_0),
        .I1(vga_to_hdmi_i_1628_n_0),
        .O(vga_to_hdmi_i_1002_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1003
       (.I0(vga_to_hdmi_i_1629_n_0),
        .I1(vga_to_hdmi_i_1630_n_0),
        .O(vga_to_hdmi_i_1003_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1004
       (.I0(vga_to_hdmi_i_1631_n_0),
        .I1(vga_to_hdmi_i_1632_n_0),
        .O(vga_to_hdmi_i_1004_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1005
       (.I0(vga_to_hdmi_i_1633_n_0),
        .I1(vga_to_hdmi_i_1634_n_0),
        .O(vga_to_hdmi_i_1005_n_0),
        .S(text_addr[7]));
  MUXF7 vga_to_hdmi_i_1006
       (.I0(g22_b0_n_0),
        .I1(g23_b0_n_0),
        .O(vga_to_hdmi_i_1006_n_0),
        .S(text_addr[6]));
  MUXF8 vga_to_hdmi_i_1007
       (.I0(vga_to_hdmi_i_1635_n_0),
        .I1(vga_to_hdmi_i_1636_n_0),
        .O(vga_to_hdmi_i_1007_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1008
       (.I0(vga_to_hdmi_i_1637_n_0),
        .I1(vga_to_hdmi_i_1638_n_0),
        .O(vga_to_hdmi_i_1008_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1009
       (.I0(g11_b1_n_0),
        .I1(g10_b1_n_0),
        .I2(text_addr[7]),
        .I3(g9_b1_n_0),
        .I4(text_addr[6]),
        .I5(g8_b1_n_0),
        .O(vga_to_hdmi_i_1009_n_0));
  MUXF8 vga_to_hdmi_i_1010
       (.I0(vga_to_hdmi_i_1639_n_0),
        .I1(vga_to_hdmi_i_1640_n_0),
        .O(vga_to_hdmi_i_1010_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1011
       (.I0(vga_to_hdmi_i_1641_n_0),
        .I1(vga_to_hdmi_i_1642_n_0),
        .O(vga_to_hdmi_i_1011_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1012
       (.I0(vga_to_hdmi_i_1643_n_0),
        .I1(vga_to_hdmi_i_1644_n_0),
        .O(vga_to_hdmi_i_1012_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1013
       (.I0(vga_to_hdmi_i_1645_n_0),
        .I1(vga_to_hdmi_i_1646_n_0),
        .O(vga_to_hdmi_i_1013_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1014
       (.I0(vga_to_hdmi_i_1647_n_0),
        .I1(vga_to_hdmi_i_1648_n_0),
        .O(vga_to_hdmi_i_1014_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1015
       (.I0(vga_to_hdmi_i_1649_n_0),
        .I1(vga_to_hdmi_i_1650_n_0),
        .O(vga_to_hdmi_i_1015_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1016
       (.I0(vga_to_hdmi_i_1651_n_0),
        .I1(vga_to_hdmi_i_1652_n_0),
        .O(vga_to_hdmi_i_1016_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1017
       (.I0(g11_b2_n_0),
        .I1(g10_b2_n_0),
        .I2(text_addr[7]),
        .I3(g9_b2_n_0),
        .I4(text_addr[6]),
        .I5(g8_b2_n_0),
        .O(vga_to_hdmi_i_1017_n_0));
  MUXF8 vga_to_hdmi_i_1018
       (.I0(vga_to_hdmi_i_1653_n_0),
        .I1(vga_to_hdmi_i_1654_n_0),
        .O(vga_to_hdmi_i_1018_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1019
       (.I0(vga_to_hdmi_i_1655_n_0),
        .I1(vga_to_hdmi_i_1656_n_0),
        .O(vga_to_hdmi_i_1019_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1020
       (.I0(vga_to_hdmi_i_1657_n_0),
        .I1(vga_to_hdmi_i_1658_n_0),
        .O(vga_to_hdmi_i_1020_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1021
       (.I0(vga_to_hdmi_i_1659_n_0),
        .I1(vga_to_hdmi_i_1660_n_0),
        .O(vga_to_hdmi_i_1021_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1022
       (.I0(vga_to_hdmi_i_1661_n_0),
        .I1(vga_to_hdmi_i_1662_n_0),
        .O(vga_to_hdmi_i_1022_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_1023
       (.I0(vga_to_hdmi_i_1663_n_0),
        .I1(vga_to_hdmi_i_1664_n_0),
        .O(vga_to_hdmi_i_1023_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'h5500553F55FF553F)) 
    vga_to_hdmi_i_11
       (.I0(vga_to_hdmi_i_31_n_0),
        .I1(vga_to_hdmi_i_32_n_0),
        .I2(text_blk113_out),
        .I3(text_blk123_out),
        .I4(text_blk118_out),
        .I5(vga_to_hdmi_i_33_n_0),
        .O(\hc_reg[2] ));
  MUXF7 vga_to_hdmi_i_1569
       (.I0(g12_b3_n_0),
        .I1(g13_b3_n_0),
        .O(vga_to_hdmi_i_1569_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1570
       (.I0(g14_b3_n_0),
        .I1(g15_b3_n_0),
        .O(vga_to_hdmi_i_1570_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1571
       (.I0(g8_b3_n_0),
        .I1(g9_b3_n_0),
        .O(vga_to_hdmi_i_1571_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1572
       (.I0(g10_b3_n_0),
        .I1(g11_b3_n_0),
        .O(vga_to_hdmi_i_1572_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1573
       (.I0(g4_b3_n_0),
        .I1(g5_b3_n_0),
        .O(vga_to_hdmi_i_1573_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1574
       (.I0(g6_b3_n_0),
        .I1(g7_b3_n_0),
        .O(vga_to_hdmi_i_1574_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1575
       (.I0(g0_b3_n_0),
        .I1(g1_b3_n_0),
        .O(vga_to_hdmi_i_1575_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1576
       (.I0(g2_b3_n_0),
        .I1(g3_b3_n_0),
        .O(vga_to_hdmi_i_1576_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1577
       (.I0(g28_b3_n_0),
        .I1(g29_b3_n_0),
        .O(vga_to_hdmi_i_1577_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1578
       (.I0(g30_b3_n_0),
        .I1(g31_b3_n_0),
        .O(vga_to_hdmi_i_1578_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1579
       (.I0(g16_b3_n_0),
        .I1(g17_b3_n_0),
        .O(vga_to_hdmi_i_1579_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1580
       (.I0(g18_b3_n_0),
        .I1(g19_b3_n_0),
        .O(vga_to_hdmi_i_1580_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1581
       (.I0(g12_b4_n_0),
        .I1(g13_b4_n_0),
        .O(vga_to_hdmi_i_1581_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1582
       (.I0(g14_b4_n_0),
        .I1(g15_b4_n_0),
        .O(vga_to_hdmi_i_1582_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1583
       (.I0(g8_b4_n_0),
        .I1(g9_b4_n_0),
        .O(vga_to_hdmi_i_1583_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1584
       (.I0(g10_b4_n_0),
        .I1(g11_b4_n_0),
        .O(vga_to_hdmi_i_1584_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1585
       (.I0(g4_b4_n_0),
        .I1(g5_b4_n_0),
        .O(vga_to_hdmi_i_1585_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1586
       (.I0(g6_b4_n_0),
        .I1(g7_b4_n_0),
        .O(vga_to_hdmi_i_1586_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1587
       (.I0(g0_b4_n_0),
        .I1(g1_b4_n_0),
        .O(vga_to_hdmi_i_1587_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1588
       (.I0(g2_b4_n_0),
        .I1(g3_b4_n_0),
        .O(vga_to_hdmi_i_1588_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1589
       (.I0(g28_b4_n_0),
        .I1(g29_b4_n_0),
        .O(vga_to_hdmi_i_1589_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1590
       (.I0(g30_b4_n_0),
        .I1(g31_b4_n_0),
        .O(vga_to_hdmi_i_1590_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1591
       (.I0(g16_b4_n_0),
        .I1(g17_b4_n_0),
        .O(vga_to_hdmi_i_1591_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1592
       (.I0(g18_b4_n_0),
        .I1(g19_b4_n_0),
        .O(vga_to_hdmi_i_1592_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1593
       (.I0(g12_b5_n_0),
        .I1(g13_b5_n_0),
        .O(vga_to_hdmi_i_1593_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1594
       (.I0(g14_b5_n_0),
        .I1(g15_b5_n_0),
        .O(vga_to_hdmi_i_1594_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1595
       (.I0(g4_b5_n_0),
        .I1(g5_b5_n_0),
        .O(vga_to_hdmi_i_1595_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1596
       (.I0(g6_b5_n_0),
        .I1(g7_b5_n_0),
        .O(vga_to_hdmi_i_1596_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1597
       (.I0(g0_b5_n_0),
        .I1(g1_b5_n_0),
        .O(vga_to_hdmi_i_1597_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1598
       (.I0(g2_b5_n_0),
        .I1(g3_b5_n_0),
        .O(vga_to_hdmi_i_1598_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1599
       (.I0(g28_b5_n_0),
        .I1(g29_b5_n_0),
        .O(vga_to_hdmi_i_1599_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1600
       (.I0(g30_b5_n_0),
        .I1(g31_b5_n_0),
        .O(vga_to_hdmi_i_1600_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1601
       (.I0(g24_b5_n_0),
        .I1(g25_b5_n_0),
        .O(vga_to_hdmi_i_1601_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1602
       (.I0(g26_b5_n_0),
        .I1(g27_b5_n_0),
        .O(vga_to_hdmi_i_1602_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1603
       (.I0(g20_b5_n_0),
        .I1(g21_b5_n_0),
        .O(vga_to_hdmi_i_1603_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1604
       (.I0(g22_b5_n_0),
        .I1(g23_b5_n_0),
        .O(vga_to_hdmi_i_1604_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1605
       (.I0(g16_b5_n_0),
        .I1(g17_b5_n_0),
        .O(vga_to_hdmi_i_1605_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1606
       (.I0(g18_b5_n_0),
        .I1(g19_b5_n_0),
        .O(vga_to_hdmi_i_1606_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1607
       (.I0(g12_b6_n_0),
        .I1(g13_b6_n_0),
        .O(vga_to_hdmi_i_1607_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1608
       (.I0(g14_b6_n_0),
        .I1(g15_b6_n_0),
        .O(vga_to_hdmi_i_1608_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1609
       (.I0(g4_b6_n_0),
        .I1(g5_b6_n_0),
        .O(vga_to_hdmi_i_1609_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1610
       (.I0(g6_b6_n_0),
        .I1(g7_b6_n_0),
        .O(vga_to_hdmi_i_1610_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1611
       (.I0(g0_b6_n_0),
        .I1(g1_b6_n_0),
        .O(vga_to_hdmi_i_1611_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1612
       (.I0(g2_b6_n_0),
        .I1(g3_b6_n_0),
        .O(vga_to_hdmi_i_1612_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1613
       (.I0(g28_b6_n_0),
        .I1(g29_b6_n_0),
        .O(vga_to_hdmi_i_1613_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1614
       (.I0(g30_b6_n_0),
        .I1(g31_b6_n_0),
        .O(vga_to_hdmi_i_1614_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1615
       (.I0(g24_b6_n_0),
        .I1(g25_b6_n_0),
        .O(vga_to_hdmi_i_1615_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1616
       (.I0(g26_b6_n_0),
        .I1(g27_b6_n_0),
        .O(vga_to_hdmi_i_1616_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1617
       (.I0(g20_b6_n_0),
        .I1(g21_b6_n_0),
        .O(vga_to_hdmi_i_1617_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1618
       (.I0(g22_b6_n_0),
        .I1(g23_b6_n_0),
        .O(vga_to_hdmi_i_1618_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1619
       (.I0(g16_b6_n_0),
        .I1(g17_b6_n_0),
        .O(vga_to_hdmi_i_1619_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1620
       (.I0(g18_b6_n_0),
        .I1(g19_b6_n_0),
        .O(vga_to_hdmi_i_1620_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1621
       (.I0(g12_b7_n_0),
        .I1(g13_b7_n_0),
        .O(vga_to_hdmi_i_1621_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1622
       (.I0(g14_b7_n_0),
        .I1(g15_b7_n_0),
        .O(vga_to_hdmi_i_1622_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1623
       (.I0(g4_b7_n_0),
        .I1(g5_b7_n_0),
        .O(vga_to_hdmi_i_1623_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1624
       (.I0(g6_b7_n_0),
        .I1(g7_b7_n_0),
        .O(vga_to_hdmi_i_1624_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1625
       (.I0(g0_b7_n_0),
        .I1(g1_b7_n_0),
        .O(vga_to_hdmi_i_1625_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1626
       (.I0(g2_b7_n_0),
        .I1(g3_b7_n_0),
        .O(vga_to_hdmi_i_1626_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1627
       (.I0(g28_b7_n_0),
        .I1(g29_b7_n_0),
        .O(vga_to_hdmi_i_1627_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1628
       (.I0(g30_b7_n_0),
        .I1(g31_b7_n_0),
        .O(vga_to_hdmi_i_1628_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1629
       (.I0(g24_b7_n_0),
        .I1(g25_b7_n_0),
        .O(vga_to_hdmi_i_1629_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1630
       (.I0(g26_b7_n_0),
        .I1(g27_b7_n_0),
        .O(vga_to_hdmi_i_1630_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1631
       (.I0(g20_b7_n_0),
        .I1(g21_b7_n_0),
        .O(vga_to_hdmi_i_1631_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1632
       (.I0(g22_b7_n_0),
        .I1(g23_b7_n_0),
        .O(vga_to_hdmi_i_1632_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1633
       (.I0(g16_b7_n_0),
        .I1(g17_b7_n_0),
        .O(vga_to_hdmi_i_1633_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1634
       (.I0(g18_b7_n_0),
        .I1(g19_b7_n_0),
        .O(vga_to_hdmi_i_1634_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1635
       (.I0(g0_b0_n_0),
        .I1(g1_b0_n_0),
        .O(vga_to_hdmi_i_1635_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1636
       (.I0(g2_b0_n_0),
        .I1(g3_b0_n_0),
        .O(vga_to_hdmi_i_1636_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1637
       (.I0(g12_b1_n_0),
        .I1(g13_b1_n_0),
        .O(vga_to_hdmi_i_1637_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1638
       (.I0(g14_b1_n_0),
        .I1(g15_b1_n_0),
        .O(vga_to_hdmi_i_1638_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1639
       (.I0(g4_b1_n_0),
        .I1(g5_b1_n_0),
        .O(vga_to_hdmi_i_1639_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1640
       (.I0(g6_b1_n_0),
        .I1(g7_b1_n_0),
        .O(vga_to_hdmi_i_1640_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1641
       (.I0(g0_b1_n_0),
        .I1(g1_b1_n_0),
        .O(vga_to_hdmi_i_1641_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1642
       (.I0(g2_b1_n_0),
        .I1(g3_b1_n_0),
        .O(vga_to_hdmi_i_1642_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1643
       (.I0(g28_b1_n_0),
        .I1(g29_b1_n_0),
        .O(vga_to_hdmi_i_1643_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1644
       (.I0(g30_b1_n_0),
        .I1(g31_b1_n_0),
        .O(vga_to_hdmi_i_1644_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1645
       (.I0(g24_b1_n_0),
        .I1(g25_b1_n_0),
        .O(vga_to_hdmi_i_1645_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1646
       (.I0(g26_b1_n_0),
        .I1(g27_b1_n_0),
        .O(vga_to_hdmi_i_1646_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1647
       (.I0(g20_b1_n_0),
        .I1(g21_b1_n_0),
        .O(vga_to_hdmi_i_1647_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1648
       (.I0(g22_b1_n_0),
        .I1(g23_b1_n_0),
        .O(vga_to_hdmi_i_1648_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1649
       (.I0(g16_b1_n_0),
        .I1(g17_b1_n_0),
        .O(vga_to_hdmi_i_1649_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1650
       (.I0(g18_b1_n_0),
        .I1(g19_b1_n_0),
        .O(vga_to_hdmi_i_1650_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1651
       (.I0(g12_b2_n_0),
        .I1(g13_b2_n_0),
        .O(vga_to_hdmi_i_1651_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1652
       (.I0(g14_b2_n_0),
        .I1(g15_b2_n_0),
        .O(vga_to_hdmi_i_1652_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1653
       (.I0(g4_b2_n_0),
        .I1(g5_b2_n_0),
        .O(vga_to_hdmi_i_1653_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1654
       (.I0(g6_b2_n_0),
        .I1(g7_b2_n_0),
        .O(vga_to_hdmi_i_1654_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1655
       (.I0(g0_b2_n_0),
        .I1(g1_b2_n_0),
        .O(vga_to_hdmi_i_1655_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1656
       (.I0(g2_b2_n_0),
        .I1(g3_b2_n_0),
        .O(vga_to_hdmi_i_1656_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1657
       (.I0(g28_b2_n_0),
        .I1(g29_b2_n_0),
        .O(vga_to_hdmi_i_1657_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1658
       (.I0(g30_b2_n_0),
        .I1(g31_b2_n_0),
        .O(vga_to_hdmi_i_1658_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1659
       (.I0(g24_b2_n_0),
        .I1(g25_b2_n_0),
        .O(vga_to_hdmi_i_1659_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1660
       (.I0(g26_b2_n_0),
        .I1(g27_b2_n_0),
        .O(vga_to_hdmi_i_1660_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1661
       (.I0(g20_b2_n_0),
        .I1(g21_b2_n_0),
        .O(vga_to_hdmi_i_1661_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1662
       (.I0(g22_b2_n_0),
        .I1(g23_b2_n_0),
        .O(vga_to_hdmi_i_1662_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1663
       (.I0(g16_b2_n_0),
        .I1(g17_b2_n_0),
        .O(vga_to_hdmi_i_1663_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_1664
       (.I0(g18_b2_n_0),
        .I1(g19_b2_n_0),
        .O(vga_to_hdmi_i_1664_n_0),
        .S(text_addr[6]));
  MUXF7 vga_to_hdmi_i_205
       (.I0(vga_to_hdmi_i_469_n_0),
        .I1(vga_to_hdmi_i_470_n_0),
        .O(text_data[3]),
        .S(text_addr[10]));
  MUXF7 vga_to_hdmi_i_206
       (.I0(vga_to_hdmi_i_471_n_0),
        .I1(vga_to_hdmi_i_472_n_0),
        .O(text_data[4]),
        .S(text_addr[10]));
  MUXF7 vga_to_hdmi_i_207
       (.I0(vga_to_hdmi_i_473_n_0),
        .I1(vga_to_hdmi_i_474_n_0),
        .O(text_data[5]),
        .S(text_addr[10]));
  MUXF7 vga_to_hdmi_i_208
       (.I0(vga_to_hdmi_i_475_n_0),
        .I1(vga_to_hdmi_i_476_n_0),
        .O(text_data[6]),
        .S(text_addr[10]));
  MUXF7 vga_to_hdmi_i_209
       (.I0(vga_to_hdmi_i_477_n_0),
        .I1(vga_to_hdmi_i_478_n_0),
        .O(text_data[7]),
        .S(text_addr[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_210
       (.I0(vga_to_hdmi_i_479_n_0),
        .I1(vga_to_hdmi_i_480_n_0),
        .I2(text_addr[10]),
        .I3(vga_to_hdmi_i_481_n_0),
        .I4(text_addr[9]),
        .I5(vga_to_hdmi_i_482_n_0),
        .O(text_data[0]));
  MUXF7 vga_to_hdmi_i_211
       (.I0(vga_to_hdmi_i_483_n_0),
        .I1(vga_to_hdmi_i_484_n_0),
        .O(text_data[1]),
        .S(text_addr[10]));
  MUXF7 vga_to_hdmi_i_212
       (.I0(vga_to_hdmi_i_485_n_0),
        .I1(vga_to_hdmi_i_486_n_0),
        .O(text_data[2]),
        .S(text_addr[10]));
  LUT6 #(
    .INIT(64'h00000000040C0C08)) 
    vga_to_hdmi_i_25
       (.I0(addr[2]),
        .I1(addr[3]),
        .I2(addr[4]),
        .I3(addr[0]),
        .I4(addr[1]),
        .I5(vga_to_hdmi_i_10_0),
        .O(vga_to_hdmi_i_25_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0007B000)) 
    vga_to_hdmi_i_26
       (.I0(addr[0]),
        .I1(vga_to_hdmi_i_10_0),
        .I2(addr[1]),
        .I3(addr[2]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(vga_to_hdmi_i_26_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF007FEF00)) 
    vga_to_hdmi_i_28
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(vga_to_hdmi_i_10_0),
        .I3(addr[2]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(vga_to_hdmi_i_28_n_0));
  LUT6 #(
    .INIT(64'h0A2A0A280A282A28)) 
    vga_to_hdmi_i_30
       (.I0(vga_to_hdmi_i_10_0),
        .I1(addr[3]),
        .I2(addr[4]),
        .I3(addr[2]),
        .I4(addr[0]),
        .I5(addr[1]),
        .O(vga_to_hdmi_i_30_n_0));
  MUXF7 vga_to_hdmi_i_31
       (.I0(vga_to_hdmi_i_73_n_0),
        .I1(vga_to_hdmi_i_74_n_0),
        .O(vga_to_hdmi_i_31_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hFFFCCAAF000CCAA0)) 
    vga_to_hdmi_i_32
       (.I0(vga_to_hdmi_i_75_n_0),
        .I1(vga_to_hdmi_i_76_n_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(vga_to_hdmi_i_77_n_0),
        .O(vga_to_hdmi_i_32_n_0));
  LUT6 #(
    .INIT(64'hACCFFFFAACC0000A)) 
    vga_to_hdmi_i_33
       (.I0(vga_to_hdmi_i_76_n_0),
        .I1(vga_to_hdmi_i_75_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(vga_to_hdmi_i_78_n_0),
        .O(vga_to_hdmi_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_469
       (.I0(vga_to_hdmi_i_966_n_0),
        .I1(vga_to_hdmi_i_967_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_968_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_969_n_0),
        .O(vga_to_hdmi_i_469_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_470
       (.I0(vga_to_hdmi_i_970_n_0),
        .I1(vga_to_hdmi_i_971_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_972_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_973_n_0),
        .O(vga_to_hdmi_i_470_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_471
       (.I0(vga_to_hdmi_i_974_n_0),
        .I1(vga_to_hdmi_i_975_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_976_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_977_n_0),
        .O(vga_to_hdmi_i_471_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_472
       (.I0(vga_to_hdmi_i_978_n_0),
        .I1(vga_to_hdmi_i_979_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_980_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_981_n_0),
        .O(vga_to_hdmi_i_472_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_473
       (.I0(vga_to_hdmi_i_982_n_0),
        .I1(vga_to_hdmi_i_983_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_984_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_985_n_0),
        .O(vga_to_hdmi_i_473_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_474
       (.I0(vga_to_hdmi_i_986_n_0),
        .I1(vga_to_hdmi_i_987_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_988_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_989_n_0),
        .O(vga_to_hdmi_i_474_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_475
       (.I0(vga_to_hdmi_i_990_n_0),
        .I1(vga_to_hdmi_i_991_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_992_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_993_n_0),
        .O(vga_to_hdmi_i_475_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_476
       (.I0(vga_to_hdmi_i_994_n_0),
        .I1(vga_to_hdmi_i_995_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_996_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_997_n_0),
        .O(vga_to_hdmi_i_476_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_477
       (.I0(vga_to_hdmi_i_998_n_0),
        .I1(vga_to_hdmi_i_999_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_1000_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1001_n_0),
        .O(vga_to_hdmi_i_477_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_478
       (.I0(vga_to_hdmi_i_1002_n_0),
        .I1(vga_to_hdmi_i_1003_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_1004_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1005_n_0),
        .O(vga_to_hdmi_i_478_n_0));
  LUT6 #(
    .INIT(64'h0FC000C0A000A000)) 
    vga_to_hdmi_i_479
       (.I0(g30_b0_n_0),
        .I1(g29_b0_n_0),
        .I2(text_addr[8]),
        .I3(text_addr[7]),
        .I4(g27_b0_n_0),
        .I5(text_addr[6]),
        .O(vga_to_hdmi_i_479_n_0));
  LUT6 #(
    .INIT(64'hAFC0A0C0A000A000)) 
    vga_to_hdmi_i_480
       (.I0(vga_to_hdmi_i_1006_n_0),
        .I1(g21_b0_n_0),
        .I2(text_addr[8]),
        .I3(text_addr[7]),
        .I4(g19_b0_n_0),
        .I5(text_addr[6]),
        .O(vga_to_hdmi_i_480_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    vga_to_hdmi_i_481
       (.I0(g10_b7_n_0),
        .I1(text_addr[6]),
        .I2(text_addr[7]),
        .I3(text_addr[8]),
        .O(vga_to_hdmi_i_481_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    vga_to_hdmi_i_482
       (.I0(g7_b0_n_0),
        .I1(text_addr[7]),
        .I2(text_addr[6]),
        .I3(g5_b0_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1007_n_0),
        .O(vga_to_hdmi_i_482_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_483
       (.I0(vga_to_hdmi_i_1008_n_0),
        .I1(vga_to_hdmi_i_1009_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_1010_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1011_n_0),
        .O(vga_to_hdmi_i_483_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_484
       (.I0(vga_to_hdmi_i_1012_n_0),
        .I1(vga_to_hdmi_i_1013_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_1014_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1015_n_0),
        .O(vga_to_hdmi_i_484_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_485
       (.I0(vga_to_hdmi_i_1016_n_0),
        .I1(vga_to_hdmi_i_1017_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_1018_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1019_n_0),
        .O(vga_to_hdmi_i_485_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_486
       (.I0(vga_to_hdmi_i_1020_n_0),
        .I1(vga_to_hdmi_i_1021_n_0),
        .I2(text_addr[9]),
        .I3(vga_to_hdmi_i_1022_n_0),
        .I4(text_addr[8]),
        .I5(vga_to_hdmi_i_1023_n_0),
        .O(vga_to_hdmi_i_486_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_73
       (.I0(text_data[3]),
        .I1(text_data[4]),
        .I2(Q[1]),
        .I3(text_data[5]),
        .I4(Q[0]),
        .I5(text_data[6]),
        .O(vga_to_hdmi_i_73_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_74
       (.I0(text_data[7]),
        .I1(text_data[0]),
        .I2(Q[1]),
        .I3(text_data[1]),
        .I4(Q[0]),
        .I5(text_data[2]),
        .O(vga_to_hdmi_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vga_to_hdmi_i_75
       (.I0(text_data[2]),
        .I1(Q[0]),
        .I2(text_data[1]),
        .O(vga_to_hdmi_i_75_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vga_to_hdmi_i_76
       (.I0(text_data[0]),
        .I1(Q[0]),
        .I2(text_data[7]),
        .O(vga_to_hdmi_i_76_n_0));
  LUT6 #(
    .INIT(64'hFC30FC30BBBB8888)) 
    vga_to_hdmi_i_77
       (.I0(text_data[6]),
        .I1(Q[0]),
        .I2(text_data[5]),
        .I3(text_data[4]),
        .I4(text_data[3]),
        .I5(Q[1]),
        .O(vga_to_hdmi_i_77_n_0));
  LUT6 #(
    .INIT(64'hFC30FC30BBBB8888)) 
    vga_to_hdmi_i_78
       (.I0(text_data[6]),
        .I1(Q[0]),
        .I2(text_data[5]),
        .I3(text_data[4]),
        .I4(text_data[3]),
        .I5(Q[1]),
        .O(vga_to_hdmi_i_78_n_0));
  MUXF8 vga_to_hdmi_i_966
       (.I0(vga_to_hdmi_i_1569_n_0),
        .I1(vga_to_hdmi_i_1570_n_0),
        .O(vga_to_hdmi_i_966_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_967
       (.I0(vga_to_hdmi_i_1571_n_0),
        .I1(vga_to_hdmi_i_1572_n_0),
        .O(vga_to_hdmi_i_967_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_968
       (.I0(vga_to_hdmi_i_1573_n_0),
        .I1(vga_to_hdmi_i_1574_n_0),
        .O(vga_to_hdmi_i_968_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_969
       (.I0(vga_to_hdmi_i_1575_n_0),
        .I1(vga_to_hdmi_i_1576_n_0),
        .O(vga_to_hdmi_i_969_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_970
       (.I0(vga_to_hdmi_i_1577_n_0),
        .I1(vga_to_hdmi_i_1578_n_0),
        .O(vga_to_hdmi_i_970_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_971
       (.I0(g27_b3_n_0),
        .I1(g26_b3_n_0),
        .I2(text_addr[7]),
        .I3(g25_b3_n_0),
        .I4(text_addr[6]),
        .I5(g24_b3_n_0),
        .O(vga_to_hdmi_i_971_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_972
       (.I0(g23_b3_n_0),
        .I1(g22_b3_n_0),
        .I2(text_addr[7]),
        .I3(g21_b3_n_0),
        .I4(text_addr[6]),
        .I5(g20_b3_n_0),
        .O(vga_to_hdmi_i_972_n_0));
  MUXF8 vga_to_hdmi_i_973
       (.I0(vga_to_hdmi_i_1579_n_0),
        .I1(vga_to_hdmi_i_1580_n_0),
        .O(vga_to_hdmi_i_973_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_974
       (.I0(vga_to_hdmi_i_1581_n_0),
        .I1(vga_to_hdmi_i_1582_n_0),
        .O(vga_to_hdmi_i_974_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_975
       (.I0(vga_to_hdmi_i_1583_n_0),
        .I1(vga_to_hdmi_i_1584_n_0),
        .O(vga_to_hdmi_i_975_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_976
       (.I0(vga_to_hdmi_i_1585_n_0),
        .I1(vga_to_hdmi_i_1586_n_0),
        .O(vga_to_hdmi_i_976_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_977
       (.I0(vga_to_hdmi_i_1587_n_0),
        .I1(vga_to_hdmi_i_1588_n_0),
        .O(vga_to_hdmi_i_977_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_978
       (.I0(vga_to_hdmi_i_1589_n_0),
        .I1(vga_to_hdmi_i_1590_n_0),
        .O(vga_to_hdmi_i_978_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_979
       (.I0(g27_b3_n_0),
        .I1(g26_b4_n_0),
        .I2(text_addr[7]),
        .I3(g25_b4_n_0),
        .I4(text_addr[6]),
        .I5(g24_b4_n_0),
        .O(vga_to_hdmi_i_979_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_980
       (.I0(g23_b4_n_0),
        .I1(g22_b4_n_0),
        .I2(text_addr[7]),
        .I3(g21_b3_n_0),
        .I4(text_addr[6]),
        .I5(g20_b4_n_0),
        .O(vga_to_hdmi_i_980_n_0));
  MUXF8 vga_to_hdmi_i_981
       (.I0(vga_to_hdmi_i_1591_n_0),
        .I1(vga_to_hdmi_i_1592_n_0),
        .O(vga_to_hdmi_i_981_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_982
       (.I0(vga_to_hdmi_i_1593_n_0),
        .I1(vga_to_hdmi_i_1594_n_0),
        .O(vga_to_hdmi_i_982_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_983
       (.I0(g11_b5_n_0),
        .I1(g10_b5_n_0),
        .I2(text_addr[7]),
        .I3(g9_b5_n_0),
        .I4(text_addr[6]),
        .I5(g8_b2_n_0),
        .O(vga_to_hdmi_i_983_n_0));
  MUXF8 vga_to_hdmi_i_984
       (.I0(vga_to_hdmi_i_1595_n_0),
        .I1(vga_to_hdmi_i_1596_n_0),
        .O(vga_to_hdmi_i_984_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_985
       (.I0(vga_to_hdmi_i_1597_n_0),
        .I1(vga_to_hdmi_i_1598_n_0),
        .O(vga_to_hdmi_i_985_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_986
       (.I0(vga_to_hdmi_i_1599_n_0),
        .I1(vga_to_hdmi_i_1600_n_0),
        .O(vga_to_hdmi_i_986_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_987
       (.I0(vga_to_hdmi_i_1601_n_0),
        .I1(vga_to_hdmi_i_1602_n_0),
        .O(vga_to_hdmi_i_987_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_988
       (.I0(vga_to_hdmi_i_1603_n_0),
        .I1(vga_to_hdmi_i_1604_n_0),
        .O(vga_to_hdmi_i_988_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_989
       (.I0(vga_to_hdmi_i_1605_n_0),
        .I1(vga_to_hdmi_i_1606_n_0),
        .O(vga_to_hdmi_i_989_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_990
       (.I0(vga_to_hdmi_i_1607_n_0),
        .I1(vga_to_hdmi_i_1608_n_0),
        .O(vga_to_hdmi_i_990_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_991
       (.I0(g11_b6_n_0),
        .I1(g10_b1_n_0),
        .I2(text_addr[7]),
        .I3(g9_b6_n_0),
        .I4(text_addr[6]),
        .I5(g8_b6_n_0),
        .O(vga_to_hdmi_i_991_n_0));
  MUXF8 vga_to_hdmi_i_992
       (.I0(vga_to_hdmi_i_1609_n_0),
        .I1(vga_to_hdmi_i_1610_n_0),
        .O(vga_to_hdmi_i_992_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_993
       (.I0(vga_to_hdmi_i_1611_n_0),
        .I1(vga_to_hdmi_i_1612_n_0),
        .O(vga_to_hdmi_i_993_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_994
       (.I0(vga_to_hdmi_i_1613_n_0),
        .I1(vga_to_hdmi_i_1614_n_0),
        .O(vga_to_hdmi_i_994_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_995
       (.I0(vga_to_hdmi_i_1615_n_0),
        .I1(vga_to_hdmi_i_1616_n_0),
        .O(vga_to_hdmi_i_995_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_996
       (.I0(vga_to_hdmi_i_1617_n_0),
        .I1(vga_to_hdmi_i_1618_n_0),
        .O(vga_to_hdmi_i_996_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_997
       (.I0(vga_to_hdmi_i_1619_n_0),
        .I1(vga_to_hdmi_i_1620_n_0),
        .O(vga_to_hdmi_i_997_n_0),
        .S(text_addr[7]));
  MUXF8 vga_to_hdmi_i_998
       (.I0(vga_to_hdmi_i_1621_n_0),
        .I1(vga_to_hdmi_i_1622_n_0),
        .O(vga_to_hdmi_i_998_n_0),
        .S(text_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_999
       (.I0(g11_b7_n_0),
        .I1(g10_b7_n_0),
        .I2(text_addr[7]),
        .I3(g9_b7_n_0),
        .I4(text_addr[6]),
        .I5(g8_b7_n_0),
        .O(vga_to_hdmi_i_999_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode
   (vde_reg,
    ade_reg,
    ade_reg_qq,
    ade_reg_qq_reg_0,
    ade_reg_reg_0,
    D,
    c0_reg_reg_0,
    vde_reg_reg_0,
    c0_reg_reg_1,
    Q,
    pix_clk,
    data_o,
    \dout_reg[9]_0 ,
    \dout_reg[9]_1 ,
    \dout_reg[8]_0 ,
    c0_reg,
    AR);
  output vde_reg;
  output ade_reg;
  output ade_reg_qq;
  output ade_reg_qq_reg_0;
  output ade_reg_reg_0;
  output [1:0]D;
  output c0_reg_reg_0;
  output vde_reg_reg_0;
  output c0_reg_reg_1;
  output [9:0]Q;
  input pix_clk;
  input [13:0]data_o;
  input \dout_reg[9]_0 ;
  input \dout_reg[9]_1 ;
  input \dout_reg[8]_0 ;
  input c0_reg;
  input [0:0]AR;

  wire [0:0]AR;
  wire [1:0]D;
  wire [9:0]Q;
  wire ade_q;
  wire ade_reg;
  wire ade_reg_q;
  wire ade_reg_qq;
  wire ade_reg_qq_reg_0;
  wire ade_reg_reg_0;
  wire [3:2]adin_q;
  wire \adin_reg_reg_n_0_[3] ;
  wire c0_q;
  wire c0_reg;
  wire c0_reg_0;
  wire c0_reg_reg_0;
  wire c0_reg_reg_1;
  wire c1_q;
  wire c1_reg;
  wire [4:1]cnt;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[1]_i_2_n_0 ;
  wire \cnt[1]_i_3_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[2]_i_3__1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_4_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7__1_n_0 ;
  wire \cnt[3]_i_8_n_0 ;
  wire \cnt[4]_i_10_n_0 ;
  wire \cnt[4]_i_11_n_0 ;
  wire \cnt[4]_i_12_n_0 ;
  wire \cnt[4]_i_13_n_0 ;
  wire \cnt[4]_i_14__1_n_0 ;
  wire \cnt[4]_i_15_n_0 ;
  wire \cnt[4]_i_16_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire \cnt[4]_i_5_n_0 ;
  wire \cnt[4]_i_6_n_0 ;
  wire \cnt[4]_i_7_n_0 ;
  wire \cnt[4]_i_8_n_0 ;
  wire \cnt[4]_i_9_n_0 ;
  wire [13:0]data_o;
  wire \dout[0]_i_1_n_0 ;
  wire \dout[0]_i_2__0_n_0 ;
  wire \dout[0]_i_3_n_0 ;
  wire \dout[0]_i_4_n_0 ;
  wire \dout[1]_i_1_n_0 ;
  wire \dout[1]_i_2__0_n_0 ;
  wire \dout[1]_i_3_n_0 ;
  wire \dout[2]_i_1_n_0 ;
  wire \dout[2]_i_2__1_n_0 ;
  wire \dout[3]_i_1_n_0 ;
  wire \dout[3]_i_2_n_0 ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[4]_i_1_n_0 ;
  wire \dout[4]_i_2__0_n_0 ;
  wire \dout[4]_i_3_n_0 ;
  wire \dout[4]_i_4_n_0 ;
  wire \dout[5]_i_1_n_0 ;
  wire \dout[5]_i_2__0_n_0 ;
  wire \dout[5]_i_3__0_n_0 ;
  wire \dout[6]_i_1_n_0 ;
  wire \dout[6]_i_2_n_0 ;
  wire \dout[6]_i_3__0_n_0 ;
  wire \dout[6]_i_4_n_0 ;
  wire \dout[7]_i_1_n_0 ;
  wire \dout[7]_i_2__1_n_0 ;
  wire \dout[7]_i_3__0_n_0 ;
  wire \dout[8]_i_1__1_n_0 ;
  wire \dout[8]_i_2__0_n_0 ;
  wire \dout[9]_i_1_n_0 ;
  wire \dout[9]_i_2_n_0 ;
  wire \dout[9]_i_3_n_0 ;
  wire \dout[9]_i_4_n_0 ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[9]_0 ;
  wire \dout_reg[9]_1 ;
  wire [3:1]n0q_m;
  wire [3:1]n0q_m0;
  wire \n0q_m[3]_i_2_n_0 ;
  wire \n0q_m[3]_i_3_n_0 ;
  wire \n0q_m[3]_i_4_n_0 ;
  wire \n0q_m[3]_i_5_n_0 ;
  wire [3:0]n1d;
  wire [3:0]n1d0;
  wire \n1d[0]_i_2_n_0 ;
  wire \n1d[1]_i_2_n_0 ;
  wire \n1d[2]_i_2_n_0 ;
  wire \n1d[3]_i_2_n_0 ;
  wire \n1d[3]_i_3_n_0 ;
  wire \n1d[3]_i_4_n_0 ;
  wire [3:1]n1q_m;
  wire [3:1]n1q_m0;
  wire \n1q_m[2]_i_1_n_0 ;
  wire \n1q_m[2]_i_2_n_0 ;
  wire \n1q_m[2]_i_3_n_0 ;
  wire \n1q_m[3]_i_2_n_0 ;
  wire \n1q_m[3]_i_3_n_0 ;
  wire \n1q_m[3]_i_4_n_0 ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_0_in_1;
  wire p_1_in;
  wire pix_clk;
  wire q_m_1;
  wire q_m_2;
  wire q_m_3;
  wire q_m_4;
  wire q_m_6;
  wire q_m_7;
  wire \q_m_reg[5]_i_1_n_0 ;
  wire \q_m_reg[7]_i_2_n_0 ;
  wire \q_m_reg[7]_i_3_n_0 ;
  wire \q_m_reg[8]_i_1_n_0 ;
  wire \q_m_reg_reg_n_0_[0] ;
  wire \q_m_reg_reg_n_0_[1] ;
  wire \q_m_reg_reg_n_0_[2] ;
  wire \q_m_reg_reg_n_0_[3] ;
  wire \q_m_reg_reg_n_0_[4] ;
  wire \q_m_reg_reg_n_0_[5] ;
  wire \q_m_reg_reg_n_0_[6] ;
  wire \q_m_reg_reg_n_0_[7] ;
  wire vde_q;
  wire vde_reg;
  wire vde_reg_reg_0;
  wire \vdin_q_reg_n_0_[0] ;

  FDRE ade_q_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[0]),
        .Q(ade_q),
        .R(1'b0));
  FDRE ade_reg_q_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(ade_reg),
        .Q(ade_reg_q),
        .R(1'b0));
  FDRE ade_reg_qq_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(ade_reg_q),
        .Q(ade_reg_qq),
        .R(1'b0));
  FDRE ade_reg_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(ade_q),
        .Q(ade_reg),
        .R(1'b0));
  FDRE \adin_q_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[4]),
        .Q(adin_q[2]),
        .R(1'b0));
  FDRE \adin_q_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[5]),
        .Q(adin_q[3]),
        .R(1'b0));
  FDRE \adin_reg_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(adin_q[2]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \adin_reg_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(adin_q[3]),
        .Q(\adin_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE c0_q_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[3]),
        .Q(c0_q),
        .R(1'b0));
  FDRE c0_reg_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(c0_q),
        .Q(c0_reg_0),
        .R(1'b0));
  FDRE c1_q_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[2]),
        .Q(c1_q),
        .R(1'b0));
  FDRE c1_reg_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(c1_q),
        .Q(c1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A8228A0A08228)) 
    \cnt[1]_i_1 
       (.I0(vde_reg),
        .I1(\cnt[4]_i_3_n_0 ),
        .I2(cnt[1]),
        .I3(\cnt[1]_i_2_n_0 ),
        .I4(\cnt[4]_i_5_n_0 ),
        .I5(\cnt[1]_i_3_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt[1]_i_2 
       (.I0(n0q_m[1]),
        .I1(p_0_in),
        .I2(n1q_m[1]),
        .O(\cnt[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_3 
       (.I0(n1q_m[1]),
        .I1(n0q_m[1]),
        .O(\cnt[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \cnt[2]_i_1 
       (.I0(vde_reg),
        .I1(\cnt[2]_i_2_n_0 ),
        .I2(\cnt[4]_i_5_n_0 ),
        .I3(\cnt[2]_i_3__1_n_0 ),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C9CC9C6636C39C9)) 
    \cnt[2]_i_2 
       (.I0(\cnt[4]_i_3_n_0 ),
        .I1(\cnt[3]_i_8_n_0 ),
        .I2(cnt[1]),
        .I3(n0q_m[1]),
        .I4(p_0_in),
        .I5(n1q_m[1]),
        .O(\cnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAA6996AA)) 
    \cnt[2]_i_3__1 
       (.I0(\cnt[3]_i_8_n_0 ),
        .I1(cnt[1]),
        .I2(p_0_in),
        .I3(n0q_m[1]),
        .I4(n1q_m[1]),
        .O(\cnt[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h02A2A202A20202A2)) 
    \cnt[3]_i_1 
       (.I0(vde_reg),
        .I1(\cnt[3]_i_2_n_0 ),
        .I2(\cnt[4]_i_5_n_0 ),
        .I3(\cnt[3]_i_3_n_0 ),
        .I4(\cnt[3]_i_4_n_0 ),
        .I5(\cnt[3]_i_5_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \cnt[3]_i_2 
       (.I0(\cnt[4]_i_13_n_0 ),
        .I1(\cnt[3]_i_6_n_0 ),
        .I2(\cnt[4]_i_3_n_0 ),
        .I3(\cnt[4]_i_7_n_0 ),
        .I4(\cnt[3]_i_7__1_n_0 ),
        .I5(\cnt[4]_i_8_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt[3]_i_3 
       (.I0(cnt[3]),
        .I1(n0q_m[3]),
        .I2(n1q_m[3]),
        .O(\cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hB28E)) 
    \cnt[3]_i_4 
       (.I0(cnt[2]),
        .I1(n0q_m[2]),
        .I2(n1q_m[2]),
        .I3(p_0_in),
        .O(\cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFEBF0820)) 
    \cnt[3]_i_5 
       (.I0(cnt[1]),
        .I1(p_0_in),
        .I2(n0q_m[1]),
        .I3(n1q_m[1]),
        .I4(\cnt[3]_i_8_n_0 ),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \cnt[3]_i_6 
       (.I0(n1q_m[3]),
        .I1(n0q_m[3]),
        .I2(cnt[3]),
        .I3(cnt[2]),
        .I4(n1q_m[2]),
        .I5(n0q_m[2]),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \cnt[3]_i_7__1 
       (.I0(n1q_m[3]),
        .I1(n0q_m[3]),
        .I2(cnt[3]),
        .I3(n1q_m[2]),
        .I4(n0q_m[2]),
        .O(\cnt[3]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt[3]_i_8 
       (.I0(cnt[2]),
        .I1(n0q_m[2]),
        .I2(n1q_m[2]),
        .O(\cnt[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \cnt[4]_i_1 
       (.I0(vde_reg),
        .I1(\cnt[4]_i_2_n_0 ),
        .I2(\cnt[4]_i_3_n_0 ),
        .I3(\cnt[4]_i_4_n_0 ),
        .I4(\cnt[4]_i_5_n_0 ),
        .I5(\cnt[4]_i_6_n_0 ),
        .O(\cnt[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[4]_i_10 
       (.I0(n1q_m[3]),
        .I1(n0q_m[3]),
        .O(\cnt[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cnt[4]_i_11 
       (.I0(n1q_m[3]),
        .I1(n0q_m[3]),
        .I2(n1q_m[2]),
        .I3(n0q_m[2]),
        .O(\cnt[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[4]_i_12 
       (.I0(n1q_m[2]),
        .I1(n0q_m[2]),
        .O(\cnt[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFEF8E08)) 
    \cnt[4]_i_13 
       (.I0(cnt[1]),
        .I1(p_0_in),
        .I2(n1q_m[1]),
        .I3(n0q_m[1]),
        .I4(\cnt[3]_i_8_n_0 ),
        .O(\cnt[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \cnt[4]_i_14__1 
       (.I0(n0q_m[2]),
        .I1(n1q_m[2]),
        .I2(cnt[2]),
        .O(\cnt[4]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cnt[4]_i_15 
       (.I0(n0q_m[2]),
        .I1(n1q_m[2]),
        .I2(n1q_m[1]),
        .I3(n0q_m[1]),
        .I4(n1q_m[3]),
        .I5(n0q_m[3]),
        .O(\cnt[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h5965A96A)) 
    \cnt[4]_i_16 
       (.I0(cnt[4]),
        .I1(p_0_in),
        .I2(n1q_m[3]),
        .I3(n0q_m[3]),
        .I4(cnt[3]),
        .O(\cnt[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8288EBEE7D771411)) 
    \cnt[4]_i_2 
       (.I0(\cnt[4]_i_7_n_0 ),
        .I1(\cnt[3]_i_3_n_0 ),
        .I2(n1q_m[2]),
        .I3(n0q_m[2]),
        .I4(\cnt[4]_i_8_n_0 ),
        .I5(\cnt[4]_i_9_n_0 ),
        .O(\cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6565656564666564)) 
    \cnt[4]_i_3 
       (.I0(cnt[4]),
        .I1(\cnt[4]_i_10_n_0 ),
        .I2(\cnt[4]_i_11_n_0 ),
        .I3(n1q_m[1]),
        .I4(n0q_m[1]),
        .I5(\cnt[4]_i_12_n_0 ),
        .O(\cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9A595965596565A6)) 
    \cnt[4]_i_4 
       (.I0(cnt[4]),
        .I1(\cnt[4]_i_13_n_0 ),
        .I2(n1q_m[3]),
        .I3(n0q_m[3]),
        .I4(cnt[3]),
        .I5(\cnt[4]_i_14__1_n_0 ),
        .O(\cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \cnt[4]_i_5 
       (.I0(\cnt[4]_i_15_n_0 ),
        .I1(cnt[2]),
        .I2(cnt[4]),
        .I3(cnt[1]),
        .I4(cnt[3]),
        .O(\cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555596699669AAAA)) 
    \cnt[4]_i_6 
       (.I0(\cnt[4]_i_16_n_0 ),
        .I1(n1q_m[3]),
        .I2(n0q_m[3]),
        .I3(cnt[3]),
        .I4(\cnt[3]_i_5_n_0 ),
        .I5(\cnt[3]_i_4_n_0 ),
        .O(\cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h52157A57)) 
    \cnt[4]_i_7 
       (.I0(\cnt[3]_i_8_n_0 ),
        .I1(n1q_m[1]),
        .I2(p_0_in),
        .I3(n0q_m[1]),
        .I4(cnt[1]),
        .O(\cnt[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF6F660F6)) 
    \cnt[4]_i_8 
       (.I0(n0q_m[2]),
        .I1(n1q_m[2]),
        .I2(cnt[2]),
        .I3(n0q_m[1]),
        .I4(p_0_in),
        .O(\cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7510EF758AEF108A)) 
    \cnt[4]_i_9 
       (.I0(cnt[3]),
        .I1(n1q_m[2]),
        .I2(n0q_m[2]),
        .I3(n0q_m[3]),
        .I4(n1q_m[3]),
        .I5(cnt[4]),
        .O(\cnt[4]_i_9_n_0 ));
  FDCE \cnt_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(cnt[1]));
  FDCE \cnt_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(cnt[2]));
  FDCE \cnt_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(cnt[3]));
  FDCE \cnt_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(cnt[4]));
  LUT4 #(
    .INIT(16'hEBAA)) 
    \dout[0]_i_1 
       (.I0(\dout[0]_i_2__0_n_0 ),
        .I1(\dout[9]_i_2_n_0 ),
        .I2(\q_m_reg_reg_n_0_[0] ),
        .I3(vde_reg),
        .O(\dout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA000220AA008AA8)) 
    \dout[0]_i_2__0 
       (.I0(\dout[4]_i_4_n_0 ),
        .I1(c1_reg),
        .I2(\dout[0]_i_3_n_0 ),
        .I3(c0_reg_0),
        .I4(ade_reg_reg_0),
        .I5(\dout[0]_i_4_n_0 ),
        .O(\dout[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00F10000)) 
    \dout[0]_i_3 
       (.I0(data_o[0]),
        .I1(ade_reg_qq),
        .I2(ade_reg),
        .I3(\adin_reg_reg_n_0_[3] ),
        .I4(p_1_in),
        .O(\dout[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h5501FF03)) 
    \dout[0]_i_4 
       (.I0(p_1_in),
        .I1(data_o[0]),
        .I2(ade_reg_qq),
        .I3(ade_reg),
        .I4(\adin_reg_reg_n_0_[3] ),
        .O(\dout[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h87B4FFFF87B40000)) 
    \dout[1]_i_1 
       (.I0(p_0_in),
        .I1(\cnt[4]_i_5_n_0 ),
        .I2(\q_m_reg_reg_n_0_[1] ),
        .I3(\cnt[4]_i_3_n_0 ),
        .I4(vde_reg),
        .I5(\dout[1]_i_2__0_n_0 ),
        .O(\dout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \dout[1]_i_2__0 
       (.I0(ade_reg_qq),
        .I1(data_o[0]),
        .I2(ade_reg),
        .I3(c0_reg_0),
        .I4(data_o[1]),
        .I5(\dout[1]_i_3_n_0 ),
        .O(\dout[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h623362001F001FFF)) 
    \dout[1]_i_3 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(c1_reg),
        .I2(p_1_in),
        .I3(ade_reg),
        .I4(ade_reg_qq_reg_0),
        .I5(c0_reg_0),
        .O(\dout[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \dout[2]_i_1 
       (.I0(\q_m_reg_reg_n_0_[2] ),
        .I1(\dout[9]_i_2_n_0 ),
        .I2(vde_reg),
        .I3(\dout[2]_i_2__1_n_0 ),
        .O(\dout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0064FFEB)) 
    \dout[2]_i_2__1 
       (.I0(\dout[6]_i_4_n_0 ),
        .I1(\dout[6]_i_3__0_n_0 ),
        .I2(c1_reg),
        .I3(ade_reg_reg_0),
        .I4(c0_reg_0),
        .I5(data_o[1]),
        .O(\dout[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \dout[3]_i_1 
       (.I0(\q_m_reg_reg_n_0_[3] ),
        .I1(\dout[9]_i_2_n_0 ),
        .I2(vde_reg),
        .I3(\dout[3]_i_2_n_0 ),
        .O(\dout[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100070)) 
    \dout[3]_i_2 
       (.I0(c1_reg),
        .I1(\dout[6]_i_3__0_n_0 ),
        .I2(ade_reg),
        .I3(p_1_in),
        .I4(c0_reg_0),
        .I5(\dout[3]_i_3_n_0 ),
        .O(\dout[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBAAFAAAFAAB)) 
    \dout[3]_i_3 
       (.I0(data_o[1]),
        .I1(\dout[6]_i_4_n_0 ),
        .I2(ade_reg_reg_0),
        .I3(c0_reg_0),
        .I4(c1_reg),
        .I5(\dout[6]_i_3__0_n_0 ),
        .O(\dout[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \dout[4]_i_1 
       (.I0(\dout[4]_i_2__0_n_0 ),
        .I1(\dout[4]_i_3_n_0 ),
        .I2(\q_m_reg_reg_n_0_[4] ),
        .I3(\dout[9]_i_2_n_0 ),
        .I4(vde_reg),
        .O(\dout[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFB33333333)) 
    \dout[4]_i_2__0 
       (.I0(ade_reg_reg_0),
        .I1(\dout[4]_i_4_n_0 ),
        .I2(c1_reg),
        .I3(\dout[6]_i_3__0_n_0 ),
        .I4(p_1_in),
        .I5(c0_reg_0),
        .O(\dout[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF190019FF)) 
    \dout[4]_i_3 
       (.I0(c1_reg),
        .I1(\adin_reg_reg_n_0_[3] ),
        .I2(p_1_in),
        .I3(ade_reg),
        .I4(ade_reg_qq_reg_0),
        .I5(c0_reg_0),
        .O(\dout[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dout[4]_i_4 
       (.I0(vde_reg),
        .I1(data_o[1]),
        .O(\dout[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \dout[5]_i_1 
       (.I0(\dout[5]_i_2__0_n_0 ),
        .I1(\dout[5]_i_3__0_n_0 ),
        .I2(\q_m_reg_reg_n_0_[5] ),
        .I3(\dout[9]_i_2_n_0 ),
        .I4(vde_reg),
        .O(\dout[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA85955A4F9085555)) 
    \dout[5]_i_2__0 
       (.I0(c0_reg_0),
        .I1(ade_reg_qq_reg_0),
        .I2(ade_reg),
        .I3(\adin_reg_reg_n_0_[3] ),
        .I4(c1_reg),
        .I5(p_1_in),
        .O(\dout[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \dout[5]_i_3 
       (.I0(vde_reg),
        .I1(data_o[1]),
        .I2(ade_reg),
        .I3(data_o[0]),
        .I4(ade_reg_qq),
        .I5(c0_reg),
        .O(vde_reg_reg_0));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \dout[5]_i_3__0 
       (.I0(data_o[1]),
        .I1(vde_reg),
        .I2(c0_reg_0),
        .I3(ade_reg),
        .I4(data_o[0]),
        .I5(ade_reg_qq),
        .O(\dout[5]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \dout[6]_i_1 
       (.I0(\q_m_reg_reg_n_0_[6] ),
        .I1(\dout[9]_i_2_n_0 ),
        .I2(vde_reg),
        .I3(\dout[6]_i_2_n_0 ),
        .O(\dout[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBEBABFBEBBBBBE)) 
    \dout[6]_i_2 
       (.I0(data_o[1]),
        .I1(c0_reg_0),
        .I2(ade_reg_reg_0),
        .I3(\dout[6]_i_3__0_n_0 ),
        .I4(\dout[6]_i_4_n_0 ),
        .I5(c1_reg),
        .O(\dout[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \dout[6]_i_3__0 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(ade_reg),
        .I2(ade_reg_qq),
        .I3(data_o[0]),
        .O(\dout[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \dout[6]_i_4 
       (.I0(p_1_in),
        .I1(ade_reg),
        .I2(ade_reg_qq),
        .I3(data_o[0]),
        .O(\dout[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h9F9F9F90)) 
    \dout[7]_i_1 
       (.I0(\q_m_reg_reg_n_0_[7] ),
        .I1(\dout[9]_i_2_n_0 ),
        .I2(vde_reg),
        .I3(\dout[7]_i_2__1_n_0 ),
        .I4(\dout[7]_i_3__0_n_0 ),
        .O(\dout[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA808A80854A4F4F4)) 
    \dout[7]_i_2__1 
       (.I0(c1_reg),
        .I1(ade_reg_qq_reg_0),
        .I2(ade_reg),
        .I3(\adin_reg_reg_n_0_[3] ),
        .I4(p_1_in),
        .I5(c0_reg_0),
        .O(\dout[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \dout[7]_i_3 
       (.I0(c0_reg),
        .I1(ade_reg_qq),
        .I2(data_o[0]),
        .I3(ade_reg),
        .O(c0_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \dout[7]_i_3__0 
       (.I0(c0_reg_0),
        .I1(ade_reg_reg_0),
        .I2(p_1_in),
        .I3(c1_reg),
        .I4(ade_reg),
        .I5(data_o[1]),
        .O(\dout[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hAE00AEAE)) 
    \dout[8]_i_1 
       (.I0(c0_reg_reg_0),
        .I1(ade_reg),
        .I2(\dout_reg[9]_1 ),
        .I3(\dout_reg[8]_0 ),
        .I4(vde_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA00AA03AA03AA03)) 
    \dout[8]_i_1__1 
       (.I0(p_0_in),
        .I1(\dout[8]_i_2__0_n_0 ),
        .I2(data_o[1]),
        .I3(vde_reg),
        .I4(c0_reg_0),
        .I5(ade_reg_reg_0),
        .O(\dout[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFCFFFFFFFD)) 
    \dout[8]_i_2 
       (.I0(c0_reg),
        .I1(vde_reg),
        .I2(data_o[1]),
        .I3(data_o[0]),
        .I4(ade_reg_qq),
        .I5(ade_reg),
        .O(c0_reg_reg_0));
  LUT6 #(
    .INIT(64'hE2E200E2EE2E0CEE)) 
    \dout[8]_i_2__0 
       (.I0(ade_reg_qq_reg_0),
        .I1(ade_reg),
        .I2(\adin_reg_reg_n_0_[3] ),
        .I3(c1_reg),
        .I4(c0_reg_0),
        .I5(p_1_in),
        .O(\dout[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dout[8]_i_3 
       (.I0(ade_reg),
        .I1(data_o[0]),
        .I2(ade_reg_qq),
        .O(ade_reg_reg_0));
  LUT4 #(
    .INIT(16'h7477)) 
    \dout[9]_i_1 
       (.I0(\dout[9]_i_2_n_0 ),
        .I1(vde_reg),
        .I2(data_o[1]),
        .I3(\dout[9]_i_3_n_0 ),
        .O(\dout[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555500005555FFC0)) 
    \dout[9]_i_1__0 
       (.I0(\dout_reg[9]_0 ),
        .I1(\dout_reg[9]_1 ),
        .I2(ade_reg),
        .I3(\dout[9]_i_4_n_0 ),
        .I4(vde_reg),
        .I5(data_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \dout[9]_i_2 
       (.I0(p_0_in),
        .I1(\cnt[4]_i_5_n_0 ),
        .I2(\cnt[4]_i_3_n_0 ),
        .O(\dout[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01F00DF0CDFC0130)) 
    \dout[9]_i_3 
       (.I0(ade_reg_qq_reg_0),
        .I1(ade_reg),
        .I2(c1_reg),
        .I3(c0_reg_0),
        .I4(p_1_in),
        .I5(\adin_reg_reg_n_0_[3] ),
        .O(\dout[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[9]_i_4 
       (.I0(ade_reg_qq),
        .I1(data_o[0]),
        .I2(ade_reg),
        .I3(c0_reg),
        .O(\dout[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dout[9]_i_4__0 
       (.I0(ade_reg_qq),
        .I1(data_o[0]),
        .O(ade_reg_qq_reg_0));
  FDCE \dout_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \dout_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \dout_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \dout_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[8]_i_1__1_n_0 ),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    \n0q_m[1]_i_1 
       (.I0(\n1q_m[2]_i_2_n_0 ),
        .I1(\n1q_m[2]_i_3_n_0 ),
        .I2(\n0q_m[3]_i_3_n_0 ),
        .I3(\n0q_m[3]_i_2_n_0 ),
        .I4(\vdin_q_reg_n_0_[0] ),
        .I5(\n0q_m[3]_i_4_n_0 ),
        .O(n0q_m0[1]));
  LUT6 #(
    .INIT(64'h2000FBB2FBB2DFFF)) 
    \n0q_m[2]_i_1 
       (.I0(\n0q_m[3]_i_4_n_0 ),
        .I1(\vdin_q_reg_n_0_[0] ),
        .I2(\n0q_m[3]_i_2_n_0 ),
        .I3(\n0q_m[3]_i_3_n_0 ),
        .I4(\n1q_m[2]_i_3_n_0 ),
        .I5(\n1q_m[2]_i_2_n_0 ),
        .O(n0q_m0[2]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \n0q_m[3]_i_1 
       (.I0(\n1q_m[2]_i_3_n_0 ),
        .I1(\n1q_m[2]_i_2_n_0 ),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(\n0q_m[3]_i_2_n_0 ),
        .I4(\n0q_m[3]_i_3_n_0 ),
        .I5(\n0q_m[3]_i_4_n_0 ),
        .O(n0q_m0[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \n0q_m[3]_i_2 
       (.I0(p_0_in3_in),
        .I1(p_0_in2_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .I5(\n0q_m[3]_i_5_n_0 ),
        .O(\n0q_m[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \n0q_m[3]_i_3 
       (.I0(p_0_in0_in),
        .I1(\q_m_reg[7]_i_3_n_0 ),
        .I2(p_0_in1_in),
        .I3(\q_m_reg[7]_i_2_n_0 ),
        .I4(p_0_in_1),
        .O(\n0q_m[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \n0q_m[3]_i_4 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in5_in),
        .I2(p_0_in3_in),
        .O(\n0q_m[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555566666A66)) 
    \n0q_m[3]_i_5 
       (.I0(p_0_in0_in),
        .I1(n1d[2]),
        .I2(n1d[0]),
        .I3(\vdin_q_reg_n_0_[0] ),
        .I4(n1d[1]),
        .I5(n1d[3]),
        .O(\n0q_m[3]_i_5_n_0 ));
  FDRE \n0q_m_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n0q_m0[1]),
        .Q(n0q_m[1]),
        .R(1'b0));
  FDRE \n0q_m_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n0q_m0[2]),
        .Q(n0q_m[2]),
        .R(1'b0));
  FDRE \n0q_m_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n0q_m0[3]),
        .Q(n0q_m[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1d[0]_i_1 
       (.I0(data_o[6]),
        .I1(data_o[13]),
        .I2(\n1d[0]_i_2_n_0 ),
        .I3(data_o[8]),
        .I4(data_o[7]),
        .I5(data_o[9]),
        .O(n1d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1d[0]_i_2 
       (.I0(data_o[12]),
        .I1(data_o[10]),
        .I2(data_o[11]),
        .O(\n1d[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d[1]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[1]_i_2_n_0 ),
        .I2(\n1d[3]_i_3_n_0 ),
        .O(n1d0[1]));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \n1d[1]_i_2 
       (.I0(data_o[9]),
        .I1(data_o[8]),
        .I2(data_o[7]),
        .I3(data_o[12]),
        .I4(data_o[11]),
        .I5(data_o[10]),
        .O(\n1d[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E7E7EE87EE8E8E8)) 
    \n1d[2]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[3]_i_3_n_0 ),
        .I2(\n1d[2]_i_2_n_0 ),
        .I3(data_o[10]),
        .I4(data_o[11]),
        .I5(data_o[12]),
        .O(n1d0[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d[2]_i_2 
       (.I0(data_o[7]),
        .I1(data_o[8]),
        .I2(data_o[9]),
        .O(\n1d[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \n1d[3]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[3]_i_3_n_0 ),
        .I2(data_o[9]),
        .I3(data_o[8]),
        .I4(data_o[7]),
        .I5(\n1d[3]_i_4_n_0 ),
        .O(n1d0[3]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \n1d[3]_i_2 
       (.I0(data_o[8]),
        .I1(data_o[7]),
        .I2(data_o[9]),
        .I3(data_o[6]),
        .I4(data_o[13]),
        .I5(\n1d[0]_i_2_n_0 ),
        .O(\n1d[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \n1d[3]_i_3 
       (.I0(data_o[13]),
        .I1(data_o[6]),
        .I2(data_o[11]),
        .I3(data_o[10]),
        .I4(data_o[12]),
        .O(\n1d[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d[3]_i_4 
       (.I0(data_o[10]),
        .I1(data_o[11]),
        .I2(data_o[12]),
        .O(\n1d[3]_i_4_n_0 ));
  FDRE \n1d_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n1d0[0]),
        .Q(n1d[0]),
        .R(1'b0));
  FDRE \n1d_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n1d0[1]),
        .Q(n1d[1]),
        .R(1'b0));
  FDRE \n1d_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n1d0[2]),
        .Q(n1d[2]),
        .R(1'b0));
  FDRE \n1d_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n1d0[3]),
        .Q(n1d[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \n1q_m[1]_i_1 
       (.I0(\n1q_m[2]_i_3_n_0 ),
        .I1(\n1q_m[2]_i_2_n_0 ),
        .I2(\n1q_m[3]_i_3_n_0 ),
        .I3(\n1q_m[3]_i_4_n_0 ),
        .O(n1q_m0[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \n1q_m[2]_i_1 
       (.I0(\n1q_m[3]_i_4_n_0 ),
        .I1(\n1q_m[2]_i_2_n_0 ),
        .I2(\n1q_m[2]_i_3_n_0 ),
        .I3(\n1q_m[3]_i_3_n_0 ),
        .O(\n1q_m[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE178878778)) 
    \n1q_m[2]_i_2 
       (.I0(p_0_in0_in),
        .I1(\q_m_reg[7]_i_2_n_0 ),
        .I2(q_m_2),
        .I3(p_0_in2_in),
        .I4(p_0_in3_in),
        .I5(p_0_in1_in),
        .O(\n1q_m[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB42D4BD2)) 
    \n1q_m[2]_i_3 
       (.I0(\q_m_reg[7]_i_2_n_0 ),
        .I1(p_0_in3_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .O(\n1q_m[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \n1q_m[3]_i_1 
       (.I0(\n1q_m[3]_i_2_n_0 ),
        .I1(\n1q_m[3]_i_3_n_0 ),
        .I2(\n1q_m[3]_i_4_n_0 ),
        .O(n1q_m0[3]));
  LUT6 #(
    .INIT(64'h8228882222888228)) 
    \n1q_m[3]_i_2 
       (.I0(\n1q_m[2]_i_2_n_0 ),
        .I1(p_0_in5_in),
        .I2(p_0_in4_in),
        .I3(\vdin_q_reg_n_0_[0] ),
        .I4(p_0_in3_in),
        .I5(\q_m_reg[7]_i_2_n_0 ),
        .O(\n1q_m[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3CC3AAAAAAAA3CC3)) 
    \n1q_m[3]_i_3 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in0_in),
        .I2(\q_m_reg[7]_i_2_n_0 ),
        .I3(\q_m_reg[7]_i_3_n_0 ),
        .I4(p_0_in1_in),
        .I5(p_0_in_1),
        .O(\n1q_m[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h90060690)) 
    \n1q_m[3]_i_4 
       (.I0(p_0_in_1),
        .I1(p_0_in1_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in3_in),
        .I4(p_0_in5_in),
        .O(\n1q_m[3]_i_4_n_0 ));
  FDRE \n1q_m_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n1q_m0[1]),
        .Q(n1q_m[1]),
        .R(1'b0));
  FDRE \n1q_m_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[2]_i_1_n_0 ),
        .Q(n1q_m[2]),
        .R(1'b0));
  FDRE \n1q_m_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(n1q_m0[3]),
        .Q(n1q_m[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFA800570055FFAA)) 
    \q_m_reg[1]_i_1 
       (.I0(n1d[2]),
        .I1(n1d[0]),
        .I2(n1d[1]),
        .I3(n1d[3]),
        .I4(p_0_in5_in),
        .I5(\vdin_q_reg_n_0_[0] ),
        .O(q_m_1));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_reg[2]_i_1 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in4_in),
        .I2(p_0_in5_in),
        .O(q_m_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[3]_i_1 
       (.I0(p_0_in5_in),
        .I1(p_0_in4_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in3_in),
        .I4(\q_m_reg[7]_i_2_n_0 ),
        .O(q_m_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[4]_i_1 
       (.I0(p_0_in3_in),
        .I1(p_0_in2_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .O(q_m_4));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[5]_i_1 
       (.I0(\q_m_reg[7]_i_2_n_0 ),
        .I1(q_m_2),
        .I2(p_0_in2_in),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\q_m_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(p_0_in2_in),
        .I3(q_m_2),
        .I4(p_0_in0_in),
        .O(q_m_6));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_reg[7]_i_1 
       (.I0(p_0_in_1),
        .I1(\q_m_reg[7]_i_2_n_0 ),
        .I2(p_0_in1_in),
        .I3(\q_m_reg[7]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .O(q_m_7));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \q_m_reg[7]_i_2 
       (.I0(n1d[3]),
        .I1(n1d[1]),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(n1d[0]),
        .I4(n1d[2]),
        .O(\q_m_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_reg[7]_i_3 
       (.I0(p_0_in5_in),
        .I1(p_0_in4_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in2_in),
        .I4(p_0_in3_in),
        .O(\q_m_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00005575)) 
    \q_m_reg[8]_i_1 
       (.I0(n1d[2]),
        .I1(n1d[0]),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(n1d[1]),
        .I4(n1d[3]),
        .O(\q_m_reg[8]_i_1_n_0 ));
  FDRE \q_m_reg_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\vdin_q_reg_n_0_[0] ),
        .Q(\q_m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_1),
        .Q(\q_m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_2),
        .Q(\q_m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_3),
        .Q(\q_m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_4),
        .Q(\q_m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[5]_i_1_n_0 ),
        .Q(\q_m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_6),
        .Q(\q_m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_7),
        .Q(\q_m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[8] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[8]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE vde_q_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[1]),
        .Q(vde_q),
        .R(1'b0));
  FDRE vde_reg_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(vde_q),
        .Q(vde_reg),
        .R(1'b0));
  FDRE \vdin_q_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[6]),
        .Q(\vdin_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vdin_q_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[7]),
        .Q(p_0_in5_in),
        .R(1'b0));
  FDRE \vdin_q_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[8]),
        .Q(p_0_in4_in),
        .R(1'b0));
  FDRE \vdin_q_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[9]),
        .Q(p_0_in3_in),
        .R(1'b0));
  FDRE \vdin_q_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[10]),
        .Q(p_0_in2_in),
        .R(1'b0));
  FDRE \vdin_q_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[11]),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \vdin_q_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[12]),
        .Q(p_0_in0_in),
        .R(1'b0));
  FDRE \vdin_q_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[13]),
        .Q(p_0_in_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "encode" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0
   (c0_reg,
    \q_m_reg_reg[8]_0 ,
    \q_m_reg_reg[8]_1 ,
    \adin_reg_reg[1]_0 ,
    Q,
    data_i,
    pix_clk,
    vde_reg,
    data_o,
    \dout_reg[4]_0 ,
    ade_reg,
    \dout_reg[0]_0 ,
    \dout_reg[3]_0 ,
    ade_reg_qq,
    AR,
    D);
  output c0_reg;
  output \q_m_reg_reg[8]_0 ;
  output \q_m_reg_reg[8]_1 ;
  output \adin_reg_reg[1]_0 ;
  output [9:0]Q;
  input [0:0]data_i;
  input pix_clk;
  input vde_reg;
  input [13:0]data_o;
  input \dout_reg[4]_0 ;
  input ade_reg;
  input \dout_reg[0]_0 ;
  input \dout_reg[3]_0 ;
  input ade_reg_qq;
  input [0:0]AR;
  input [1:0]D;

  wire [0:0]AR;
  wire [1:0]D;
  wire [9:0]Q;
  wire ade_reg;
  wire ade_reg_qq;
  wire \adin_q_reg_n_0_[0] ;
  wire \adin_q_reg_n_0_[1] ;
  wire \adin_q_reg_n_0_[2] ;
  wire \adin_q_reg_n_0_[3] ;
  wire \adin_reg_reg[1]_0 ;
  wire \adin_reg_reg_n_0_[0] ;
  wire \adin_reg_reg_n_0_[1] ;
  wire \adin_reg_reg_n_0_[2] ;
  wire \adin_reg_reg_n_0_[3] ;
  wire c0_q_reg_srl2_n_0;
  wire c0_reg;
  wire [4:1]cnt;
  wire \cnt[1]_i_1__0_n_0 ;
  wire \cnt[1]_i_2__0_n_0 ;
  wire \cnt[1]_i_3__0_n_0 ;
  wire \cnt[2]_i_1__0_n_0 ;
  wire \cnt[2]_i_2__1_n_0 ;
  wire \cnt[2]_i_3_n_0 ;
  wire \cnt[3]_i_1__0_n_0 ;
  wire \cnt[3]_i_2__0_n_0 ;
  wire \cnt[3]_i_3__0_n_0 ;
  wire \cnt[3]_i_4__0_n_0 ;
  wire \cnt[3]_i_5__0_n_0 ;
  wire \cnt[3]_i_6__1_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt[4]_i_10__0_n_0 ;
  wire \cnt[4]_i_11__0_n_0 ;
  wire \cnt[4]_i_12__0_n_0 ;
  wire \cnt[4]_i_13__0_n_0 ;
  wire \cnt[4]_i_14_n_0 ;
  wire \cnt[4]_i_15__0_n_0 ;
  wire \cnt[4]_i_16__0_n_0 ;
  wire \cnt[4]_i_17_n_0 ;
  wire \cnt[4]_i_18__0_n_0 ;
  wire \cnt[4]_i_1__0_n_0 ;
  wire \cnt[4]_i_2__0_n_0 ;
  wire \cnt[4]_i_3__0_n_0 ;
  wire \cnt[4]_i_4__0_n_0 ;
  wire \cnt[4]_i_5__0_n_0 ;
  wire \cnt[4]_i_6__0_n_0 ;
  wire \cnt[4]_i_7__0_n_0 ;
  wire \cnt[4]_i_8__0_n_0 ;
  wire \cnt[4]_i_9__0_n_0 ;
  wire [0:0]data_i;
  wire [13:0]data_o;
  wire \dout[0]_i_1__0_n_0 ;
  wire \dout[0]_i_2_n_0 ;
  wire \dout[1]_i_1__0_n_0 ;
  wire \dout[1]_i_2_n_0 ;
  wire \dout[2]_i_1__0_n_0 ;
  wire \dout[2]_i_2_n_0 ;
  wire \dout[3]_i_1__0_n_0 ;
  wire \dout[3]_i_2__0_n_0 ;
  wire \dout[4]_i_1__0_n_0 ;
  wire \dout[4]_i_2_n_0 ;
  wire \dout[5]_i_1__0_n_0 ;
  wire \dout[5]_i_2_n_0 ;
  wire \dout[6]_i_1__0_n_0 ;
  wire \dout[6]_i_2__0_n_0 ;
  wire \dout[6]_i_3_n_0 ;
  wire \dout[7]_i_1__0_n_0 ;
  wire \dout[7]_i_2_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[4]_0 ;
  wire \n0q_m[1]_i_1__0_n_0 ;
  wire \n0q_m[2]_i_1__0_n_0 ;
  wire \n0q_m[3]_i_1__0_n_0 ;
  wire \n0q_m[3]_i_2__0_n_0 ;
  wire \n0q_m[3]_i_3__0_n_0 ;
  wire \n0q_m[3]_i_4__0_n_0 ;
  wire \n0q_m[3]_i_5__0_n_0 ;
  wire \n0q_m_reg_n_0_[1] ;
  wire \n0q_m_reg_n_0_[2] ;
  wire \n0q_m_reg_n_0_[3] ;
  wire [3:0]n1d;
  wire \n1d[0]_i_1_n_0 ;
  wire \n1d[0]_i_2_n_0 ;
  wire \n1d[1]_i_1_n_0 ;
  wire \n1d[1]_i_2_n_0 ;
  wire \n1d[2]_i_1_n_0 ;
  wire \n1d[2]_i_2_n_0 ;
  wire \n1d[3]_i_1_n_0 ;
  wire \n1d[3]_i_2_n_0 ;
  wire \n1d[3]_i_3_n_0 ;
  wire \n1d[3]_i_4_n_0 ;
  wire \n1q_m[1]_i_1__0_n_0 ;
  wire \n1q_m[2]_i_1__0_n_0 ;
  wire \n1q_m[2]_i_2__0_n_0 ;
  wire \n1q_m[2]_i_3__0_n_0 ;
  wire \n1q_m[3]_i_1__0_n_0 ;
  wire \n1q_m[3]_i_2__0_n_0 ;
  wire \n1q_m[3]_i_3__0_n_0 ;
  wire \n1q_m[3]_i_4__0_n_0 ;
  wire \n1q_m_reg_n_0_[1] ;
  wire \n1q_m_reg_n_0_[2] ;
  wire \n1q_m_reg_n_0_[3] ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire pix_clk;
  wire q_m_1;
  wire q_m_2;
  wire q_m_3;
  wire q_m_4;
  wire q_m_6;
  wire \q_m_reg[5]_i_1__0_n_0 ;
  wire \q_m_reg[7]_i_1__0_n_0 ;
  wire \q_m_reg[7]_i_2__0_n_0 ;
  wire \q_m_reg[7]_i_3__0_n_0 ;
  wire \q_m_reg[8]_i_1__0_n_0 ;
  wire \q_m_reg_reg[8]_0 ;
  wire \q_m_reg_reg[8]_1 ;
  wire \q_m_reg_reg_n_0_[0] ;
  wire \q_m_reg_reg_n_0_[1] ;
  wire \q_m_reg_reg_n_0_[2] ;
  wire \q_m_reg_reg_n_0_[3] ;
  wire \q_m_reg_reg_n_0_[4] ;
  wire \q_m_reg_reg_n_0_[5] ;
  wire \q_m_reg_reg_n_0_[6] ;
  wire \q_m_reg_reg_n_0_[7] ;
  wire vde_reg;
  wire \vdin_q_reg_n_0_[0] ;

  FDRE \adin_q_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[2]),
        .Q(\adin_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \adin_q_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[3]),
        .Q(\adin_q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \adin_q_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[4]),
        .Q(\adin_q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \adin_q_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[5]),
        .Q(\adin_q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \adin_reg_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[0] ),
        .Q(\adin_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \adin_reg_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[1] ),
        .Q(\adin_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \adin_reg_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[2] ),
        .Q(\adin_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \adin_reg_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[3] ),
        .Q(\adin_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* srl_name = "\inst/vga_to_hdmi /\inst/encg/c0_q_reg_srl2 " *) 
  SRL16E c0_q_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i),
        .Q(c0_q_reg_srl2_n_0));
  FDRE c0_reg_reg
       (.C(pix_clk),
        .CE(1'b1),
        .D(c0_q_reg_srl2_n_0),
        .Q(c0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0280A280A28A028)) 
    \cnt[1]_i_1__0 
       (.I0(vde_reg),
        .I1(\cnt[1]_i_2__0_n_0 ),
        .I2(cnt[1]),
        .I3(\cnt[4]_i_3__0_n_0 ),
        .I4(\cnt[4]_i_5__0_n_0 ),
        .I5(\cnt[1]_i_3__0_n_0 ),
        .O(\cnt[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_2__0 
       (.I0(\n1q_m_reg_n_0_[1] ),
        .I1(\n0q_m_reg_n_0_[1] ),
        .O(\cnt[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt[1]_i_3__0 
       (.I0(\n0q_m_reg_n_0_[1] ),
        .I1(\q_m_reg_reg[8]_0 ),
        .I2(\n1q_m_reg_n_0_[1] ),
        .O(\cnt[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \cnt[2]_i_1__0 
       (.I0(vde_reg),
        .I1(\cnt[2]_i_2__1_n_0 ),
        .I2(\cnt[4]_i_3__0_n_0 ),
        .I3(\cnt[2]_i_3_n_0 ),
        .O(\cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAA6996AA)) 
    \cnt[2]_i_2__1 
       (.I0(\cnt[3]_i_6__1_n_0 ),
        .I1(cnt[1]),
        .I2(\q_m_reg_reg[8]_0 ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\n1q_m_reg_n_0_[1] ),
        .O(\cnt[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6C9CC9C6636C39C9)) 
    \cnt[2]_i_3 
       (.I0(\cnt[4]_i_5__0_n_0 ),
        .I1(\cnt[3]_i_6__1_n_0 ),
        .I2(cnt[1]),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\q_m_reg_reg[8]_0 ),
        .I5(\n1q_m_reg_n_0_[1] ),
        .O(\cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \cnt[3]_i_1__0 
       (.I0(vde_reg),
        .I1(\cnt[3]_i_2__0_n_0 ),
        .I2(\cnt[4]_i_3__0_n_0 ),
        .I3(\cnt[3]_i_3__0_n_0 ),
        .I4(\cnt[4]_i_5__0_n_0 ),
        .I5(\cnt[3]_i_4__0_n_0 ),
        .O(\cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9A5995A965A66A56)) 
    \cnt[3]_i_2__0 
       (.I0(\cnt[4]_i_8__0_n_0 ),
        .I1(cnt[2]),
        .I2(\n0q_m_reg_n_0_[2] ),
        .I3(\n1q_m_reg_n_0_[2] ),
        .I4(\q_m_reg_reg[8]_0 ),
        .I5(\cnt[4]_i_13__0_n_0 ),
        .O(\cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \cnt[3]_i_3__0 
       (.I0(\cnt[4]_i_12__0_n_0 ),
        .I1(\cnt[3]_i_5__0_n_0 ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(cnt[3]),
        .I5(\cnt[4]_i_14_n_0 ),
        .O(\cnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h13013713ECFEC8EC)) 
    \cnt[3]_i_4__0 
       (.I0(cnt[1]),
        .I1(\cnt[3]_i_6__1_n_0 ),
        .I2(\q_m_reg_reg[8]_0 ),
        .I3(\n1q_m_reg_n_0_[1] ),
        .I4(\n0q_m_reg_n_0_[1] ),
        .I5(\cnt[3]_i_7_n_0 ),
        .O(\cnt[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[3]_i_5__0 
       (.I0(\n0q_m_reg_n_0_[2] ),
        .I1(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt[3]_i_6__1 
       (.I0(cnt[2]),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \cnt[3]_i_7 
       (.I0(\n1q_m_reg_n_0_[3] ),
        .I1(\n0q_m_reg_n_0_[3] ),
        .I2(cnt[3]),
        .I3(cnt[2]),
        .I4(\n1q_m_reg_n_0_[2] ),
        .I5(\n0q_m_reg_n_0_[2] ),
        .O(\cnt[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cnt[4]_i_10__0 
       (.I0(\n0q_m_reg_n_0_[3] ),
        .I1(\n1q_m_reg_n_0_[3] ),
        .I2(\n1q_m_reg_n_0_[1] ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\n1q_m_reg_n_0_[2] ),
        .I5(\n0q_m_reg_n_0_[2] ),
        .O(\cnt[4]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F04FB4FB0FB04B0)) 
    \cnt[4]_i_11__0 
       (.I0(\n1q_m_reg_n_0_[2] ),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(cnt[3]),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(\n1q_m_reg_n_0_[3] ),
        .I5(cnt[4]),
        .O(\cnt[4]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h52157A57)) 
    \cnt[4]_i_12__0 
       (.I0(\cnt[3]_i_6__1_n_0 ),
        .I1(\n1q_m_reg_n_0_[1] ),
        .I2(\q_m_reg_reg[8]_0 ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(cnt[1]),
        .O(\cnt[4]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt[4]_i_13__0 
       (.I0(cnt[3]),
        .I1(\n0q_m_reg_n_0_[3] ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .O(\cnt[4]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF6F660F6)) 
    \cnt[4]_i_14 
       (.I0(\n0q_m_reg_n_0_[2] ),
        .I1(\n1q_m_reg_n_0_[2] ),
        .I2(cnt[2]),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\q_m_reg_reg[8]_0 ),
        .O(\cnt[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF2FFFFF2222FF2F)) 
    \cnt[4]_i_15__0 
       (.I0(\n1q_m_reg_n_0_[3] ),
        .I1(\n0q_m_reg_n_0_[3] ),
        .I2(\n0q_m_reg_n_0_[1] ),
        .I3(\n1q_m_reg_n_0_[1] ),
        .I4(\n0q_m_reg_n_0_[2] ),
        .I5(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[4]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FDD0FDFFFFD0FD)) 
    \cnt[4]_i_16__0 
       (.I0(\n1q_m_reg_n_0_[1] ),
        .I1(\n0q_m_reg_n_0_[1] ),
        .I2(\n0q_m_reg_n_0_[2] ),
        .I3(\n1q_m_reg_n_0_[2] ),
        .I4(\n0q_m_reg_n_0_[3] ),
        .I5(\n1q_m_reg_n_0_[3] ),
        .O(\cnt[4]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFBB220)) 
    \cnt[4]_i_17 
       (.I0(cnt[1]),
        .I1(\n1q_m_reg_n_0_[1] ),
        .I2(\q_m_reg_reg[8]_0 ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\cnt[3]_i_6__1_n_0 ),
        .O(\cnt[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \cnt[4]_i_18__0 
       (.I0(\n0q_m_reg_n_0_[2] ),
        .I1(\n1q_m_reg_n_0_[2] ),
        .I2(cnt[2]),
        .O(\cnt[4]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \cnt[4]_i_1__0 
       (.I0(vde_reg),
        .I1(\cnt[4]_i_2__0_n_0 ),
        .I2(\cnt[4]_i_3__0_n_0 ),
        .I3(\cnt[4]_i_4__0_n_0 ),
        .I4(\cnt[4]_i_5__0_n_0 ),
        .I5(\cnt[4]_i_6__0_n_0 ),
        .O(\cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h555596699669AAAA)) 
    \cnt[4]_i_2__0 
       (.I0(\cnt[4]_i_7__0_n_0 ),
        .I1(\n1q_m_reg_n_0_[3] ),
        .I2(\n0q_m_reg_n_0_[3] ),
        .I3(cnt[3]),
        .I4(\cnt[4]_i_8__0_n_0 ),
        .I5(\cnt[4]_i_9__0_n_0 ),
        .O(\cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \cnt[4]_i_3__0 
       (.I0(\cnt[4]_i_10__0_n_0 ),
        .I1(cnt[2]),
        .I2(cnt[4]),
        .I3(cnt[1]),
        .I4(cnt[3]),
        .O(\cnt[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h95995955A9AA9A99)) 
    \cnt[4]_i_4__0 
       (.I0(\cnt[4]_i_11__0_n_0 ),
        .I1(\cnt[4]_i_12__0_n_0 ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .I3(\n0q_m_reg_n_0_[2] ),
        .I4(\cnt[4]_i_13__0_n_0 ),
        .I5(\cnt[4]_i_14_n_0 ),
        .O(\cnt[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h47C477F7)) 
    \cnt[4]_i_5__0 
       (.I0(\cnt[4]_i_15__0_n_0 ),
        .I1(cnt[4]),
        .I2(\n0q_m_reg_n_0_[3] ),
        .I3(\n1q_m_reg_n_0_[3] ),
        .I4(\cnt[4]_i_16__0_n_0 ),
        .O(\cnt[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8E18187171E7E78E)) 
    \cnt[4]_i_6__0 
       (.I0(\cnt[4]_i_17_n_0 ),
        .I1(\cnt[4]_i_18__0_n_0 ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(cnt[3]),
        .I5(cnt[4]),
        .O(\cnt[4]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h5965A96A)) 
    \cnt[4]_i_7__0 
       (.I0(cnt[4]),
        .I1(\q_m_reg_reg[8]_0 ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(cnt[3]),
        .O(\cnt[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFEBF0820)) 
    \cnt[4]_i_8__0 
       (.I0(cnt[1]),
        .I1(\q_m_reg_reg[8]_0 ),
        .I2(\n0q_m_reg_n_0_[1] ),
        .I3(\n1q_m_reg_n_0_[1] ),
        .I4(\cnt[3]_i_6__1_n_0 ),
        .O(\cnt[4]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hB28E)) 
    \cnt[4]_i_9__0 
       (.I0(cnt[2]),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .I3(\q_m_reg_reg[8]_0 ),
        .O(\cnt[4]_i_9__0_n_0 ));
  FDCE \cnt_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[1]_i_1__0_n_0 ),
        .Q(cnt[1]));
  FDCE \cnt_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[2]_i_1__0_n_0 ),
        .Q(cnt[2]));
  FDCE \cnt_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[3]_i_1__0_n_0 ),
        .Q(cnt[3]));
  FDCE \cnt_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[4]_i_1__0_n_0 ),
        .Q(cnt[4]));
  LUT4 #(
    .INIT(16'hA22A)) 
    \dout[0]_i_1__0 
       (.I0(\dout[0]_i_2_n_0 ),
        .I1(vde_reg),
        .I2(\q_m_reg_reg_n_0_[0] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .O(\dout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAAABEAAAAAAAA)) 
    \dout[0]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\adin_reg_reg_n_0_[2] ),
        .I2(\adin_reg_reg_n_0_[0] ),
        .I3(\adin_reg_reg_n_0_[1] ),
        .I4(\adin_reg_reg_n_0_[3] ),
        .I5(ade_reg),
        .O(\dout[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA22A)) 
    \dout[1]_i_1__0 
       (.I0(\dout[1]_i_2_n_0 ),
        .I1(vde_reg),
        .I2(\q_m_reg_reg_n_0_[1] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .O(\dout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEAABEAABAAAEEAA)) 
    \dout[1]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[2] ),
        .I3(ade_reg),
        .I4(\adin_reg_reg_n_0_[3] ),
        .I5(\adin_reg_reg_n_0_[1] ),
        .O(\dout[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF00F1111)) 
    \dout[2]_i_1__0 
       (.I0(\dout[2]_i_2_n_0 ),
        .I1(data_o[1]),
        .I2(\q_m_reg_reg_n_0_[2] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .I4(vde_reg),
        .O(\dout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h98B4FFFF98B40000)) 
    \dout[2]_i_2 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(\adin_reg_reg_n_0_[2] ),
        .I2(\adin_reg_reg_n_0_[0] ),
        .I3(\adin_reg_reg_n_0_[1] ),
        .I4(ade_reg),
        .I5(\dout[6]_i_3_n_0 ),
        .O(\dout[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF00F1111)) 
    \dout[3]_i_1__0 
       (.I0(\dout[3]_i_2__0_n_0 ),
        .I1(data_o[1]),
        .I2(\q_m_reg_reg_n_0_[3] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .I4(vde_reg),
        .O(\dout[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFD7D775)) 
    \dout[3]_i_2__0 
       (.I0(ade_reg),
        .I1(\adin_reg_reg_n_0_[3] ),
        .I2(\adin_reg_reg_n_0_[2] ),
        .I3(\adin_reg_reg_n_0_[1] ),
        .I4(\adin_reg_reg_n_0_[0] ),
        .I5(\dout_reg[3]_0 ),
        .O(\dout[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hA22A)) 
    \dout[4]_i_1__0 
       (.I0(\dout[4]_i_2_n_0 ),
        .I1(vde_reg),
        .I2(\q_m_reg_reg_n_0_[4] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .O(\dout[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEFAAAABEABAAAA)) 
    \dout[4]_i_2 
       (.I0(\dout_reg[4]_0 ),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[1] ),
        .I3(\adin_reg_reg_n_0_[3] ),
        .I4(ade_reg),
        .I5(\adin_reg_reg_n_0_[2] ),
        .O(\dout[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA22A)) 
    \dout[5]_i_1__0 
       (.I0(\dout[5]_i_2_n_0 ),
        .I1(vde_reg),
        .I2(\q_m_reg_reg_n_0_[5] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .O(\dout[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF288222A0)) 
    \dout[5]_i_2 
       (.I0(ade_reg),
        .I1(\adin_reg_reg_n_0_[3] ),
        .I2(\adin_reg_reg_n_0_[0] ),
        .I3(\adin_reg_reg_n_0_[1] ),
        .I4(\adin_reg_reg_n_0_[2] ),
        .I5(\dout_reg[0]_0 ),
        .O(\dout[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF00F1111)) 
    \dout[6]_i_1__0 
       (.I0(\dout[6]_i_2__0_n_0 ),
        .I1(data_o[1]),
        .I2(\q_m_reg_reg_n_0_[6] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .I4(vde_reg),
        .O(\dout[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4669FFFF46690000)) 
    \dout[6]_i_2__0 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(\adin_reg_reg_n_0_[2] ),
        .I2(\adin_reg_reg_n_0_[1] ),
        .I3(\adin_reg_reg_n_0_[0] ),
        .I4(ade_reg),
        .I5(\dout[6]_i_3_n_0 ),
        .O(\dout[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \dout[6]_i_3 
       (.I0(c0_reg),
        .I1(data_o[0]),
        .I2(ade_reg_qq),
        .O(\dout[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF00F1111)) 
    \dout[7]_i_1__0 
       (.I0(\dout[7]_i_2_n_0 ),
        .I1(data_o[1]),
        .I2(\q_m_reg_reg_n_0_[7] ),
        .I3(\q_m_reg_reg[8]_1 ),
        .I4(vde_reg),
        .O(\dout[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1445040455555555)) 
    \dout[7]_i_2 
       (.I0(\dout_reg[3]_0 ),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[1] ),
        .I3(\adin_reg_reg_n_0_[3] ),
        .I4(\adin_reg_reg_n_0_[2] ),
        .I5(ade_reg),
        .O(\dout[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dout[9]_i_2__0 
       (.I0(\cnt[4]_i_5__0_n_0 ),
        .I1(\cnt[4]_i_3__0_n_0 ),
        .I2(\q_m_reg_reg[8]_0 ),
        .O(\q_m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hD09F)) 
    \dout[9]_i_3__0 
       (.I0(\adin_reg_reg_n_0_[1] ),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[3] ),
        .I3(\adin_reg_reg_n_0_[2] ),
        .O(\adin_reg_reg[1]_0 ));
  FDCE \dout_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \dout_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \dout_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \dout_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[3]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[4]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[5]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[6]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[7]_i_1__0_n_0 ),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    \n0q_m[1]_i_1__0 
       (.I0(\n1q_m[2]_i_2__0_n_0 ),
        .I1(\n1q_m[2]_i_3__0_n_0 ),
        .I2(\n0q_m[3]_i_3__0_n_0 ),
        .I3(\n0q_m[3]_i_2__0_n_0 ),
        .I4(\vdin_q_reg_n_0_[0] ),
        .I5(\n0q_m[3]_i_4__0_n_0 ),
        .O(\n0q_m[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000FBB2FBB2DFFF)) 
    \n0q_m[2]_i_1__0 
       (.I0(\n0q_m[3]_i_4__0_n_0 ),
        .I1(\vdin_q_reg_n_0_[0] ),
        .I2(\n0q_m[3]_i_2__0_n_0 ),
        .I3(\n0q_m[3]_i_3__0_n_0 ),
        .I4(\n1q_m[2]_i_3__0_n_0 ),
        .I5(\n1q_m[2]_i_2__0_n_0 ),
        .O(\n0q_m[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \n0q_m[3]_i_1__0 
       (.I0(\n1q_m[2]_i_3__0_n_0 ),
        .I1(\n1q_m[2]_i_2__0_n_0 ),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(\n0q_m[3]_i_2__0_n_0 ),
        .I4(\n0q_m[3]_i_3__0_n_0 ),
        .I5(\n0q_m[3]_i_4__0_n_0 ),
        .O(\n0q_m[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \n0q_m[3]_i_2__0 
       (.I0(p_0_in3_in),
        .I1(p_0_in2_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .I5(\n0q_m[3]_i_5__0_n_0 ),
        .O(\n0q_m[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \n0q_m[3]_i_3__0 
       (.I0(p_0_in0_in),
        .I1(\q_m_reg[7]_i_3__0_n_0 ),
        .I2(p_0_in1_in),
        .I3(\q_m_reg[7]_i_2__0_n_0 ),
        .I4(p_0_in),
        .O(\n0q_m[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \n0q_m[3]_i_4__0 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in5_in),
        .I2(p_0_in3_in),
        .O(\n0q_m[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555566666A66)) 
    \n0q_m[3]_i_5__0 
       (.I0(p_0_in0_in),
        .I1(n1d[2]),
        .I2(n1d[0]),
        .I3(\vdin_q_reg_n_0_[0] ),
        .I4(n1d[1]),
        .I5(n1d[3]),
        .O(\n0q_m[3]_i_5__0_n_0 ));
  FDRE \n0q_m_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n0q_m[1]_i_1__0_n_0 ),
        .Q(\n0q_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \n0q_m_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n0q_m[2]_i_1__0_n_0 ),
        .Q(\n0q_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \n0q_m_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n0q_m[3]_i_1__0_n_0 ),
        .Q(\n0q_m_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1d[0]_i_1 
       (.I0(data_o[6]),
        .I1(data_o[13]),
        .I2(\n1d[0]_i_2_n_0 ),
        .I3(data_o[8]),
        .I4(data_o[7]),
        .I5(data_o[9]),
        .O(\n1d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1d[0]_i_2 
       (.I0(data_o[12]),
        .I1(data_o[10]),
        .I2(data_o[11]),
        .O(\n1d[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d[1]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[1]_i_2_n_0 ),
        .I2(\n1d[3]_i_3_n_0 ),
        .O(\n1d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \n1d[1]_i_2 
       (.I0(data_o[9]),
        .I1(data_o[8]),
        .I2(data_o[7]),
        .I3(data_o[12]),
        .I4(data_o[11]),
        .I5(data_o[10]),
        .O(\n1d[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E7E7EE87EE8E8E8)) 
    \n1d[2]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[3]_i_3_n_0 ),
        .I2(\n1d[2]_i_2_n_0 ),
        .I3(data_o[10]),
        .I4(data_o[11]),
        .I5(data_o[12]),
        .O(\n1d[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d[2]_i_2 
       (.I0(data_o[7]),
        .I1(data_o[8]),
        .I2(data_o[9]),
        .O(\n1d[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \n1d[3]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[3]_i_3_n_0 ),
        .I2(data_o[9]),
        .I3(data_o[8]),
        .I4(data_o[7]),
        .I5(\n1d[3]_i_4_n_0 ),
        .O(\n1d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \n1d[3]_i_2 
       (.I0(data_o[8]),
        .I1(data_o[7]),
        .I2(data_o[9]),
        .I3(data_o[6]),
        .I4(data_o[13]),
        .I5(\n1d[0]_i_2_n_0 ),
        .O(\n1d[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \n1d[3]_i_3 
       (.I0(data_o[13]),
        .I1(data_o[6]),
        .I2(data_o[11]),
        .I3(data_o[10]),
        .I4(data_o[12]),
        .O(\n1d[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d[3]_i_4 
       (.I0(data_o[10]),
        .I1(data_o[11]),
        .I2(data_o[12]),
        .O(\n1d[3]_i_4_n_0 ));
  FDRE \n1d_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[0]_i_1_n_0 ),
        .Q(n1d[0]),
        .R(1'b0));
  FDRE \n1d_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[1]_i_1_n_0 ),
        .Q(n1d[1]),
        .R(1'b0));
  FDRE \n1d_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[2]_i_1_n_0 ),
        .Q(n1d[2]),
        .R(1'b0));
  FDRE \n1d_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[3]_i_1_n_0 ),
        .Q(n1d[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \n1q_m[1]_i_1__0 
       (.I0(\n1q_m[2]_i_3__0_n_0 ),
        .I1(\n1q_m[2]_i_2__0_n_0 ),
        .I2(\n1q_m[3]_i_3__0_n_0 ),
        .I3(\n1q_m[3]_i_4__0_n_0 ),
        .O(\n1q_m[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \n1q_m[2]_i_1__0 
       (.I0(\n1q_m[3]_i_4__0_n_0 ),
        .I1(\n1q_m[2]_i_2__0_n_0 ),
        .I2(\n1q_m[2]_i_3__0_n_0 ),
        .I3(\n1q_m[3]_i_3__0_n_0 ),
        .O(\n1q_m[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE178878778)) 
    \n1q_m[2]_i_2__0 
       (.I0(p_0_in0_in),
        .I1(\q_m_reg[7]_i_2__0_n_0 ),
        .I2(q_m_2),
        .I3(p_0_in2_in),
        .I4(p_0_in3_in),
        .I5(p_0_in1_in),
        .O(\n1q_m[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB42D4BD2)) 
    \n1q_m[2]_i_3__0 
       (.I0(\q_m_reg[7]_i_2__0_n_0 ),
        .I1(p_0_in3_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .O(\n1q_m[2]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \n1q_m[3]_i_1__0 
       (.I0(\n1q_m[3]_i_2__0_n_0 ),
        .I1(\n1q_m[3]_i_3__0_n_0 ),
        .I2(\n1q_m[3]_i_4__0_n_0 ),
        .O(\n1q_m[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228882222888228)) 
    \n1q_m[3]_i_2__0 
       (.I0(\n1q_m[2]_i_2__0_n_0 ),
        .I1(p_0_in5_in),
        .I2(p_0_in4_in),
        .I3(\vdin_q_reg_n_0_[0] ),
        .I4(p_0_in3_in),
        .I5(\q_m_reg[7]_i_2__0_n_0 ),
        .O(\n1q_m[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h3CC3AAAAAAAA3CC3)) 
    \n1q_m[3]_i_3__0 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in0_in),
        .I2(\q_m_reg[7]_i_2__0_n_0 ),
        .I3(\q_m_reg[7]_i_3__0_n_0 ),
        .I4(p_0_in1_in),
        .I5(p_0_in),
        .O(\n1q_m[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h90060690)) 
    \n1q_m[3]_i_4__0 
       (.I0(p_0_in),
        .I1(p_0_in1_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in3_in),
        .I4(p_0_in5_in),
        .O(\n1q_m[3]_i_4__0_n_0 ));
  FDRE \n1q_m_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[1]_i_1__0_n_0 ),
        .Q(\n1q_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \n1q_m_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[2]_i_1__0_n_0 ),
        .Q(\n1q_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \n1q_m_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[3]_i_1__0_n_0 ),
        .Q(\n1q_m_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFA800570055FFAA)) 
    \q_m_reg[1]_i_1__0 
       (.I0(n1d[2]),
        .I1(n1d[0]),
        .I2(n1d[1]),
        .I3(n1d[3]),
        .I4(p_0_in5_in),
        .I5(\vdin_q_reg_n_0_[0] ),
        .O(q_m_1));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_reg[2]_i_1__0 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in4_in),
        .I2(p_0_in5_in),
        .O(q_m_2));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[3]_i_1__0 
       (.I0(p_0_in5_in),
        .I1(p_0_in4_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in3_in),
        .I4(\q_m_reg[7]_i_2__0_n_0 ),
        .O(q_m_3));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[4]_i_1__0 
       (.I0(p_0_in3_in),
        .I1(p_0_in2_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .O(q_m_4));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[5]_i_1__0 
       (.I0(\q_m_reg[7]_i_2__0_n_0 ),
        .I1(q_m_2),
        .I2(p_0_in2_in),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\q_m_reg[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[6]_i_1__0 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(p_0_in2_in),
        .I3(q_m_2),
        .I4(p_0_in0_in),
        .O(q_m_6));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_reg[7]_i_1__0 
       (.I0(p_0_in),
        .I1(\q_m_reg[7]_i_2__0_n_0 ),
        .I2(p_0_in1_in),
        .I3(\q_m_reg[7]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .O(\q_m_reg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \q_m_reg[7]_i_2__0 
       (.I0(n1d[3]),
        .I1(n1d[1]),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(n1d[0]),
        .I4(n1d[2]),
        .O(\q_m_reg[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_reg[7]_i_3__0 
       (.I0(p_0_in5_in),
        .I1(p_0_in4_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in2_in),
        .I4(p_0_in3_in),
        .O(\q_m_reg[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00005575)) 
    \q_m_reg[8]_i_1__0 
       (.I0(n1d[2]),
        .I1(n1d[0]),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(n1d[1]),
        .I4(n1d[3]),
        .O(\q_m_reg[8]_i_1__0_n_0 ));
  FDRE \q_m_reg_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\vdin_q_reg_n_0_[0] ),
        .Q(\q_m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_1),
        .Q(\q_m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_2),
        .Q(\q_m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_3),
        .Q(\q_m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_4),
        .Q(\q_m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[5]_i_1__0_n_0 ),
        .Q(\q_m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_6),
        .Q(\q_m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[7]_i_1__0_n_0 ),
        .Q(\q_m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[8] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[8]_i_1__0_n_0 ),
        .Q(\q_m_reg_reg[8]_0 ),
        .R(1'b0));
  FDRE \vdin_q_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[6]),
        .Q(\vdin_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vdin_q_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[7]),
        .Q(p_0_in5_in),
        .R(1'b0));
  FDRE \vdin_q_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[8]),
        .Q(p_0_in4_in),
        .R(1'b0));
  FDRE \vdin_q_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[9]),
        .Q(p_0_in3_in),
        .R(1'b0));
  FDRE \vdin_q_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[10]),
        .Q(p_0_in2_in),
        .R(1'b0));
  FDRE \vdin_q_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[11]),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \vdin_q_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[12]),
        .Q(p_0_in0_in),
        .R(1'b0));
  FDRE \vdin_q_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[13]),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "encode" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1
   (AR,
    Q,
    pix_clk,
    ade_reg,
    data_o,
    \dout_reg[0]_0 ,
    vde_reg,
    \dout_reg[5]_0 ,
    rst,
    pix_clk_locked);
  output [0:0]AR;
  output [9:0]Q;
  input pix_clk;
  input ade_reg;
  input [12:0]data_o;
  input \dout_reg[0]_0 ;
  input vde_reg;
  input \dout_reg[5]_0 ;
  input rst;
  input pix_clk_locked;

  wire [0:0]AR;
  wire [9:0]Q;
  wire ade_reg;
  wire \adin_q_reg_n_0_[0] ;
  wire \adin_q_reg_n_0_[1] ;
  wire \adin_q_reg_n_0_[2] ;
  wire \adin_q_reg_n_0_[3] ;
  wire \adin_reg_reg_n_0_[0] ;
  wire \adin_reg_reg_n_0_[1] ;
  wire \adin_reg_reg_n_0_[2] ;
  wire \adin_reg_reg_n_0_[3] ;
  wire [4:1]cnt;
  wire \cnt[1]_i_1__1_n_0 ;
  wire \cnt[1]_i_2__1_n_0 ;
  wire \cnt[1]_i_3__1_n_0 ;
  wire \cnt[2]_i_1__1_n_0 ;
  wire \cnt[2]_i_2__0_n_0 ;
  wire \cnt[2]_i_3__0_n_0 ;
  wire \cnt[3]_i_1__1_n_0 ;
  wire \cnt[3]_i_2__1_n_0 ;
  wire \cnt[3]_i_3__1_n_0 ;
  wire \cnt[3]_i_4__1_n_0 ;
  wire \cnt[3]_i_5__1_n_0 ;
  wire \cnt[3]_i_6__0_n_0 ;
  wire \cnt[3]_i_7__0_n_0 ;
  wire \cnt[4]_i_10__1_n_0 ;
  wire \cnt[4]_i_11__1_n_0 ;
  wire \cnt[4]_i_12__1_n_0 ;
  wire \cnt[4]_i_13__1_n_0 ;
  wire \cnt[4]_i_14__0_n_0 ;
  wire \cnt[4]_i_15__1_n_0 ;
  wire \cnt[4]_i_16__1_n_0 ;
  wire \cnt[4]_i_17__0_n_0 ;
  wire \cnt[4]_i_18_n_0 ;
  wire \cnt[4]_i_1__1_n_0 ;
  wire \cnt[4]_i_2__1_n_0 ;
  wire \cnt[4]_i_3__1_n_0 ;
  wire \cnt[4]_i_4__1_n_0 ;
  wire \cnt[4]_i_5__1_n_0 ;
  wire \cnt[4]_i_6__1_n_0 ;
  wire \cnt[4]_i_7__1_n_0 ;
  wire \cnt[4]_i_8__1_n_0 ;
  wire \cnt[4]_i_9__1_n_0 ;
  wire [12:0]data_o;
  wire \dout[0]_i_1__1_n_0 ;
  wire \dout[0]_i_2__1_n_0 ;
  wire \dout[1]_i_1__1_n_0 ;
  wire \dout[1]_i_2__1_n_0 ;
  wire \dout[2]_i_1__1_n_0 ;
  wire \dout[2]_i_2__0_n_0 ;
  wire \dout[3]_i_1__1_n_0 ;
  wire \dout[3]_i_2__1_n_0 ;
  wire \dout[4]_i_1__1_n_0 ;
  wire \dout[4]_i_2__1_n_0 ;
  wire \dout[5]_i_1__1_n_0 ;
  wire \dout[5]_i_2__1_n_0 ;
  wire \dout[6]_i_1__1_n_0 ;
  wire \dout[6]_i_2__1_n_0 ;
  wire \dout[7]_i_1__1_n_0 ;
  wire \dout[7]_i_2__0_n_0 ;
  wire \dout[8]_i_1__0_n_0 ;
  wire \dout[9]_i_1__1_n_0 ;
  wire \dout[9]_i_2__1_n_0 ;
  wire \dout[9]_i_3__1_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[5]_0 ;
  wire \n0q_m[1]_i_1__1_n_0 ;
  wire \n0q_m[2]_i_1__1_n_0 ;
  wire \n0q_m[3]_i_1__1_n_0 ;
  wire \n0q_m[3]_i_2__1_n_0 ;
  wire \n0q_m[3]_i_3__1_n_0 ;
  wire \n0q_m[3]_i_4__1_n_0 ;
  wire \n0q_m[3]_i_5__1_n_0 ;
  wire \n0q_m_reg_n_0_[1] ;
  wire \n0q_m_reg_n_0_[2] ;
  wire \n0q_m_reg_n_0_[3] ;
  wire [3:0]n1d;
  wire \n1d[0]_i_1_n_0 ;
  wire \n1d[0]_i_2_n_0 ;
  wire \n1d[1]_i_1_n_0 ;
  wire \n1d[1]_i_2_n_0 ;
  wire \n1d[2]_i_1_n_0 ;
  wire \n1d[2]_i_2_n_0 ;
  wire \n1d[3]_i_1_n_0 ;
  wire \n1d[3]_i_2_n_0 ;
  wire \n1d[3]_i_3_n_0 ;
  wire \n1d[3]_i_4_n_0 ;
  wire \n1q_m[1]_i_1__1_n_0 ;
  wire \n1q_m[2]_i_1__1_n_0 ;
  wire \n1q_m[2]_i_2__1_n_0 ;
  wire \n1q_m[2]_i_3__1_n_0 ;
  wire \n1q_m[3]_i_1__1_n_0 ;
  wire \n1q_m[3]_i_2__1_n_0 ;
  wire \n1q_m[3]_i_3__1_n_0 ;
  wire \n1q_m[3]_i_4__1_n_0 ;
  wire \n1q_m_reg_n_0_[1] ;
  wire \n1q_m_reg_n_0_[2] ;
  wire \n1q_m_reg_n_0_[3] ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire pix_clk;
  wire pix_clk_locked;
  wire q_m_1;
  wire q_m_2;
  wire q_m_3;
  wire q_m_4;
  wire q_m_6;
  wire \q_m_reg[5]_i_1__1_n_0 ;
  wire \q_m_reg[7]_i_1__1_n_0 ;
  wire \q_m_reg[7]_i_2__1_n_0 ;
  wire \q_m_reg[7]_i_3__1_n_0 ;
  wire \q_m_reg[8]_i_1__1_n_0 ;
  wire \q_m_reg_reg_n_0_[0] ;
  wire \q_m_reg_reg_n_0_[1] ;
  wire \q_m_reg_reg_n_0_[2] ;
  wire \q_m_reg_reg_n_0_[3] ;
  wire \q_m_reg_reg_n_0_[4] ;
  wire \q_m_reg_reg_n_0_[5] ;
  wire \q_m_reg_reg_n_0_[6] ;
  wire \q_m_reg_reg_n_0_[7] ;
  wire \q_m_reg_reg_n_0_[8] ;
  wire rst;
  wire vde_reg;
  wire \vdin_q_reg_n_0_[0] ;

  FDRE \adin_q_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[1]),
        .Q(\adin_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \adin_q_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[2]),
        .Q(\adin_q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \adin_q_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[3]),
        .Q(\adin_q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \adin_q_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[4]),
        .Q(\adin_q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \adin_reg_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[0] ),
        .Q(\adin_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \adin_reg_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[1] ),
        .Q(\adin_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \adin_reg_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[2] ),
        .Q(\adin_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \adin_reg_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\adin_q_reg_n_0_[3] ),
        .Q(\adin_reg_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A8228A0A08228)) 
    \cnt[1]_i_1__1 
       (.I0(vde_reg),
        .I1(\cnt[4]_i_3__1_n_0 ),
        .I2(cnt[1]),
        .I3(\cnt[1]_i_2__1_n_0 ),
        .I4(\cnt[4]_i_5__1_n_0 ),
        .I5(\cnt[1]_i_3__1_n_0 ),
        .O(\cnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt[1]_i_2__1 
       (.I0(\n0q_m_reg_n_0_[1] ),
        .I1(\q_m_reg_reg_n_0_[8] ),
        .I2(\n1q_m_reg_n_0_[1] ),
        .O(\cnt[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_3__1 
       (.I0(\n1q_m_reg_n_0_[1] ),
        .I1(\n0q_m_reg_n_0_[1] ),
        .O(\cnt[1]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \cnt[2]_i_1__1 
       (.I0(vde_reg),
        .I1(\cnt[2]_i_2__0_n_0 ),
        .I2(\cnt[4]_i_5__1_n_0 ),
        .I3(\cnt[2]_i_3__0_n_0 ),
        .O(\cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h936336399C93C636)) 
    \cnt[2]_i_2__0 
       (.I0(\cnt[4]_i_3__1_n_0 ),
        .I1(\cnt[3]_i_6__0_n_0 ),
        .I2(cnt[1]),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\q_m_reg_reg_n_0_[8] ),
        .I5(\n1q_m_reg_n_0_[1] ),
        .O(\cnt[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h56955965)) 
    \cnt[2]_i_3__0 
       (.I0(\cnt[3]_i_6__0_n_0 ),
        .I1(\q_m_reg_reg_n_0_[8] ),
        .I2(\n1q_m_reg_n_0_[1] ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(cnt[1]),
        .O(\cnt[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \cnt[3]_i_1__1 
       (.I0(vde_reg),
        .I1(\cnt[3]_i_2__1_n_0 ),
        .I2(\cnt[4]_i_3__1_n_0 ),
        .I3(\cnt[3]_i_3__1_n_0 ),
        .I4(\cnt[4]_i_5__1_n_0 ),
        .I5(\cnt[3]_i_4__1_n_0 ),
        .O(\cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \cnt[3]_i_2__1 
       (.I0(\cnt[4]_i_7__1_n_0 ),
        .I1(\cnt[3]_i_5__1_n_0 ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(cnt[3]),
        .I5(\cnt[4]_i_8__1_n_0 ),
        .O(\cnt[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h71F700108E08FFEF)) 
    \cnt[3]_i_3__1 
       (.I0(cnt[1]),
        .I1(\q_m_reg_reg_n_0_[8] ),
        .I2(\n1q_m_reg_n_0_[1] ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\cnt[3]_i_6__0_n_0 ),
        .I5(\cnt[3]_i_7__0_n_0 ),
        .O(\cnt[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h65A66A569A5995A9)) 
    \cnt[3]_i_4__1 
       (.I0(\cnt[4]_i_17__0_n_0 ),
        .I1(cnt[2]),
        .I2(\n0q_m_reg_n_0_[2] ),
        .I3(\n1q_m_reg_n_0_[2] ),
        .I4(\q_m_reg_reg_n_0_[8] ),
        .I5(\cnt[4]_i_9__1_n_0 ),
        .O(\cnt[3]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[3]_i_5__1 
       (.I0(\n0q_m_reg_n_0_[2] ),
        .I1(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[3]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt[3]_i_6__0 
       (.I0(cnt[2]),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \cnt[3]_i_7__0 
       (.I0(\n1q_m_reg_n_0_[3] ),
        .I1(\n0q_m_reg_n_0_[3] ),
        .I2(cnt[3]),
        .I3(\n1q_m_reg_n_0_[2] ),
        .I4(\n0q_m_reg_n_0_[2] ),
        .I5(cnt[2]),
        .O(\cnt[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB04B04F04FB4F)) 
    \cnt[4]_i_10__1 
       (.I0(\n1q_m_reg_n_0_[2] ),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(cnt[3]),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(\n1q_m_reg_n_0_[3] ),
        .I5(cnt[4]),
        .O(\cnt[4]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF2FFFFF2222FF2F)) 
    \cnt[4]_i_11__1 
       (.I0(\n1q_m_reg_n_0_[3] ),
        .I1(\n0q_m_reg_n_0_[3] ),
        .I2(\n0q_m_reg_n_0_[1] ),
        .I3(\n1q_m_reg_n_0_[1] ),
        .I4(\n0q_m_reg_n_0_[2] ),
        .I5(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[4]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDFD00F0FFFFDDFD)) 
    \cnt[4]_i_12__1 
       (.I0(\n1q_m_reg_n_0_[1] ),
        .I1(\n0q_m_reg_n_0_[1] ),
        .I2(\n0q_m_reg_n_0_[3] ),
        .I3(\n1q_m_reg_n_0_[3] ),
        .I4(\n0q_m_reg_n_0_[2] ),
        .I5(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[4]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hB220FFFB)) 
    \cnt[4]_i_13__1 
       (.I0(cnt[1]),
        .I1(\n1q_m_reg_n_0_[1] ),
        .I2(\q_m_reg_reg_n_0_[8] ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\cnt[3]_i_6__0_n_0 ),
        .O(\cnt[4]_i_13__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \cnt[4]_i_14__0 
       (.I0(cnt[2]),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .O(\cnt[4]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cnt[4]_i_15__1 
       (.I0(\n0q_m_reg_n_0_[3] ),
        .I1(\n1q_m_reg_n_0_[3] ),
        .I2(\n1q_m_reg_n_0_[1] ),
        .I3(\n0q_m_reg_n_0_[1] ),
        .I4(\n1q_m_reg_n_0_[2] ),
        .I5(\n0q_m_reg_n_0_[2] ),
        .O(\cnt[4]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h5965A96A)) 
    \cnt[4]_i_16__1 
       (.I0(cnt[4]),
        .I1(\q_m_reg_reg_n_0_[8] ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(cnt[3]),
        .O(\cnt[4]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hE7FF0024)) 
    \cnt[4]_i_17__0 
       (.I0(\q_m_reg_reg_n_0_[8] ),
        .I1(\n1q_m_reg_n_0_[1] ),
        .I2(\n0q_m_reg_n_0_[1] ),
        .I3(cnt[1]),
        .I4(\cnt[3]_i_6__0_n_0 ),
        .O(\cnt[4]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB28E)) 
    \cnt[4]_i_18 
       (.I0(cnt[2]),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .I3(\q_m_reg_reg_n_0_[8] ),
        .O(\cnt[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \cnt[4]_i_1__1 
       (.I0(vde_reg),
        .I1(\cnt[4]_i_2__1_n_0 ),
        .I2(\cnt[4]_i_3__1_n_0 ),
        .I3(\cnt[4]_i_4__1_n_0 ),
        .I4(\cnt[4]_i_5__1_n_0 ),
        .I5(\cnt[4]_i_6__1_n_0 ),
        .O(\cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2B2BB22BD4D44DD4)) 
    \cnt[4]_i_2__1 
       (.I0(\cnt[4]_i_7__1_n_0 ),
        .I1(\cnt[4]_i_8__1_n_0 ),
        .I2(\cnt[4]_i_9__1_n_0 ),
        .I3(\n0q_m_reg_n_0_[2] ),
        .I4(\n1q_m_reg_n_0_[2] ),
        .I5(\cnt[4]_i_10__1_n_0 ),
        .O(\cnt[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h47C477F7)) 
    \cnt[4]_i_3__1 
       (.I0(\cnt[4]_i_11__1_n_0 ),
        .I1(cnt[4]),
        .I2(\n0q_m_reg_n_0_[3] ),
        .I3(\n1q_m_reg_n_0_[3] ),
        .I4(\cnt[4]_i_12__1_n_0 ),
        .O(\cnt[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8E18187171E7E78E)) 
    \cnt[4]_i_4__1 
       (.I0(\cnt[4]_i_13__1_n_0 ),
        .I1(\cnt[4]_i_14__0_n_0 ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .I3(\n0q_m_reg_n_0_[3] ),
        .I4(cnt[3]),
        .I5(cnt[4]),
        .O(\cnt[4]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \cnt[4]_i_5__1 
       (.I0(\cnt[4]_i_15__1_n_0 ),
        .I1(cnt[2]),
        .I2(cnt[4]),
        .I3(cnt[1]),
        .I4(cnt[3]),
        .O(\cnt[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h96695555AAAA9669)) 
    \cnt[4]_i_6__1 
       (.I0(\cnt[4]_i_16__1_n_0 ),
        .I1(\n1q_m_reg_n_0_[3] ),
        .I2(\n0q_m_reg_n_0_[3] ),
        .I3(cnt[3]),
        .I4(\cnt[4]_i_17__0_n_0 ),
        .I5(\cnt[4]_i_18_n_0 ),
        .O(\cnt[4]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7D595918)) 
    \cnt[4]_i_7__1 
       (.I0(\cnt[3]_i_6__0_n_0 ),
        .I1(\n0q_m_reg_n_0_[1] ),
        .I2(\q_m_reg_reg_n_0_[8] ),
        .I3(\n1q_m_reg_n_0_[1] ),
        .I4(cnt[1]),
        .O(\cnt[4]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h41D74141)) 
    \cnt[4]_i_8__1 
       (.I0(cnt[2]),
        .I1(\n0q_m_reg_n_0_[2] ),
        .I2(\n1q_m_reg_n_0_[2] ),
        .I3(\q_m_reg_reg_n_0_[8] ),
        .I4(\n0q_m_reg_n_0_[1] ),
        .O(\cnt[4]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt[4]_i_9__1 
       (.I0(cnt[3]),
        .I1(\n0q_m_reg_n_0_[3] ),
        .I2(\n1q_m_reg_n_0_[3] ),
        .O(\cnt[4]_i_9__1_n_0 ));
  FDCE \cnt_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[1]_i_1__1_n_0 ),
        .Q(cnt[1]));
  FDCE \cnt_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[2]_i_1__1_n_0 ),
        .Q(cnt[2]));
  FDCE \cnt_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[3]_i_1__1_n_0 ),
        .Q(cnt[3]));
  FDCE \cnt_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\cnt[4]_i_1__1_n_0 ),
        .Q(cnt[4]));
  LUT6 #(
    .INIT(64'hFF0000FF01010101)) 
    \dout[0]_i_1__1 
       (.I0(\dout[0]_i_2__1_n_0 ),
        .I1(data_o[0]),
        .I2(\dout_reg[0]_0 ),
        .I3(\q_m_reg_reg_n_0_[0] ),
        .I4(\dout[9]_i_2__1_n_0 ),
        .I5(vde_reg),
        .O(\dout[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h2A2A208A)) 
    \dout[0]_i_2__1 
       (.I0(ade_reg),
        .I1(\adin_reg_reg_n_0_[3] ),
        .I2(\adin_reg_reg_n_0_[2] ),
        .I3(\adin_reg_reg_n_0_[0] ),
        .I4(\adin_reg_reg_n_0_[1] ),
        .O(\dout[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00F2222)) 
    \dout[1]_i_1__1 
       (.I0(\dout[1]_i_2__1_n_0 ),
        .I1(data_o[0]),
        .I2(\q_m_reg_reg_n_0_[1] ),
        .I3(\dout[9]_i_2__1_n_0 ),
        .I4(vde_reg),
        .O(\dout[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBC58FFFFBC580000)) 
    \dout[1]_i_2__1 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(\adin_reg_reg_n_0_[2] ),
        .I2(\adin_reg_reg_n_0_[0] ),
        .I3(\adin_reg_reg_n_0_[1] ),
        .I4(ade_reg),
        .I5(\dout_reg[5]_0 ),
        .O(\dout[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFFEFEFEFE)) 
    \dout[2]_i_1__1 
       (.I0(data_o[0]),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout[2]_i_2__0_n_0 ),
        .I3(\dout[9]_i_2__1_n_0 ),
        .I4(\q_m_reg_reg_n_0_[2] ),
        .I5(vde_reg),
        .O(\dout[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h674B0000)) 
    \dout[2]_i_2__0 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(\adin_reg_reg_n_0_[2] ),
        .I2(\adin_reg_reg_n_0_[0] ),
        .I3(\adin_reg_reg_n_0_[1] ),
        .I4(ade_reg),
        .O(\dout[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF00FDDDD)) 
    \dout[3]_i_1__1 
       (.I0(\dout[3]_i_2__1_n_0 ),
        .I1(data_o[0]),
        .I2(\dout[9]_i_2__1_n_0 ),
        .I3(\q_m_reg_reg_n_0_[3] ),
        .I4(vde_reg),
        .O(\dout[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hE81EFFFF)) 
    \dout[3]_i_2__1 
       (.I0(\adin_reg_reg_n_0_[0] ),
        .I1(\adin_reg_reg_n_0_[1] ),
        .I2(\adin_reg_reg_n_0_[2] ),
        .I3(\adin_reg_reg_n_0_[3] ),
        .I4(ade_reg),
        .O(\dout[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00F1111)) 
    \dout[4]_i_1__1 
       (.I0(\dout[4]_i_2__1_n_0 ),
        .I1(data_o[0]),
        .I2(\q_m_reg_reg_n_0_[4] ),
        .I3(\dout[9]_i_2__1_n_0 ),
        .I4(vde_reg),
        .O(\dout[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hA28220A8)) 
    \dout[4]_i_2__1 
       (.I0(ade_reg),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[1] ),
        .I3(\adin_reg_reg_n_0_[2] ),
        .I4(\adin_reg_reg_n_0_[3] ),
        .O(\dout[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00F2222)) 
    \dout[5]_i_1__1 
       (.I0(\dout[5]_i_2__1_n_0 ),
        .I1(data_o[0]),
        .I2(\q_m_reg_reg_n_0_[5] ),
        .I3(\dout[9]_i_2__1_n_0 ),
        .I4(vde_reg),
        .O(\dout[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h695CFFFF695C0000)) 
    \dout[5]_i_2__1 
       (.I0(\adin_reg_reg_n_0_[3] ),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[1] ),
        .I3(\adin_reg_reg_n_0_[2] ),
        .I4(ade_reg),
        .I5(\dout_reg[5]_0 ),
        .O(\dout[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFFEFEFEFE)) 
    \dout[6]_i_1__1 
       (.I0(data_o[0]),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout[6]_i_2__1_n_0 ),
        .I3(\dout[9]_i_2__1_n_0 ),
        .I4(\q_m_reg_reg_n_0_[6] ),
        .I5(vde_reg),
        .O(\dout[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hA88202A8)) 
    \dout[6]_i_2__1 
       (.I0(ade_reg),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(\adin_reg_reg_n_0_[1] ),
        .I3(\adin_reg_reg_n_0_[2] ),
        .I4(\adin_reg_reg_n_0_[3] ),
        .O(\dout[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00FDDDD)) 
    \dout[7]_i_1__1 
       (.I0(\dout[7]_i_2__0_n_0 ),
        .I1(data_o[0]),
        .I2(\dout[9]_i_2__1_n_0 ),
        .I3(\q_m_reg_reg_n_0_[7] ),
        .I4(vde_reg),
        .O(\dout[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h75D5FF75)) 
    \dout[7]_i_2__0 
       (.I0(ade_reg),
        .I1(\adin_reg_reg_n_0_[3] ),
        .I2(\adin_reg_reg_n_0_[2] ),
        .I3(\adin_reg_reg_n_0_[0] ),
        .I4(\adin_reg_reg_n_0_[1] ),
        .O(\dout[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hA0A3)) 
    \dout[8]_i_1__0 
       (.I0(\q_m_reg_reg_n_0_[8] ),
        .I1(\dout[9]_i_3__1_n_0 ),
        .I2(vde_reg),
        .I3(data_o[0]),
        .O(\dout[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55FF55FC)) 
    \dout[9]_i_1__1 
       (.I0(\dout[9]_i_2__1_n_0 ),
        .I1(\dout[9]_i_3__1_n_0 ),
        .I2(data_o[0]),
        .I3(vde_reg),
        .I4(\dout_reg[0]_0 ),
        .O(\dout[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \dout[9]_i_2__1 
       (.I0(\q_m_reg_reg_n_0_[8] ),
        .I1(\cnt[4]_i_5__1_n_0 ),
        .I2(\cnt[4]_i_3__1_n_0 ),
        .O(\dout[9]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hD09000F0)) 
    \dout[9]_i_3__1 
       (.I0(\adin_reg_reg_n_0_[1] ),
        .I1(\adin_reg_reg_n_0_[0] ),
        .I2(ade_reg),
        .I3(\adin_reg_reg_n_0_[2] ),
        .I4(\adin_reg_reg_n_0_[3] ),
        .O(\dout[9]_i_3__1_n_0 ));
  FDCE \dout_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[0]_i_1__1_n_0 ),
        .Q(Q[0]));
  FDCE \dout_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[1]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \dout_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[2]_i_1__1_n_0 ),
        .Q(Q[2]));
  FDCE \dout_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[3]_i_1__1_n_0 ),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[4]_i_1__1_n_0 ),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[5]_i_1__1_n_0 ),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[6]_i_1__1_n_0 ),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[7]_i_1__1_n_0 ),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[8]_i_1__0_n_0 ),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(pix_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\dout[9]_i_1__1_n_0 ),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    \n0q_m[1]_i_1__1 
       (.I0(\n1q_m[2]_i_2__1_n_0 ),
        .I1(\n1q_m[2]_i_3__1_n_0 ),
        .I2(\n0q_m[3]_i_3__1_n_0 ),
        .I3(\n0q_m[3]_i_2__1_n_0 ),
        .I4(\vdin_q_reg_n_0_[0] ),
        .I5(\n0q_m[3]_i_4__1_n_0 ),
        .O(\n0q_m[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FBB2FBB2DFFF)) 
    \n0q_m[2]_i_1__1 
       (.I0(\n0q_m[3]_i_4__1_n_0 ),
        .I1(\vdin_q_reg_n_0_[0] ),
        .I2(\n0q_m[3]_i_2__1_n_0 ),
        .I3(\n0q_m[3]_i_3__1_n_0 ),
        .I4(\n1q_m[2]_i_3__1_n_0 ),
        .I5(\n1q_m[2]_i_2__1_n_0 ),
        .O(\n0q_m[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \n0q_m[3]_i_1__1 
       (.I0(\n1q_m[2]_i_3__1_n_0 ),
        .I1(\n1q_m[2]_i_2__1_n_0 ),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(\n0q_m[3]_i_2__1_n_0 ),
        .I4(\n0q_m[3]_i_3__1_n_0 ),
        .I5(\n0q_m[3]_i_4__1_n_0 ),
        .O(\n0q_m[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \n0q_m[3]_i_2__1 
       (.I0(p_0_in3_in),
        .I1(p_0_in2_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .I5(\n0q_m[3]_i_5__1_n_0 ),
        .O(\n0q_m[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \n0q_m[3]_i_3__1 
       (.I0(p_0_in0_in),
        .I1(\q_m_reg[7]_i_3__1_n_0 ),
        .I2(p_0_in1_in),
        .I3(\q_m_reg[7]_i_2__1_n_0 ),
        .I4(p_0_in),
        .O(\n0q_m[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \n0q_m[3]_i_4__1 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in5_in),
        .I2(p_0_in3_in),
        .O(\n0q_m[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555566666A66)) 
    \n0q_m[3]_i_5__1 
       (.I0(p_0_in0_in),
        .I1(n1d[2]),
        .I2(n1d[0]),
        .I3(\vdin_q_reg_n_0_[0] ),
        .I4(n1d[1]),
        .I5(n1d[3]),
        .O(\n0q_m[3]_i_5__1_n_0 ));
  FDRE \n0q_m_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n0q_m[1]_i_1__1_n_0 ),
        .Q(\n0q_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \n0q_m_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n0q_m[2]_i_1__1_n_0 ),
        .Q(\n0q_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \n0q_m_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n0q_m[3]_i_1__1_n_0 ),
        .Q(\n0q_m_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1d[0]_i_1 
       (.I0(data_o[5]),
        .I1(data_o[12]),
        .I2(\n1d[0]_i_2_n_0 ),
        .I3(data_o[7]),
        .I4(data_o[6]),
        .I5(data_o[8]),
        .O(\n1d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1d[0]_i_2 
       (.I0(data_o[11]),
        .I1(data_o[9]),
        .I2(data_o[10]),
        .O(\n1d[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d[1]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[1]_i_2_n_0 ),
        .I2(\n1d[3]_i_3_n_0 ),
        .O(\n1d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \n1d[1]_i_2 
       (.I0(data_o[8]),
        .I1(data_o[7]),
        .I2(data_o[6]),
        .I3(data_o[11]),
        .I4(data_o[10]),
        .I5(data_o[9]),
        .O(\n1d[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E7E7EE87EE8E8E8)) 
    \n1d[2]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[3]_i_3_n_0 ),
        .I2(\n1d[2]_i_2_n_0 ),
        .I3(data_o[9]),
        .I4(data_o[10]),
        .I5(data_o[11]),
        .O(\n1d[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d[2]_i_2 
       (.I0(data_o[6]),
        .I1(data_o[7]),
        .I2(data_o[8]),
        .O(\n1d[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \n1d[3]_i_1 
       (.I0(\n1d[3]_i_2_n_0 ),
        .I1(\n1d[3]_i_3_n_0 ),
        .I2(data_o[8]),
        .I3(data_o[7]),
        .I4(data_o[6]),
        .I5(\n1d[3]_i_4_n_0 ),
        .O(\n1d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \n1d[3]_i_2 
       (.I0(data_o[7]),
        .I1(data_o[6]),
        .I2(data_o[8]),
        .I3(data_o[5]),
        .I4(data_o[12]),
        .I5(\n1d[0]_i_2_n_0 ),
        .O(\n1d[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \n1d[3]_i_3 
       (.I0(data_o[12]),
        .I1(data_o[5]),
        .I2(data_o[10]),
        .I3(data_o[9]),
        .I4(data_o[11]),
        .O(\n1d[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d[3]_i_4 
       (.I0(data_o[9]),
        .I1(data_o[10]),
        .I2(data_o[11]),
        .O(\n1d[3]_i_4_n_0 ));
  FDRE \n1d_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[0]_i_1_n_0 ),
        .Q(n1d[0]),
        .R(1'b0));
  FDRE \n1d_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[1]_i_1_n_0 ),
        .Q(n1d[1]),
        .R(1'b0));
  FDRE \n1d_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[2]_i_1_n_0 ),
        .Q(n1d[2]),
        .R(1'b0));
  FDRE \n1d_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1d[3]_i_1_n_0 ),
        .Q(n1d[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \n1q_m[1]_i_1__1 
       (.I0(\n1q_m[2]_i_3__1_n_0 ),
        .I1(\n1q_m[2]_i_2__1_n_0 ),
        .I2(\n1q_m[3]_i_3__1_n_0 ),
        .I3(\n1q_m[3]_i_4__1_n_0 ),
        .O(\n1q_m[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \n1q_m[2]_i_1__1 
       (.I0(\n1q_m[3]_i_4__1_n_0 ),
        .I1(\n1q_m[2]_i_2__1_n_0 ),
        .I2(\n1q_m[2]_i_3__1_n_0 ),
        .I3(\n1q_m[3]_i_3__1_n_0 ),
        .O(\n1q_m[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE178878778)) 
    \n1q_m[2]_i_2__1 
       (.I0(p_0_in0_in),
        .I1(\q_m_reg[7]_i_2__1_n_0 ),
        .I2(q_m_2),
        .I3(p_0_in2_in),
        .I4(p_0_in3_in),
        .I5(p_0_in1_in),
        .O(\n1q_m[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hB42D4BD2)) 
    \n1q_m[2]_i_3__1 
       (.I0(\q_m_reg[7]_i_2__1_n_0 ),
        .I1(p_0_in3_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .O(\n1q_m[2]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \n1q_m[3]_i_1__1 
       (.I0(\n1q_m[3]_i_2__1_n_0 ),
        .I1(\n1q_m[3]_i_3__1_n_0 ),
        .I2(\n1q_m[3]_i_4__1_n_0 ),
        .O(\n1q_m[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8228882222888228)) 
    \n1q_m[3]_i_2__1 
       (.I0(\n1q_m[2]_i_2__1_n_0 ),
        .I1(p_0_in5_in),
        .I2(p_0_in4_in),
        .I3(\vdin_q_reg_n_0_[0] ),
        .I4(p_0_in3_in),
        .I5(\q_m_reg[7]_i_2__1_n_0 ),
        .O(\n1q_m[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h3CC3AAAAAAAA3CC3)) 
    \n1q_m[3]_i_3__1 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in0_in),
        .I2(\q_m_reg[7]_i_2__1_n_0 ),
        .I3(\q_m_reg[7]_i_3__1_n_0 ),
        .I4(p_0_in1_in),
        .I5(p_0_in),
        .O(\n1q_m[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h90060690)) 
    \n1q_m[3]_i_4__1 
       (.I0(p_0_in),
        .I1(p_0_in1_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in3_in),
        .I4(p_0_in5_in),
        .O(\n1q_m[3]_i_4__1_n_0 ));
  FDRE \n1q_m_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[1]_i_1__1_n_0 ),
        .Q(\n1q_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \n1q_m_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[2]_i_1__1_n_0 ),
        .Q(\n1q_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \n1q_m_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\n1q_m[3]_i_1__1_n_0 ),
        .Q(\n1q_m_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    oserdes_m_i_1
       (.I0(rst),
        .I1(pix_clk_locked),
        .O(AR));
  LUT6 #(
    .INIT(64'hFFA800570055FFAA)) 
    \q_m_reg[1]_i_1__1 
       (.I0(n1d[2]),
        .I1(n1d[0]),
        .I2(n1d[1]),
        .I3(n1d[3]),
        .I4(p_0_in5_in),
        .I5(\vdin_q_reg_n_0_[0] ),
        .O(q_m_1));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_reg[2]_i_1__1 
       (.I0(\vdin_q_reg_n_0_[0] ),
        .I1(p_0_in4_in),
        .I2(p_0_in5_in),
        .O(q_m_2));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[3]_i_1__1 
       (.I0(p_0_in5_in),
        .I1(p_0_in4_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in3_in),
        .I4(\q_m_reg[7]_i_2__1_n_0 ),
        .O(q_m_3));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[4]_i_1__1 
       (.I0(p_0_in3_in),
        .I1(p_0_in2_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in4_in),
        .I4(p_0_in5_in),
        .O(q_m_4));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[5]_i_1__1 
       (.I0(\q_m_reg[7]_i_2__1_n_0 ),
        .I1(q_m_2),
        .I2(p_0_in2_in),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\q_m_reg[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_reg[6]_i_1__1 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(p_0_in2_in),
        .I3(q_m_2),
        .I4(p_0_in0_in),
        .O(q_m_6));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_reg[7]_i_1__1 
       (.I0(p_0_in),
        .I1(\q_m_reg[7]_i_2__1_n_0 ),
        .I2(p_0_in1_in),
        .I3(\q_m_reg[7]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .O(\q_m_reg[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \q_m_reg[7]_i_2__1 
       (.I0(n1d[3]),
        .I1(n1d[1]),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(n1d[0]),
        .I4(n1d[2]),
        .O(\q_m_reg[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_reg[7]_i_3__1 
       (.I0(p_0_in5_in),
        .I1(p_0_in4_in),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(p_0_in2_in),
        .I4(p_0_in3_in),
        .O(\q_m_reg[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00005575)) 
    \q_m_reg[8]_i_1__1 
       (.I0(n1d[2]),
        .I1(n1d[0]),
        .I2(\vdin_q_reg_n_0_[0] ),
        .I3(n1d[1]),
        .I4(n1d[3]),
        .O(\q_m_reg[8]_i_1__1_n_0 ));
  FDRE \q_m_reg_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\vdin_q_reg_n_0_[0] ),
        .Q(\q_m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_1),
        .Q(\q_m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_2),
        .Q(\q_m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_3),
        .Q(\q_m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_4),
        .Q(\q_m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[5]_i_1__1_n_0 ),
        .Q(\q_m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(q_m_6),
        .Q(\q_m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[7]_i_1__1_n_0 ),
        .Q(\q_m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q_m_reg_reg[8] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(\q_m_reg[8]_i_1__1_n_0 ),
        .Q(\q_m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \vdin_q_reg[0] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[5]),
        .Q(\vdin_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vdin_q_reg[1] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[6]),
        .Q(p_0_in5_in),
        .R(1'b0));
  FDRE \vdin_q_reg[2] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[7]),
        .Q(p_0_in4_in),
        .R(1'b0));
  FDRE \vdin_q_reg[3] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[8]),
        .Q(p_0_in3_in),
        .R(1'b0));
  FDRE \vdin_q_reg[4] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[9]),
        .Q(p_0_in2_in),
        .R(1'b0));
  FDRE \vdin_q_reg[5] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[10]),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \vdin_q_reg[6] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[11]),
        .Q(p_0_in0_in),
        .R(1'b0));
  FDRE \vdin_q_reg[7] 
       (.C(pix_clk),
        .CE(1'b1),
        .D(data_o[12]),
        .Q(p_0_in),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0
   (hdmi_clk_p,
    hdmi_clk_n,
    hdmi_tx_p,
    hdmi_tx_n,
    O,
    \vc_reg[0] ,
    \addr_reg[2]_i_126 ,
    \vc_reg[3] ,
    \vc_reg[0]_0 ,
    vga_to_hdmi_i_2330,
    vga_to_hdmi_i_2172,
    CO,
    vga_to_hdmi_i_2046,
    \vc_reg[3]_0 ,
    \addr_reg[2]_i_85 ,
    \addr_reg[2]_i_85_0 ,
    \addr_reg[2]_i_62 ,
    \vc_reg[3]_1 ,
    \vc_reg[3]_2 ,
    \vc_reg[2] ,
    vga_to_hdmi_i_2688,
    \hc_reg[3] ,
    \hc_reg[0]_rep ,
    vga_to_hdmi_i_2272,
    vga_to_hdmi_i_1677,
    vga_to_hdmi_i_2129,
    vga_to_hdmi_i_2129_0,
    vga_to_hdmi_i_1985,
    \hc_reg[3]_0 ,
    vga_to_hdmi_i_1679,
    \hc_reg[2] ,
    vga_to_hdmi_i_2636,
    \hc_reg[3]_1 ,
    \hc_reg[2]_0 ,
    vga_to_hdmi_i_2655,
    \vc_reg[3]_3 ,
    \vc_reg[2]_0 ,
    \addr_reg[2]_i_184 ,
    vga_to_hdmi_i_1687,
    \vc_reg[3]_4 ,
    vga_to_hdmi_i_1697,
    vga_to_hdmi_i_2575,
    vga_to_hdmi_i_2444,
    vga_to_hdmi_i_2302,
    vga_to_hdmi_i_2154,
    vga_to_hdmi_i_2011,
    vga_to_hdmi_i_2491,
    \hc_reg[3]_2 ,
    vga_to_hdmi_i_2358,
    vga_to_hdmi_i_1069_0,
    vga_to_hdmi_i_2733,
    vga_to_hdmi_i_2707,
    vga_to_hdmi_i_2707_0,
    \hc_reg[2]_1 ,
    \hc_reg[3]_3 ,
    vga_to_hdmi_i_2650,
    \hc_reg[3]_4 ,
    vga_to_hdmi_i_2400,
    vga_to_hdmi_i_2392,
    vga_to_hdmi_i_2392_0,
    \hc_reg[2]_2 ,
    \hc_reg[3]_5 ,
    vga_to_hdmi_i_2250,
    vga_to_hdmi_i_2527,
    vga_to_hdmi_i_2382,
    \hc_reg[0]_rep__0 ,
    vga_to_hdmi_i_1961,
    vga_to_hdmi_i_2101,
    \hc_reg[3]_6 ,
    vga_to_hdmi_i_1670,
    \vc_reg[3]_5 ,
    \addr_reg[2]_i_16 ,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    axi_rdata,
    axi_rvalid,
    axi_bvalid,
    axi_aclk,
    vga_to_hdmi_i_1884,
    vga_to_hdmi_i_1884_0,
    vga_to_hdmi_i_1884_1,
    vga_to_hdmi_i_1689,
    \addr_reg[2]_i_17 ,
    \addr_reg[2]_i_17_0 ,
    \addr_reg[2]_i_11 ,
    vga_to_hdmi_i_223,
    vga_to_hdmi_i_1855,
    vga_to_hdmi_i_1855_0,
    vga_to_hdmi_i_1665,
    vga_to_hdmi_i_223_0,
    S,
    DI,
    vga_to_hdmi_i_2157,
    vga_to_hdmi_i_1878,
    vga_to_hdmi_i_1878_0,
    vga_to_hdmi_i_2190_0,
    vga_to_hdmi_i_2631,
    vga_to_hdmi_i_2512,
    vga_to_hdmi_i_2510,
    vga_to_hdmi_i_2225,
    vga_to_hdmi_i_2102,
    vga_to_hdmi_i_2102_0,
    vga_to_hdmi_i_1953,
    vga_to_hdmi_i_1953_0,
    vga_to_hdmi_i_1726,
    vga_to_hdmi_i_1726_0,
    vga_to_hdmi_i_2254,
    vga_to_hdmi_i_2115,
    vga_to_hdmi_i_2115_0,
    \addr_reg[2]_i_108 ,
    \addr_reg[2]_i_71 ,
    \addr_reg[2]_i_71_0 ,
    vga_to_hdmi_i_2555,
    vga_to_hdmi_i_1884_2,
    vga_to_hdmi_i_223_1,
    vga_to_hdmi_i_1855_1,
    \addr_reg[2]_i_17_1 ,
    \addr_reg[4]_i_3 ,
    vga_to_hdmi_i_80,
    vga_to_hdmi_i_248,
    vga_to_hdmi_i_1870,
    vga_to_hdmi_i_1994,
    vga_to_hdmi_i_2134,
    vga_to_hdmi_i_2280,
    vga_to_hdmi_i_2423,
    axi_awaddr,
    axi_wdata,
    axi_araddr,
    axi_awvalid,
    axi_wvalid,
    axi_wstrb,
    axi_arvalid,
    axi_aresetn,
    axi_bready,
    axi_rready);
  output hdmi_clk_p;
  output hdmi_clk_n;
  output [2:0]hdmi_tx_p;
  output [2:0]hdmi_tx_n;
  output [2:0]O;
  output [2:0]\vc_reg[0] ;
  output [0:0]\addr_reg[2]_i_126 ;
  output [3:0]\vc_reg[3] ;
  output [3:0]\vc_reg[0]_0 ;
  output [1:0]vga_to_hdmi_i_2330;
  output [1:0]vga_to_hdmi_i_2172;
  output [0:0]CO;
  output [0:0]vga_to_hdmi_i_2046;
  output [0:0]\vc_reg[3]_0 ;
  output [1:0]\addr_reg[2]_i_85 ;
  output [0:0]\addr_reg[2]_i_85_0 ;
  output [0:0]\addr_reg[2]_i_62 ;
  output [0:0]\vc_reg[3]_1 ;
  output [0:0]\vc_reg[3]_2 ;
  output [2:0]\vc_reg[2] ;
  output [2:0]vga_to_hdmi_i_2688;
  output [2:0]\hc_reg[3] ;
  output [2:0]\hc_reg[0]_rep ;
  output [0:0]vga_to_hdmi_i_2272;
  output [1:0]vga_to_hdmi_i_1677;
  output [1:0]vga_to_hdmi_i_2129;
  output [0:0]vga_to_hdmi_i_2129_0;
  output [0:0]vga_to_hdmi_i_1985;
  output [0:0]\hc_reg[3]_0 ;
  output [0:0]vga_to_hdmi_i_1679;
  output [2:0]\hc_reg[2] ;
  output [3:0]vga_to_hdmi_i_2636;
  output [0:0]\hc_reg[3]_1 ;
  output [2:0]\hc_reg[2]_0 ;
  output [2:0]vga_to_hdmi_i_2655;
  output [0:0]\vc_reg[3]_3 ;
  output [2:0]\vc_reg[2]_0 ;
  output [2:0]\addr_reg[2]_i_184 ;
  output [3:0]vga_to_hdmi_i_1687;
  output [0:0]\vc_reg[3]_4 ;
  output [3:0]vga_to_hdmi_i_1697;
  output [3:0]vga_to_hdmi_i_2575;
  output [3:0]vga_to_hdmi_i_2444;
  output [3:0]vga_to_hdmi_i_2302;
  output [3:0]vga_to_hdmi_i_2154;
  output [2:0]vga_to_hdmi_i_2011;
  output [1:0]vga_to_hdmi_i_2491;
  output [0:0]\hc_reg[3]_2 ;
  output [0:0]vga_to_hdmi_i_2358;
  output [0:0]vga_to_hdmi_i_1069_0;
  output [1:0]vga_to_hdmi_i_2733;
  output [3:0]vga_to_hdmi_i_2707;
  output [1:0]vga_to_hdmi_i_2707_0;
  output [2:0]\hc_reg[2]_1 ;
  output [3:0]\hc_reg[3]_3 ;
  output [0:0]vga_to_hdmi_i_2650;
  output [1:0]\hc_reg[3]_4 ;
  output [1:0]vga_to_hdmi_i_2400;
  output [0:0]vga_to_hdmi_i_2392;
  output [1:0]vga_to_hdmi_i_2392_0;
  output [2:0]\hc_reg[2]_2 ;
  output [1:0]\hc_reg[3]_5 ;
  output [0:0]vga_to_hdmi_i_2250;
  output [1:0]vga_to_hdmi_i_2527;
  output [0:0]vga_to_hdmi_i_2382;
  output [2:0]\hc_reg[0]_rep__0 ;
  output [1:0]vga_to_hdmi_i_1961;
  output [0:0]vga_to_hdmi_i_2101;
  output [0:0]\hc_reg[3]_6 ;
  output [2:0]vga_to_hdmi_i_1670;
  output [0:0]\vc_reg[3]_5 ;
  output [2:0]\addr_reg[2]_i_16 ;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]axi_rdata;
  output axi_rvalid;
  output axi_bvalid;
  input axi_aclk;
  input vga_to_hdmi_i_1884;
  input vga_to_hdmi_i_1884_0;
  input vga_to_hdmi_i_1884_1;
  input vga_to_hdmi_i_1689;
  input \addr_reg[2]_i_17 ;
  input \addr_reg[2]_i_17_0 ;
  input \addr_reg[2]_i_11 ;
  input [2:0]vga_to_hdmi_i_223;
  input vga_to_hdmi_i_1855;
  input vga_to_hdmi_i_1855_0;
  input vga_to_hdmi_i_1665;
  input [0:0]vga_to_hdmi_i_223_0;
  input [1:0]S;
  input [0:0]DI;
  input [0:0]vga_to_hdmi_i_2157;
  input [0:0]vga_to_hdmi_i_1878;
  input [2:0]vga_to_hdmi_i_1878_0;
  input [1:0]vga_to_hdmi_i_2190_0;
  input [1:0]vga_to_hdmi_i_2631;
  input [3:0]vga_to_hdmi_i_2512;
  input [1:0]vga_to_hdmi_i_2510;
  input [1:0]vga_to_hdmi_i_2225;
  input [0:0]vga_to_hdmi_i_2102;
  input [0:0]vga_to_hdmi_i_2102_0;
  input [2:0]vga_to_hdmi_i_1953;
  input [1:0]vga_to_hdmi_i_1953_0;
  input [2:0]vga_to_hdmi_i_1726;
  input [1:0]vga_to_hdmi_i_1726_0;
  input [1:0]vga_to_hdmi_i_2254;
  input [0:0]vga_to_hdmi_i_2115;
  input [0:0]vga_to_hdmi_i_2115_0;
  input [1:0]\addr_reg[2]_i_108 ;
  input [0:0]\addr_reg[2]_i_71 ;
  input [0:0]\addr_reg[2]_i_71_0 ;
  input [3:0]vga_to_hdmi_i_2555;
  input vga_to_hdmi_i_1884_2;
  input [3:0]vga_to_hdmi_i_223_1;
  input vga_to_hdmi_i_1855_1;
  input \addr_reg[2]_i_17_1 ;
  input [2:0]\addr_reg[4]_i_3 ;
  input [2:0]vga_to_hdmi_i_80;
  input [2:0]vga_to_hdmi_i_248;
  input [3:0]vga_to_hdmi_i_1870;
  input [3:0]vga_to_hdmi_i_1994;
  input [3:0]vga_to_hdmi_i_2134;
  input [3:0]vga_to_hdmi_i_2280;
  input [3:0]vga_to_hdmi_i_2423;
  input [12:0]axi_awaddr;
  input [31:0]axi_wdata;
  input [6:0]axi_araddr;
  input axi_awvalid;
  input axi_wvalid;
  input [3:0]axi_wstrb;
  input axi_arvalid;
  input axi_aresetn;
  input axi_bready;
  input axi_rready;

  wire [0:0]CO;
  wire [0:0]C__0;
  wire [0:0]DI;
  wire [2:0]O;
  wire Red1;
  wire Red13_out;
  wire Red15_out;
  wire Red2;
  wire [1:1]Red3;
  wire Red3__0;
  wire [6:0]Red4;
  wire [1:0]S;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire addr0;
  wire [1:0]\addr_reg[2]_i_108 ;
  wire \addr_reg[2]_i_11 ;
  wire [0:0]\addr_reg[2]_i_126 ;
  wire [2:0]\addr_reg[2]_i_16 ;
  wire \addr_reg[2]_i_17 ;
  wire \addr_reg[2]_i_17_0 ;
  wire \addr_reg[2]_i_17_1 ;
  wire [2:0]\addr_reg[2]_i_184 ;
  wire [0:0]\addr_reg[2]_i_62 ;
  wire [0:0]\addr_reg[2]_i_71 ;
  wire [0:0]\addr_reg[2]_i_71_0 ;
  wire [1:0]\addr_reg[2]_i_85 ;
  wire [0:0]\addr_reg[2]_i_85_0 ;
  wire [2:0]\addr_reg[4]_i_3 ;
  wire aw_en_i_1_n_0;
  wire axi_aclk;
  wire [6:0]axi_araddr;
  wire axi_aresetn;
  wire axi_arvalid;
  wire [12:0]axi_awaddr;
  wire axi_awvalid;
  wire axi_bready;
  wire axi_bvalid;
  wire axi_bvalid_i_1_n_0;
  wire [31:0]axi_rdata;
  wire axi_rready;
  wire axi_rvalid;
  wire axi_rvalid_i_1_n_0;
  wire [31:0]axi_wdata;
  wire [3:0]axi_wstrb;
  wire axi_wvalid;
  wire [1:1]blue;
  wire clk_125MHz;
  wire clk_25MHz;
  wire color_instance_n_0;
  wire [2:0]drawX;
  wire [1:0]green;
  wire [2:0]\hc_reg[0]_rep ;
  wire [2:0]\hc_reg[0]_rep__0 ;
  wire [2:0]\hc_reg[2] ;
  wire [2:0]\hc_reg[2]_0 ;
  wire [2:0]\hc_reg[2]_1 ;
  wire [2:0]\hc_reg[2]_2 ;
  wire [2:0]\hc_reg[3] ;
  wire [0:0]\hc_reg[3]_0 ;
  wire [0:0]\hc_reg[3]_1 ;
  wire [0:0]\hc_reg[3]_2 ;
  wire [3:0]\hc_reg[3]_3 ;
  wire [1:0]\hc_reg[3]_4 ;
  wire [1:0]\hc_reg[3]_5 ;
  wire [0:0]\hc_reg[3]_6 ;
  wire hdmi_clk_n;
  wire hdmi_clk_p;
  wire hdmi_text_controller_v1_0_AXI_inst_n_4;
  wire [2:0]hdmi_tx_n;
  wire [2:0]hdmi_tx_p;
  wire hsync;
  wire locked;
  wire [3:0]m10_index;
  wire [3:0]m1_index;
  wire [3:3]min1;
  wire [3:0]min10;
  wire p_1_in__0;
  wire [1:1]red;
  wire reset_ah;
  wire [1:1]sec1;
  wire [3:3]sec10;
  wire [10:0]text_addr__0;
  wire [6:0]text_blk;
  wire text_blk0;
  wire text_blk113_out;
  wire text_blk118_out;
  wire text_blk11_out;
  wire text_blk123_out;
  wire text_blk14_out;
  wire timeA_n_0;
  wire timeA_n_1;
  wire timeA_n_11;
  wire timeA_n_12;
  wire timeA_n_14;
  wire timeA_n_15;
  wire timeA_n_16;
  wire timeA_n_2;
  wire timeA_n_6;
  wire timeA_n_7;
  wire timeA_n_8;
  wire timeA_n_9;
  wire [2:0]\vc_reg[0] ;
  wire [3:0]\vc_reg[0]_0 ;
  wire [2:0]\vc_reg[2] ;
  wire [2:0]\vc_reg[2]_0 ;
  wire [3:0]\vc_reg[3] ;
  wire [0:0]\vc_reg[3]_0 ;
  wire [0:0]\vc_reg[3]_1 ;
  wire [0:0]\vc_reg[3]_2 ;
  wire [0:0]\vc_reg[3]_3 ;
  wire [0:0]\vc_reg[3]_4 ;
  wire [0:0]\vc_reg[3]_5 ;
  wire vde;
  wire vga_n_120;
  wire vga_n_121;
  wire vga_n_122;
  wire vga_n_123;
  wire vga_n_124;
  wire vga_n_125;
  wire vga_n_126;
  wire vga_n_127;
  wire vga_n_128;
  wire vga_n_129;
  wire vga_n_159;
  wire vga_n_160;
  wire vga_n_161;
  wire vga_n_162;
  wire vga_n_163;
  wire vga_n_164;
  wire vga_n_167;
  wire vga_n_168;
  wire vga_n_169;
  wire vga_n_171;
  wire vga_n_172;
  wire vga_n_173;
  wire vga_n_175;
  wire vga_n_176;
  wire vga_n_177;
  wire vga_n_178;
  wire vga_n_179;
  wire vga_n_180;
  wire vga_n_181;
  wire vga_n_182;
  wire vga_n_183;
  wire vga_n_184;
  wire vga_n_185;
  wire vga_n_186;
  wire vga_n_187;
  wire vga_n_188;
  wire vga_n_189;
  wire vga_n_190;
  wire vga_n_191;
  wire vga_n_192;
  wire vga_n_193;
  wire vga_n_194;
  wire vga_n_195;
  wire vga_n_196;
  wire vga_n_197;
  wire vga_n_198;
  wire vga_n_199;
  wire vga_n_200;
  wire vga_n_201;
  wire vga_n_202;
  wire vga_n_241;
  wire vga_n_242;
  wire vga_n_243;
  wire vga_n_25;
  wire vga_n_252;
  wire vga_n_253;
  wire vga_n_254;
  wire vga_n_255;
  wire vga_n_256;
  wire vga_n_257;
  wire vga_n_258;
  wire vga_n_259;
  wire vga_n_26;
  wire vga_n_261;
  wire vga_n_262;
  wire vga_n_27;
  wire vga_n_28;
  wire vga_n_29;
  wire vga_n_30;
  wire vga_n_31;
  wire vga_n_80;
  wire vga_n_81;
  wire vga_n_82;
  wire vga_n_83;
  wire vga_n_90;
  wire vga_n_91;
  wire vga_n_92;
  wire vga_n_93;
  wire vga_n_94;
  wire vga_n_95;
  wire vga_n_96;
  wire vga_n_97;
  wire vga_n_98;
  wire [0:0]vga_to_hdmi_i_1069_0;
  wire vga_to_hdmi_i_1069_n_0;
  wire vga_to_hdmi_i_1665;
  wire [2:0]vga_to_hdmi_i_1670;
  wire [1:0]vga_to_hdmi_i_1677;
  wire [0:0]vga_to_hdmi_i_1679;
  wire [3:0]vga_to_hdmi_i_1687;
  wire vga_to_hdmi_i_1689;
  wire [3:0]vga_to_hdmi_i_1697;
  wire vga_to_hdmi_i_1699_n_0;
  wire vga_to_hdmi_i_1700_n_0;
  wire vga_to_hdmi_i_1701_n_0;
  wire vga_to_hdmi_i_1702_n_0;
  wire vga_to_hdmi_i_1704_n_0;
  wire vga_to_hdmi_i_1705_n_0;
  wire vga_to_hdmi_i_1706_n_0;
  wire [2:0]vga_to_hdmi_i_1726;
  wire [1:0]vga_to_hdmi_i_1726_0;
  wire vga_to_hdmi_i_1855;
  wire vga_to_hdmi_i_1855_0;
  wire vga_to_hdmi_i_1855_1;
  wire [3:0]vga_to_hdmi_i_1870;
  wire [0:0]vga_to_hdmi_i_1878;
  wire [2:0]vga_to_hdmi_i_1878_0;
  wire vga_to_hdmi_i_1884;
  wire vga_to_hdmi_i_1884_0;
  wire vga_to_hdmi_i_1884_1;
  wire vga_to_hdmi_i_1884_2;
  wire vga_to_hdmi_i_1897_n_0;
  wire vga_to_hdmi_i_1898_n_0;
  wire vga_to_hdmi_i_1899_n_0;
  wire vga_to_hdmi_i_1902_n_0;
  wire vga_to_hdmi_i_1903_n_0;
  wire [2:0]vga_to_hdmi_i_1953;
  wire [1:0]vga_to_hdmi_i_1953_0;
  wire [1:0]vga_to_hdmi_i_1961;
  wire [0:0]vga_to_hdmi_i_1985;
  wire [3:0]vga_to_hdmi_i_1994;
  wire [2:0]vga_to_hdmi_i_2011;
  wire [0:0]vga_to_hdmi_i_2046;
  wire vga_to_hdmi_i_2055_n_0;
  wire vga_to_hdmi_i_2060_n_0;
  wire vga_to_hdmi_i_2098_n_0;
  wire vga_to_hdmi_i_2098_n_1;
  wire vga_to_hdmi_i_2098_n_2;
  wire vga_to_hdmi_i_2098_n_3;
  wire vga_to_hdmi_i_2098_n_4;
  wire vga_to_hdmi_i_2098_n_5;
  wire vga_to_hdmi_i_2098_n_6;
  wire vga_to_hdmi_i_2098_n_7;
  wire vga_to_hdmi_i_2100_n_0;
  wire [0:0]vga_to_hdmi_i_2101;
  wire [0:0]vga_to_hdmi_i_2102;
  wire [0:0]vga_to_hdmi_i_2102_0;
  wire [0:0]vga_to_hdmi_i_2115;
  wire [0:0]vga_to_hdmi_i_2115_0;
  wire [1:0]vga_to_hdmi_i_2129;
  wire [0:0]vga_to_hdmi_i_2129_0;
  wire [3:0]vga_to_hdmi_i_2134;
  wire [3:0]vga_to_hdmi_i_2154;
  wire [0:0]vga_to_hdmi_i_2157;
  wire [1:0]vga_to_hdmi_i_2172;
  wire vga_to_hdmi_i_2188_n_0;
  wire vga_to_hdmi_i_2189_n_0;
  wire [1:0]vga_to_hdmi_i_2190_0;
  wire vga_to_hdmi_i_2190_n_0;
  wire vga_to_hdmi_i_2220_n_0;
  wire vga_to_hdmi_i_2220_n_1;
  wire vga_to_hdmi_i_2220_n_2;
  wire vga_to_hdmi_i_2220_n_3;
  wire vga_to_hdmi_i_2220_n_4;
  wire vga_to_hdmi_i_2220_n_5;
  wire vga_to_hdmi_i_2220_n_6;
  wire vga_to_hdmi_i_2220_n_7;
  wire vga_to_hdmi_i_2221_n_0;
  wire vga_to_hdmi_i_2222_n_0;
  wire vga_to_hdmi_i_2223_n_0;
  wire vga_to_hdmi_i_2224_n_0;
  wire [1:0]vga_to_hdmi_i_2225;
  wire [2:0]vga_to_hdmi_i_223;
  wire [0:0]vga_to_hdmi_i_223_0;
  wire [3:0]vga_to_hdmi_i_223_1;
  wire [0:0]vga_to_hdmi_i_2250;
  wire [1:0]vga_to_hdmi_i_2254;
  wire [0:0]vga_to_hdmi_i_2272;
  wire [3:0]vga_to_hdmi_i_2280;
  wire [3:0]vga_to_hdmi_i_2302;
  wire [1:0]vga_to_hdmi_i_2330;
  wire [0:0]vga_to_hdmi_i_2358;
  wire vga_to_hdmi_i_2368_n_0;
  wire vga_to_hdmi_i_2369_n_0;
  wire vga_to_hdmi_i_2370_n_0;
  wire [0:0]vga_to_hdmi_i_2382;
  wire [0:0]vga_to_hdmi_i_2392;
  wire [1:0]vga_to_hdmi_i_2392_0;
  wire [1:0]vga_to_hdmi_i_2400;
  wire [3:0]vga_to_hdmi_i_2423;
  wire [3:0]vga_to_hdmi_i_2444;
  wire [2:0]vga_to_hdmi_i_248;
  wire vga_to_hdmi_i_2486_n_0;
  wire vga_to_hdmi_i_2487_n_0;
  wire vga_to_hdmi_i_2488_n_0;
  wire vga_to_hdmi_i_2489_n_0;
  wire [1:0]vga_to_hdmi_i_2491;
  wire vga_to_hdmi_i_250_n_0;
  wire vga_to_hdmi_i_250_n_1;
  wire vga_to_hdmi_i_250_n_2;
  wire vga_to_hdmi_i_250_n_3;
  wire [1:0]vga_to_hdmi_i_2510;
  wire [3:0]vga_to_hdmi_i_2512;
  wire vga_to_hdmi_i_251_n_0;
  wire [1:0]vga_to_hdmi_i_2527;
  wire vga_to_hdmi_i_252_n_0;
  wire vga_to_hdmi_i_253_n_0;
  wire vga_to_hdmi_i_254_n_0;
  wire [3:0]vga_to_hdmi_i_2555;
  wire [3:0]vga_to_hdmi_i_2575;
  wire vga_to_hdmi_i_2616_n_0;
  wire vga_to_hdmi_i_2617_n_0;
  wire [1:0]vga_to_hdmi_i_2631;
  wire [3:0]vga_to_hdmi_i_2636;
  wire [0:0]vga_to_hdmi_i_2650;
  wire [2:0]vga_to_hdmi_i_2655;
  wire [2:0]vga_to_hdmi_i_2688;
  wire [3:0]vga_to_hdmi_i_2707;
  wire [1:0]vga_to_hdmi_i_2707_0;
  wire [1:0]vga_to_hdmi_i_2733;
  wire vga_to_hdmi_i_511_n_1;
  wire vga_to_hdmi_i_511_n_2;
  wire vga_to_hdmi_i_511_n_3;
  wire vga_to_hdmi_i_511_n_4;
  wire vga_to_hdmi_i_511_n_5;
  wire vga_to_hdmi_i_511_n_6;
  wire vga_to_hdmi_i_511_n_7;
  wire vga_to_hdmi_i_561_n_0;
  wire vga_to_hdmi_i_562_n_0;
  wire vga_to_hdmi_i_563_n_0;
  wire [2:0]vga_to_hdmi_i_80;
  wire vga_to_hdmi_i_83_n_0;
  wire vga_to_hdmi_i_85_n_0;
  wire vga_to_hdmi_i_98_n_0;
  wire vga_to_hdmi_i_98_n_1;
  wire vga_to_hdmi_i_98_n_2;
  wire vga_to_hdmi_i_98_n_3;
  wire vga_to_hdmi_i_98_n_4;
  wire vga_to_hdmi_i_98_n_5;
  wire vga_to_hdmi_i_99_n_3;
  wire vsync;
  wire [3:0]NLW_vga_to_hdmi_i_250_O_UNCONNECTED;
  wire [1:0]NLW_vga_to_hdmi_i_98_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_99_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_99_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFF88880FFF8888)) 
    aw_en_i_1
       (.I0(axi_bready),
        .I1(axi_bvalid),
        .I2(axi_wvalid),
        .I3(axi_awvalid),
        .I4(hdmi_text_controller_v1_0_AXI_inst_n_4),
        .I5(S_AXI_AWREADY),
        .O(aw_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    axi_bvalid_i_1
       (.I0(axi_bready),
        .I1(axi_wvalid),
        .I2(axi_awvalid),
        .I3(S_AXI_WREADY),
        .I4(S_AXI_AWREADY),
        .I5(axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(axi_arvalid),
        .I2(axi_rvalid),
        .I3(axi_rready),
        .O(axi_rvalid_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 clk_wiz
       (.clk_in1(axi_aclk),
        .clk_out1(clk_25MHz),
        .clk_out2(clk_125MHz),
        .locked(locked),
        .reset(reset_ah));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_color_mapper color_instance
       (.D(text_addr__0),
        .E(vga_n_259),
        .O({vga_n_252,vga_n_253,vga_n_254,vga_n_255}),
        .Q(drawX),
        .addr0(addr0),
        .\addr_reg[3]_0 ({vga_n_256,vga_n_257}),
        .\hc_reg[2] (color_instance_n_0),
        .\index_reg[3]_i_2 (m1_index),
        .\index_reg[3]_i_2__0 (m10_index),
        .min1(min1),
        .min10({min10[3],min10[0]}),
        .p_1_in__0(p_1_in__0),
        .\srl[30].srl16_i (vga_n_120),
        .\srl[30].srl16_i_0 (vga_n_121),
        .\text_addr_reg[10]_i_5 ({vga_n_25,vga_n_26,vga_n_27,vga_n_28,vga_n_29,vga_n_30,vga_n_31}),
        .\text_addr_reg[4]_i_5 (vga_n_258),
        .text_blk113_out(text_blk113_out),
        .text_blk118_out(text_blk118_out),
        .text_blk123_out(text_blk123_out),
        .\text_blk_reg[2]_i_2 ({timeA_n_6,timeA_n_7}),
        .\text_blk_reg[2]_i_5 ({timeA_n_0,timeA_n_1,timeA_n_2}),
        .\text_blk_reg[3]_i_2 (timeA_n_15),
        .\text_blk_reg[3]_i_2_0 (timeA_n_16),
        .\text_blk_reg[6]_i_2 (text_blk),
        .vga_to_hdmi_i_10_0(vga_n_262));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI hdmi_text_controller_v1_0_AXI_inst
       (.C__0(C__0),
        .O(vga_n_202),
        .Red1(Red1),
        .Red13_out(Red13_out),
        .Red15_out(Red15_out),
        .Red3(Red3),
        .addr0(addr0),
        .aw_en_reg_0(hdmi_text_controller_v1_0_AXI_inst_n_4),
        .aw_en_reg_1(aw_en_i_1_n_0),
        .axi_aclk(axi_aclk),
        .axi_araddr(axi_araddr),
        .axi_arready_reg_0(S_AXI_ARREADY),
        .axi_arvalid(axi_arvalid),
        .axi_awaddr(axi_awaddr),
        .axi_awready_reg_0(S_AXI_AWREADY),
        .axi_awvalid(axi_awvalid),
        .axi_bvalid(axi_bvalid),
        .axi_bvalid_reg_0(axi_bvalid_i_1_n_0),
        .axi_rdata(axi_rdata),
        .axi_rvalid(axi_rvalid),
        .axi_rvalid_reg_0(axi_rvalid_i_1_n_0),
        .axi_wdata(axi_wdata),
        .axi_wready_reg_0(S_AXI_WREADY),
        .axi_wstrb(axi_wstrb),
        .axi_wvalid(axi_wvalid),
        .blue(blue),
        .green(green[1]),
        .p_1_in__0(p_1_in__0),
        .red(red),
        .reset_ah(reset_ah),
        .\srl[31].srl16_i (color_instance_n_0),
        .vga_to_hdmi_i_138_0(vga_n_124),
        .vga_to_hdmi_i_142_0(vga_n_125),
        .vga_to_hdmi_i_18_0(vga_to_hdmi_i_83_n_0),
        .vga_to_hdmi_i_18_1(vga_to_hdmi_i_85_n_0),
        .vga_to_hdmi_i_40_0(vga_n_122),
        .vga_to_hdmi_i_46_0(vga_n_123),
        .vga_to_hdmi_i_50_0({vga_n_197,vga_n_198,vga_n_199,vga_n_200}),
        .vga_to_hdmi_i_56_0(vga_n_128),
        .vga_to_hdmi_i_60_0(vga_n_127),
        .vga_to_hdmi_i_64_0(vga_n_126),
        .vga_to_hdmi_i_7_0(vga_n_261));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timer timeA
       (.axi_aresetn(axi_aresetn),
        .clk_out2(clk_125MHz),
        .\hc_reg[8] (timeA_n_12),
        .\hc_reg[9] (timeA_n_14),
        .\index_reg[3]_i_1_0 ({timeA_n_0,timeA_n_1,timeA_n_2}),
        .\index_reg[3]_i_1__0_0 ({timeA_n_6,timeA_n_7}),
        .\index_reg[3]_i_7_0 (timeA_n_16),
        .\seconds_reg[11]_0 ({min10[3],min10[0]}),
        .\seconds_reg[11]_1 (min1),
        .\seconds_reg[11]_2 (timeA_n_15),
        .\seconds_reg[3]_0 (timeA_n_8),
        .\seconds_reg[3]_1 (timeA_n_9),
        .\seconds_reg[3]_2 (sec1),
        .\seconds_reg[3]_3 (timeA_n_11),
        .\seconds_reg[3]_4 (sec10),
        .\text_addr_reg[6]_i_4 ({text_blk[2],text_blk[0]}),
        .text_blk0(text_blk0),
        .text_blk11_out(text_blk11_out),
        .text_blk14_out(text_blk14_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller vga
       (.CO(vga_to_hdmi_i_99_n_3),
        .C__0(C__0),
        .D(text_addr__0),
        .DI({vga_n_129,vga_to_hdmi_i_1679}),
        .E(vga_n_259),
        .O({vga_to_hdmi_i_98_n_4,vga_to_hdmi_i_98_n_5}),
        .Q(drawX),
        .Red1(Red1),
        .Red13_out(Red13_out),
        .Red15_out(Red15_out),
        .Red2(Red2),
        .Red3(Red3),
        .Red3__0(Red3__0),
        .Red4(Red4[6:5]),
        .S(S),
        .addr0(addr0),
        .\addr_reg[2]_i_108_0 (\addr_reg[2]_i_108 ),
        .\addr_reg[2]_i_11_0 (\addr_reg[2]_i_11 ),
        .\addr_reg[2]_i_126_0 (\addr_reg[2]_i_126 ),
        .\addr_reg[2]_i_16_0 (\addr_reg[2]_i_16 ),
        .\addr_reg[2]_i_17_0 (\addr_reg[2]_i_17 ),
        .\addr_reg[2]_i_17_1 (\addr_reg[2]_i_17_0 ),
        .\addr_reg[2]_i_17_2 (\addr_reg[2]_i_17_1 ),
        .\addr_reg[2]_i_184_0 (\addr_reg[2]_i_184 ),
        .\addr_reg[2]_i_62_0 (\addr_reg[2]_i_62 ),
        .\addr_reg[2]_i_71_0 (\addr_reg[2]_i_71 ),
        .\addr_reg[2]_i_71_1 (\addr_reg[2]_i_71_0 ),
        .\addr_reg[2]_i_85_0 (\addr_reg[2]_i_85 ),
        .\addr_reg[2]_i_85_1 (\addr_reg[2]_i_85_0 ),
        .\addr_reg[4]_i_3_0 (\addr_reg[4]_i_3 ),
        .clk_out1(clk_25MHz),
        .green(green[0]),
        .\hc_reg[0]_0 (vga_n_121),
        .\hc_reg[0]_rep_0 (\hc_reg[0]_rep ),
        .\hc_reg[0]_rep__0_0 (Red4[4:0]),
        .\hc_reg[0]_rep__0_1 ({vga_n_193,vga_n_194,vga_n_195,vga_n_196}),
        .\hc_reg[0]_rep__0_2 (\hc_reg[0]_rep__0 ),
        .\hc_reg[0]_rep__0_3 ({vga_n_241,vga_n_242,vga_n_243}),
        .\hc_reg[2]_0 (vga_n_90),
        .\hc_reg[2]_1 ({vga_n_92,vga_n_93,vga_n_94}),
        .\hc_reg[2]_2 (\hc_reg[2] ),
        .\hc_reg[2]_3 (\hc_reg[2]_0 ),
        .\hc_reg[2]_4 ({vga_n_167,vga_n_168,vga_n_169}),
        .\hc_reg[2]_5 ({vga_n_183,vga_n_184,vga_n_185}),
        .\hc_reg[2]_6 (\hc_reg[2]_1 ),
        .\hc_reg[2]_7 (\hc_reg[2]_2 ),
        .\hc_reg[2]_8 (vga_n_262),
        .\hc_reg[3]_0 (\hc_reg[3] ),
        .\hc_reg[3]_1 (\hc_reg[3]_0 ),
        .\hc_reg[3]_10 (\hc_reg[3]_6 ),
        .\hc_reg[3]_2 (\hc_reg[3]_1 ),
        .\hc_reg[3]_3 (vga_n_120),
        .\hc_reg[3]_4 ({\hc_reg[3]_2 ,vga_n_171,vga_n_172,vga_n_173}),
        .\hc_reg[3]_5 ({vga_n_175,vga_n_176}),
        .\hc_reg[3]_6 ({vga_n_186,vga_n_187,vga_n_188}),
        .\hc_reg[3]_7 (\hc_reg[3]_3 ),
        .\hc_reg[3]_8 (\hc_reg[3]_4 ),
        .\hc_reg[3]_9 (\hc_reg[3]_5 ),
        .\hc_reg[8]_0 (vga_n_122),
        .\hc_reg[8]_1 (vga_n_123),
        .\hc_reg[8]_2 (vga_n_124),
        .\hc_reg[8]_3 (vga_n_125),
        .\hc_reg[8]_4 (vga_n_126),
        .\hc_reg[8]_5 (vga_n_127),
        .\hc_reg[8]_6 (vga_n_128),
        .\hc_reg[9]_0 ({vga_n_25,vga_n_26,vga_n_27,vga_n_28,vga_n_29,vga_n_30,vga_n_31}),
        .\hc_reg[9]_1 (vga_n_258),
        .hsync(hsync),
        .p_1_in__0(p_1_in__0),
        .reset_ah(reset_ah),
        .\srl[30].srl16_i (color_instance_n_0),
        .\text_addr_reg[10]_i_1_0 (text_blk),
        .\text_addr_reg[4]_i_2_0 (timeA_n_9),
        .\text_addr_reg[5]_i_3_0 (timeA_n_8),
        .\text_addr_reg[6]_i_2_0 (timeA_n_12),
        .\text_addr_reg[7]_i_4_0 (sec10),
        .text_blk0(text_blk0),
        .text_blk113_out(text_blk113_out),
        .text_blk118_out(text_blk118_out),
        .text_blk11_out(text_blk11_out),
        .text_blk123_out(text_blk123_out),
        .text_blk14_out(text_blk14_out),
        .\text_blk_reg[0] (timeA_n_11),
        .\text_blk_reg[1]_i_1_0 (sec1),
        .\text_blk_reg[2] (timeA_n_14),
        .\text_blk_reg[3]_i_1_0 (m1_index),
        .\text_blk_reg[3]_i_1_1 (m10_index),
        .\vc_reg[0]_0 (\vc_reg[0] ),
        .\vc_reg[0]_1 (\vc_reg[0]_0 ),
        .\vc_reg[0]_2 ({vga_n_252,vga_n_253,vga_n_254,vga_n_255}),
        .\vc_reg[0]_3 ({vga_n_256,vga_n_257}),
        .\vc_reg[2]_0 (\vc_reg[2] ),
        .\vc_reg[2]_1 (\vc_reg[2]_0 ),
        .\vc_reg[3]_0 (O),
        .\vc_reg[3]_1 (\vc_reg[3] ),
        .\vc_reg[3]_2 (\vc_reg[3]_0 ),
        .\vc_reg[3]_3 (\vc_reg[3]_1 ),
        .\vc_reg[3]_4 (\vc_reg[3]_2 ),
        .\vc_reg[3]_5 (\vc_reg[3]_3 ),
        .\vc_reg[3]_6 (\vc_reg[3]_4 ),
        .\vc_reg[3]_7 (\vc_reg[3]_5 ),
        .vde(vde),
        .vga_to_hdmi_i_1052_0({vga_to_hdmi_i_1902_n_0,vga_to_hdmi_i_1903_n_0}),
        .vga_to_hdmi_i_1052_1({vga_to_hdmi_i_1699_n_0,vga_to_hdmi_i_1700_n_0,vga_to_hdmi_i_1701_n_0,vga_to_hdmi_i_1702_n_0}),
        .vga_to_hdmi_i_1060_0({vga_n_82,vga_n_83}),
        .vga_to_hdmi_i_1665_0(vga_to_hdmi_i_1665),
        .vga_to_hdmi_i_1670_0(vga_to_hdmi_i_1670),
        .vga_to_hdmi_i_1677_0({vga_to_hdmi_i_1677,vga_n_80,vga_n_81}),
        .vga_to_hdmi_i_1687_0(vga_to_hdmi_i_1687),
        .vga_to_hdmi_i_1689_0(vga_to_hdmi_i_1689),
        .vga_to_hdmi_i_1697_0(vga_to_hdmi_i_1697),
        .vga_to_hdmi_i_1698_0(vga_to_hdmi_i_2060_n_0),
        .vga_to_hdmi_i_1698_1({vga_to_hdmi_i_1897_n_0,vga_to_hdmi_i_1898_n_0,vga_to_hdmi_i_1899_n_0}),
        .vga_to_hdmi_i_1726_0(vga_to_hdmi_i_1726),
        .vga_to_hdmi_i_1726_1(vga_to_hdmi_i_1726_0),
        .vga_to_hdmi_i_1855_0(vga_to_hdmi_i_1855),
        .vga_to_hdmi_i_1855_1(vga_to_hdmi_i_1855_0),
        .vga_to_hdmi_i_1855_2(vga_to_hdmi_i_1855_1),
        .vga_to_hdmi_i_1870_0(vga_to_hdmi_i_1870),
        .vga_to_hdmi_i_1878_0(vga_to_hdmi_i_1878),
        .vga_to_hdmi_i_1878_1(vga_to_hdmi_i_1878_0),
        .vga_to_hdmi_i_1884_0(vga_to_hdmi_i_1884),
        .vga_to_hdmi_i_1884_1(vga_to_hdmi_i_1884_0),
        .vga_to_hdmi_i_1884_2(vga_to_hdmi_i_1884_1),
        .vga_to_hdmi_i_1884_3(vga_to_hdmi_i_1884_2),
        .vga_to_hdmi_i_1895_0({vga_to_hdmi_i_2188_n_0,vga_to_hdmi_i_2189_n_0,vga_to_hdmi_i_2190_n_0}),
        .vga_to_hdmi_i_1895_1(vga_to_hdmi_i_2055_n_0),
        .vga_to_hdmi_i_1924_0(vga_n_189),
        .vga_to_hdmi_i_1953_0(vga_to_hdmi_i_1953),
        .vga_to_hdmi_i_1953_1(vga_to_hdmi_i_1953_0),
        .vga_to_hdmi_i_1961_0(vga_to_hdmi_i_1961),
        .vga_to_hdmi_i_1985_0(vga_to_hdmi_i_1985),
        .vga_to_hdmi_i_1994_0(vga_to_hdmi_i_1994),
        .vga_to_hdmi_i_2011_0(vga_to_hdmi_i_2011),
        .vga_to_hdmi_i_2046_0(vga_to_hdmi_i_2046),
        .vga_to_hdmi_i_2063_0(vga_n_192),
        .vga_to_hdmi_i_2074_0(vga_n_180),
        .vga_to_hdmi_i_2074_1({vga_n_181,vga_n_182}),
        .vga_to_hdmi_i_2086_0({vga_n_177,vga_n_178,vga_n_179}),
        .vga_to_hdmi_i_2101_0(vga_to_hdmi_i_2101),
        .vga_to_hdmi_i_2102_0(vga_to_hdmi_i_2102),
        .vga_to_hdmi_i_2102_1(vga_to_hdmi_i_2102_0),
        .vga_to_hdmi_i_2115_0(vga_to_hdmi_i_2115),
        .vga_to_hdmi_i_2115_1(vga_to_hdmi_i_2115_0),
        .vga_to_hdmi_i_2129_0(vga_to_hdmi_i_2129),
        .vga_to_hdmi_i_2129_1(vga_to_hdmi_i_2129_0),
        .vga_to_hdmi_i_2134_0(vga_to_hdmi_i_2134),
        .vga_to_hdmi_i_2154_0(vga_to_hdmi_i_2154),
        .vga_to_hdmi_i_2157_0(DI),
        .vga_to_hdmi_i_2157_1(vga_to_hdmi_i_2157),
        .vga_to_hdmi_i_2172_0(vga_to_hdmi_i_2172),
        .vga_to_hdmi_i_2172_1(CO),
        .vga_to_hdmi_i_2190(vga_to_hdmi_i_2190_0),
        .vga_to_hdmi_i_2191_0({vga_to_hdmi_i_2486_n_0,vga_to_hdmi_i_2487_n_0,vga_to_hdmi_i_2488_n_0,vga_to_hdmi_i_2489_n_0}),
        .vga_to_hdmi_i_2206_0({vga_n_190,vga_n_191}),
        .vga_to_hdmi_i_2211_0({vga_to_hdmi_i_2098_n_4,vga_to_hdmi_i_2098_n_5,vga_to_hdmi_i_2098_n_6,vga_to_hdmi_i_2098_n_7}),
        .vga_to_hdmi_i_2219_0(vga_to_hdmi_i_2098_n_0),
        .vga_to_hdmi_i_2219_1(vga_to_hdmi_i_2100_n_0),
        .vga_to_hdmi_i_2225_0(vga_to_hdmi_i_2225),
        .vga_to_hdmi_i_223_0(vga_to_hdmi_i_223),
        .vga_to_hdmi_i_223_1(vga_to_hdmi_i_223_0),
        .vga_to_hdmi_i_223_2(vga_to_hdmi_i_223_1),
        .vga_to_hdmi_i_2250_0(vga_to_hdmi_i_2250),
        .vga_to_hdmi_i_2254_0(vga_to_hdmi_i_2254),
        .vga_to_hdmi_i_225_0({vga_to_hdmi_i_511_n_4,vga_to_hdmi_i_511_n_5,vga_to_hdmi_i_511_n_6,vga_to_hdmi_i_511_n_7}),
        .vga_to_hdmi_i_2272_0(vga_to_hdmi_i_2272),
        .vga_to_hdmi_i_2280_0(vga_to_hdmi_i_2280),
        .vga_to_hdmi_i_2302_0(vga_to_hdmi_i_2302),
        .vga_to_hdmi_i_2330_0(vga_to_hdmi_i_2330),
        .vga_to_hdmi_i_2339_0({vga_to_hdmi_i_2616_n_0,vga_to_hdmi_i_2617_n_0}),
        .vga_to_hdmi_i_2344({vga_n_95,vga_n_96,vga_n_97,vga_n_98}),
        .vga_to_hdmi_i_2358_0(vga_to_hdmi_i_2358),
        .vga_to_hdmi_i_2359_0({vga_to_hdmi_i_2220_n_4,vga_to_hdmi_i_2220_n_5,vga_to_hdmi_i_2220_n_6,vga_to_hdmi_i_2220_n_7}),
        .vga_to_hdmi_i_2382_0(vga_to_hdmi_i_2382),
        .vga_to_hdmi_i_2392_0(vga_to_hdmi_i_2392),
        .vga_to_hdmi_i_2392_1(vga_to_hdmi_i_2392_0),
        .vga_to_hdmi_i_2400_0(vga_to_hdmi_i_2400),
        .vga_to_hdmi_i_2423_0(vga_to_hdmi_i_2423),
        .vga_to_hdmi_i_2444_0(vga_to_hdmi_i_2444),
        .vga_to_hdmi_i_2489(vga_n_91),
        .vga_to_hdmi_i_248_0(vga_to_hdmi_i_248),
        .vga_to_hdmi_i_2491_0({vga_n_161,vga_n_162,vga_n_163,vga_n_164}),
        .vga_to_hdmi_i_2491_1(vga_to_hdmi_i_2491),
        .vga_to_hdmi_i_2510(vga_to_hdmi_i_2510),
        .vga_to_hdmi_i_2512_0(vga_to_hdmi_i_2512),
        .vga_to_hdmi_i_2527_0(vga_to_hdmi_i_2527),
        .vga_to_hdmi_i_2555_0(vga_to_hdmi_i_2555),
        .vga_to_hdmi_i_2575_0(vga_to_hdmi_i_2575),
        .vga_to_hdmi_i_2623_0({vga_n_159,vga_n_160}),
        .vga_to_hdmi_i_2631_0(vga_to_hdmi_i_2631),
        .vga_to_hdmi_i_2636(vga_to_hdmi_i_2636),
        .vga_to_hdmi_i_2650_0(vga_to_hdmi_i_2650),
        .vga_to_hdmi_i_2655_0(vga_to_hdmi_i_2655),
        .vga_to_hdmi_i_2688_0(vga_to_hdmi_i_2688),
        .vga_to_hdmi_i_2707_0(vga_to_hdmi_i_2707),
        .vga_to_hdmi_i_2707_1(vga_to_hdmi_i_2707_0),
        .vga_to_hdmi_i_2733_0(vga_to_hdmi_i_2733),
        .vga_to_hdmi_i_495_0({vga_n_201,vga_n_202}),
        .vga_to_hdmi_i_504_0({vga_n_197,vga_n_198,vga_n_199,vga_n_200}),
        .vga_to_hdmi_i_507_0({vga_to_hdmi_i_1704_n_0,vga_to_hdmi_i_1705_n_0,vga_to_hdmi_i_1706_n_0}),
        .vga_to_hdmi_i_80_0(vga_to_hdmi_i_80),
        .vga_to_hdmi_i_98(vga_n_261),
        .vsync(vsync));
  (* CHECK_LICENSE_TYPE = "hdmi_tx_0,hdmi_tx_v1_0,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "package_project" *) 
  (* X_CORE_INFO = "hdmi_tx_v1_0,Vivado 2022.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 vga_to_hdmi
       (.TMDS_CLK_N(hdmi_clk_n),
        .TMDS_CLK_P(hdmi_clk_p),
        .TMDS_DATA_N(hdmi_tx_n),
        .TMDS_DATA_P(hdmi_tx_p),
        .ade(1'b0),
        .aux0_din({1'b0,1'b0,1'b0,1'b0}),
        .aux1_din({1'b0,1'b0,1'b0,1'b0}),
        .aux2_din({1'b0,1'b0,1'b0,1'b0}),
        .blue({1'b0,1'b0,blue,1'b0}),
        .green({1'b0,1'b0,green}),
        .hsync(hsync),
        .pix_clk(clk_25MHz),
        .pix_clk_locked(locked),
        .pix_clkx5(clk_125MHz),
        .red({1'b0,1'b0,red,1'b0}),
        .rst(reset_ah),
        .vde(vde),
        .vsync(vsync));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1
       (.I0(axi_aresetn),
        .O(reset_ah));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1069
       (.I0(vga_n_83),
        .O(vga_to_hdmi_i_1069_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1699
       (.I0(vga_n_193),
        .I1(vga_n_189),
        .I2(vga_n_180),
        .O(vga_to_hdmi_i_1699_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1700
       (.I0(vga_n_194),
        .I1(vga_n_186),
        .I2(vga_n_181),
        .O(vga_to_hdmi_i_1700_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1701
       (.I0(vga_n_195),
        .I1(vga_n_187),
        .I2(vga_n_182),
        .O(vga_to_hdmi_i_1701_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1702
       (.I0(vga_n_196),
        .I1(vga_n_188),
        .I2(vga_n_177),
        .O(vga_to_hdmi_i_1702_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1704
       (.I0(vga_n_193),
        .I1(vga_n_189),
        .I2(vga_n_180),
        .I3(vga_to_hdmi_i_1700_n_0),
        .O(vga_to_hdmi_i_1704_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1705
       (.I0(vga_n_194),
        .I1(vga_n_186),
        .I2(vga_n_181),
        .I3(vga_to_hdmi_i_1701_n_0),
        .O(vga_to_hdmi_i_1705_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1706
       (.I0(vga_n_195),
        .I1(vga_n_187),
        .I2(vga_n_182),
        .I3(vga_to_hdmi_i_1702_n_0),
        .O(vga_to_hdmi_i_1706_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1897
       (.I0(vga_n_192),
        .I1(vga_n_183),
        .I2(vga_n_178),
        .O(vga_to_hdmi_i_1897_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1898
       (.I0(vga_n_190),
        .I1(vga_n_184),
        .I2(vga_n_179),
        .O(vga_to_hdmi_i_1898_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_1899
       (.I0(vga_n_191),
        .I1(vga_n_185),
        .I2(vga_n_175),
        .O(vga_to_hdmi_i_1899_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1902
       (.I0(vga_n_192),
        .I1(vga_n_183),
        .I2(vga_n_178),
        .I3(vga_to_hdmi_i_1898_n_0),
        .O(vga_to_hdmi_i_1902_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1903
       (.I0(vga_n_190),
        .I1(vga_n_184),
        .I2(vga_n_179),
        .I3(vga_to_hdmi_i_1899_n_0),
        .O(vga_to_hdmi_i_1903_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2055
       (.I0(vga_n_95),
        .I1(vga_n_176),
        .O(vga_to_hdmi_i_2055_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    vga_to_hdmi_i_2060
       (.I0(vga_n_95),
        .I1(vga_n_176),
        .I2(vga_n_92),
        .I3(vga_n_96),
        .O(vga_to_hdmi_i_2060_n_0));
  CARRY4 vga_to_hdmi_i_2098
       (.CI(vga_to_hdmi_i_2220_n_0),
        .CO({vga_to_hdmi_i_2098_n_0,vga_to_hdmi_i_2098_n_1,vga_to_hdmi_i_2098_n_2,vga_to_hdmi_i_2098_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1677,vga_n_80,vga_n_81}),
        .O({vga_to_hdmi_i_2098_n_4,vga_to_hdmi_i_2098_n_5,vga_to_hdmi_i_2098_n_6,vga_to_hdmi_i_2098_n_7}),
        .S({vga_to_hdmi_i_2221_n_0,vga_to_hdmi_i_2222_n_0,vga_to_hdmi_i_2223_n_0,vga_to_hdmi_i_2224_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2100
       (.I0(vga_to_hdmi_i_1679),
        .O(vga_to_hdmi_i_2100_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2188
       (.I0(vga_n_93),
        .I1(vga_n_97),
        .I2(vga_n_96),
        .I3(vga_n_92),
        .O(vga_to_hdmi_i_2188_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2189
       (.I0(vga_n_94),
        .I1(vga_n_98),
        .I2(vga_n_97),
        .I3(vga_n_93),
        .O(vga_to_hdmi_i_2189_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2190
       (.I0(vga_n_90),
        .I1(vga_n_91),
        .I2(vga_n_98),
        .I3(vga_n_94),
        .O(vga_to_hdmi_i_2190_n_0));
  CARRY4 vga_to_hdmi_i_2220
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2220_n_0,vga_to_hdmi_i_2220_n_1,vga_to_hdmi_i_2220_n_2,vga_to_hdmi_i_2220_n_3}),
        .CYINIT(1'b0),
        .DI({vga_n_82,vga_n_83,1'b0,1'b1}),
        .O({vga_to_hdmi_i_2220_n_4,vga_to_hdmi_i_2220_n_5,vga_to_hdmi_i_2220_n_6,vga_to_hdmi_i_2220_n_7}),
        .S({vga_to_hdmi_i_2368_n_0,vga_to_hdmi_i_2369_n_0,vga_to_hdmi_i_2370_n_0,vga_n_83}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2221
       (.I0(vga_to_hdmi_i_1677[1]),
        .I1(vga_n_129),
        .O(vga_to_hdmi_i_2221_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2222
       (.I0(vga_to_hdmi_i_1677[0]),
        .I1(vga_to_hdmi_i_1679),
        .O(vga_to_hdmi_i_2222_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2223
       (.I0(vga_n_80),
        .I1(vga_to_hdmi_i_1677[1]),
        .O(vga_to_hdmi_i_2223_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2224
       (.I0(vga_n_81),
        .I1(vga_to_hdmi_i_1677[0]),
        .O(vga_to_hdmi_i_2224_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2368
       (.I0(vga_n_82),
        .I1(vga_n_80),
        .O(vga_to_hdmi_i_2368_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2369
       (.I0(vga_n_83),
        .I1(vga_n_81),
        .O(vga_to_hdmi_i_2369_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2370
       (.I0(vga_n_82),
        .O(vga_to_hdmi_i_2370_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2486
       (.I0(vga_n_161),
        .I1(vga_n_171),
        .O(vga_to_hdmi_i_2486_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2487
       (.I0(vga_n_162),
        .I1(vga_n_172),
        .O(vga_to_hdmi_i_2487_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2488
       (.I0(vga_n_163),
        .I1(vga_n_173),
        .O(vga_to_hdmi_i_2488_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2489
       (.I0(vga_n_164),
        .I1(vga_n_167),
        .O(vga_to_hdmi_i_2489_n_0));
  CARRY4 vga_to_hdmi_i_250
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_250_n_0,vga_to_hdmi_i_250_n_1,vga_to_hdmi_i_250_n_2,vga_to_hdmi_i_250_n_3}),
        .CYINIT(1'b0),
        .DI({Red4[4:2],1'b0}),
        .O(NLW_vga_to_hdmi_i_250_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_561_n_0,vga_to_hdmi_i_562_n_0,vga_to_hdmi_i_563_n_0,Red4[1]}));
  LUT3 #(
    .INIT(8'h64)) 
    vga_to_hdmi_i_251
       (.I0(vga_n_243),
        .I1(vga_n_242),
        .I2(vga_n_241),
        .O(vga_to_hdmi_i_251_n_0));
  LUT3 #(
    .INIT(8'h1A)) 
    vga_to_hdmi_i_252
       (.I0(vga_n_241),
        .I1(vga_n_242),
        .I2(vga_n_243),
        .O(vga_to_hdmi_i_252_n_0));
  LUT4 #(
    .INIT(16'hD32C)) 
    vga_to_hdmi_i_253
       (.I0(vga_n_241),
        .I1(vga_n_242),
        .I2(vga_n_243),
        .I3(Red4[4]),
        .O(vga_to_hdmi_i_253_n_0));
  LUT4 #(
    .INIT(16'hAD52)) 
    vga_to_hdmi_i_254
       (.I0(vga_n_243),
        .I1(vga_n_242),
        .I2(vga_n_241),
        .I3(Red4[3]),
        .O(vga_to_hdmi_i_254_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2616
       (.I0(vga_n_159),
        .I1(vga_n_168),
        .O(vga_to_hdmi_i_2616_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2617
       (.I0(vga_n_160),
        .I1(vga_n_169),
        .O(vga_to_hdmi_i_2617_n_0));
  LUT6 #(
    .INIT(64'h0080080000000000)) 
    vga_to_hdmi_i_34
       (.I0(vga_n_254),
        .I1(vga_n_255),
        .I2(vga_n_256),
        .I3(vga_n_257),
        .I4(vga_n_252),
        .I5(vga_n_253),
        .O(Red2));
  LUT6 #(
    .INIT(64'h0000000011000001)) 
    vga_to_hdmi_i_37
       (.I0(vga_n_254),
        .I1(vga_n_255),
        .I2(vga_n_256),
        .I3(vga_n_257),
        .I4(vga_n_252),
        .I5(vga_n_253),
        .O(Red3__0));
  CARRY4 vga_to_hdmi_i_511
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_1069_0,vga_to_hdmi_i_511_n_1,vga_to_hdmi_i_511_n_2,vga_to_hdmi_i_511_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({vga_to_hdmi_i_511_n_4,vga_to_hdmi_i_511_n_5,vga_to_hdmi_i_511_n_6,vga_to_hdmi_i_511_n_7}),
        .S({vga_n_80,vga_n_81,vga_n_82,vga_to_hdmi_i_1069_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_561
       (.I0(Red4[4]),
        .I1(Red4[2]),
        .O(vga_to_hdmi_i_561_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_562
       (.I0(Red4[3]),
        .I1(Red4[1]),
        .O(vga_to_hdmi_i_562_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_563
       (.I0(Red4[2]),
        .I1(Red4[0]),
        .O(vga_to_hdmi_i_563_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_to_hdmi_i_83
       (.I0(vga_n_202),
        .I1(vga_n_201),
        .O(vga_to_hdmi_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    vga_to_hdmi_i_85
       (.I0(vga_n_201),
        .I1(vga_n_197),
        .I2(vga_n_202),
        .O(vga_to_hdmi_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h1A)) 
    vga_to_hdmi_i_96
       (.I0(vga_n_241),
        .I1(vga_n_242),
        .I2(vga_n_243),
        .O(Red4[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h64)) 
    vga_to_hdmi_i_97
       (.I0(vga_n_243),
        .I1(vga_n_242),
        .I2(vga_n_241),
        .O(Red4[6]));
  CARRY4 vga_to_hdmi_i_98
       (.CI(vga_to_hdmi_i_250_n_0),
        .CO({vga_to_hdmi_i_98_n_0,vga_to_hdmi_i_98_n_1,vga_to_hdmi_i_98_n_2,vga_to_hdmi_i_98_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Red4[4:3]}),
        .O({vga_to_hdmi_i_98_n_4,vga_to_hdmi_i_98_n_5,NLW_vga_to_hdmi_i_98_O_UNCONNECTED[1:0]}),
        .S({vga_to_hdmi_i_251_n_0,vga_to_hdmi_i_252_n_0,vga_to_hdmi_i_253_n_0,vga_to_hdmi_i_254_n_0}));
  CARRY4 vga_to_hdmi_i_99
       (.CI(vga_to_hdmi_i_98_n_0),
        .CO({NLW_vga_to_hdmi_i_99_CO_UNCONNECTED[3:1],vga_to_hdmi_i_99_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vga_to_hdmi_i_99_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI
   (axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    axi_bvalid,
    aw_en_reg_0,
    axi_rvalid,
    green,
    Red13_out,
    Red1,
    red,
    blue,
    axi_rdata,
    reset_ah,
    axi_aclk,
    axi_bvalid_reg_0,
    aw_en_reg_1,
    axi_rvalid_reg_0,
    p_1_in__0,
    \srl[31].srl16_i ,
    addr0,
    Red15_out,
    Red3,
    vga_to_hdmi_i_7_0,
    vga_to_hdmi_i_18_0,
    vga_to_hdmi_i_18_1,
    O,
    vga_to_hdmi_i_50_0,
    vga_to_hdmi_i_56_0,
    vga_to_hdmi_i_60_0,
    vga_to_hdmi_i_64_0,
    vga_to_hdmi_i_142_0,
    vga_to_hdmi_i_138_0,
    vga_to_hdmi_i_46_0,
    vga_to_hdmi_i_40_0,
    C__0,
    axi_awaddr,
    axi_wdata,
    axi_araddr,
    axi_awvalid,
    axi_wvalid,
    axi_wstrb,
    axi_arvalid);
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output axi_bvalid;
  output aw_en_reg_0;
  output axi_rvalid;
  output [0:0]green;
  output Red13_out;
  output Red1;
  output [0:0]red;
  output [0:0]blue;
  output [31:0]axi_rdata;
  input reset_ah;
  input axi_aclk;
  input axi_bvalid_reg_0;
  input aw_en_reg_1;
  input axi_rvalid_reg_0;
  input p_1_in__0;
  input \srl[31].srl16_i ;
  input addr0;
  input Red15_out;
  input [0:0]Red3;
  input vga_to_hdmi_i_7_0;
  input vga_to_hdmi_i_18_0;
  input vga_to_hdmi_i_18_1;
  input [0:0]O;
  input [3:0]vga_to_hdmi_i_50_0;
  input vga_to_hdmi_i_56_0;
  input vga_to_hdmi_i_60_0;
  input vga_to_hdmi_i_64_0;
  input vga_to_hdmi_i_142_0;
  input vga_to_hdmi_i_138_0;
  input vga_to_hdmi_i_46_0;
  input vga_to_hdmi_i_40_0;
  input [0:0]C__0;
  input [12:0]axi_awaddr;
  input [31:0]axi_wdata;
  input [6:0]axi_araddr;
  input axi_awvalid;
  input axi_wvalid;
  input [3:0]axi_wstrb;
  input axi_arvalid;

  wire [0:0]C__0;
  wire [0:0]O;
  wire Red1;
  wire Red13_out;
  wire Red15_out;
  wire [0:0]Red3;
  wire addr0;
  wire aw_en_reg_0;
  wire aw_en_reg_1;
  wire axi_aclk;
  wire [6:0]axi_araddr;
  wire [8:2]axi_araddr_0;
  wire \axi_araddr_reg[2]_rep__0_n_0 ;
  wire \axi_araddr_reg[2]_rep__1_n_0 ;
  wire \axi_araddr_reg[2]_rep__2_n_0 ;
  wire \axi_araddr_reg[2]_rep__3_n_0 ;
  wire \axi_araddr_reg[2]_rep_n_0 ;
  wire \axi_araddr_reg[3]_rep__0_n_0 ;
  wire \axi_araddr_reg[3]_rep__1_n_0 ;
  wire \axi_araddr_reg[3]_rep__2_n_0 ;
  wire \axi_araddr_reg[3]_rep__3_n_0 ;
  wire \axi_araddr_reg[3]_rep_n_0 ;
  wire \axi_araddr_reg[4]_rep__0_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire \axi_araddr_reg[5]_rep_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_arvalid;
  wire [12:0]axi_awaddr;
  wire \axi_awaddr_reg[2]_rep__0_n_0 ;
  wire \axi_awaddr_reg[2]_rep_n_0 ;
  wire \axi_awaddr_reg[3]_rep__0_n_0 ;
  wire \axi_awaddr_reg[3]_rep_n_0 ;
  wire \axi_awaddr_reg[4]_rep__0_n_0 ;
  wire \axi_awaddr_reg[4]_rep_n_0 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_awvalid;
  wire axi_bvalid;
  wire axi_bvalid_reg_0;
  wire [31:0]axi_rdata;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire axi_rvalid;
  wire axi_rvalid_reg_0;
  wire [31:0]axi_wdata;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [3:0]axi_wstrb;
  wire axi_wvalid;
  wire [0:0]blue;
  wire [31:0]\color_instance/mem_reg ;
  wire [0:0]green;
  wire [31:0]\mem_reg[0]_0 ;
  wire [31:0]\mem_reg[10]_10 ;
  wire [31:0]\mem_reg[11]_11 ;
  wire [31:0]\mem_reg[12]_12 ;
  wire [31:0]\mem_reg[13]_13 ;
  wire [31:0]\mem_reg[14]_14 ;
  wire [31:0]\mem_reg[15]_15 ;
  wire [31:0]\mem_reg[16]_16 ;
  wire [31:0]\mem_reg[17]_17 ;
  wire [31:0]\mem_reg[18]_18 ;
  wire [31:0]\mem_reg[19]_19 ;
  wire [31:0]\mem_reg[1]_1 ;
  wire [31:0]\mem_reg[20]_20 ;
  wire [31:0]\mem_reg[21]_21 ;
  wire [31:0]\mem_reg[22]_22 ;
  wire [31:0]\mem_reg[23]_23 ;
  wire [31:0]\mem_reg[24]_24 ;
  wire [31:0]\mem_reg[25]_25 ;
  wire [31:0]\mem_reg[26]_26 ;
  wire [31:0]\mem_reg[27]_27 ;
  wire [31:0]\mem_reg[28]_28 ;
  wire [31:0]\mem_reg[29]_29 ;
  wire [31:0]\mem_reg[2]_2 ;
  wire [31:0]\mem_reg[30]_30 ;
  wire [31:0]\mem_reg[31]_31 ;
  wire [31:0]\mem_reg[32]_32 ;
  wire [31:0]\mem_reg[33]_33 ;
  wire [31:0]\mem_reg[34]_34 ;
  wire [31:0]\mem_reg[35]_35 ;
  wire [31:0]\mem_reg[36]_36 ;
  wire [31:0]\mem_reg[37]_37 ;
  wire [31:0]\mem_reg[38]_38 ;
  wire [31:0]\mem_reg[39]_39 ;
  wire [31:0]\mem_reg[3]_3 ;
  wire [31:0]\mem_reg[40]_40 ;
  wire [31:0]\mem_reg[41]_41 ;
  wire [31:0]\mem_reg[42]_42 ;
  wire [31:0]\mem_reg[43]_43 ;
  wire [31:0]\mem_reg[44]_44 ;
  wire [31:0]\mem_reg[45]_45 ;
  wire [31:0]\mem_reg[46]_46 ;
  wire [31:0]\mem_reg[47]_47 ;
  wire [31:0]\mem_reg[48]_48 ;
  wire [31:0]\mem_reg[49]_49 ;
  wire [31:0]\mem_reg[4]_4 ;
  wire [31:0]\mem_reg[50]_50 ;
  wire [31:0]\mem_reg[51]_51 ;
  wire [31:0]\mem_reg[52]_52 ;
  wire [31:0]\mem_reg[53]_53 ;
  wire [31:0]\mem_reg[54]_54 ;
  wire [31:0]\mem_reg[55]_55 ;
  wire [31:0]\mem_reg[56]_56 ;
  wire [31:0]\mem_reg[57]_57 ;
  wire [31:0]\mem_reg[58]_58 ;
  wire [31:0]\mem_reg[59]_59 ;
  wire [31:0]\mem_reg[5]_5 ;
  wire [31:0]\mem_reg[60]_60 ;
  wire [31:0]\mem_reg[61]_61 ;
  wire [31:0]\mem_reg[62]_62 ;
  wire [31:0]\mem_reg[63]_63 ;
  wire [31:0]\mem_reg[64]_64 ;
  wire [31:0]\mem_reg[65]_65 ;
  wire [31:0]\mem_reg[66]_66 ;
  wire [31:0]\mem_reg[67]_67 ;
  wire [31:0]\mem_reg[68]_68 ;
  wire [31:0]\mem_reg[69]_69 ;
  wire [31:0]\mem_reg[6]_6 ;
  wire [31:0]\mem_reg[70]_70 ;
  wire [31:0]\mem_reg[71]_71 ;
  wire [31:0]\mem_reg[72]_72 ;
  wire [31:0]\mem_reg[73]_73 ;
  wire [31:0]\mem_reg[74]_74 ;
  wire [31:0]\mem_reg[75]_75 ;
  wire [31:0]\mem_reg[76]_76 ;
  wire [31:0]\mem_reg[77]_77 ;
  wire [31:0]\mem_reg[78]_78 ;
  wire [31:0]\mem_reg[79]_79 ;
  wire [31:0]\mem_reg[7]_7 ;
  wire [31:0]\mem_reg[80]_80 ;
  wire [31:0]\mem_reg[81]_81 ;
  wire [31:0]\mem_reg[82]_82 ;
  wire [31:0]\mem_reg[83]_83 ;
  wire [31:0]\mem_reg[84]_84 ;
  wire [31:0]\mem_reg[85]_85 ;
  wire [31:0]\mem_reg[86]_86 ;
  wire [31:0]\mem_reg[87]_87 ;
  wire [31:0]\mem_reg[88]_88 ;
  wire [31:0]\mem_reg[89]_89 ;
  wire [31:0]\mem_reg[8]_8 ;
  wire [31:0]\mem_reg[90]_90 ;
  wire [31:0]\mem_reg[91]_91 ;
  wire [31:0]\mem_reg[92]_92 ;
  wire [31:0]\mem_reg[93]_93 ;
  wire [31:0]\mem_reg[94]_94 ;
  wire [31:0]\mem_reg[95]_95 ;
  wire [31:0]\mem_reg[96]_96 ;
  wire [31:0]\mem_reg[97]_97 ;
  wire [31:0]\mem_reg[98]_98 ;
  wire [31:0]\mem_reg[99]_99 ;
  wire [31:0]\mem_reg[9]_9 ;
  wire [31:7]p_1_in;
  wire p_1_in__0;
  wire [0:0]red;
  wire reset_ah;
  wire [12:0]sel0;
  wire slv_reg_rden;
  wire [31:0]slv_regs;
  wire \slv_regs[0][15]_i_2_n_0 ;
  wire \slv_regs[0][23]_i_2_n_0 ;
  wire \slv_regs[0][31]_i_2_n_0 ;
  wire \slv_regs[0][31]_i_3_n_0 ;
  wire \slv_regs[0][31]_i_4_n_0 ;
  wire \slv_regs[0][31]_i_5_n_0 ;
  wire \slv_regs[0][7]_i_2_n_0 ;
  wire \slv_regs[10][15]_i_1_n_0 ;
  wire \slv_regs[10][23]_i_1_n_0 ;
  wire \slv_regs[10][31]_i_1_n_0 ;
  wire \slv_regs[10][7]_i_1_n_0 ;
  wire \slv_regs[11][15]_i_1_n_0 ;
  wire \slv_regs[11][23]_i_1_n_0 ;
  wire \slv_regs[11][31]_i_1_n_0 ;
  wire \slv_regs[11][7]_i_1_n_0 ;
  wire \slv_regs[12][15]_i_1_n_0 ;
  wire \slv_regs[12][23]_i_1_n_0 ;
  wire \slv_regs[12][31]_i_1_n_0 ;
  wire \slv_regs[12][7]_i_1_n_0 ;
  wire \slv_regs[13][15]_i_1_n_0 ;
  wire \slv_regs[13][23]_i_1_n_0 ;
  wire \slv_regs[13][31]_i_1_n_0 ;
  wire \slv_regs[13][7]_i_1_n_0 ;
  wire \slv_regs[14][15]_i_1_n_0 ;
  wire \slv_regs[14][23]_i_1_n_0 ;
  wire \slv_regs[14][31]_i_1_n_0 ;
  wire \slv_regs[14][7]_i_1_n_0 ;
  wire \slv_regs[15][15]_i_1_n_0 ;
  wire \slv_regs[15][23]_i_1_n_0 ;
  wire \slv_regs[15][31]_i_1_n_0 ;
  wire \slv_regs[15][7]_i_1_n_0 ;
  wire \slv_regs[16][15]_i_1_n_0 ;
  wire \slv_regs[16][23]_i_1_n_0 ;
  wire \slv_regs[16][31]_i_1_n_0 ;
  wire \slv_regs[16][7]_i_1_n_0 ;
  wire \slv_regs[17][15]_i_1_n_0 ;
  wire \slv_regs[17][23]_i_1_n_0 ;
  wire \slv_regs[17][31]_i_1_n_0 ;
  wire \slv_regs[17][31]_i_2_n_0 ;
  wire \slv_regs[17][7]_i_1_n_0 ;
  wire \slv_regs[18][15]_i_1_n_0 ;
  wire \slv_regs[18][23]_i_1_n_0 ;
  wire \slv_regs[18][31]_i_1_n_0 ;
  wire \slv_regs[18][7]_i_1_n_0 ;
  wire \slv_regs[19][15]_i_1_n_0 ;
  wire \slv_regs[19][23]_i_1_n_0 ;
  wire \slv_regs[19][31]_i_1_n_0 ;
  wire \slv_regs[19][7]_i_1_n_0 ;
  wire \slv_regs[1][15]_i_1_n_0 ;
  wire \slv_regs[1][23]_i_1_n_0 ;
  wire \slv_regs[1][31]_i_1_n_0 ;
  wire \slv_regs[1][31]_i_3_n_0 ;
  wire \slv_regs[1][31]_i_4_n_0 ;
  wire \slv_regs[1][7]_i_1_n_0 ;
  wire \slv_regs[20][15]_i_1_n_0 ;
  wire \slv_regs[20][23]_i_1_n_0 ;
  wire \slv_regs[20][31]_i_1_n_0 ;
  wire \slv_regs[20][7]_i_1_n_0 ;
  wire \slv_regs[21][15]_i_1_n_0 ;
  wire \slv_regs[21][23]_i_1_n_0 ;
  wire \slv_regs[21][31]_i_1_n_0 ;
  wire \slv_regs[21][7]_i_1_n_0 ;
  wire \slv_regs[22][15]_i_1_n_0 ;
  wire \slv_regs[22][23]_i_1_n_0 ;
  wire \slv_regs[22][31]_i_1_n_0 ;
  wire \slv_regs[22][7]_i_1_n_0 ;
  wire \slv_regs[23][15]_i_1_n_0 ;
  wire \slv_regs[23][23]_i_1_n_0 ;
  wire \slv_regs[23][31]_i_1_n_0 ;
  wire \slv_regs[23][7]_i_1_n_0 ;
  wire \slv_regs[24][15]_i_1_n_0 ;
  wire \slv_regs[24][23]_i_1_n_0 ;
  wire \slv_regs[24][31]_i_1_n_0 ;
  wire \slv_regs[24][31]_i_2_n_0 ;
  wire \slv_regs[24][7]_i_1_n_0 ;
  wire \slv_regs[25][15]_i_1_n_0 ;
  wire \slv_regs[25][23]_i_1_n_0 ;
  wire \slv_regs[25][31]_i_1_n_0 ;
  wire \slv_regs[25][7]_i_1_n_0 ;
  wire \slv_regs[26][15]_i_1_n_0 ;
  wire \slv_regs[26][23]_i_1_n_0 ;
  wire \slv_regs[26][31]_i_1_n_0 ;
  wire \slv_regs[26][7]_i_1_n_0 ;
  wire \slv_regs[27][15]_i_1_n_0 ;
  wire \slv_regs[27][23]_i_1_n_0 ;
  wire \slv_regs[27][31]_i_1_n_0 ;
  wire \slv_regs[27][7]_i_1_n_0 ;
  wire \slv_regs[28][15]_i_1_n_0 ;
  wire \slv_regs[28][23]_i_1_n_0 ;
  wire \slv_regs[28][31]_i_1_n_0 ;
  wire \slv_regs[28][7]_i_1_n_0 ;
  wire \slv_regs[29][15]_i_1_n_0 ;
  wire \slv_regs[29][23]_i_1_n_0 ;
  wire \slv_regs[29][31]_i_1_n_0 ;
  wire \slv_regs[29][7]_i_1_n_0 ;
  wire \slv_regs[2][15]_i_1_n_0 ;
  wire \slv_regs[2][23]_i_1_n_0 ;
  wire \slv_regs[2][31]_i_1_n_0 ;
  wire \slv_regs[2][31]_i_3_n_0 ;
  wire \slv_regs[2][31]_i_4_n_0 ;
  wire \slv_regs[2][7]_i_1_n_0 ;
  wire \slv_regs[30][15]_i_1_n_0 ;
  wire \slv_regs[30][23]_i_1_n_0 ;
  wire \slv_regs[30][31]_i_1_n_0 ;
  wire \slv_regs[30][7]_i_1_n_0 ;
  wire \slv_regs[31][15]_i_1_n_0 ;
  wire \slv_regs[31][23]_i_1_n_0 ;
  wire \slv_regs[31][31]_i_1_n_0 ;
  wire \slv_regs[31][7]_i_1_n_0 ;
  wire \slv_regs[32][15]_i_1_n_0 ;
  wire \slv_regs[32][23]_i_1_n_0 ;
  wire \slv_regs[32][31]_i_1_n_0 ;
  wire \slv_regs[32][31]_i_3_n_0 ;
  wire \slv_regs[32][31]_i_4_n_0 ;
  wire \slv_regs[32][7]_i_1_n_0 ;
  wire \slv_regs[33][15]_i_1_n_0 ;
  wire \slv_regs[33][23]_i_1_n_0 ;
  wire \slv_regs[33][31]_i_1_n_0 ;
  wire \slv_regs[33][31]_i_2_n_0 ;
  wire \slv_regs[33][7]_i_1_n_0 ;
  wire \slv_regs[34][15]_i_1_n_0 ;
  wire \slv_regs[34][23]_i_1_n_0 ;
  wire \slv_regs[34][31]_i_1_n_0 ;
  wire \slv_regs[34][7]_i_1_n_0 ;
  wire \slv_regs[35][15]_i_1_n_0 ;
  wire \slv_regs[35][23]_i_1_n_0 ;
  wire \slv_regs[35][31]_i_1_n_0 ;
  wire \slv_regs[35][7]_i_1_n_0 ;
  wire \slv_regs[36][15]_i_1_n_0 ;
  wire \slv_regs[36][23]_i_1_n_0 ;
  wire \slv_regs[36][31]_i_1_n_0 ;
  wire \slv_regs[36][7]_i_1_n_0 ;
  wire \slv_regs[37][15]_i_1_n_0 ;
  wire \slv_regs[37][23]_i_1_n_0 ;
  wire \slv_regs[37][31]_i_1_n_0 ;
  wire \slv_regs[37][7]_i_1_n_0 ;
  wire \slv_regs[38][15]_i_1_n_0 ;
  wire \slv_regs[38][23]_i_1_n_0 ;
  wire \slv_regs[38][31]_i_1_n_0 ;
  wire \slv_regs[38][7]_i_1_n_0 ;
  wire \slv_regs[39][15]_i_1_n_0 ;
  wire \slv_regs[39][23]_i_1_n_0 ;
  wire \slv_regs[39][31]_i_1_n_0 ;
  wire \slv_regs[39][7]_i_1_n_0 ;
  wire \slv_regs[3][15]_i_1_n_0 ;
  wire \slv_regs[3][23]_i_1_n_0 ;
  wire \slv_regs[3][31]_i_1_n_0 ;
  wire \slv_regs[3][7]_i_1_n_0 ;
  wire \slv_regs[40][15]_i_1_n_0 ;
  wire \slv_regs[40][23]_i_1_n_0 ;
  wire \slv_regs[40][31]_i_1_n_0 ;
  wire \slv_regs[40][31]_i_2_n_0 ;
  wire \slv_regs[40][7]_i_1_n_0 ;
  wire \slv_regs[41][15]_i_1_n_0 ;
  wire \slv_regs[41][23]_i_1_n_0 ;
  wire \slv_regs[41][31]_i_1_n_0 ;
  wire \slv_regs[41][7]_i_1_n_0 ;
  wire \slv_regs[42][15]_i_1_n_0 ;
  wire \slv_regs[42][23]_i_1_n_0 ;
  wire \slv_regs[42][31]_i_1_n_0 ;
  wire \slv_regs[42][7]_i_1_n_0 ;
  wire \slv_regs[43][15]_i_1_n_0 ;
  wire \slv_regs[43][23]_i_1_n_0 ;
  wire \slv_regs[43][31]_i_1_n_0 ;
  wire \slv_regs[43][7]_i_1_n_0 ;
  wire \slv_regs[44][15]_i_1_n_0 ;
  wire \slv_regs[44][23]_i_1_n_0 ;
  wire \slv_regs[44][31]_i_1_n_0 ;
  wire \slv_regs[44][7]_i_1_n_0 ;
  wire \slv_regs[45][15]_i_1_n_0 ;
  wire \slv_regs[45][23]_i_1_n_0 ;
  wire \slv_regs[45][31]_i_1_n_0 ;
  wire \slv_regs[45][7]_i_1_n_0 ;
  wire \slv_regs[46][15]_i_1_n_0 ;
  wire \slv_regs[46][23]_i_1_n_0 ;
  wire \slv_regs[46][31]_i_1_n_0 ;
  wire \slv_regs[46][7]_i_1_n_0 ;
  wire \slv_regs[47][15]_i_1_n_0 ;
  wire \slv_regs[47][23]_i_1_n_0 ;
  wire \slv_regs[47][31]_i_1_n_0 ;
  wire \slv_regs[47][7]_i_1_n_0 ;
  wire \slv_regs[48][15]_i_1_n_0 ;
  wire \slv_regs[48][23]_i_1_n_0 ;
  wire \slv_regs[48][31]_i_1_n_0 ;
  wire \slv_regs[48][31]_i_2_n_0 ;
  wire \slv_regs[48][7]_i_1_n_0 ;
  wire \slv_regs[49][15]_i_1_n_0 ;
  wire \slv_regs[49][23]_i_1_n_0 ;
  wire \slv_regs[49][31]_i_1_n_0 ;
  wire \slv_regs[49][7]_i_1_n_0 ;
  wire \slv_regs[4][15]_i_1_n_0 ;
  wire \slv_regs[4][23]_i_1_n_0 ;
  wire \slv_regs[4][31]_i_1_n_0 ;
  wire \slv_regs[4][7]_i_1_n_0 ;
  wire \slv_regs[50][15]_i_1_n_0 ;
  wire \slv_regs[50][23]_i_1_n_0 ;
  wire \slv_regs[50][31]_i_1_n_0 ;
  wire \slv_regs[50][7]_i_1_n_0 ;
  wire \slv_regs[51][15]_i_1_n_0 ;
  wire \slv_regs[51][23]_i_1_n_0 ;
  wire \slv_regs[51][31]_i_1_n_0 ;
  wire \slv_regs[51][7]_i_1_n_0 ;
  wire \slv_regs[52][15]_i_1_n_0 ;
  wire \slv_regs[52][23]_i_1_n_0 ;
  wire \slv_regs[52][31]_i_1_n_0 ;
  wire \slv_regs[52][7]_i_1_n_0 ;
  wire \slv_regs[53][15]_i_1_n_0 ;
  wire \slv_regs[53][23]_i_1_n_0 ;
  wire \slv_regs[53][31]_i_1_n_0 ;
  wire \slv_regs[53][7]_i_1_n_0 ;
  wire \slv_regs[54][15]_i_1_n_0 ;
  wire \slv_regs[54][23]_i_1_n_0 ;
  wire \slv_regs[54][31]_i_1_n_0 ;
  wire \slv_regs[54][7]_i_1_n_0 ;
  wire \slv_regs[55][15]_i_1_n_0 ;
  wire \slv_regs[55][23]_i_1_n_0 ;
  wire \slv_regs[55][31]_i_1_n_0 ;
  wire \slv_regs[55][7]_i_1_n_0 ;
  wire \slv_regs[56][15]_i_1_n_0 ;
  wire \slv_regs[56][23]_i_1_n_0 ;
  wire \slv_regs[56][31]_i_1_n_0 ;
  wire \slv_regs[56][31]_i_2_n_0 ;
  wire \slv_regs[56][7]_i_1_n_0 ;
  wire \slv_regs[57][15]_i_1_n_0 ;
  wire \slv_regs[57][23]_i_1_n_0 ;
  wire \slv_regs[57][31]_i_1_n_0 ;
  wire \slv_regs[57][7]_i_1_n_0 ;
  wire \slv_regs[58][15]_i_1_n_0 ;
  wire \slv_regs[58][23]_i_1_n_0 ;
  wire \slv_regs[58][31]_i_1_n_0 ;
  wire \slv_regs[58][7]_i_1_n_0 ;
  wire \slv_regs[59][15]_i_1_n_0 ;
  wire \slv_regs[59][23]_i_1_n_0 ;
  wire \slv_regs[59][31]_i_1_n_0 ;
  wire \slv_regs[59][7]_i_1_n_0 ;
  wire \slv_regs[5][15]_i_1_n_0 ;
  wire \slv_regs[5][23]_i_1_n_0 ;
  wire \slv_regs[5][31]_i_1_n_0 ;
  wire \slv_regs[5][7]_i_1_n_0 ;
  wire \slv_regs[60][15]_i_1_n_0 ;
  wire \slv_regs[60][23]_i_1_n_0 ;
  wire \slv_regs[60][31]_i_1_n_0 ;
  wire \slv_regs[60][7]_i_1_n_0 ;
  wire \slv_regs[61][15]_i_1_n_0 ;
  wire \slv_regs[61][23]_i_1_n_0 ;
  wire \slv_regs[61][31]_i_1_n_0 ;
  wire \slv_regs[61][7]_i_1_n_0 ;
  wire \slv_regs[62][15]_i_1_n_0 ;
  wire \slv_regs[62][23]_i_1_n_0 ;
  wire \slv_regs[62][31]_i_1_n_0 ;
  wire \slv_regs[62][7]_i_1_n_0 ;
  wire \slv_regs[63][15]_i_1_n_0 ;
  wire \slv_regs[63][23]_i_1_n_0 ;
  wire \slv_regs[63][31]_i_1_n_0 ;
  wire \slv_regs[63][7]_i_1_n_0 ;
  wire \slv_regs[64][15]_i_1_n_0 ;
  wire \slv_regs[64][23]_i_1_n_0 ;
  wire \slv_regs[64][31]_i_1_n_0 ;
  wire \slv_regs[64][7]_i_1_n_0 ;
  wire \slv_regs[65][15]_i_1_n_0 ;
  wire \slv_regs[65][23]_i_1_n_0 ;
  wire \slv_regs[65][31]_i_1_n_0 ;
  wire \slv_regs[65][31]_i_2_n_0 ;
  wire \slv_regs[65][31]_i_3_n_0 ;
  wire \slv_regs[65][7]_i_1_n_0 ;
  wire \slv_regs[66][15]_i_1_n_0 ;
  wire \slv_regs[66][23]_i_1_n_0 ;
  wire \slv_regs[66][31]_i_1_n_0 ;
  wire \slv_regs[66][7]_i_1_n_0 ;
  wire \slv_regs[67][15]_i_1_n_0 ;
  wire \slv_regs[67][23]_i_1_n_0 ;
  wire \slv_regs[67][31]_i_1_n_0 ;
  wire \slv_regs[67][7]_i_1_n_0 ;
  wire \slv_regs[68][15]_i_1_n_0 ;
  wire \slv_regs[68][23]_i_1_n_0 ;
  wire \slv_regs[68][31]_i_1_n_0 ;
  wire \slv_regs[68][7]_i_1_n_0 ;
  wire \slv_regs[69][15]_i_1_n_0 ;
  wire \slv_regs[69][23]_i_1_n_0 ;
  wire \slv_regs[69][31]_i_1_n_0 ;
  wire \slv_regs[69][7]_i_1_n_0 ;
  wire \slv_regs[6][15]_i_1_n_0 ;
  wire \slv_regs[6][23]_i_1_n_0 ;
  wire \slv_regs[6][31]_i_1_n_0 ;
  wire \slv_regs[6][7]_i_1_n_0 ;
  wire \slv_regs[70][15]_i_1_n_0 ;
  wire \slv_regs[70][23]_i_1_n_0 ;
  wire \slv_regs[70][31]_i_1_n_0 ;
  wire \slv_regs[70][7]_i_1_n_0 ;
  wire \slv_regs[71][15]_i_1_n_0 ;
  wire \slv_regs[71][23]_i_1_n_0 ;
  wire \slv_regs[71][31]_i_1_n_0 ;
  wire \slv_regs[71][7]_i_1_n_0 ;
  wire \slv_regs[72][15]_i_1_n_0 ;
  wire \slv_regs[72][23]_i_1_n_0 ;
  wire \slv_regs[72][31]_i_1_n_0 ;
  wire \slv_regs[72][31]_i_2_n_0 ;
  wire \slv_regs[72][7]_i_1_n_0 ;
  wire \slv_regs[73][15]_i_1_n_0 ;
  wire \slv_regs[73][23]_i_1_n_0 ;
  wire \slv_regs[73][31]_i_1_n_0 ;
  wire \slv_regs[73][7]_i_1_n_0 ;
  wire \slv_regs[74][15]_i_1_n_0 ;
  wire \slv_regs[74][23]_i_1_n_0 ;
  wire \slv_regs[74][31]_i_1_n_0 ;
  wire \slv_regs[74][7]_i_1_n_0 ;
  wire \slv_regs[75][15]_i_1_n_0 ;
  wire \slv_regs[75][23]_i_1_n_0 ;
  wire \slv_regs[75][31]_i_1_n_0 ;
  wire \slv_regs[75][7]_i_1_n_0 ;
  wire \slv_regs[76][15]_i_1_n_0 ;
  wire \slv_regs[76][23]_i_1_n_0 ;
  wire \slv_regs[76][31]_i_1_n_0 ;
  wire \slv_regs[76][7]_i_1_n_0 ;
  wire \slv_regs[77][15]_i_1_n_0 ;
  wire \slv_regs[77][23]_i_1_n_0 ;
  wire \slv_regs[77][31]_i_1_n_0 ;
  wire \slv_regs[77][7]_i_1_n_0 ;
  wire \slv_regs[78][15]_i_1_n_0 ;
  wire \slv_regs[78][23]_i_1_n_0 ;
  wire \slv_regs[78][31]_i_1_n_0 ;
  wire \slv_regs[78][7]_i_1_n_0 ;
  wire \slv_regs[79][15]_i_1_n_0 ;
  wire \slv_regs[79][23]_i_1_n_0 ;
  wire \slv_regs[79][31]_i_1_n_0 ;
  wire \slv_regs[79][7]_i_1_n_0 ;
  wire \slv_regs[7][15]_i_1_n_0 ;
  wire \slv_regs[7][23]_i_1_n_0 ;
  wire \slv_regs[7][31]_i_1_n_0 ;
  wire \slv_regs[7][7]_i_1_n_0 ;
  wire \slv_regs[80][15]_i_1_n_0 ;
  wire \slv_regs[80][23]_i_1_n_0 ;
  wire \slv_regs[80][31]_i_1_n_0 ;
  wire \slv_regs[80][31]_i_2_n_0 ;
  wire \slv_regs[80][7]_i_1_n_0 ;
  wire \slv_regs[81][15]_i_1_n_0 ;
  wire \slv_regs[81][23]_i_1_n_0 ;
  wire \slv_regs[81][31]_i_1_n_0 ;
  wire \slv_regs[81][7]_i_1_n_0 ;
  wire \slv_regs[82][15]_i_1_n_0 ;
  wire \slv_regs[82][23]_i_1_n_0 ;
  wire \slv_regs[82][31]_i_1_n_0 ;
  wire \slv_regs[82][7]_i_1_n_0 ;
  wire \slv_regs[83][15]_i_1_n_0 ;
  wire \slv_regs[83][23]_i_1_n_0 ;
  wire \slv_regs[83][31]_i_1_n_0 ;
  wire \slv_regs[83][7]_i_1_n_0 ;
  wire \slv_regs[84][15]_i_1_n_0 ;
  wire \slv_regs[84][23]_i_1_n_0 ;
  wire \slv_regs[84][31]_i_1_n_0 ;
  wire \slv_regs[84][7]_i_1_n_0 ;
  wire \slv_regs[85][15]_i_1_n_0 ;
  wire \slv_regs[85][23]_i_1_n_0 ;
  wire \slv_regs[85][31]_i_1_n_0 ;
  wire \slv_regs[85][7]_i_1_n_0 ;
  wire \slv_regs[86][15]_i_1_n_0 ;
  wire \slv_regs[86][23]_i_1_n_0 ;
  wire \slv_regs[86][31]_i_1_n_0 ;
  wire \slv_regs[86][7]_i_1_n_0 ;
  wire \slv_regs[87][15]_i_1_n_0 ;
  wire \slv_regs[87][23]_i_1_n_0 ;
  wire \slv_regs[87][31]_i_1_n_0 ;
  wire \slv_regs[87][7]_i_1_n_0 ;
  wire \slv_regs[88][15]_i_1_n_0 ;
  wire \slv_regs[88][23]_i_1_n_0 ;
  wire \slv_regs[88][31]_i_1_n_0 ;
  wire \slv_regs[88][31]_i_2_n_0 ;
  wire \slv_regs[88][7]_i_1_n_0 ;
  wire \slv_regs[89][15]_i_1_n_0 ;
  wire \slv_regs[89][23]_i_1_n_0 ;
  wire \slv_regs[89][31]_i_1_n_0 ;
  wire \slv_regs[89][7]_i_1_n_0 ;
  wire \slv_regs[8][15]_i_1_n_0 ;
  wire \slv_regs[8][23]_i_1_n_0 ;
  wire \slv_regs[8][31]_i_1_n_0 ;
  wire \slv_regs[8][7]_i_1_n_0 ;
  wire \slv_regs[90][15]_i_1_n_0 ;
  wire \slv_regs[90][23]_i_1_n_0 ;
  wire \slv_regs[90][31]_i_1_n_0 ;
  wire \slv_regs[90][7]_i_1_n_0 ;
  wire \slv_regs[91][15]_i_1_n_0 ;
  wire \slv_regs[91][23]_i_1_n_0 ;
  wire \slv_regs[91][31]_i_1_n_0 ;
  wire \slv_regs[91][7]_i_1_n_0 ;
  wire \slv_regs[92][15]_i_1_n_0 ;
  wire \slv_regs[92][23]_i_1_n_0 ;
  wire \slv_regs[92][31]_i_1_n_0 ;
  wire \slv_regs[92][7]_i_1_n_0 ;
  wire \slv_regs[93][15]_i_1_n_0 ;
  wire \slv_regs[93][23]_i_1_n_0 ;
  wire \slv_regs[93][31]_i_1_n_0 ;
  wire \slv_regs[93][7]_i_1_n_0 ;
  wire \slv_regs[94][15]_i_1_n_0 ;
  wire \slv_regs[94][23]_i_1_n_0 ;
  wire \slv_regs[94][31]_i_1_n_0 ;
  wire \slv_regs[94][7]_i_1_n_0 ;
  wire \slv_regs[95][15]_i_1_n_0 ;
  wire \slv_regs[95][23]_i_1_n_0 ;
  wire \slv_regs[95][31]_i_1_n_0 ;
  wire \slv_regs[95][7]_i_1_n_0 ;
  wire \slv_regs[96][15]_i_1_n_0 ;
  wire \slv_regs[96][23]_i_1_n_0 ;
  wire \slv_regs[96][31]_i_1_n_0 ;
  wire \slv_regs[96][31]_i_3_n_0 ;
  wire \slv_regs[96][7]_i_1_n_0 ;
  wire \slv_regs[97][15]_i_1_n_0 ;
  wire \slv_regs[97][23]_i_1_n_0 ;
  wire \slv_regs[97][31]_i_1_n_0 ;
  wire \slv_regs[97][7]_i_1_n_0 ;
  wire \slv_regs[98][15]_i_1_n_0 ;
  wire \slv_regs[98][23]_i_1_n_0 ;
  wire \slv_regs[98][31]_i_1_n_0 ;
  wire \slv_regs[98][7]_i_1_n_0 ;
  wire \slv_regs[99][15]_i_1_n_0 ;
  wire \slv_regs[99][23]_i_1_n_0 ;
  wire \slv_regs[99][31]_i_1_n_0 ;
  wire \slv_regs[99][7]_i_1_n_0 ;
  wire \slv_regs[9][15]_i_1_n_0 ;
  wire \slv_regs[9][23]_i_1_n_0 ;
  wire \slv_regs[9][31]_i_1_n_0 ;
  wire \slv_regs[9][31]_i_2_n_0 ;
  wire \slv_regs[9][7]_i_1_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[0]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[10]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[11]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[12]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[13]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[14]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[15]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[16]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[17]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[18]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[19]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[1]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[20]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[21]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[22]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[23]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[24]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[25]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[26]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[27]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[28]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[29]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[2]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[30]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_46_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_47_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_48_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[3]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[4]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[5]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[6]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[7]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[8]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_25_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_26_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_27_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_28_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_29_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_2_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_30_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_31_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_32_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_33_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_34_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_35_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_36_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_37_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_38_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_39_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_3_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_40_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_41_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_42_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_43_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_44_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata[9]_i_45_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[0]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[10]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[11]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[12]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[13]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[14]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[15]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[16]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[17]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[18]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[19]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[1]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[20]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[21]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[22]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[23]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[24]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[25]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[26]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[27]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[28]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[29]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[2]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[30]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_22_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_23_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_24_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[31]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[3]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[4]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[5]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[6]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[7]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[8]_i_9_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_10_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_11_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_12_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_13_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_14_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_15_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_16_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_17_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_18_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_19_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_20_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_21_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_4_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_5_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_6_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_7_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_8_n_0 ;
  wire \slv_regs_inferred__99/axi_rdata_reg[9]_i_9_n_0 ;
  wire [7:7]\slv_regs_reg[16]_102 ;
  wire [7:7]\slv_regs_reg[1]_110 ;
  wire [7:7]\slv_regs_reg[2]_103 ;
  wire [7:7]\slv_regs_reg[32]_101 ;
  wire [7:7]\slv_regs_reg[4]_109 ;
  wire [7:7]\slv_regs_reg[64]_100 ;
  wire [7:7]\slv_regs_reg[8]_105 ;
  wire [7:7]\slv_regs_reg[96]_106 ;
  wire [7:7]\slv_regs_reg[97]_108 ;
  wire [7:7]\slv_regs_reg[98]_104 ;
  wire [7:7]\slv_regs_reg[99]_107 ;
  wire \srl[31].srl16_i ;
  wire vga_to_hdmi_i_100_n_0;
  wire vga_to_hdmi_i_101_n_0;
  wire vga_to_hdmi_i_1027_n_0;
  wire vga_to_hdmi_i_1028_n_0;
  wire vga_to_hdmi_i_1029_n_0;
  wire vga_to_hdmi_i_102_n_0;
  wire vga_to_hdmi_i_1030_n_0;
  wire vga_to_hdmi_i_1031_n_0;
  wire vga_to_hdmi_i_1032_n_0;
  wire vga_to_hdmi_i_1033_n_0;
  wire vga_to_hdmi_i_1034_n_0;
  wire vga_to_hdmi_i_103_n_0;
  wire vga_to_hdmi_i_1044_n_0;
  wire vga_to_hdmi_i_1045_n_0;
  wire vga_to_hdmi_i_1046_n_0;
  wire vga_to_hdmi_i_1047_n_0;
  wire vga_to_hdmi_i_1048_n_0;
  wire vga_to_hdmi_i_1049_n_0;
  wire vga_to_hdmi_i_104_n_0;
  wire vga_to_hdmi_i_1050_n_0;
  wire vga_to_hdmi_i_1051_n_0;
  wire vga_to_hdmi_i_105_n_0;
  wire vga_to_hdmi_i_106_n_0;
  wire vga_to_hdmi_i_1070_n_0;
  wire vga_to_hdmi_i_1071_n_0;
  wire vga_to_hdmi_i_1072_n_0;
  wire vga_to_hdmi_i_1073_n_0;
  wire vga_to_hdmi_i_1074_n_0;
  wire vga_to_hdmi_i_1075_n_0;
  wire vga_to_hdmi_i_1076_n_0;
  wire vga_to_hdmi_i_1077_n_0;
  wire vga_to_hdmi_i_1078_n_0;
  wire vga_to_hdmi_i_1079_n_0;
  wire vga_to_hdmi_i_107_n_0;
  wire vga_to_hdmi_i_1080_n_0;
  wire vga_to_hdmi_i_1081_n_0;
  wire vga_to_hdmi_i_1082_n_0;
  wire vga_to_hdmi_i_1083_n_0;
  wire vga_to_hdmi_i_1084_n_0;
  wire vga_to_hdmi_i_1085_n_0;
  wire vga_to_hdmi_i_1086_n_0;
  wire vga_to_hdmi_i_1087_n_0;
  wire vga_to_hdmi_i_1088_n_0;
  wire vga_to_hdmi_i_1089_n_0;
  wire vga_to_hdmi_i_108_n_0;
  wire vga_to_hdmi_i_1090_n_0;
  wire vga_to_hdmi_i_1091_n_0;
  wire vga_to_hdmi_i_1092_n_0;
  wire vga_to_hdmi_i_1093_n_0;
  wire vga_to_hdmi_i_1094_n_0;
  wire vga_to_hdmi_i_1095_n_0;
  wire vga_to_hdmi_i_1096_n_0;
  wire vga_to_hdmi_i_1097_n_0;
  wire vga_to_hdmi_i_1098_n_0;
  wire vga_to_hdmi_i_1099_n_0;
  wire vga_to_hdmi_i_109_n_0;
  wire vga_to_hdmi_i_1100_n_0;
  wire vga_to_hdmi_i_1101_n_0;
  wire vga_to_hdmi_i_1105_n_0;
  wire vga_to_hdmi_i_1106_n_0;
  wire vga_to_hdmi_i_1107_n_0;
  wire vga_to_hdmi_i_1108_n_0;
  wire vga_to_hdmi_i_1109_n_0;
  wire vga_to_hdmi_i_110_n_0;
  wire vga_to_hdmi_i_1110_n_0;
  wire vga_to_hdmi_i_1111_n_0;
  wire vga_to_hdmi_i_1112_n_0;
  wire vga_to_hdmi_i_1113_n_0;
  wire vga_to_hdmi_i_1114_n_0;
  wire vga_to_hdmi_i_1115_n_0;
  wire vga_to_hdmi_i_1116_n_0;
  wire vga_to_hdmi_i_1117_n_0;
  wire vga_to_hdmi_i_1118_n_0;
  wire vga_to_hdmi_i_1119_n_0;
  wire vga_to_hdmi_i_111_n_0;
  wire vga_to_hdmi_i_1120_n_0;
  wire vga_to_hdmi_i_1121_n_0;
  wire vga_to_hdmi_i_1122_n_0;
  wire vga_to_hdmi_i_1123_n_0;
  wire vga_to_hdmi_i_1124_n_0;
  wire vga_to_hdmi_i_1125_n_0;
  wire vga_to_hdmi_i_1126_n_0;
  wire vga_to_hdmi_i_1127_n_0;
  wire vga_to_hdmi_i_1128_n_0;
  wire vga_to_hdmi_i_1129_n_0;
  wire vga_to_hdmi_i_112_n_0;
  wire vga_to_hdmi_i_1130_n_0;
  wire vga_to_hdmi_i_1131_n_0;
  wire vga_to_hdmi_i_1132_n_0;
  wire vga_to_hdmi_i_1133_n_0;
  wire vga_to_hdmi_i_1134_n_0;
  wire vga_to_hdmi_i_1135_n_0;
  wire vga_to_hdmi_i_1136_n_0;
  wire vga_to_hdmi_i_1137_n_0;
  wire vga_to_hdmi_i_1138_n_0;
  wire vga_to_hdmi_i_1139_n_0;
  wire vga_to_hdmi_i_113_n_0;
  wire vga_to_hdmi_i_1140_n_0;
  wire vga_to_hdmi_i_1141_n_0;
  wire vga_to_hdmi_i_1142_n_0;
  wire vga_to_hdmi_i_1143_n_0;
  wire vga_to_hdmi_i_1144_n_0;
  wire vga_to_hdmi_i_1145_n_0;
  wire vga_to_hdmi_i_1146_n_0;
  wire vga_to_hdmi_i_1147_n_0;
  wire vga_to_hdmi_i_1148_n_0;
  wire vga_to_hdmi_i_1149_n_0;
  wire vga_to_hdmi_i_114_n_0;
  wire vga_to_hdmi_i_1150_n_0;
  wire vga_to_hdmi_i_1151_n_0;
  wire vga_to_hdmi_i_1152_n_0;
  wire vga_to_hdmi_i_1153_n_0;
  wire vga_to_hdmi_i_1154_n_0;
  wire vga_to_hdmi_i_1155_n_0;
  wire vga_to_hdmi_i_1156_n_0;
  wire vga_to_hdmi_i_1157_n_0;
  wire vga_to_hdmi_i_1158_n_0;
  wire vga_to_hdmi_i_1159_n_0;
  wire vga_to_hdmi_i_115_n_0;
  wire vga_to_hdmi_i_1160_n_0;
  wire vga_to_hdmi_i_1161_n_0;
  wire vga_to_hdmi_i_1162_n_0;
  wire vga_to_hdmi_i_1163_n_0;
  wire vga_to_hdmi_i_1164_n_0;
  wire vga_to_hdmi_i_1165_n_0;
  wire vga_to_hdmi_i_1166_n_0;
  wire vga_to_hdmi_i_1167_n_0;
  wire vga_to_hdmi_i_1168_n_0;
  wire vga_to_hdmi_i_1169_n_0;
  wire vga_to_hdmi_i_116_n_0;
  wire vga_to_hdmi_i_1170_n_0;
  wire vga_to_hdmi_i_1171_n_0;
  wire vga_to_hdmi_i_1172_n_0;
  wire vga_to_hdmi_i_1173_n_0;
  wire vga_to_hdmi_i_1174_n_0;
  wire vga_to_hdmi_i_1175_n_0;
  wire vga_to_hdmi_i_1176_n_0;
  wire vga_to_hdmi_i_1177_n_0;
  wire vga_to_hdmi_i_1178_n_0;
  wire vga_to_hdmi_i_1179_n_0;
  wire vga_to_hdmi_i_117_n_0;
  wire vga_to_hdmi_i_1180_n_0;
  wire vga_to_hdmi_i_1181_n_0;
  wire vga_to_hdmi_i_1182_n_0;
  wire vga_to_hdmi_i_1183_n_0;
  wire vga_to_hdmi_i_1184_n_0;
  wire vga_to_hdmi_i_1185_n_0;
  wire vga_to_hdmi_i_1186_n_0;
  wire vga_to_hdmi_i_1187_n_0;
  wire vga_to_hdmi_i_1188_n_0;
  wire vga_to_hdmi_i_1189_n_0;
  wire vga_to_hdmi_i_118_n_0;
  wire vga_to_hdmi_i_1190_n_0;
  wire vga_to_hdmi_i_1191_n_0;
  wire vga_to_hdmi_i_1192_n_0;
  wire vga_to_hdmi_i_1193_n_0;
  wire vga_to_hdmi_i_1194_n_0;
  wire vga_to_hdmi_i_1195_n_0;
  wire vga_to_hdmi_i_1196_n_0;
  wire vga_to_hdmi_i_1197_n_0;
  wire vga_to_hdmi_i_1198_n_0;
  wire vga_to_hdmi_i_1199_n_0;
  wire vga_to_hdmi_i_119_n_0;
  wire vga_to_hdmi_i_1200_n_0;
  wire vga_to_hdmi_i_1201_n_0;
  wire vga_to_hdmi_i_1202_n_0;
  wire vga_to_hdmi_i_1203_n_0;
  wire vga_to_hdmi_i_1204_n_0;
  wire vga_to_hdmi_i_1205_n_0;
  wire vga_to_hdmi_i_1206_n_0;
  wire vga_to_hdmi_i_1207_n_0;
  wire vga_to_hdmi_i_1208_n_0;
  wire vga_to_hdmi_i_1209_n_0;
  wire vga_to_hdmi_i_120_n_0;
  wire vga_to_hdmi_i_1210_n_0;
  wire vga_to_hdmi_i_1211_n_0;
  wire vga_to_hdmi_i_1212_n_0;
  wire vga_to_hdmi_i_1213_n_0;
  wire vga_to_hdmi_i_1214_n_0;
  wire vga_to_hdmi_i_1215_n_0;
  wire vga_to_hdmi_i_1216_n_0;
  wire vga_to_hdmi_i_1217_n_0;
  wire vga_to_hdmi_i_1218_n_0;
  wire vga_to_hdmi_i_1219_n_0;
  wire vga_to_hdmi_i_121_n_0;
  wire vga_to_hdmi_i_1220_n_0;
  wire vga_to_hdmi_i_1221_n_0;
  wire vga_to_hdmi_i_1222_n_0;
  wire vga_to_hdmi_i_1223_n_0;
  wire vga_to_hdmi_i_1224_n_0;
  wire vga_to_hdmi_i_1225_n_0;
  wire vga_to_hdmi_i_1226_n_0;
  wire vga_to_hdmi_i_1227_n_0;
  wire vga_to_hdmi_i_1228_n_0;
  wire vga_to_hdmi_i_1229_n_0;
  wire vga_to_hdmi_i_122_n_0;
  wire vga_to_hdmi_i_1230_n_0;
  wire vga_to_hdmi_i_1231_n_0;
  wire vga_to_hdmi_i_1232_n_0;
  wire vga_to_hdmi_i_1233_n_0;
  wire vga_to_hdmi_i_1234_n_0;
  wire vga_to_hdmi_i_1235_n_0;
  wire vga_to_hdmi_i_1236_n_0;
  wire vga_to_hdmi_i_1237_n_0;
  wire vga_to_hdmi_i_1238_n_0;
  wire vga_to_hdmi_i_1239_n_0;
  wire vga_to_hdmi_i_123_n_0;
  wire vga_to_hdmi_i_1240_n_0;
  wire vga_to_hdmi_i_1241_n_0;
  wire vga_to_hdmi_i_1242_n_0;
  wire vga_to_hdmi_i_1243_n_0;
  wire vga_to_hdmi_i_1244_n_0;
  wire vga_to_hdmi_i_1245_n_0;
  wire vga_to_hdmi_i_1246_n_0;
  wire vga_to_hdmi_i_1247_n_0;
  wire vga_to_hdmi_i_1248_n_0;
  wire vga_to_hdmi_i_1249_n_0;
  wire vga_to_hdmi_i_124_n_0;
  wire vga_to_hdmi_i_1250_n_0;
  wire vga_to_hdmi_i_1251_n_0;
  wire vga_to_hdmi_i_1252_n_0;
  wire vga_to_hdmi_i_1253_n_0;
  wire vga_to_hdmi_i_1254_n_0;
  wire vga_to_hdmi_i_1255_n_0;
  wire vga_to_hdmi_i_1256_n_0;
  wire vga_to_hdmi_i_1257_n_0;
  wire vga_to_hdmi_i_1258_n_0;
  wire vga_to_hdmi_i_1259_n_0;
  wire vga_to_hdmi_i_125_n_0;
  wire vga_to_hdmi_i_1260_n_0;
  wire vga_to_hdmi_i_1261_n_0;
  wire vga_to_hdmi_i_1262_n_0;
  wire vga_to_hdmi_i_1263_n_0;
  wire vga_to_hdmi_i_1264_n_0;
  wire vga_to_hdmi_i_1265_n_0;
  wire vga_to_hdmi_i_1266_n_0;
  wire vga_to_hdmi_i_1267_n_0;
  wire vga_to_hdmi_i_1268_n_0;
  wire vga_to_hdmi_i_1269_n_0;
  wire vga_to_hdmi_i_126_n_0;
  wire vga_to_hdmi_i_1270_n_0;
  wire vga_to_hdmi_i_1271_n_0;
  wire vga_to_hdmi_i_1272_n_0;
  wire vga_to_hdmi_i_1273_n_0;
  wire vga_to_hdmi_i_1274_n_0;
  wire vga_to_hdmi_i_1275_n_0;
  wire vga_to_hdmi_i_1276_n_0;
  wire vga_to_hdmi_i_1277_n_0;
  wire vga_to_hdmi_i_1278_n_0;
  wire vga_to_hdmi_i_1279_n_0;
  wire vga_to_hdmi_i_127_n_0;
  wire vga_to_hdmi_i_1280_n_0;
  wire vga_to_hdmi_i_1281_n_0;
  wire vga_to_hdmi_i_1282_n_0;
  wire vga_to_hdmi_i_1283_n_0;
  wire vga_to_hdmi_i_1284_n_0;
  wire vga_to_hdmi_i_1285_n_0;
  wire vga_to_hdmi_i_1286_n_0;
  wire vga_to_hdmi_i_1287_n_0;
  wire vga_to_hdmi_i_1288_n_0;
  wire vga_to_hdmi_i_1289_n_0;
  wire vga_to_hdmi_i_128_n_0;
  wire vga_to_hdmi_i_1290_n_0;
  wire vga_to_hdmi_i_1291_n_0;
  wire vga_to_hdmi_i_1292_n_0;
  wire vga_to_hdmi_i_1293_n_0;
  wire vga_to_hdmi_i_1294_n_0;
  wire vga_to_hdmi_i_1295_n_0;
  wire vga_to_hdmi_i_1296_n_0;
  wire vga_to_hdmi_i_1297_n_0;
  wire vga_to_hdmi_i_1298_n_0;
  wire vga_to_hdmi_i_1299_n_0;
  wire vga_to_hdmi_i_129_n_0;
  wire vga_to_hdmi_i_1300_n_0;
  wire vga_to_hdmi_i_1301_n_0;
  wire vga_to_hdmi_i_1302_n_0;
  wire vga_to_hdmi_i_1303_n_0;
  wire vga_to_hdmi_i_1304_n_0;
  wire vga_to_hdmi_i_1305_n_0;
  wire vga_to_hdmi_i_1306_n_0;
  wire vga_to_hdmi_i_1307_n_0;
  wire vga_to_hdmi_i_1308_n_0;
  wire vga_to_hdmi_i_1309_n_0;
  wire vga_to_hdmi_i_130_n_0;
  wire vga_to_hdmi_i_1310_n_0;
  wire vga_to_hdmi_i_1311_n_0;
  wire vga_to_hdmi_i_1312_n_0;
  wire vga_to_hdmi_i_1313_n_0;
  wire vga_to_hdmi_i_1314_n_0;
  wire vga_to_hdmi_i_1315_n_0;
  wire vga_to_hdmi_i_1316_n_0;
  wire vga_to_hdmi_i_1317_n_0;
  wire vga_to_hdmi_i_1318_n_0;
  wire vga_to_hdmi_i_1319_n_0;
  wire vga_to_hdmi_i_131_n_0;
  wire vga_to_hdmi_i_1320_n_0;
  wire vga_to_hdmi_i_1321_n_0;
  wire vga_to_hdmi_i_1322_n_0;
  wire vga_to_hdmi_i_1323_n_0;
  wire vga_to_hdmi_i_1324_n_0;
  wire vga_to_hdmi_i_1325_n_0;
  wire vga_to_hdmi_i_1326_n_0;
  wire vga_to_hdmi_i_1327_n_0;
  wire vga_to_hdmi_i_1328_n_0;
  wire vga_to_hdmi_i_1329_n_0;
  wire vga_to_hdmi_i_132_n_0;
  wire vga_to_hdmi_i_1330_n_0;
  wire vga_to_hdmi_i_1331_n_0;
  wire vga_to_hdmi_i_1332_n_0;
  wire vga_to_hdmi_i_1333_n_0;
  wire vga_to_hdmi_i_1334_n_0;
  wire vga_to_hdmi_i_1335_n_0;
  wire vga_to_hdmi_i_1336_n_0;
  wire vga_to_hdmi_i_1337_n_0;
  wire vga_to_hdmi_i_1338_n_0;
  wire vga_to_hdmi_i_1339_n_0;
  wire vga_to_hdmi_i_133_n_0;
  wire vga_to_hdmi_i_1340_n_0;
  wire vga_to_hdmi_i_1341_n_0;
  wire vga_to_hdmi_i_1342_n_0;
  wire vga_to_hdmi_i_1343_n_0;
  wire vga_to_hdmi_i_1344_n_0;
  wire vga_to_hdmi_i_1345_n_0;
  wire vga_to_hdmi_i_1346_n_0;
  wire vga_to_hdmi_i_1347_n_0;
  wire vga_to_hdmi_i_1348_n_0;
  wire vga_to_hdmi_i_1349_n_0;
  wire vga_to_hdmi_i_134_n_0;
  wire vga_to_hdmi_i_1350_n_0;
  wire vga_to_hdmi_i_1351_n_0;
  wire vga_to_hdmi_i_1352_n_0;
  wire vga_to_hdmi_i_1353_n_0;
  wire vga_to_hdmi_i_1354_n_0;
  wire vga_to_hdmi_i_1355_n_0;
  wire vga_to_hdmi_i_1356_n_0;
  wire vga_to_hdmi_i_1357_n_0;
  wire vga_to_hdmi_i_1358_n_0;
  wire vga_to_hdmi_i_1359_n_0;
  wire vga_to_hdmi_i_135_n_0;
  wire vga_to_hdmi_i_1360_n_0;
  wire vga_to_hdmi_i_1361_n_0;
  wire vga_to_hdmi_i_1362_n_0;
  wire vga_to_hdmi_i_1363_n_0;
  wire vga_to_hdmi_i_1364_n_0;
  wire vga_to_hdmi_i_1365_n_0;
  wire vga_to_hdmi_i_1366_n_0;
  wire vga_to_hdmi_i_1367_n_0;
  wire vga_to_hdmi_i_1368_n_0;
  wire vga_to_hdmi_i_1369_n_0;
  wire vga_to_hdmi_i_1370_n_0;
  wire vga_to_hdmi_i_1371_n_0;
  wire vga_to_hdmi_i_1372_n_0;
  wire vga_to_hdmi_i_1373_n_0;
  wire vga_to_hdmi_i_1374_n_0;
  wire vga_to_hdmi_i_1375_n_0;
  wire vga_to_hdmi_i_1376_n_0;
  wire vga_to_hdmi_i_1377_n_0;
  wire vga_to_hdmi_i_1378_n_0;
  wire vga_to_hdmi_i_1379_n_0;
  wire vga_to_hdmi_i_1380_n_0;
  wire vga_to_hdmi_i_1381_n_0;
  wire vga_to_hdmi_i_1382_n_0;
  wire vga_to_hdmi_i_1383_n_0;
  wire vga_to_hdmi_i_1384_n_0;
  wire vga_to_hdmi_i_1385_n_0;
  wire vga_to_hdmi_i_1386_n_0;
  wire vga_to_hdmi_i_1387_n_0;
  wire vga_to_hdmi_i_1388_n_0;
  wire vga_to_hdmi_i_1389_n_0;
  wire vga_to_hdmi_i_138_0;
  wire vga_to_hdmi_i_1390_n_0;
  wire vga_to_hdmi_i_1391_n_0;
  wire vga_to_hdmi_i_1392_n_0;
  wire vga_to_hdmi_i_1393_n_0;
  wire vga_to_hdmi_i_1394_n_0;
  wire vga_to_hdmi_i_1395_n_0;
  wire vga_to_hdmi_i_1396_n_0;
  wire vga_to_hdmi_i_1397_n_0;
  wire vga_to_hdmi_i_1398_n_0;
  wire vga_to_hdmi_i_1399_n_0;
  wire vga_to_hdmi_i_1400_n_0;
  wire vga_to_hdmi_i_1401_n_0;
  wire vga_to_hdmi_i_1402_n_0;
  wire vga_to_hdmi_i_1403_n_0;
  wire vga_to_hdmi_i_1404_n_0;
  wire vga_to_hdmi_i_1405_n_0;
  wire vga_to_hdmi_i_1406_n_0;
  wire vga_to_hdmi_i_1407_n_0;
  wire vga_to_hdmi_i_1408_n_0;
  wire vga_to_hdmi_i_1409_n_0;
  wire vga_to_hdmi_i_1410_n_0;
  wire vga_to_hdmi_i_1411_n_0;
  wire vga_to_hdmi_i_1412_n_0;
  wire vga_to_hdmi_i_1413_n_0;
  wire vga_to_hdmi_i_1414_n_0;
  wire vga_to_hdmi_i_1415_n_0;
  wire vga_to_hdmi_i_1416_n_0;
  wire vga_to_hdmi_i_1417_n_0;
  wire vga_to_hdmi_i_1418_n_0;
  wire vga_to_hdmi_i_1419_n_0;
  wire vga_to_hdmi_i_1420_n_0;
  wire vga_to_hdmi_i_1421_n_0;
  wire vga_to_hdmi_i_1422_n_0;
  wire vga_to_hdmi_i_1423_n_0;
  wire vga_to_hdmi_i_1424_n_0;
  wire vga_to_hdmi_i_1425_n_0;
  wire vga_to_hdmi_i_1426_n_0;
  wire vga_to_hdmi_i_1427_n_0;
  wire vga_to_hdmi_i_1428_n_0;
  wire vga_to_hdmi_i_1429_n_0;
  wire vga_to_hdmi_i_142_0;
  wire vga_to_hdmi_i_1430_n_0;
  wire vga_to_hdmi_i_1431_n_0;
  wire vga_to_hdmi_i_1432_n_0;
  wire vga_to_hdmi_i_1433_n_0;
  wire vga_to_hdmi_i_1434_n_0;
  wire vga_to_hdmi_i_1435_n_0;
  wire vga_to_hdmi_i_1436_n_0;
  wire vga_to_hdmi_i_1437_n_0;
  wire vga_to_hdmi_i_1438_n_0;
  wire vga_to_hdmi_i_1439_n_0;
  wire vga_to_hdmi_i_1440_n_0;
  wire vga_to_hdmi_i_1441_n_0;
  wire vga_to_hdmi_i_1442_n_0;
  wire vga_to_hdmi_i_1443_n_0;
  wire vga_to_hdmi_i_1444_n_0;
  wire vga_to_hdmi_i_1445_n_0;
  wire vga_to_hdmi_i_1446_n_0;
  wire vga_to_hdmi_i_1447_n_0;
  wire vga_to_hdmi_i_1448_n_0;
  wire vga_to_hdmi_i_1449_n_0;
  wire vga_to_hdmi_i_144_n_0;
  wire vga_to_hdmi_i_1450_n_0;
  wire vga_to_hdmi_i_1451_n_0;
  wire vga_to_hdmi_i_1452_n_0;
  wire vga_to_hdmi_i_1453_n_0;
  wire vga_to_hdmi_i_1454_n_0;
  wire vga_to_hdmi_i_1455_n_0;
  wire vga_to_hdmi_i_1456_n_0;
  wire vga_to_hdmi_i_1457_n_0;
  wire vga_to_hdmi_i_1458_n_0;
  wire vga_to_hdmi_i_1459_n_0;
  wire vga_to_hdmi_i_145_n_0;
  wire vga_to_hdmi_i_1460_n_0;
  wire vga_to_hdmi_i_1461_n_0;
  wire vga_to_hdmi_i_1462_n_0;
  wire vga_to_hdmi_i_1463_n_0;
  wire vga_to_hdmi_i_1464_n_0;
  wire vga_to_hdmi_i_1465_n_0;
  wire vga_to_hdmi_i_1466_n_0;
  wire vga_to_hdmi_i_1467_n_0;
  wire vga_to_hdmi_i_1468_n_0;
  wire vga_to_hdmi_i_1469_n_0;
  wire vga_to_hdmi_i_146_n_0;
  wire vga_to_hdmi_i_1470_n_0;
  wire vga_to_hdmi_i_1471_n_0;
  wire vga_to_hdmi_i_1472_n_0;
  wire vga_to_hdmi_i_1473_n_0;
  wire vga_to_hdmi_i_1474_n_0;
  wire vga_to_hdmi_i_1475_n_0;
  wire vga_to_hdmi_i_1476_n_0;
  wire vga_to_hdmi_i_1477_n_0;
  wire vga_to_hdmi_i_1478_n_0;
  wire vga_to_hdmi_i_1479_n_0;
  wire vga_to_hdmi_i_147_n_0;
  wire vga_to_hdmi_i_1480_n_0;
  wire vga_to_hdmi_i_1481_n_0;
  wire vga_to_hdmi_i_1482_n_0;
  wire vga_to_hdmi_i_1483_n_0;
  wire vga_to_hdmi_i_1484_n_0;
  wire vga_to_hdmi_i_1485_n_0;
  wire vga_to_hdmi_i_1486_n_0;
  wire vga_to_hdmi_i_1487_n_0;
  wire vga_to_hdmi_i_1488_n_0;
  wire vga_to_hdmi_i_1489_n_0;
  wire vga_to_hdmi_i_148_n_0;
  wire vga_to_hdmi_i_1490_n_0;
  wire vga_to_hdmi_i_1491_n_0;
  wire vga_to_hdmi_i_1492_n_0;
  wire vga_to_hdmi_i_1493_n_0;
  wire vga_to_hdmi_i_1494_n_0;
  wire vga_to_hdmi_i_1495_n_0;
  wire vga_to_hdmi_i_1496_n_0;
  wire vga_to_hdmi_i_1497_n_0;
  wire vga_to_hdmi_i_1498_n_0;
  wire vga_to_hdmi_i_1499_n_0;
  wire vga_to_hdmi_i_149_n_0;
  wire vga_to_hdmi_i_1500_n_0;
  wire vga_to_hdmi_i_1501_n_0;
  wire vga_to_hdmi_i_1502_n_0;
  wire vga_to_hdmi_i_1503_n_0;
  wire vga_to_hdmi_i_1504_n_0;
  wire vga_to_hdmi_i_1505_n_0;
  wire vga_to_hdmi_i_1506_n_0;
  wire vga_to_hdmi_i_1507_n_0;
  wire vga_to_hdmi_i_1508_n_0;
  wire vga_to_hdmi_i_1509_n_0;
  wire vga_to_hdmi_i_150_n_0;
  wire vga_to_hdmi_i_1510_n_0;
  wire vga_to_hdmi_i_1511_n_0;
  wire vga_to_hdmi_i_1512_n_0;
  wire vga_to_hdmi_i_1513_n_0;
  wire vga_to_hdmi_i_1514_n_0;
  wire vga_to_hdmi_i_1515_n_0;
  wire vga_to_hdmi_i_1516_n_0;
  wire vga_to_hdmi_i_1517_n_0;
  wire vga_to_hdmi_i_1518_n_0;
  wire vga_to_hdmi_i_1519_n_0;
  wire vga_to_hdmi_i_151_n_0;
  wire vga_to_hdmi_i_1520_n_0;
  wire vga_to_hdmi_i_1521_n_0;
  wire vga_to_hdmi_i_1522_n_0;
  wire vga_to_hdmi_i_1523_n_0;
  wire vga_to_hdmi_i_1524_n_0;
  wire vga_to_hdmi_i_1525_n_0;
  wire vga_to_hdmi_i_1526_n_0;
  wire vga_to_hdmi_i_1527_n_0;
  wire vga_to_hdmi_i_1528_n_0;
  wire vga_to_hdmi_i_1529_n_0;
  wire vga_to_hdmi_i_152_n_0;
  wire vga_to_hdmi_i_1530_n_0;
  wire vga_to_hdmi_i_1531_n_0;
  wire vga_to_hdmi_i_1532_n_0;
  wire vga_to_hdmi_i_1533_n_0;
  wire vga_to_hdmi_i_1534_n_0;
  wire vga_to_hdmi_i_1535_n_0;
  wire vga_to_hdmi_i_1536_n_0;
  wire vga_to_hdmi_i_1537_n_0;
  wire vga_to_hdmi_i_1538_n_0;
  wire vga_to_hdmi_i_1539_n_0;
  wire vga_to_hdmi_i_153_n_0;
  wire vga_to_hdmi_i_1540_n_0;
  wire vga_to_hdmi_i_1541_n_0;
  wire vga_to_hdmi_i_1542_n_0;
  wire vga_to_hdmi_i_1543_n_0;
  wire vga_to_hdmi_i_1544_n_0;
  wire vga_to_hdmi_i_1545_n_0;
  wire vga_to_hdmi_i_1546_n_0;
  wire vga_to_hdmi_i_1547_n_0;
  wire vga_to_hdmi_i_1548_n_0;
  wire vga_to_hdmi_i_1549_n_0;
  wire vga_to_hdmi_i_154_n_0;
  wire vga_to_hdmi_i_1550_n_0;
  wire vga_to_hdmi_i_1551_n_0;
  wire vga_to_hdmi_i_1552_n_0;
  wire vga_to_hdmi_i_1553_n_0;
  wire vga_to_hdmi_i_1554_n_0;
  wire vga_to_hdmi_i_1555_n_0;
  wire vga_to_hdmi_i_1556_n_0;
  wire vga_to_hdmi_i_1557_n_0;
  wire vga_to_hdmi_i_1558_n_0;
  wire vga_to_hdmi_i_1559_n_0;
  wire vga_to_hdmi_i_155_n_0;
  wire vga_to_hdmi_i_1560_n_0;
  wire vga_to_hdmi_i_1561_n_0;
  wire vga_to_hdmi_i_1562_n_0;
  wire vga_to_hdmi_i_1563_n_0;
  wire vga_to_hdmi_i_1564_n_0;
  wire vga_to_hdmi_i_1565_n_0;
  wire vga_to_hdmi_i_1566_n_0;
  wire vga_to_hdmi_i_1567_n_0;
  wire vga_to_hdmi_i_1568_n_0;
  wire vga_to_hdmi_i_156_n_0;
  wire vga_to_hdmi_i_157_n_0;
  wire vga_to_hdmi_i_158_n_0;
  wire vga_to_hdmi_i_159_n_0;
  wire vga_to_hdmi_i_15_n_0;
  wire vga_to_hdmi_i_160_n_0;
  wire vga_to_hdmi_i_161_n_0;
  wire vga_to_hdmi_i_162_n_0;
  wire vga_to_hdmi_i_163_n_0;
  wire vga_to_hdmi_i_164_n_0;
  wire vga_to_hdmi_i_165_n_0;
  wire vga_to_hdmi_i_166_n_0;
  wire vga_to_hdmi_i_167_n_0;
  wire vga_to_hdmi_i_168_n_0;
  wire vga_to_hdmi_i_169_n_0;
  wire vga_to_hdmi_i_16_n_0;
  wire vga_to_hdmi_i_170_n_0;
  wire vga_to_hdmi_i_171_n_0;
  wire vga_to_hdmi_i_1727_n_0;
  wire vga_to_hdmi_i_1728_n_0;
  wire vga_to_hdmi_i_1729_n_0;
  wire vga_to_hdmi_i_172_n_0;
  wire vga_to_hdmi_i_1730_n_0;
  wire vga_to_hdmi_i_1731_n_0;
  wire vga_to_hdmi_i_1732_n_0;
  wire vga_to_hdmi_i_1733_n_0;
  wire vga_to_hdmi_i_1734_n_0;
  wire vga_to_hdmi_i_1735_n_0;
  wire vga_to_hdmi_i_1736_n_0;
  wire vga_to_hdmi_i_1737_n_0;
  wire vga_to_hdmi_i_1738_n_0;
  wire vga_to_hdmi_i_1739_n_0;
  wire vga_to_hdmi_i_173_n_0;
  wire vga_to_hdmi_i_1740_n_0;
  wire vga_to_hdmi_i_1741_n_0;
  wire vga_to_hdmi_i_1742_n_0;
  wire vga_to_hdmi_i_1743_n_0;
  wire vga_to_hdmi_i_1744_n_0;
  wire vga_to_hdmi_i_1745_n_0;
  wire vga_to_hdmi_i_1746_n_0;
  wire vga_to_hdmi_i_1747_n_0;
  wire vga_to_hdmi_i_1748_n_0;
  wire vga_to_hdmi_i_1749_n_0;
  wire vga_to_hdmi_i_174_n_0;
  wire vga_to_hdmi_i_1750_n_0;
  wire vga_to_hdmi_i_1751_n_0;
  wire vga_to_hdmi_i_1752_n_0;
  wire vga_to_hdmi_i_1753_n_0;
  wire vga_to_hdmi_i_1754_n_0;
  wire vga_to_hdmi_i_1755_n_0;
  wire vga_to_hdmi_i_1756_n_0;
  wire vga_to_hdmi_i_1757_n_0;
  wire vga_to_hdmi_i_1758_n_0;
  wire vga_to_hdmi_i_1759_n_0;
  wire vga_to_hdmi_i_175_n_0;
  wire vga_to_hdmi_i_1760_n_0;
  wire vga_to_hdmi_i_1761_n_0;
  wire vga_to_hdmi_i_1762_n_0;
  wire vga_to_hdmi_i_1763_n_0;
  wire vga_to_hdmi_i_1764_n_0;
  wire vga_to_hdmi_i_1765_n_0;
  wire vga_to_hdmi_i_1766_n_0;
  wire vga_to_hdmi_i_1767_n_0;
  wire vga_to_hdmi_i_1768_n_0;
  wire vga_to_hdmi_i_1769_n_0;
  wire vga_to_hdmi_i_176_n_0;
  wire vga_to_hdmi_i_1770_n_0;
  wire vga_to_hdmi_i_1771_n_0;
  wire vga_to_hdmi_i_1772_n_0;
  wire vga_to_hdmi_i_1773_n_0;
  wire vga_to_hdmi_i_1774_n_0;
  wire vga_to_hdmi_i_1775_n_0;
  wire vga_to_hdmi_i_1776_n_0;
  wire vga_to_hdmi_i_1777_n_0;
  wire vga_to_hdmi_i_1778_n_0;
  wire vga_to_hdmi_i_1779_n_0;
  wire vga_to_hdmi_i_177_n_0;
  wire vga_to_hdmi_i_1780_n_0;
  wire vga_to_hdmi_i_1781_n_0;
  wire vga_to_hdmi_i_1782_n_0;
  wire vga_to_hdmi_i_1783_n_0;
  wire vga_to_hdmi_i_1784_n_0;
  wire vga_to_hdmi_i_1785_n_0;
  wire vga_to_hdmi_i_1786_n_0;
  wire vga_to_hdmi_i_1787_n_0;
  wire vga_to_hdmi_i_1788_n_0;
  wire vga_to_hdmi_i_1789_n_0;
  wire vga_to_hdmi_i_178_n_0;
  wire vga_to_hdmi_i_1790_n_0;
  wire vga_to_hdmi_i_1791_n_0;
  wire vga_to_hdmi_i_1792_n_0;
  wire vga_to_hdmi_i_1793_n_0;
  wire vga_to_hdmi_i_1794_n_0;
  wire vga_to_hdmi_i_1795_n_0;
  wire vga_to_hdmi_i_1796_n_0;
  wire vga_to_hdmi_i_1797_n_0;
  wire vga_to_hdmi_i_1798_n_0;
  wire vga_to_hdmi_i_1799_n_0;
  wire vga_to_hdmi_i_179_n_0;
  wire vga_to_hdmi_i_17_n_0;
  wire vga_to_hdmi_i_1800_n_0;
  wire vga_to_hdmi_i_1801_n_0;
  wire vga_to_hdmi_i_1802_n_0;
  wire vga_to_hdmi_i_1803_n_0;
  wire vga_to_hdmi_i_1804_n_0;
  wire vga_to_hdmi_i_1805_n_0;
  wire vga_to_hdmi_i_1806_n_0;
  wire vga_to_hdmi_i_1807_n_0;
  wire vga_to_hdmi_i_1808_n_0;
  wire vga_to_hdmi_i_1809_n_0;
  wire vga_to_hdmi_i_180_n_0;
  wire vga_to_hdmi_i_1810_n_0;
  wire vga_to_hdmi_i_1811_n_0;
  wire vga_to_hdmi_i_1812_n_0;
  wire vga_to_hdmi_i_1813_n_0;
  wire vga_to_hdmi_i_1814_n_0;
  wire vga_to_hdmi_i_1815_n_0;
  wire vga_to_hdmi_i_1816_n_0;
  wire vga_to_hdmi_i_1817_n_0;
  wire vga_to_hdmi_i_1818_n_0;
  wire vga_to_hdmi_i_1819_n_0;
  wire vga_to_hdmi_i_181_n_0;
  wire vga_to_hdmi_i_1820_n_0;
  wire vga_to_hdmi_i_1821_n_0;
  wire vga_to_hdmi_i_1822_n_0;
  wire vga_to_hdmi_i_1823_n_0;
  wire vga_to_hdmi_i_1824_n_0;
  wire vga_to_hdmi_i_1825_n_0;
  wire vga_to_hdmi_i_1826_n_0;
  wire vga_to_hdmi_i_1827_n_0;
  wire vga_to_hdmi_i_1828_n_0;
  wire vga_to_hdmi_i_1829_n_0;
  wire vga_to_hdmi_i_182_n_0;
  wire vga_to_hdmi_i_1830_n_0;
  wire vga_to_hdmi_i_1831_n_0;
  wire vga_to_hdmi_i_1832_n_0;
  wire vga_to_hdmi_i_1833_n_0;
  wire vga_to_hdmi_i_1834_n_0;
  wire vga_to_hdmi_i_1835_n_0;
  wire vga_to_hdmi_i_1836_n_0;
  wire vga_to_hdmi_i_1837_n_0;
  wire vga_to_hdmi_i_1838_n_0;
  wire vga_to_hdmi_i_1839_n_0;
  wire vga_to_hdmi_i_183_n_0;
  wire vga_to_hdmi_i_1840_n_0;
  wire vga_to_hdmi_i_1841_n_0;
  wire vga_to_hdmi_i_1842_n_0;
  wire vga_to_hdmi_i_1843_n_0;
  wire vga_to_hdmi_i_1844_n_0;
  wire vga_to_hdmi_i_1845_n_0;
  wire vga_to_hdmi_i_1846_n_0;
  wire vga_to_hdmi_i_1847_n_0;
  wire vga_to_hdmi_i_1848_n_0;
  wire vga_to_hdmi_i_1849_n_0;
  wire vga_to_hdmi_i_184_n_0;
  wire vga_to_hdmi_i_1850_n_0;
  wire vga_to_hdmi_i_1851_n_0;
  wire vga_to_hdmi_i_1852_n_0;
  wire vga_to_hdmi_i_1853_n_0;
  wire vga_to_hdmi_i_1854_n_0;
  wire vga_to_hdmi_i_185_n_0;
  wire vga_to_hdmi_i_186_n_0;
  wire vga_to_hdmi_i_187_n_0;
  wire vga_to_hdmi_i_188_n_0;
  wire vga_to_hdmi_i_189_n_0;
  wire vga_to_hdmi_i_18_0;
  wire vga_to_hdmi_i_18_1;
  wire vga_to_hdmi_i_18_n_0;
  wire vga_to_hdmi_i_190_n_0;
  wire vga_to_hdmi_i_191_n_0;
  wire vga_to_hdmi_i_19_n_0;
  wire vga_to_hdmi_i_20_n_0;
  wire vga_to_hdmi_i_21_n_0;
  wire vga_to_hdmi_i_221_n_0;
  wire vga_to_hdmi_i_222_n_0;
  wire vga_to_hdmi_i_224_n_0;
  wire vga_to_hdmi_i_226_n_0;
  wire vga_to_hdmi_i_228_n_0;
  wire vga_to_hdmi_i_229_n_0;
  wire vga_to_hdmi_i_22_n_0;
  wire vga_to_hdmi_i_230_n_0;
  wire vga_to_hdmi_i_231_n_0;
  wire vga_to_hdmi_i_232_n_0;
  wire vga_to_hdmi_i_233_n_0;
  wire vga_to_hdmi_i_234_n_0;
  wire vga_to_hdmi_i_235_n_0;
  wire vga_to_hdmi_i_236_n_0;
  wire vga_to_hdmi_i_237_n_0;
  wire vga_to_hdmi_i_238_n_0;
  wire vga_to_hdmi_i_239_n_0;
  wire vga_to_hdmi_i_23_n_0;
  wire vga_to_hdmi_i_240_n_0;
  wire vga_to_hdmi_i_241_n_0;
  wire vga_to_hdmi_i_242_n_0;
  wire vga_to_hdmi_i_243_n_0;
  wire vga_to_hdmi_i_244_n_0;
  wire vga_to_hdmi_i_245_n_0;
  wire vga_to_hdmi_i_246_n_0;
  wire vga_to_hdmi_i_247_n_0;
  wire vga_to_hdmi_i_24_n_0;
  wire vga_to_hdmi_i_255_n_0;
  wire vga_to_hdmi_i_256_n_0;
  wire vga_to_hdmi_i_257_n_0;
  wire vga_to_hdmi_i_258_n_0;
  wire vga_to_hdmi_i_259_n_0;
  wire vga_to_hdmi_i_260_n_0;
  wire vga_to_hdmi_i_261_n_0;
  wire vga_to_hdmi_i_262_n_0;
  wire vga_to_hdmi_i_263_n_0;
  wire vga_to_hdmi_i_264_n_0;
  wire vga_to_hdmi_i_265_n_0;
  wire vga_to_hdmi_i_266_n_0;
  wire vga_to_hdmi_i_268_n_0;
  wire vga_to_hdmi_i_269_n_0;
  wire vga_to_hdmi_i_270_n_0;
  wire vga_to_hdmi_i_271_n_0;
  wire vga_to_hdmi_i_272_n_0;
  wire vga_to_hdmi_i_273_n_0;
  wire vga_to_hdmi_i_274_n_0;
  wire vga_to_hdmi_i_275_n_0;
  wire vga_to_hdmi_i_276_n_0;
  wire vga_to_hdmi_i_277_n_0;
  wire vga_to_hdmi_i_278_n_0;
  wire vga_to_hdmi_i_279_n_0;
  wire vga_to_hdmi_i_280_n_0;
  wire vga_to_hdmi_i_281_n_0;
  wire vga_to_hdmi_i_282_n_0;
  wire vga_to_hdmi_i_283_n_0;
  wire vga_to_hdmi_i_284_n_0;
  wire vga_to_hdmi_i_285_n_0;
  wire vga_to_hdmi_i_286_n_0;
  wire vga_to_hdmi_i_287_n_0;
  wire vga_to_hdmi_i_288_n_0;
  wire vga_to_hdmi_i_289_n_0;
  wire vga_to_hdmi_i_290_n_0;
  wire vga_to_hdmi_i_291_n_0;
  wire vga_to_hdmi_i_292_n_0;
  wire vga_to_hdmi_i_293_n_0;
  wire vga_to_hdmi_i_294_n_0;
  wire vga_to_hdmi_i_295_n_0;
  wire vga_to_hdmi_i_296_n_0;
  wire vga_to_hdmi_i_297_n_0;
  wire vga_to_hdmi_i_298_n_0;
  wire vga_to_hdmi_i_299_n_0;
  wire vga_to_hdmi_i_301_n_0;
  wire vga_to_hdmi_i_302_n_0;
  wire vga_to_hdmi_i_303_n_0;
  wire vga_to_hdmi_i_304_n_0;
  wire vga_to_hdmi_i_305_n_0;
  wire vga_to_hdmi_i_306_n_0;
  wire vga_to_hdmi_i_307_n_0;
  wire vga_to_hdmi_i_308_n_0;
  wire vga_to_hdmi_i_309_n_0;
  wire vga_to_hdmi_i_310_n_0;
  wire vga_to_hdmi_i_311_n_0;
  wire vga_to_hdmi_i_312_n_0;
  wire vga_to_hdmi_i_313_n_0;
  wire vga_to_hdmi_i_314_n_0;
  wire vga_to_hdmi_i_315_n_0;
  wire vga_to_hdmi_i_316_n_0;
  wire vga_to_hdmi_i_317_n_0;
  wire vga_to_hdmi_i_318_n_0;
  wire vga_to_hdmi_i_319_n_0;
  wire vga_to_hdmi_i_320_n_0;
  wire vga_to_hdmi_i_321_n_0;
  wire vga_to_hdmi_i_322_n_0;
  wire vga_to_hdmi_i_323_n_0;
  wire vga_to_hdmi_i_324_n_0;
  wire vga_to_hdmi_i_325_n_0;
  wire vga_to_hdmi_i_326_n_0;
  wire vga_to_hdmi_i_327_n_0;
  wire vga_to_hdmi_i_328_n_0;
  wire vga_to_hdmi_i_329_n_0;
  wire vga_to_hdmi_i_330_n_0;
  wire vga_to_hdmi_i_331_n_0;
  wire vga_to_hdmi_i_332_n_0;
  wire vga_to_hdmi_i_333_n_0;
  wire vga_to_hdmi_i_334_n_0;
  wire vga_to_hdmi_i_335_n_0;
  wire vga_to_hdmi_i_336_n_0;
  wire vga_to_hdmi_i_337_n_0;
  wire vga_to_hdmi_i_338_n_0;
  wire vga_to_hdmi_i_339_n_0;
  wire vga_to_hdmi_i_340_n_0;
  wire vga_to_hdmi_i_341_n_0;
  wire vga_to_hdmi_i_342_n_0;
  wire vga_to_hdmi_i_343_n_0;
  wire vga_to_hdmi_i_344_n_0;
  wire vga_to_hdmi_i_345_n_0;
  wire vga_to_hdmi_i_346_n_0;
  wire vga_to_hdmi_i_347_n_0;
  wire vga_to_hdmi_i_348_n_0;
  wire vga_to_hdmi_i_349_n_0;
  wire vga_to_hdmi_i_350_n_0;
  wire vga_to_hdmi_i_351_n_0;
  wire vga_to_hdmi_i_352_n_0;
  wire vga_to_hdmi_i_353_n_0;
  wire vga_to_hdmi_i_354_n_0;
  wire vga_to_hdmi_i_355_n_0;
  wire vga_to_hdmi_i_356_n_0;
  wire vga_to_hdmi_i_357_n_0;
  wire vga_to_hdmi_i_358_n_0;
  wire vga_to_hdmi_i_359_n_0;
  wire vga_to_hdmi_i_360_n_0;
  wire vga_to_hdmi_i_361_n_0;
  wire vga_to_hdmi_i_362_n_0;
  wire vga_to_hdmi_i_363_n_0;
  wire vga_to_hdmi_i_364_n_0;
  wire vga_to_hdmi_i_366_n_0;
  wire vga_to_hdmi_i_367_n_0;
  wire vga_to_hdmi_i_368_n_0;
  wire vga_to_hdmi_i_369_n_0;
  wire vga_to_hdmi_i_370_n_0;
  wire vga_to_hdmi_i_371_n_0;
  wire vga_to_hdmi_i_372_n_0;
  wire vga_to_hdmi_i_373_n_0;
  wire vga_to_hdmi_i_374_n_0;
  wire vga_to_hdmi_i_375_n_0;
  wire vga_to_hdmi_i_376_n_0;
  wire vga_to_hdmi_i_377_n_0;
  wire vga_to_hdmi_i_378_n_0;
  wire vga_to_hdmi_i_379_n_0;
  wire vga_to_hdmi_i_380_n_0;
  wire vga_to_hdmi_i_381_n_0;
  wire vga_to_hdmi_i_382_n_0;
  wire vga_to_hdmi_i_383_n_0;
  wire vga_to_hdmi_i_384_n_0;
  wire vga_to_hdmi_i_385_n_0;
  wire vga_to_hdmi_i_386_n_0;
  wire vga_to_hdmi_i_387_n_0;
  wire vga_to_hdmi_i_388_n_0;
  wire vga_to_hdmi_i_389_n_0;
  wire vga_to_hdmi_i_390_n_0;
  wire vga_to_hdmi_i_391_n_0;
  wire vga_to_hdmi_i_392_n_0;
  wire vga_to_hdmi_i_393_n_0;
  wire vga_to_hdmi_i_394_n_0;
  wire vga_to_hdmi_i_395_n_0;
  wire vga_to_hdmi_i_396_n_0;
  wire vga_to_hdmi_i_397_n_0;
  wire vga_to_hdmi_i_399_n_0;
  wire vga_to_hdmi_i_400_n_0;
  wire vga_to_hdmi_i_401_n_0;
  wire vga_to_hdmi_i_402_n_0;
  wire vga_to_hdmi_i_403_n_0;
  wire vga_to_hdmi_i_404_n_0;
  wire vga_to_hdmi_i_405_n_0;
  wire vga_to_hdmi_i_406_n_0;
  wire vga_to_hdmi_i_407_n_0;
  wire vga_to_hdmi_i_408_n_0;
  wire vga_to_hdmi_i_409_n_0;
  wire vga_to_hdmi_i_40_0;
  wire vga_to_hdmi_i_410_n_0;
  wire vga_to_hdmi_i_411_n_0;
  wire vga_to_hdmi_i_412_n_0;
  wire vga_to_hdmi_i_413_n_0;
  wire vga_to_hdmi_i_414_n_0;
  wire vga_to_hdmi_i_415_n_0;
  wire vga_to_hdmi_i_416_n_0;
  wire vga_to_hdmi_i_417_n_0;
  wire vga_to_hdmi_i_418_n_0;
  wire vga_to_hdmi_i_419_n_0;
  wire vga_to_hdmi_i_420_n_0;
  wire vga_to_hdmi_i_421_n_0;
  wire vga_to_hdmi_i_422_n_0;
  wire vga_to_hdmi_i_423_n_0;
  wire vga_to_hdmi_i_424_n_0;
  wire vga_to_hdmi_i_425_n_0;
  wire vga_to_hdmi_i_426_n_0;
  wire vga_to_hdmi_i_427_n_0;
  wire vga_to_hdmi_i_428_n_0;
  wire vga_to_hdmi_i_429_n_0;
  wire vga_to_hdmi_i_430_n_0;
  wire vga_to_hdmi_i_432_n_0;
  wire vga_to_hdmi_i_433_n_0;
  wire vga_to_hdmi_i_434_n_0;
  wire vga_to_hdmi_i_435_n_0;
  wire vga_to_hdmi_i_436_n_0;
  wire vga_to_hdmi_i_437_n_0;
  wire vga_to_hdmi_i_438_n_0;
  wire vga_to_hdmi_i_439_n_0;
  wire vga_to_hdmi_i_440_n_0;
  wire vga_to_hdmi_i_441_n_0;
  wire vga_to_hdmi_i_442_n_0;
  wire vga_to_hdmi_i_443_n_0;
  wire vga_to_hdmi_i_444_n_0;
  wire vga_to_hdmi_i_445_n_0;
  wire vga_to_hdmi_i_446_n_0;
  wire vga_to_hdmi_i_447_n_0;
  wire vga_to_hdmi_i_448_n_0;
  wire vga_to_hdmi_i_449_n_0;
  wire vga_to_hdmi_i_450_n_0;
  wire vga_to_hdmi_i_451_n_0;
  wire vga_to_hdmi_i_452_n_0;
  wire vga_to_hdmi_i_453_n_0;
  wire vga_to_hdmi_i_454_n_0;
  wire vga_to_hdmi_i_455_n_0;
  wire vga_to_hdmi_i_456_n_0;
  wire vga_to_hdmi_i_457_n_0;
  wire vga_to_hdmi_i_458_n_0;
  wire vga_to_hdmi_i_459_n_0;
  wire vga_to_hdmi_i_46_0;
  wire vga_to_hdmi_i_489_n_0;
  wire vga_to_hdmi_i_490_n_0;
  wire vga_to_hdmi_i_491_n_0;
  wire vga_to_hdmi_i_492_n_0;
  wire vga_to_hdmi_i_496_n_0;
  wire vga_to_hdmi_i_497_n_0;
  wire vga_to_hdmi_i_505_n_0;
  wire vga_to_hdmi_i_506_n_0;
  wire [3:0]vga_to_hdmi_i_50_0;
  wire vga_to_hdmi_i_512_n_0;
  wire vga_to_hdmi_i_513_n_0;
  wire vga_to_hdmi_i_514_n_0;
  wire vga_to_hdmi_i_515_n_0;
  wire vga_to_hdmi_i_516_n_0;
  wire vga_to_hdmi_i_517_n_0;
  wire vga_to_hdmi_i_518_n_0;
  wire vga_to_hdmi_i_519_n_0;
  wire vga_to_hdmi_i_520_n_0;
  wire vga_to_hdmi_i_521_n_0;
  wire vga_to_hdmi_i_522_n_0;
  wire vga_to_hdmi_i_523_n_0;
  wire vga_to_hdmi_i_524_n_0;
  wire vga_to_hdmi_i_525_n_0;
  wire vga_to_hdmi_i_526_n_0;
  wire vga_to_hdmi_i_527_n_0;
  wire vga_to_hdmi_i_528_n_0;
  wire vga_to_hdmi_i_529_n_0;
  wire vga_to_hdmi_i_52_n_0;
  wire vga_to_hdmi_i_530_n_0;
  wire vga_to_hdmi_i_531_n_0;
  wire vga_to_hdmi_i_532_n_0;
  wire vga_to_hdmi_i_533_n_0;
  wire vga_to_hdmi_i_534_n_0;
  wire vga_to_hdmi_i_535_n_0;
  wire vga_to_hdmi_i_536_n_0;
  wire vga_to_hdmi_i_537_n_0;
  wire vga_to_hdmi_i_538_n_0;
  wire vga_to_hdmi_i_539_n_0;
  wire vga_to_hdmi_i_53_n_0;
  wire vga_to_hdmi_i_540_n_0;
  wire vga_to_hdmi_i_541_n_0;
  wire vga_to_hdmi_i_542_n_0;
  wire vga_to_hdmi_i_543_n_0;
  wire vga_to_hdmi_i_544_n_0;
  wire vga_to_hdmi_i_545_n_0;
  wire vga_to_hdmi_i_546_n_0;
  wire vga_to_hdmi_i_547_n_0;
  wire vga_to_hdmi_i_548_n_0;
  wire vga_to_hdmi_i_549_n_0;
  wire vga_to_hdmi_i_550_n_0;
  wire vga_to_hdmi_i_551_n_0;
  wire vga_to_hdmi_i_564_n_0;
  wire vga_to_hdmi_i_565_n_0;
  wire vga_to_hdmi_i_566_n_0;
  wire vga_to_hdmi_i_567_n_0;
  wire vga_to_hdmi_i_568_n_0;
  wire vga_to_hdmi_i_569_n_0;
  wire vga_to_hdmi_i_56_0;
  wire vga_to_hdmi_i_570_n_0;
  wire vga_to_hdmi_i_571_n_0;
  wire vga_to_hdmi_i_572_n_0;
  wire vga_to_hdmi_i_573_n_0;
  wire vga_to_hdmi_i_574_n_0;
  wire vga_to_hdmi_i_575_n_0;
  wire vga_to_hdmi_i_576_n_0;
  wire vga_to_hdmi_i_577_n_0;
  wire vga_to_hdmi_i_578_n_0;
  wire vga_to_hdmi_i_579_n_0;
  wire vga_to_hdmi_i_580_n_0;
  wire vga_to_hdmi_i_581_n_0;
  wire vga_to_hdmi_i_582_n_0;
  wire vga_to_hdmi_i_583_n_0;
  wire vga_to_hdmi_i_584_n_0;
  wire vga_to_hdmi_i_585_n_0;
  wire vga_to_hdmi_i_586_n_0;
  wire vga_to_hdmi_i_587_n_0;
  wire vga_to_hdmi_i_588_n_0;
  wire vga_to_hdmi_i_589_n_0;
  wire vga_to_hdmi_i_590_n_0;
  wire vga_to_hdmi_i_591_n_0;
  wire vga_to_hdmi_i_592_n_0;
  wire vga_to_hdmi_i_593_n_0;
  wire vga_to_hdmi_i_594_n_0;
  wire vga_to_hdmi_i_595_n_0;
  wire vga_to_hdmi_i_596_n_0;
  wire vga_to_hdmi_i_597_n_0;
  wire vga_to_hdmi_i_598_n_0;
  wire vga_to_hdmi_i_599_n_0;
  wire vga_to_hdmi_i_600_n_0;
  wire vga_to_hdmi_i_601_n_0;
  wire vga_to_hdmi_i_602_n_0;
  wire vga_to_hdmi_i_603_n_0;
  wire vga_to_hdmi_i_604_n_0;
  wire vga_to_hdmi_i_605_n_0;
  wire vga_to_hdmi_i_606_n_0;
  wire vga_to_hdmi_i_607_n_0;
  wire vga_to_hdmi_i_608_n_0;
  wire vga_to_hdmi_i_609_n_0;
  wire vga_to_hdmi_i_60_0;
  wire vga_to_hdmi_i_610_n_0;
  wire vga_to_hdmi_i_611_n_0;
  wire vga_to_hdmi_i_612_n_0;
  wire vga_to_hdmi_i_613_n_0;
  wire vga_to_hdmi_i_614_n_0;
  wire vga_to_hdmi_i_615_n_0;
  wire vga_to_hdmi_i_616_n_0;
  wire vga_to_hdmi_i_617_n_0;
  wire vga_to_hdmi_i_618_n_0;
  wire vga_to_hdmi_i_619_n_0;
  wire vga_to_hdmi_i_620_n_0;
  wire vga_to_hdmi_i_621_n_0;
  wire vga_to_hdmi_i_622_n_0;
  wire vga_to_hdmi_i_623_n_0;
  wire vga_to_hdmi_i_624_n_0;
  wire vga_to_hdmi_i_625_n_0;
  wire vga_to_hdmi_i_626_n_0;
  wire vga_to_hdmi_i_627_n_0;
  wire vga_to_hdmi_i_628_n_0;
  wire vga_to_hdmi_i_629_n_0;
  wire vga_to_hdmi_i_630_n_0;
  wire vga_to_hdmi_i_631_n_0;
  wire vga_to_hdmi_i_632_n_0;
  wire vga_to_hdmi_i_633_n_0;
  wire vga_to_hdmi_i_634_n_0;
  wire vga_to_hdmi_i_635_n_0;
  wire vga_to_hdmi_i_636_n_0;
  wire vga_to_hdmi_i_637_n_0;
  wire vga_to_hdmi_i_638_n_0;
  wire vga_to_hdmi_i_639_n_0;
  wire vga_to_hdmi_i_640_n_0;
  wire vga_to_hdmi_i_641_n_0;
  wire vga_to_hdmi_i_642_n_0;
  wire vga_to_hdmi_i_643_n_0;
  wire vga_to_hdmi_i_644_n_0;
  wire vga_to_hdmi_i_645_n_0;
  wire vga_to_hdmi_i_646_n_0;
  wire vga_to_hdmi_i_647_n_0;
  wire vga_to_hdmi_i_648_n_0;
  wire vga_to_hdmi_i_649_n_0;
  wire vga_to_hdmi_i_64_0;
  wire vga_to_hdmi_i_650_n_0;
  wire vga_to_hdmi_i_651_n_0;
  wire vga_to_hdmi_i_652_n_0;
  wire vga_to_hdmi_i_653_n_0;
  wire vga_to_hdmi_i_654_n_0;
  wire vga_to_hdmi_i_655_n_0;
  wire vga_to_hdmi_i_656_n_0;
  wire vga_to_hdmi_i_657_n_0;
  wire vga_to_hdmi_i_658_n_0;
  wire vga_to_hdmi_i_659_n_0;
  wire vga_to_hdmi_i_660_n_0;
  wire vga_to_hdmi_i_661_n_0;
  wire vga_to_hdmi_i_662_n_0;
  wire vga_to_hdmi_i_663_n_0;
  wire vga_to_hdmi_i_664_n_0;
  wire vga_to_hdmi_i_665_n_0;
  wire vga_to_hdmi_i_666_n_0;
  wire vga_to_hdmi_i_667_n_0;
  wire vga_to_hdmi_i_668_n_0;
  wire vga_to_hdmi_i_669_n_0;
  wire vga_to_hdmi_i_670_n_0;
  wire vga_to_hdmi_i_671_n_0;
  wire vga_to_hdmi_i_672_n_0;
  wire vga_to_hdmi_i_673_n_0;
  wire vga_to_hdmi_i_674_n_0;
  wire vga_to_hdmi_i_675_n_0;
  wire vga_to_hdmi_i_676_n_0;
  wire vga_to_hdmi_i_677_n_0;
  wire vga_to_hdmi_i_678_n_0;
  wire vga_to_hdmi_i_679_n_0;
  wire vga_to_hdmi_i_680_n_0;
  wire vga_to_hdmi_i_681_n_0;
  wire vga_to_hdmi_i_682_n_0;
  wire vga_to_hdmi_i_683_n_0;
  wire vga_to_hdmi_i_684_n_0;
  wire vga_to_hdmi_i_685_n_0;
  wire vga_to_hdmi_i_686_n_0;
  wire vga_to_hdmi_i_687_n_0;
  wire vga_to_hdmi_i_688_n_0;
  wire vga_to_hdmi_i_689_n_0;
  wire vga_to_hdmi_i_690_n_0;
  wire vga_to_hdmi_i_691_n_0;
  wire vga_to_hdmi_i_692_n_0;
  wire vga_to_hdmi_i_693_n_0;
  wire vga_to_hdmi_i_694_n_0;
  wire vga_to_hdmi_i_695_n_0;
  wire vga_to_hdmi_i_696_n_0;
  wire vga_to_hdmi_i_697_n_0;
  wire vga_to_hdmi_i_698_n_0;
  wire vga_to_hdmi_i_699_n_0;
  wire vga_to_hdmi_i_700_n_0;
  wire vga_to_hdmi_i_701_n_0;
  wire vga_to_hdmi_i_702_n_0;
  wire vga_to_hdmi_i_703_n_0;
  wire vga_to_hdmi_i_704_n_0;
  wire vga_to_hdmi_i_705_n_0;
  wire vga_to_hdmi_i_706_n_0;
  wire vga_to_hdmi_i_707_n_0;
  wire vga_to_hdmi_i_708_n_0;
  wire vga_to_hdmi_i_709_n_0;
  wire vga_to_hdmi_i_710_n_0;
  wire vga_to_hdmi_i_711_n_0;
  wire vga_to_hdmi_i_713_n_0;
  wire vga_to_hdmi_i_714_n_0;
  wire vga_to_hdmi_i_715_n_0;
  wire vga_to_hdmi_i_716_n_0;
  wire vga_to_hdmi_i_717_n_0;
  wire vga_to_hdmi_i_718_n_0;
  wire vga_to_hdmi_i_719_n_0;
  wire vga_to_hdmi_i_720_n_0;
  wire vga_to_hdmi_i_721_n_0;
  wire vga_to_hdmi_i_722_n_0;
  wire vga_to_hdmi_i_723_n_0;
  wire vga_to_hdmi_i_724_n_0;
  wire vga_to_hdmi_i_725_n_0;
  wire vga_to_hdmi_i_726_n_0;
  wire vga_to_hdmi_i_727_n_0;
  wire vga_to_hdmi_i_728_n_0;
  wire vga_to_hdmi_i_729_n_0;
  wire vga_to_hdmi_i_730_n_0;
  wire vga_to_hdmi_i_731_n_0;
  wire vga_to_hdmi_i_732_n_0;
  wire vga_to_hdmi_i_733_n_0;
  wire vga_to_hdmi_i_734_n_0;
  wire vga_to_hdmi_i_735_n_0;
  wire vga_to_hdmi_i_736_n_0;
  wire vga_to_hdmi_i_737_n_0;
  wire vga_to_hdmi_i_738_n_0;
  wire vga_to_hdmi_i_739_n_0;
  wire vga_to_hdmi_i_740_n_0;
  wire vga_to_hdmi_i_741_n_0;
  wire vga_to_hdmi_i_742_n_0;
  wire vga_to_hdmi_i_743_n_0;
  wire vga_to_hdmi_i_744_n_0;
  wire vga_to_hdmi_i_746_n_0;
  wire vga_to_hdmi_i_747_n_0;
  wire vga_to_hdmi_i_748_n_0;
  wire vga_to_hdmi_i_749_n_0;
  wire vga_to_hdmi_i_750_n_0;
  wire vga_to_hdmi_i_751_n_0;
  wire vga_to_hdmi_i_752_n_0;
  wire vga_to_hdmi_i_753_n_0;
  wire vga_to_hdmi_i_754_n_0;
  wire vga_to_hdmi_i_755_n_0;
  wire vga_to_hdmi_i_756_n_0;
  wire vga_to_hdmi_i_757_n_0;
  wire vga_to_hdmi_i_758_n_0;
  wire vga_to_hdmi_i_759_n_0;
  wire vga_to_hdmi_i_760_n_0;
  wire vga_to_hdmi_i_761_n_0;
  wire vga_to_hdmi_i_762_n_0;
  wire vga_to_hdmi_i_763_n_0;
  wire vga_to_hdmi_i_764_n_0;
  wire vga_to_hdmi_i_765_n_0;
  wire vga_to_hdmi_i_766_n_0;
  wire vga_to_hdmi_i_767_n_0;
  wire vga_to_hdmi_i_768_n_0;
  wire vga_to_hdmi_i_769_n_0;
  wire vga_to_hdmi_i_770_n_0;
  wire vga_to_hdmi_i_771_n_0;
  wire vga_to_hdmi_i_772_n_0;
  wire vga_to_hdmi_i_773_n_0;
  wire vga_to_hdmi_i_774_n_0;
  wire vga_to_hdmi_i_775_n_0;
  wire vga_to_hdmi_i_776_n_0;
  wire vga_to_hdmi_i_777_n_0;
  wire vga_to_hdmi_i_778_n_0;
  wire vga_to_hdmi_i_779_n_0;
  wire vga_to_hdmi_i_780_n_0;
  wire vga_to_hdmi_i_781_n_0;
  wire vga_to_hdmi_i_782_n_0;
  wire vga_to_hdmi_i_783_n_0;
  wire vga_to_hdmi_i_784_n_0;
  wire vga_to_hdmi_i_785_n_0;
  wire vga_to_hdmi_i_786_n_0;
  wire vga_to_hdmi_i_787_n_0;
  wire vga_to_hdmi_i_788_n_0;
  wire vga_to_hdmi_i_789_n_0;
  wire vga_to_hdmi_i_790_n_0;
  wire vga_to_hdmi_i_791_n_0;
  wire vga_to_hdmi_i_792_n_0;
  wire vga_to_hdmi_i_793_n_0;
  wire vga_to_hdmi_i_794_n_0;
  wire vga_to_hdmi_i_795_n_0;
  wire vga_to_hdmi_i_796_n_0;
  wire vga_to_hdmi_i_797_n_0;
  wire vga_to_hdmi_i_798_n_0;
  wire vga_to_hdmi_i_799_n_0;
  wire vga_to_hdmi_i_7_0;
  wire vga_to_hdmi_i_7_n_0;
  wire vga_to_hdmi_i_800_n_0;
  wire vga_to_hdmi_i_801_n_0;
  wire vga_to_hdmi_i_802_n_0;
  wire vga_to_hdmi_i_803_n_0;
  wire vga_to_hdmi_i_804_n_0;
  wire vga_to_hdmi_i_805_n_0;
  wire vga_to_hdmi_i_806_n_0;
  wire vga_to_hdmi_i_807_n_0;
  wire vga_to_hdmi_i_808_n_0;
  wire vga_to_hdmi_i_809_n_0;
  wire vga_to_hdmi_i_810_n_0;
  wire vga_to_hdmi_i_811_n_0;
  wire vga_to_hdmi_i_812_n_0;
  wire vga_to_hdmi_i_813_n_0;
  wire vga_to_hdmi_i_814_n_0;
  wire vga_to_hdmi_i_815_n_0;
  wire vga_to_hdmi_i_816_n_0;
  wire vga_to_hdmi_i_817_n_0;
  wire vga_to_hdmi_i_818_n_0;
  wire vga_to_hdmi_i_819_n_0;
  wire vga_to_hdmi_i_81_n_0;
  wire vga_to_hdmi_i_820_n_0;
  wire vga_to_hdmi_i_821_n_0;
  wire vga_to_hdmi_i_822_n_0;
  wire vga_to_hdmi_i_823_n_0;
  wire vga_to_hdmi_i_824_n_0;
  wire vga_to_hdmi_i_825_n_0;
  wire vga_to_hdmi_i_826_n_0;
  wire vga_to_hdmi_i_827_n_0;
  wire vga_to_hdmi_i_828_n_0;
  wire vga_to_hdmi_i_829_n_0;
  wire vga_to_hdmi_i_82_n_0;
  wire vga_to_hdmi_i_830_n_0;
  wire vga_to_hdmi_i_831_n_0;
  wire vga_to_hdmi_i_832_n_0;
  wire vga_to_hdmi_i_833_n_0;
  wire vga_to_hdmi_i_834_n_0;
  wire vga_to_hdmi_i_835_n_0;
  wire vga_to_hdmi_i_836_n_0;
  wire vga_to_hdmi_i_837_n_0;
  wire vga_to_hdmi_i_838_n_0;
  wire vga_to_hdmi_i_839_n_0;
  wire vga_to_hdmi_i_840_n_0;
  wire vga_to_hdmi_i_841_n_0;
  wire vga_to_hdmi_i_842_n_0;
  wire vga_to_hdmi_i_843_n_0;
  wire vga_to_hdmi_i_844_n_0;
  wire vga_to_hdmi_i_845_n_0;
  wire vga_to_hdmi_i_846_n_0;
  wire vga_to_hdmi_i_847_n_0;
  wire vga_to_hdmi_i_848_n_0;
  wire vga_to_hdmi_i_849_n_0;
  wire vga_to_hdmi_i_84_n_0;
  wire vga_to_hdmi_i_850_n_0;
  wire vga_to_hdmi_i_851_n_0;
  wire vga_to_hdmi_i_852_n_0;
  wire vga_to_hdmi_i_853_n_0;
  wire vga_to_hdmi_i_854_n_0;
  wire vga_to_hdmi_i_855_n_0;
  wire vga_to_hdmi_i_856_n_0;
  wire vga_to_hdmi_i_857_n_0;
  wire vga_to_hdmi_i_858_n_0;
  wire vga_to_hdmi_i_859_n_0;
  wire vga_to_hdmi_i_860_n_0;
  wire vga_to_hdmi_i_861_n_0;
  wire vga_to_hdmi_i_862_n_0;
  wire vga_to_hdmi_i_863_n_0;
  wire vga_to_hdmi_i_864_n_0;
  wire vga_to_hdmi_i_865_n_0;
  wire vga_to_hdmi_i_866_n_0;
  wire vga_to_hdmi_i_867_n_0;
  wire vga_to_hdmi_i_868_n_0;
  wire vga_to_hdmi_i_869_n_0;
  wire vga_to_hdmi_i_86_n_0;
  wire vga_to_hdmi_i_870_n_0;
  wire vga_to_hdmi_i_871_n_0;
  wire vga_to_hdmi_i_872_n_0;
  wire vga_to_hdmi_i_873_n_0;
  wire vga_to_hdmi_i_874_n_0;
  wire vga_to_hdmi_i_875_n_0;
  wire vga_to_hdmi_i_876_n_0;
  wire vga_to_hdmi_i_877_n_0;
  wire vga_to_hdmi_i_878_n_0;
  wire vga_to_hdmi_i_879_n_0;
  wire vga_to_hdmi_i_87_n_0;
  wire vga_to_hdmi_i_880_n_0;
  wire vga_to_hdmi_i_881_n_0;
  wire vga_to_hdmi_i_882_n_0;
  wire vga_to_hdmi_i_883_n_0;
  wire vga_to_hdmi_i_884_n_0;
  wire vga_to_hdmi_i_885_n_0;
  wire vga_to_hdmi_i_886_n_0;
  wire vga_to_hdmi_i_887_n_0;
  wire vga_to_hdmi_i_888_n_0;
  wire vga_to_hdmi_i_889_n_0;
  wire vga_to_hdmi_i_88_n_0;
  wire vga_to_hdmi_i_890_n_0;
  wire vga_to_hdmi_i_891_n_0;
  wire vga_to_hdmi_i_892_n_0;
  wire vga_to_hdmi_i_893_n_0;
  wire vga_to_hdmi_i_894_n_0;
  wire vga_to_hdmi_i_895_n_0;
  wire vga_to_hdmi_i_896_n_0;
  wire vga_to_hdmi_i_897_n_0;
  wire vga_to_hdmi_i_898_n_0;
  wire vga_to_hdmi_i_899_n_0;
  wire vga_to_hdmi_i_89_n_0;
  wire vga_to_hdmi_i_8_n_0;
  wire vga_to_hdmi_i_900_n_0;
  wire vga_to_hdmi_i_901_n_0;
  wire vga_to_hdmi_i_902_n_0;
  wire vga_to_hdmi_i_903_n_0;
  wire vga_to_hdmi_i_904_n_0;
  wire vga_to_hdmi_i_905_n_0;
  wire vga_to_hdmi_i_906_n_0;
  wire vga_to_hdmi_i_907_n_0;
  wire vga_to_hdmi_i_908_n_0;
  wire vga_to_hdmi_i_909_n_0;
  wire vga_to_hdmi_i_90_n_0;
  wire vga_to_hdmi_i_910_n_0;
  wire vga_to_hdmi_i_911_n_0;
  wire vga_to_hdmi_i_912_n_0;
  wire vga_to_hdmi_i_913_n_0;
  wire vga_to_hdmi_i_914_n_0;
  wire vga_to_hdmi_i_915_n_0;
  wire vga_to_hdmi_i_916_n_0;
  wire vga_to_hdmi_i_917_n_0;
  wire vga_to_hdmi_i_918_n_0;
  wire vga_to_hdmi_i_919_n_0;
  wire vga_to_hdmi_i_91_n_0;
  wire vga_to_hdmi_i_920_n_0;
  wire vga_to_hdmi_i_921_n_0;
  wire vga_to_hdmi_i_922_n_0;
  wire vga_to_hdmi_i_923_n_0;
  wire vga_to_hdmi_i_924_n_0;
  wire vga_to_hdmi_i_925_n_0;
  wire vga_to_hdmi_i_926_n_0;
  wire vga_to_hdmi_i_927_n_0;
  wire vga_to_hdmi_i_928_n_0;
  wire vga_to_hdmi_i_929_n_0;
  wire vga_to_hdmi_i_92_n_0;
  wire vga_to_hdmi_i_930_n_0;
  wire vga_to_hdmi_i_931_n_0;
  wire vga_to_hdmi_i_932_n_0;
  wire vga_to_hdmi_i_933_n_0;
  wire vga_to_hdmi_i_934_n_0;
  wire vga_to_hdmi_i_935_n_0;
  wire vga_to_hdmi_i_936_n_0;
  wire vga_to_hdmi_i_937_n_0;
  wire vga_to_hdmi_i_938_n_0;
  wire vga_to_hdmi_i_939_n_0;
  wire vga_to_hdmi_i_93_n_0;
  wire vga_to_hdmi_i_940_n_0;
  wire vga_to_hdmi_i_941_n_0;
  wire vga_to_hdmi_i_942_n_0;
  wire vga_to_hdmi_i_943_n_0;
  wire vga_to_hdmi_i_944_n_0;
  wire vga_to_hdmi_i_945_n_0;
  wire vga_to_hdmi_i_946_n_0;
  wire vga_to_hdmi_i_947_n_0;
  wire vga_to_hdmi_i_948_n_0;
  wire vga_to_hdmi_i_949_n_0;
  wire vga_to_hdmi_i_94_n_0;
  wire vga_to_hdmi_i_950_n_0;
  wire vga_to_hdmi_i_951_n_0;
  wire vga_to_hdmi_i_952_n_0;
  wire vga_to_hdmi_i_953_n_0;
  wire vga_to_hdmi_i_954_n_0;
  wire vga_to_hdmi_i_955_n_0;
  wire vga_to_hdmi_i_956_n_0;
  wire vga_to_hdmi_i_957_n_0;
  wire vga_to_hdmi_i_958_n_0;
  wire vga_to_hdmi_i_959_n_0;
  wire vga_to_hdmi_i_960_n_0;
  wire vga_to_hdmi_i_961_n_0;
  wire vga_to_hdmi_i_962_n_0;
  wire vga_to_hdmi_i_963_n_0;
  wire vga_to_hdmi_i_964_n_0;
  wire vga_to_hdmi_i_965_n_0;

  FDSE aw_en_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .D(aw_en_reg_1),
        .Q(aw_en_reg_0),
        .S(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[0]),
        .Q(axi_araddr_0[2]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__0 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__0_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__1 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__1_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__2 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__2_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__3 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__3_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[1]),
        .Q(axi_araddr_0[3]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__0 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__0_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__1 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__1_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__2 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__2_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__3 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__3_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[2]),
        .Q(axi_araddr_0[4]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep__0 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep__0_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[5]" *) 
  FDRE \axi_araddr_reg[5] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[3]),
        .Q(axi_araddr_0[5]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_araddr_reg[5]" *) 
  FDRE \axi_araddr_reg[5]_rep 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[3]),
        .Q(\axi_araddr_reg[5]_rep_n_0 ),
        .R(reset_ah));
  FDRE \axi_araddr_reg[6] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[4]),
        .Q(axi_araddr_0[6]),
        .R(reset_ah));
  FDRE \axi_araddr_reg[7] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[5]),
        .Q(axi_araddr_0[7]),
        .R(reset_ah));
  FDRE \axi_araddr_reg[8] 
       (.C(axi_aclk),
        .CE(axi_arready0),
        .D(axi_araddr[6]),
        .Q(axi_araddr_0[8]),
        .R(reset_ah));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[10] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[8]),
        .Q(sel0[8]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[11] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[9]),
        .Q(sel0[9]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[12] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[10]),
        .Q(sel0[10]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[13] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[11]),
        .Q(sel0[11]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[14] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[12]),
        .Q(sel0[12]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[2]" *) 
  FDRE \axi_awaddr_reg[2] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[0]),
        .Q(sel0[0]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[2]" *) 
  FDRE \axi_awaddr_reg[2]_rep 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[0]),
        .Q(\axi_awaddr_reg[2]_rep_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[2]" *) 
  FDRE \axi_awaddr_reg[2]_rep__0 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[0]),
        .Q(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[3]" *) 
  FDRE \axi_awaddr_reg[3] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[1]),
        .Q(sel0[1]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[3]" *) 
  FDRE \axi_awaddr_reg[3]_rep 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[1]),
        .Q(\axi_awaddr_reg[3]_rep_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[3]" *) 
  FDRE \axi_awaddr_reg[3]_rep__0 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[1]),
        .Q(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[4]" *) 
  FDRE \axi_awaddr_reg[4] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[2]),
        .Q(sel0[2]),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[4]" *) 
  FDRE \axi_awaddr_reg[4]_rep 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[2]),
        .Q(\axi_awaddr_reg[4]_rep_n_0 ),
        .R(reset_ah));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[4]" *) 
  FDRE \axi_awaddr_reg[4]_rep__0 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[2]),
        .Q(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[5] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[3]),
        .Q(sel0[3]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[6] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[4]),
        .Q(sel0[4]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[7] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[5]),
        .Q(sel0[5]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[8] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[6]),
        .Q(sel0[6]),
        .R(reset_ah));
  FDRE \axi_awaddr_reg[9] 
       (.C(axi_aclk),
        .CE(axi_awready0),
        .D(axi_awaddr[7]),
        .Q(sel0[7]),
        .R(reset_ah));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_awready_i_1
       (.I0(axi_awready_reg_0),
        .I1(aw_en_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(reset_ah));
  FDRE axi_bvalid_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(axi_bvalid),
        .R(reset_ah));
  LUT3 #(
    .INIT(8'h20)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arvalid),
        .I1(axi_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[31]_i_5 
       (.I0(axi_araddr_0[7]),
        .I1(axi_araddr_0[8]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[0]),
        .Q(axi_rdata[0]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[10] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[10]),
        .Q(axi_rdata[10]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[11] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[11]),
        .Q(axi_rdata[11]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[12] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[12]),
        .Q(axi_rdata[12]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[13] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[13]),
        .Q(axi_rdata[13]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[14] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[14]),
        .Q(axi_rdata[14]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[15] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[15]),
        .Q(axi_rdata[15]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[16] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[16]),
        .Q(axi_rdata[16]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[17] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[17]),
        .Q(axi_rdata[17]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[18] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[18]),
        .Q(axi_rdata[18]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[19] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[19]),
        .Q(axi_rdata[19]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[1] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[1]),
        .Q(axi_rdata[1]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[20] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[20]),
        .Q(axi_rdata[20]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[21] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[21]),
        .Q(axi_rdata[21]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[22] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[22]),
        .Q(axi_rdata[22]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[23] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[23]),
        .Q(axi_rdata[23]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[24] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[24]),
        .Q(axi_rdata[24]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[25] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[25]),
        .Q(axi_rdata[25]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[26] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[26]),
        .Q(axi_rdata[26]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[27] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[27]),
        .Q(axi_rdata[27]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[28] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[28]),
        .Q(axi_rdata[28]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[29] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[29]),
        .Q(axi_rdata[29]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[2] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[2]),
        .Q(axi_rdata[2]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[30] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[30]),
        .Q(axi_rdata[30]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[31] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[31]),
        .Q(axi_rdata[31]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[3] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[3]),
        .Q(axi_rdata[3]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[4] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[4]),
        .Q(axi_rdata[4]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[5] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[5]),
        .Q(axi_rdata[5]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[6] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[6]),
        .Q(axi_rdata[6]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[7] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[7]),
        .Q(axi_rdata[7]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[8] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[8]),
        .Q(axi_rdata[8]),
        .R(reset_ah));
  FDRE \axi_rdata_reg[9] 
       (.C(axi_aclk),
        .CE(slv_reg_rden),
        .D(slv_regs[9]),
        .Q(axi_rdata[9]),
        .R(reset_ah));
  FDRE axi_rvalid_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_reg_0),
        .Q(axi_rvalid),
        .R(reset_ah));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(aw_en_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[0][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[0][15]_i_2 
       (.I0(axi_wstrb[1]),
        .I1(axi_wvalid),
        .I2(axi_awvalid),
        .I3(axi_awready_reg_0),
        .I4(axi_wready_reg_0),
        .O(\slv_regs[0][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[0][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[0][23]_i_2 
       (.I0(axi_wstrb[2]),
        .I1(axi_wvalid),
        .I2(axi_awvalid),
        .I3(axi_awready_reg_0),
        .I4(axi_wready_reg_0),
        .O(\slv_regs[0][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[0][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[0][31]_i_2 
       (.I0(axi_wvalid),
        .I1(axi_awvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(axi_wstrb[3]),
        .O(\slv_regs[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \slv_regs[0][31]_i_3 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[0][31]_i_4_n_0 ),
        .O(\slv_regs[0][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2202)) 
    \slv_regs[0][31]_i_4 
       (.I0(\slv_regs[0][31]_i_5_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\slv_regs[0][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \slv_regs[0][31]_i_5 
       (.I0(sel0[12]),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(sel0[9]),
        .I4(sel0[11]),
        .I5(sel0[10]),
        .O(\slv_regs[0][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[0][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[0][7]_i_2 
       (.I0(axi_wstrb[0]),
        .I1(axi_wvalid),
        .I2(axi_awvalid),
        .I3(axi_awready_reg_0),
        .I4(axi_wready_reg_0),
        .O(\slv_regs[0][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[10][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[10][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[10][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[10][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[10][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[10][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[10][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[10][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[11][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[11][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[11][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[11][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[11][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[11][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[11][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[11][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[12][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[12][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[12][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[12][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[12][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[12][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[12][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[12][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[13][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[13][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[13][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[13][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[13][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[13][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[13][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[13][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[14][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[14][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[14][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[14][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[14][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[14][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[14][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[14][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[15][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[15][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[15][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[15][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[15][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[15][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[15][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[15][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[16][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[16]_102 ),
        .O(\slv_regs[16][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[16][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[16]_102 ),
        .O(\slv_regs[16][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[16][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[16]_102 ),
        .O(\slv_regs[16][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \slv_regs[16][31]_i_2 
       (.I0(\slv_regs[1][31]_i_3_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\slv_regs[1][31]_i_4_n_0 ),
        .O(\slv_regs_reg[16]_102 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[16][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[16]_102 ),
        .O(\slv_regs[16][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[17][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[17][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[17][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[17][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[17][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[17][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_regs[17][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[0][31]_i_4_n_0 ),
        .O(\slv_regs[17][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[17][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[17][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[18][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[18][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[18][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[18][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[18][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[18][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[18][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[18][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[19][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[19][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[19][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[19][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[19][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[19][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[19][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[19][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[1][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[1]_110 ),
        .O(\slv_regs[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[1][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[1]_110 ),
        .O(\slv_regs[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[1][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[1]_110 ),
        .O(\slv_regs[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \slv_regs[1][31]_i_2 
       (.I0(\slv_regs[1][31]_i_3_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\slv_regs[1][31]_i_4_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(\slv_regs_reg[1]_110 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_regs[1][31]_i_3 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[7]),
        .I3(sel0[8]),
        .O(\slv_regs[1][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \slv_regs[1][31]_i_4 
       (.I0(sel0[11]),
        .I1(sel0[12]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[1]),
        .O(\slv_regs[1][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[1][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[1]_110 ),
        .O(\slv_regs[1][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[20][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[20][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[20][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[20][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[20][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[20][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[20][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[20][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[21][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[21][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[21][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[21][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[21][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[21][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[21][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[21][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[22][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[22][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[22][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[22][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[22][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[22][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[22][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[22][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[23][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[23][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[23][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[23][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[23][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[23][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[23][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[17][31]_i_2_n_0 ),
        .O(\slv_regs[23][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[24][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[24][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[24][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[24][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[24][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[24][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \slv_regs[24][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[0][31]_i_4_n_0 ),
        .O(\slv_regs[24][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[24][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[24][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[25][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[25][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[25][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[25][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[25][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[25][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[25][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[25][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[26][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[26][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[26][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[26][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[26][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[26][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[26][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(sel0[1]),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[26][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[27][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[27][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[27][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[27][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[27][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[27][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[27][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[27][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[28][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[28][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[28][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[28][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[28][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[28][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[28][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[28][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[29][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[29][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[29][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[29][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[29][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[29][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[29][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[29][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[2][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[2]_103 ),
        .O(\slv_regs[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[2][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[2]_103 ),
        .O(\slv_regs[2][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[2][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[2]_103 ),
        .O(\slv_regs[2][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \slv_regs[2][31]_i_2 
       (.I0(\slv_regs[1][31]_i_3_n_0 ),
        .I1(\slv_regs[2][31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_regs[2][31]_i_4_n_0 ),
        .O(\slv_regs_reg[2]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_regs[2][31]_i_3 
       (.I0(sel0[10]),
        .I1(sel0[9]),
        .I2(sel0[12]),
        .I3(sel0[11]),
        .O(\slv_regs[2][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \slv_regs[2][31]_i_4 
       (.I0(\axi_awaddr_reg[2]_rep_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .O(\slv_regs[2][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[2][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[2]_103 ),
        .O(\slv_regs[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[30][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[30][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[30][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[30][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[30][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[30][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[30][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[30][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[31][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[31][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[31][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[31][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[31][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[31][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[31][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[24][31]_i_2_n_0 ),
        .O(\slv_regs[31][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[32][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[32]_101 ),
        .O(\slv_regs[32][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[32][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[32]_101 ),
        .O(\slv_regs[32][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[32][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[32]_101 ),
        .O(\slv_regs[32][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \slv_regs[32][31]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\slv_regs[32][31]_i_3_n_0 ),
        .I5(\slv_regs[32][31]_i_4_n_0 ),
        .O(\slv_regs_reg[32]_101 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slv_regs[32][31]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .O(\slv_regs[32][31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \slv_regs[32][31]_i_4 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(\slv_regs[1][31]_i_4_n_0 ),
        .O(\slv_regs[32][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[32][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[32]_101 ),
        .O(\slv_regs[32][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[33][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[33][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[33][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[33][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[33][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[33][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_regs[33][31]_i_2 
       (.I0(\slv_regs[0][31]_i_4_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .O(\slv_regs[33][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[33][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[33][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[34][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[34][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[34][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[34][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[34][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[34][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[34][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[34][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[35][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[35][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[35][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[35][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[35][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[35][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[35][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[35][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[36][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[36][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[36][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[36][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[36][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[36][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[36][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[36][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[37][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[37][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[37][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[37][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[37][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[37][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[37][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[37][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[38][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[38][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[38][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[38][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[38][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[38][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[38][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[38][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[39][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[39][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[39][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[39][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[39][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[39][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[39][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[33][31]_i_2_n_0 ),
        .O(\slv_regs[39][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[3][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[3][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[3][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[3][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[3][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[3][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[3][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[3][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[40][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[40][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[40][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[40][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[40][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[40][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_regs[40][31]_i_2 
       (.I0(\slv_regs[0][31]_i_4_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .O(\slv_regs[40][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[40][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[40][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[41][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[41][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[41][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[41][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[41][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[41][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[41][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[41][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[42][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[42][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[42][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[42][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[42][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[42][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[42][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[42][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[43][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[43][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[43][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[43][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[43][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[43][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[43][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[43][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[44][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[44][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[44][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[44][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[44][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[44][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[44][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[44][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[45][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[45][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[45][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[45][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[45][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[45][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[45][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[45][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[46][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[46][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[46][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[46][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[46][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[46][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[46][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[46][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[47][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[47][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[47][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[47][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[47][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[47][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[47][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[40][31]_i_2_n_0 ),
        .O(\slv_regs[47][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[48][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[48][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[48][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[48][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[48][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[48][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \slv_regs[48][31]_i_2 
       (.I0(\slv_regs[0][31]_i_4_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .O(\slv_regs[48][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[48][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[48][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[49][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[49][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[49][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[49][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[49][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[49][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[49][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[49][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[4][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[4]_109 ),
        .O(\slv_regs[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[4][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[4]_109 ),
        .O(\slv_regs[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[4][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[4]_109 ),
        .O(\slv_regs[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \slv_regs[4][31]_i_2 
       (.I0(\slv_regs[1][31]_i_3_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[2]_rep_n_0 ),
        .I3(\slv_regs[1][31]_i_4_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(\slv_regs_reg[4]_109 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[4][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[4]_109 ),
        .O(\slv_regs[4][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[50][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[50][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[50][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[50][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[50][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[50][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[50][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[50][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[51][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[51][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[51][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[51][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[51][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[51][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[51][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[51][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[52][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[52][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[52][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[52][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[52][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[52][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[52][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[52][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[53][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[53][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[53][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[53][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[53][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[53][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[53][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[53][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[54][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[54][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[54][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[54][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[54][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[54][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[54][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[54][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[55][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[55][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[55][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[55][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[55][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[55][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[55][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[48][31]_i_2_n_0 ),
        .O(\slv_regs[55][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[56][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[56][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[56][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[56][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[56][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[56][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_regs[56][31]_i_2 
       (.I0(\slv_regs[0][31]_i_4_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .O(\slv_regs[56][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[56][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[56][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[57][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[57][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[57][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[57][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[57][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[57][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[57][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[57][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[58][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[58][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[58][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[58][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[58][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[58][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[58][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[58][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[59][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[59][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[59][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[59][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[59][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[59][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[59][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[59][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[5][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[5][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[5][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[5][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[5][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[5][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[5][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[60][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[60][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[60][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[60][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[60][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[60][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[60][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[60][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[61][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[61][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[61][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[61][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[61][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[61][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[61][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[61][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[62][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[62][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[62][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[62][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[62][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[62][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[62][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[62][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[63][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[63][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[63][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[63][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[63][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[63][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[63][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[56][31]_i_2_n_0 ),
        .O(\slv_regs[63][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[64][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[64]_100 ),
        .O(\slv_regs[64][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[64][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[64]_100 ),
        .O(\slv_regs[64][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[64][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[64]_100 ),
        .O(\slv_regs[64][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \slv_regs[64][31]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(\slv_regs[32][31]_i_3_n_0 ),
        .I5(\slv_regs[32][31]_i_4_n_0 ),
        .O(\slv_regs_reg[64]_100 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[64][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[64]_100 ),
        .O(\slv_regs[64][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[65][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[65][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[65][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[65][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[65][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[65][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \slv_regs[65][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[65][31]_i_3_n_0 ),
        .O(\slv_regs[65][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \slv_regs[65][31]_i_3 
       (.I0(\slv_regs[0][31]_i_5_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\slv_regs[65][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[65][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[65][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[66][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[66][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[66][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[66][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[66][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[66][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[66][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[66][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[67][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[67][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[67][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[67][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[67][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[67][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[67][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[67][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[68][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[68][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[68][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[68][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[68][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[68][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[68][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[68][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[69][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[69][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[69][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[69][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[69][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[69][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[69][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[69][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[6][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[6][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[6][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[6][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[6][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[6][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[6][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[6][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[70][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[70][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[70][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[70][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[70][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[70][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[70][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[70][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[71][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[71][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[71][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[71][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[71][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[71][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[71][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[65][31]_i_2_n_0 ),
        .O(\slv_regs[71][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[72][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[72][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[72][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[72][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[72][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[72][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \slv_regs[72][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[65][31]_i_3_n_0 ),
        .O(\slv_regs[72][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[72][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[72][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[73][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[73][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[73][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[73][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[73][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[73][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[73][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[73][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[74][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[74][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[74][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[74][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[74][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[74][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[74][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[74][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[75][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[75][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[75][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[75][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[75][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[75][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[75][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[75][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[76][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[76][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[76][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[76][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[76][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[76][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[76][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[76][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[77][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[77][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[77][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[77][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[77][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[77][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[77][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[77][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[78][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[78][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[78][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[78][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[78][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[78][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[78][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[78][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[79][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[79][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[79][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[79][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[79][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[79][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[79][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(sel0[0]),
        .I4(\slv_regs[72][31]_i_2_n_0 ),
        .O(\slv_regs[79][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[7][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[7][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[7][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[7][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[7][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[7][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[7][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[0][31]_i_3_n_0 ),
        .O(\slv_regs[7][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[80][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[80][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[80][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[80][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[80][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[80][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_regs[80][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[65][31]_i_3_n_0 ),
        .O(\slv_regs[80][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[80][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[80][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[81][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[81][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[81][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[81][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[81][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[81][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[81][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[81][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[82][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[82][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[82][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[82][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[82][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[82][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[82][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[82][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[83][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[83][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[83][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[83][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[83][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[83][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[83][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[83][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[84][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[84][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[84][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[84][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[84][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[84][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[84][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[84][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[85][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[85][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[85][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[85][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[85][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[85][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[85][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[85][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[86][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[86][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[86][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[86][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[86][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[86][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[86][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[86][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[87][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[87][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[87][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[87][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[87][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[87][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[87][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[80][31]_i_2_n_0 ),
        .O(\slv_regs[87][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[88][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[88][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[88][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[88][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[88][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[88][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \slv_regs[88][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[65][31]_i_3_n_0 ),
        .O(\slv_regs[88][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_regs[88][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[88][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[89][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[89][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[89][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[89][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[89][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[89][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[89][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[89][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[8][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[8]_105 ),
        .O(\slv_regs[8][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[8][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[8]_105 ),
        .O(\slv_regs[8][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[8][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[8]_105 ),
        .O(\slv_regs[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \slv_regs[8][31]_i_2 
       (.I0(\slv_regs[1][31]_i_3_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\axi_awaddr_reg[4]_rep_n_0 ),
        .I5(\slv_regs[1][31]_i_4_n_0 ),
        .O(\slv_regs_reg[8]_105 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[8][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[8]_105 ),
        .O(\slv_regs[8][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[90][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[90][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[90][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[90][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[90][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[90][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[90][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[90][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[91][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[91][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[91][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[91][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[91][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[91][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[91][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[91][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[92][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[92][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[92][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[92][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[92][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[92][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_regs[92][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[92][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[93][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[93][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[93][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[93][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[93][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[93][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_regs[93][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[93][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[94][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[94][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[94][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[94][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[94][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[94][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_regs[94][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[94][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[95][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[95][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[95][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[95][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[95][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[95][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_regs[95][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_regs[88][31]_i_2_n_0 ),
        .O(\slv_regs[95][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[96][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[96]_106 ),
        .O(\slv_regs[96][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[96][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[96]_106 ),
        .O(\slv_regs[96][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[96][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[96]_106 ),
        .O(\slv_regs[96][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \slv_regs[96][31]_i_2 
       (.I0(\slv_regs[96][31]_i_3_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .O(\slv_regs_reg[96]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_regs[96][31]_i_3 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[65][31]_i_3_n_0 ),
        .O(\slv_regs[96][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[96][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[96]_106 ),
        .O(\slv_regs[96][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[97][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[97]_108 ),
        .O(\slv_regs[97][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[97][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[97]_108 ),
        .O(\slv_regs[97][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[97][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[97]_108 ),
        .O(\slv_regs[97][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_regs[97][31]_i_2 
       (.I0(\slv_regs[96][31]_i_3_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .O(\slv_regs_reg[97]_108 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[97][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[97]_108 ),
        .O(\slv_regs[97][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[98][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[98]_104 ),
        .O(\slv_regs[98][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[98][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[98]_104 ),
        .O(\slv_regs[98][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[98][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[98]_104 ),
        .O(\slv_regs[98][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_regs[98][31]_i_2 
       (.I0(\slv_regs[96][31]_i_3_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .O(\slv_regs_reg[98]_104 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[98][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[98]_104 ),
        .O(\slv_regs[98][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[99][15]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[1]),
        .I5(\slv_regs_reg[99]_107 ),
        .O(\slv_regs[99][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[99][23]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[2]),
        .I5(\slv_regs_reg[99]_107 ),
        .O(\slv_regs[99][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[99][31]_i_1 
       (.I0(axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(axi_awvalid),
        .I4(axi_wvalid),
        .I5(\slv_regs_reg[99]_107 ),
        .O(\slv_regs[99][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_regs[99][31]_i_2 
       (.I0(\slv_regs[96][31]_i_3_n_0 ),
        .I1(\axi_awaddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_awaddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_awaddr_reg[4]_rep__0_n_0 ),
        .O(\slv_regs_reg[99]_107 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_regs[99][7]_i_1 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(axi_awvalid),
        .I3(axi_wvalid),
        .I4(axi_wstrb[0]),
        .I5(\slv_regs_reg[99]_107 ),
        .O(\slv_regs[99][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[9][15]_i_1 
       (.I0(\slv_regs[0][15]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[9][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[9][23]_i_1 
       (.I0(\slv_regs[0][23]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[9][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[9][31]_i_1 
       (.I0(\slv_regs[0][31]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[9][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \slv_regs[9][31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\slv_regs[0][31]_i_4_n_0 ),
        .O(\slv_regs[9][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_regs[9][7]_i_1 
       (.I0(\slv_regs[0][7]_i_2_n_0 ),
        .I1(\axi_awaddr_reg[4]_rep_n_0 ),
        .I2(sel0[1]),
        .I3(\axi_awaddr_reg[2]_rep_n_0 ),
        .I4(\slv_regs[9][31]_i_2_n_0 ),
        .O(\slv_regs[9][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[0]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[0]_i_5_n_0 ),
        .O(slv_regs[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[0]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[0]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_22 
       (.I0(\mem_reg[83]_83 [0]),
        .I1(\mem_reg[82]_82 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[81]_81 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[80]_80 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_23 
       (.I0(\mem_reg[87]_87 [0]),
        .I1(\mem_reg[86]_86 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[85]_85 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[84]_84 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_24 
       (.I0(\mem_reg[91]_91 [0]),
        .I1(\mem_reg[90]_90 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[89]_89 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[88]_88 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_25 
       (.I0(\mem_reg[95]_95 [0]),
        .I1(\mem_reg[94]_94 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[93]_93 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[92]_92 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_26 
       (.I0(\mem_reg[67]_67 [0]),
        .I1(\mem_reg[66]_66 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[65]_65 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[64]_64 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_27 
       (.I0(\mem_reg[71]_71 [0]),
        .I1(\mem_reg[70]_70 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[69]_69 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[68]_68 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_28 
       (.I0(\mem_reg[75]_75 [0]),
        .I1(\mem_reg[74]_74 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[73]_73 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[72]_72 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_29 
       (.I0(\mem_reg[79]_79 [0]),
        .I1(\mem_reg[78]_78 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[77]_77 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[76]_76 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_3 
       (.I0(\mem_reg[99]_99 [0]),
        .I1(\mem_reg[98]_98 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[97]_97 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[96]_96 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_30 
       (.I0(\mem_reg[51]_51 [0]),
        .I1(\mem_reg[50]_50 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[49]_49 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[48]_48 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_31 
       (.I0(\mem_reg[55]_55 [0]),
        .I1(\mem_reg[54]_54 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[53]_53 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[52]_52 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_32 
       (.I0(\mem_reg[59]_59 [0]),
        .I1(\mem_reg[58]_58 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[57]_57 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[56]_56 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_33 
       (.I0(\mem_reg[63]_63 [0]),
        .I1(\mem_reg[62]_62 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[61]_61 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[60]_60 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_34 
       (.I0(\mem_reg[35]_35 [0]),
        .I1(\mem_reg[34]_34 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[33]_33 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[32]_32 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_35 
       (.I0(\mem_reg[39]_39 [0]),
        .I1(\mem_reg[38]_38 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[37]_37 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[36]_36 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_36 
       (.I0(\mem_reg[43]_43 [0]),
        .I1(\mem_reg[42]_42 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[41]_41 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[40]_40 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_37 
       (.I0(\mem_reg[47]_47 [0]),
        .I1(\mem_reg[46]_46 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[45]_45 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[44]_44 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_38 
       (.I0(\mem_reg[19]_19 [0]),
        .I1(\mem_reg[18]_18 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[17]_17 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[16]_16 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_39 
       (.I0(\mem_reg[23]_23 [0]),
        .I1(\mem_reg[22]_22 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[21]_21 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[20]_20 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_40 
       (.I0(\mem_reg[27]_27 [0]),
        .I1(\mem_reg[26]_26 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[25]_25 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[24]_24 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_41 
       (.I0(\mem_reg[31]_31 [0]),
        .I1(\mem_reg[30]_30 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[29]_29 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[28]_28 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_42 
       (.I0(\mem_reg[3]_3 [0]),
        .I1(\mem_reg[2]_2 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[1]_1 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[0]_0 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_43 
       (.I0(\mem_reg[7]_7 [0]),
        .I1(\mem_reg[6]_6 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[5]_5 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[4]_4 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_44 
       (.I0(\mem_reg[11]_11 [0]),
        .I1(\mem_reg[10]_10 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[9]_9 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[8]_8 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[0]_i_45 
       (.I0(\mem_reg[15]_15 [0]),
        .I1(\mem_reg[14]_14 [0]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[13]_13 [0]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[12]_12 [0]),
        .O(\slv_regs_inferred__99/axi_rdata[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[10]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[10]_i_5_n_0 ),
        .O(slv_regs[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[10]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[10]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_22 
       (.I0(\mem_reg[83]_83 [10]),
        .I1(\mem_reg[82]_82 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[81]_81 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[80]_80 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_23 
       (.I0(\mem_reg[87]_87 [10]),
        .I1(\mem_reg[86]_86 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[85]_85 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[84]_84 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_24 
       (.I0(\mem_reg[91]_91 [10]),
        .I1(\mem_reg[90]_90 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[89]_89 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[88]_88 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_25 
       (.I0(\mem_reg[95]_95 [10]),
        .I1(\mem_reg[94]_94 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[93]_93 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[92]_92 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_26 
       (.I0(\mem_reg[67]_67 [10]),
        .I1(\mem_reg[66]_66 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[65]_65 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[64]_64 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_27 
       (.I0(\mem_reg[71]_71 [10]),
        .I1(\mem_reg[70]_70 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[69]_69 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[68]_68 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_28 
       (.I0(\mem_reg[75]_75 [10]),
        .I1(\mem_reg[74]_74 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[73]_73 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[72]_72 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_29 
       (.I0(\mem_reg[79]_79 [10]),
        .I1(\mem_reg[78]_78 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[77]_77 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[76]_76 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_3 
       (.I0(\mem_reg[99]_99 [10]),
        .I1(\mem_reg[98]_98 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[97]_97 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[96]_96 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_30 
       (.I0(\mem_reg[51]_51 [10]),
        .I1(\mem_reg[50]_50 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[49]_49 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[48]_48 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_31 
       (.I0(\mem_reg[55]_55 [10]),
        .I1(\mem_reg[54]_54 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[53]_53 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[52]_52 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_32 
       (.I0(\mem_reg[59]_59 [10]),
        .I1(\mem_reg[58]_58 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[57]_57 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[56]_56 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_33 
       (.I0(\mem_reg[63]_63 [10]),
        .I1(\mem_reg[62]_62 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[61]_61 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[60]_60 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_34 
       (.I0(\mem_reg[35]_35 [10]),
        .I1(\mem_reg[34]_34 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[33]_33 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[32]_32 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_35 
       (.I0(\mem_reg[39]_39 [10]),
        .I1(\mem_reg[38]_38 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[37]_37 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[36]_36 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_36 
       (.I0(\mem_reg[43]_43 [10]),
        .I1(\mem_reg[42]_42 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[41]_41 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[40]_40 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_37 
       (.I0(\mem_reg[47]_47 [10]),
        .I1(\mem_reg[46]_46 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[45]_45 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[44]_44 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_38 
       (.I0(\mem_reg[19]_19 [10]),
        .I1(\mem_reg[18]_18 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[17]_17 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[16]_16 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_39 
       (.I0(\mem_reg[23]_23 [10]),
        .I1(\mem_reg[22]_22 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[21]_21 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[20]_20 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_40 
       (.I0(\mem_reg[27]_27 [10]),
        .I1(\mem_reg[26]_26 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[25]_25 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[24]_24 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_41 
       (.I0(\mem_reg[31]_31 [10]),
        .I1(\mem_reg[30]_30 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[29]_29 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[28]_28 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_42 
       (.I0(\mem_reg[3]_3 [10]),
        .I1(\mem_reg[2]_2 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[1]_1 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[0]_0 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_43 
       (.I0(\mem_reg[7]_7 [10]),
        .I1(\mem_reg[6]_6 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[5]_5 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[4]_4 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_44 
       (.I0(\mem_reg[11]_11 [10]),
        .I1(\mem_reg[10]_10 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[9]_9 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[8]_8 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[10]_i_45 
       (.I0(\mem_reg[15]_15 [10]),
        .I1(\mem_reg[14]_14 [10]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[13]_13 [10]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[12]_12 [10]),
        .O(\slv_regs_inferred__99/axi_rdata[10]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[11]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[11]_i_5_n_0 ),
        .O(slv_regs[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[11]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[11]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_22 
       (.I0(\mem_reg[83]_83 [11]),
        .I1(\mem_reg[82]_82 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[81]_81 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[80]_80 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_23 
       (.I0(\mem_reg[87]_87 [11]),
        .I1(\mem_reg[86]_86 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[85]_85 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[84]_84 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_24 
       (.I0(\mem_reg[91]_91 [11]),
        .I1(\mem_reg[90]_90 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[89]_89 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[88]_88 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_25 
       (.I0(\mem_reg[95]_95 [11]),
        .I1(\mem_reg[94]_94 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[93]_93 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[92]_92 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_26 
       (.I0(\mem_reg[67]_67 [11]),
        .I1(\mem_reg[66]_66 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[65]_65 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[64]_64 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_27 
       (.I0(\mem_reg[71]_71 [11]),
        .I1(\mem_reg[70]_70 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[69]_69 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[68]_68 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_28 
       (.I0(\mem_reg[75]_75 [11]),
        .I1(\mem_reg[74]_74 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[73]_73 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[72]_72 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_29 
       (.I0(\mem_reg[79]_79 [11]),
        .I1(\mem_reg[78]_78 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[77]_77 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[76]_76 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_3 
       (.I0(\mem_reg[99]_99 [11]),
        .I1(\mem_reg[98]_98 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[97]_97 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[96]_96 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_30 
       (.I0(\mem_reg[51]_51 [11]),
        .I1(\mem_reg[50]_50 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[49]_49 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[48]_48 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_31 
       (.I0(\mem_reg[55]_55 [11]),
        .I1(\mem_reg[54]_54 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[53]_53 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[52]_52 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_32 
       (.I0(\mem_reg[59]_59 [11]),
        .I1(\mem_reg[58]_58 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[57]_57 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[56]_56 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_33 
       (.I0(\mem_reg[63]_63 [11]),
        .I1(\mem_reg[62]_62 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[61]_61 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[60]_60 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_34 
       (.I0(\mem_reg[35]_35 [11]),
        .I1(\mem_reg[34]_34 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[33]_33 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[32]_32 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_35 
       (.I0(\mem_reg[39]_39 [11]),
        .I1(\mem_reg[38]_38 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[37]_37 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[36]_36 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_36 
       (.I0(\mem_reg[43]_43 [11]),
        .I1(\mem_reg[42]_42 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[41]_41 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[40]_40 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_37 
       (.I0(\mem_reg[47]_47 [11]),
        .I1(\mem_reg[46]_46 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[45]_45 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[44]_44 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_38 
       (.I0(\mem_reg[19]_19 [11]),
        .I1(\mem_reg[18]_18 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[17]_17 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[16]_16 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_39 
       (.I0(\mem_reg[23]_23 [11]),
        .I1(\mem_reg[22]_22 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[21]_21 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[20]_20 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_40 
       (.I0(\mem_reg[27]_27 [11]),
        .I1(\mem_reg[26]_26 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[25]_25 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[24]_24 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_41 
       (.I0(\mem_reg[31]_31 [11]),
        .I1(\mem_reg[30]_30 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[29]_29 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[28]_28 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_42 
       (.I0(\mem_reg[3]_3 [11]),
        .I1(\mem_reg[2]_2 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[1]_1 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[0]_0 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_43 
       (.I0(\mem_reg[7]_7 [11]),
        .I1(\mem_reg[6]_6 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[5]_5 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[4]_4 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_44 
       (.I0(\mem_reg[11]_11 [11]),
        .I1(\mem_reg[10]_10 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[9]_9 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[8]_8 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[11]_i_45 
       (.I0(\mem_reg[15]_15 [11]),
        .I1(\mem_reg[14]_14 [11]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[13]_13 [11]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[12]_12 [11]),
        .O(\slv_regs_inferred__99/axi_rdata[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[12]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[12]_i_5_n_0 ),
        .O(slv_regs[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[12]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[12]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_22 
       (.I0(\mem_reg[83]_83 [12]),
        .I1(\mem_reg[82]_82 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[81]_81 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[80]_80 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_23 
       (.I0(\mem_reg[87]_87 [12]),
        .I1(\mem_reg[86]_86 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[85]_85 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[84]_84 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_24 
       (.I0(\mem_reg[91]_91 [12]),
        .I1(\mem_reg[90]_90 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[89]_89 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[88]_88 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_25 
       (.I0(\mem_reg[95]_95 [12]),
        .I1(\mem_reg[94]_94 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[93]_93 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[92]_92 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_26 
       (.I0(\mem_reg[67]_67 [12]),
        .I1(\mem_reg[66]_66 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[65]_65 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[64]_64 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_27 
       (.I0(\mem_reg[71]_71 [12]),
        .I1(\mem_reg[70]_70 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[69]_69 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[68]_68 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_28 
       (.I0(\mem_reg[75]_75 [12]),
        .I1(\mem_reg[74]_74 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[73]_73 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[72]_72 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_29 
       (.I0(\mem_reg[79]_79 [12]),
        .I1(\mem_reg[78]_78 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[77]_77 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[76]_76 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_3 
       (.I0(\mem_reg[99]_99 [12]),
        .I1(\mem_reg[98]_98 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[97]_97 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[96]_96 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_30 
       (.I0(\mem_reg[51]_51 [12]),
        .I1(\mem_reg[50]_50 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[49]_49 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[48]_48 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_31 
       (.I0(\mem_reg[55]_55 [12]),
        .I1(\mem_reg[54]_54 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[53]_53 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[52]_52 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_32 
       (.I0(\mem_reg[59]_59 [12]),
        .I1(\mem_reg[58]_58 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[57]_57 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[56]_56 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_33 
       (.I0(\mem_reg[63]_63 [12]),
        .I1(\mem_reg[62]_62 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[61]_61 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[60]_60 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_34 
       (.I0(\mem_reg[35]_35 [12]),
        .I1(\mem_reg[34]_34 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[33]_33 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[32]_32 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_35 
       (.I0(\mem_reg[39]_39 [12]),
        .I1(\mem_reg[38]_38 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[37]_37 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[36]_36 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_36 
       (.I0(\mem_reg[43]_43 [12]),
        .I1(\mem_reg[42]_42 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[41]_41 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[40]_40 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_37 
       (.I0(\mem_reg[47]_47 [12]),
        .I1(\mem_reg[46]_46 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[45]_45 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[44]_44 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_38 
       (.I0(\mem_reg[19]_19 [12]),
        .I1(\mem_reg[18]_18 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[17]_17 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[16]_16 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_39 
       (.I0(\mem_reg[23]_23 [12]),
        .I1(\mem_reg[22]_22 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[21]_21 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[20]_20 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_40 
       (.I0(\mem_reg[27]_27 [12]),
        .I1(\mem_reg[26]_26 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[25]_25 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[24]_24 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_41 
       (.I0(\mem_reg[31]_31 [12]),
        .I1(\mem_reg[30]_30 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[29]_29 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[28]_28 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_42 
       (.I0(\mem_reg[3]_3 [12]),
        .I1(\mem_reg[2]_2 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[1]_1 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[0]_0 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_43 
       (.I0(\mem_reg[7]_7 [12]),
        .I1(\mem_reg[6]_6 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[5]_5 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[4]_4 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_44 
       (.I0(\mem_reg[11]_11 [12]),
        .I1(\mem_reg[10]_10 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[9]_9 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[8]_8 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[12]_i_45 
       (.I0(\mem_reg[15]_15 [12]),
        .I1(\mem_reg[14]_14 [12]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[13]_13 [12]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[12]_12 [12]),
        .O(\slv_regs_inferred__99/axi_rdata[12]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[13]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[13]_i_5_n_0 ),
        .O(slv_regs[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[13]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[13]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_22 
       (.I0(\mem_reg[83]_83 [13]),
        .I1(\mem_reg[82]_82 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[81]_81 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[80]_80 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_23 
       (.I0(\mem_reg[87]_87 [13]),
        .I1(\mem_reg[86]_86 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[85]_85 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[84]_84 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_24 
       (.I0(\mem_reg[91]_91 [13]),
        .I1(\mem_reg[90]_90 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[89]_89 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[88]_88 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_25 
       (.I0(\mem_reg[95]_95 [13]),
        .I1(\mem_reg[94]_94 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[93]_93 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[92]_92 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_26 
       (.I0(\mem_reg[67]_67 [13]),
        .I1(\mem_reg[66]_66 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[65]_65 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[64]_64 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_27 
       (.I0(\mem_reg[71]_71 [13]),
        .I1(\mem_reg[70]_70 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[69]_69 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[68]_68 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_28 
       (.I0(\mem_reg[75]_75 [13]),
        .I1(\mem_reg[74]_74 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[73]_73 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[72]_72 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_29 
       (.I0(\mem_reg[79]_79 [13]),
        .I1(\mem_reg[78]_78 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[77]_77 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[76]_76 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_3 
       (.I0(\mem_reg[99]_99 [13]),
        .I1(\mem_reg[98]_98 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[97]_97 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[96]_96 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_30 
       (.I0(\mem_reg[51]_51 [13]),
        .I1(\mem_reg[50]_50 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[49]_49 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[48]_48 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_31 
       (.I0(\mem_reg[55]_55 [13]),
        .I1(\mem_reg[54]_54 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[53]_53 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[52]_52 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_32 
       (.I0(\mem_reg[59]_59 [13]),
        .I1(\mem_reg[58]_58 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[57]_57 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[56]_56 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_33 
       (.I0(\mem_reg[63]_63 [13]),
        .I1(\mem_reg[62]_62 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[61]_61 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[60]_60 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_34 
       (.I0(\mem_reg[35]_35 [13]),
        .I1(\mem_reg[34]_34 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[33]_33 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[32]_32 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_35 
       (.I0(\mem_reg[39]_39 [13]),
        .I1(\mem_reg[38]_38 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[37]_37 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[36]_36 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_36 
       (.I0(\mem_reg[43]_43 [13]),
        .I1(\mem_reg[42]_42 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[41]_41 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[40]_40 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_37 
       (.I0(\mem_reg[47]_47 [13]),
        .I1(\mem_reg[46]_46 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[45]_45 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[44]_44 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_38 
       (.I0(\mem_reg[19]_19 [13]),
        .I1(\mem_reg[18]_18 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[17]_17 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[16]_16 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_39 
       (.I0(\mem_reg[23]_23 [13]),
        .I1(\mem_reg[22]_22 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[21]_21 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[20]_20 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_40 
       (.I0(\mem_reg[27]_27 [13]),
        .I1(\mem_reg[26]_26 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[25]_25 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[24]_24 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_41 
       (.I0(\mem_reg[31]_31 [13]),
        .I1(\mem_reg[30]_30 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[29]_29 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[28]_28 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_42 
       (.I0(\mem_reg[3]_3 [13]),
        .I1(\mem_reg[2]_2 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[1]_1 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[0]_0 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_43 
       (.I0(\mem_reg[7]_7 [13]),
        .I1(\mem_reg[6]_6 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[5]_5 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[4]_4 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_44 
       (.I0(\mem_reg[11]_11 [13]),
        .I1(\mem_reg[10]_10 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[9]_9 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[8]_8 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[13]_i_45 
       (.I0(\mem_reg[15]_15 [13]),
        .I1(\mem_reg[14]_14 [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[13]_13 [13]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[12]_12 [13]),
        .O(\slv_regs_inferred__99/axi_rdata[13]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[14]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[14]_i_5_n_0 ),
        .O(slv_regs[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[14]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[14]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_22 
       (.I0(\mem_reg[83]_83 [14]),
        .I1(\mem_reg[82]_82 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[81]_81 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[80]_80 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_23 
       (.I0(\mem_reg[87]_87 [14]),
        .I1(\mem_reg[86]_86 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[85]_85 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[84]_84 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_24 
       (.I0(\mem_reg[91]_91 [14]),
        .I1(\mem_reg[90]_90 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[89]_89 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[88]_88 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_25 
       (.I0(\mem_reg[95]_95 [14]),
        .I1(\mem_reg[94]_94 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[93]_93 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[92]_92 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_26 
       (.I0(\mem_reg[67]_67 [14]),
        .I1(\mem_reg[66]_66 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[65]_65 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[64]_64 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_27 
       (.I0(\mem_reg[71]_71 [14]),
        .I1(\mem_reg[70]_70 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[69]_69 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[68]_68 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_28 
       (.I0(\mem_reg[75]_75 [14]),
        .I1(\mem_reg[74]_74 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[73]_73 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[72]_72 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_29 
       (.I0(\mem_reg[79]_79 [14]),
        .I1(\mem_reg[78]_78 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[77]_77 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[76]_76 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_3 
       (.I0(\mem_reg[99]_99 [14]),
        .I1(\mem_reg[98]_98 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[97]_97 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[96]_96 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_30 
       (.I0(\mem_reg[51]_51 [14]),
        .I1(\mem_reg[50]_50 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[49]_49 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[48]_48 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_31 
       (.I0(\mem_reg[55]_55 [14]),
        .I1(\mem_reg[54]_54 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[53]_53 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[52]_52 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_32 
       (.I0(\mem_reg[59]_59 [14]),
        .I1(\mem_reg[58]_58 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[57]_57 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[56]_56 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_33 
       (.I0(\mem_reg[63]_63 [14]),
        .I1(\mem_reg[62]_62 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[61]_61 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[60]_60 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_34 
       (.I0(\mem_reg[35]_35 [14]),
        .I1(\mem_reg[34]_34 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[33]_33 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[32]_32 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_35 
       (.I0(\mem_reg[39]_39 [14]),
        .I1(\mem_reg[38]_38 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[37]_37 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[36]_36 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_36 
       (.I0(\mem_reg[43]_43 [14]),
        .I1(\mem_reg[42]_42 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[41]_41 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[40]_40 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_37 
       (.I0(\mem_reg[47]_47 [14]),
        .I1(\mem_reg[46]_46 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[45]_45 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[44]_44 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_38 
       (.I0(\mem_reg[19]_19 [14]),
        .I1(\mem_reg[18]_18 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[17]_17 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[16]_16 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_39 
       (.I0(\mem_reg[23]_23 [14]),
        .I1(\mem_reg[22]_22 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[21]_21 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[20]_20 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_40 
       (.I0(\mem_reg[27]_27 [14]),
        .I1(\mem_reg[26]_26 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[25]_25 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[24]_24 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_41 
       (.I0(\mem_reg[31]_31 [14]),
        .I1(\mem_reg[30]_30 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[29]_29 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[28]_28 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_42 
       (.I0(\mem_reg[3]_3 [14]),
        .I1(\mem_reg[2]_2 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[1]_1 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[0]_0 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_43 
       (.I0(\mem_reg[7]_7 [14]),
        .I1(\mem_reg[6]_6 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[5]_5 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[4]_4 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_44 
       (.I0(\mem_reg[11]_11 [14]),
        .I1(\mem_reg[10]_10 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[9]_9 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[8]_8 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[14]_i_45 
       (.I0(\mem_reg[15]_15 [14]),
        .I1(\mem_reg[14]_14 [14]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[13]_13 [14]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[12]_12 [14]),
        .O(\slv_regs_inferred__99/axi_rdata[14]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[15]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[15]_i_5_n_0 ),
        .O(slv_regs[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[15]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[15]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_22 
       (.I0(\mem_reg[83]_83 [15]),
        .I1(\mem_reg[82]_82 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[81]_81 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[80]_80 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_23 
       (.I0(\mem_reg[87]_87 [15]),
        .I1(\mem_reg[86]_86 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[85]_85 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[84]_84 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_24 
       (.I0(\mem_reg[91]_91 [15]),
        .I1(\mem_reg[90]_90 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[89]_89 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[88]_88 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_25 
       (.I0(\mem_reg[95]_95 [15]),
        .I1(\mem_reg[94]_94 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[93]_93 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[92]_92 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_26 
       (.I0(\mem_reg[67]_67 [15]),
        .I1(\mem_reg[66]_66 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[65]_65 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[64]_64 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_27 
       (.I0(\mem_reg[71]_71 [15]),
        .I1(\mem_reg[70]_70 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[69]_69 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[68]_68 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_28 
       (.I0(\mem_reg[75]_75 [15]),
        .I1(\mem_reg[74]_74 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[73]_73 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[72]_72 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_29 
       (.I0(\mem_reg[79]_79 [15]),
        .I1(\mem_reg[78]_78 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[77]_77 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[76]_76 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_3 
       (.I0(\mem_reg[99]_99 [15]),
        .I1(\mem_reg[98]_98 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[97]_97 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[96]_96 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_30 
       (.I0(\mem_reg[51]_51 [15]),
        .I1(\mem_reg[50]_50 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[49]_49 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[48]_48 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_31 
       (.I0(\mem_reg[55]_55 [15]),
        .I1(\mem_reg[54]_54 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[53]_53 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[52]_52 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_32 
       (.I0(\mem_reg[59]_59 [15]),
        .I1(\mem_reg[58]_58 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[57]_57 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[56]_56 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_33 
       (.I0(\mem_reg[63]_63 [15]),
        .I1(\mem_reg[62]_62 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[61]_61 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[60]_60 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_34 
       (.I0(\mem_reg[35]_35 [15]),
        .I1(\mem_reg[34]_34 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[33]_33 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[32]_32 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_35 
       (.I0(\mem_reg[39]_39 [15]),
        .I1(\mem_reg[38]_38 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[37]_37 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[36]_36 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_36 
       (.I0(\mem_reg[43]_43 [15]),
        .I1(\mem_reg[42]_42 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[41]_41 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[40]_40 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_37 
       (.I0(\mem_reg[47]_47 [15]),
        .I1(\mem_reg[46]_46 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[45]_45 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[44]_44 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_38 
       (.I0(\mem_reg[19]_19 [15]),
        .I1(\mem_reg[18]_18 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[17]_17 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[16]_16 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_39 
       (.I0(\mem_reg[23]_23 [15]),
        .I1(\mem_reg[22]_22 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[21]_21 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[20]_20 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_40 
       (.I0(\mem_reg[27]_27 [15]),
        .I1(\mem_reg[26]_26 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[25]_25 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[24]_24 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_41 
       (.I0(\mem_reg[31]_31 [15]),
        .I1(\mem_reg[30]_30 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[29]_29 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[28]_28 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_42 
       (.I0(\mem_reg[3]_3 [15]),
        .I1(\mem_reg[2]_2 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[1]_1 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[0]_0 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_43 
       (.I0(\mem_reg[7]_7 [15]),
        .I1(\mem_reg[6]_6 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[5]_5 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[4]_4 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_44 
       (.I0(\mem_reg[11]_11 [15]),
        .I1(\mem_reg[10]_10 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[9]_9 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[8]_8 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[15]_i_45 
       (.I0(\mem_reg[15]_15 [15]),
        .I1(\mem_reg[14]_14 [15]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[13]_13 [15]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[12]_12 [15]),
        .O(\slv_regs_inferred__99/axi_rdata[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[16]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[16]_i_5_n_0 ),
        .O(slv_regs[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[16]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[16]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_22 
       (.I0(\mem_reg[83]_83 [16]),
        .I1(\mem_reg[82]_82 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[81]_81 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[80]_80 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_23 
       (.I0(\mem_reg[87]_87 [16]),
        .I1(\mem_reg[86]_86 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[85]_85 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[84]_84 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_24 
       (.I0(\mem_reg[91]_91 [16]),
        .I1(\mem_reg[90]_90 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[89]_89 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[88]_88 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_25 
       (.I0(\mem_reg[95]_95 [16]),
        .I1(\mem_reg[94]_94 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[93]_93 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[92]_92 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_26 
       (.I0(\mem_reg[67]_67 [16]),
        .I1(\mem_reg[66]_66 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[65]_65 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[64]_64 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_27 
       (.I0(\mem_reg[71]_71 [16]),
        .I1(\mem_reg[70]_70 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[69]_69 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[68]_68 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_28 
       (.I0(\mem_reg[75]_75 [16]),
        .I1(\mem_reg[74]_74 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[73]_73 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[72]_72 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_29 
       (.I0(\mem_reg[79]_79 [16]),
        .I1(\mem_reg[78]_78 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[77]_77 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[76]_76 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_3 
       (.I0(\mem_reg[99]_99 [16]),
        .I1(\mem_reg[98]_98 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[97]_97 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[96]_96 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_30 
       (.I0(\mem_reg[51]_51 [16]),
        .I1(\mem_reg[50]_50 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[49]_49 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[48]_48 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_31 
       (.I0(\mem_reg[55]_55 [16]),
        .I1(\mem_reg[54]_54 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[53]_53 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[52]_52 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_32 
       (.I0(\mem_reg[59]_59 [16]),
        .I1(\mem_reg[58]_58 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[57]_57 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[56]_56 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_33 
       (.I0(\mem_reg[63]_63 [16]),
        .I1(\mem_reg[62]_62 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[61]_61 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[60]_60 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_34 
       (.I0(\mem_reg[35]_35 [16]),
        .I1(\mem_reg[34]_34 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[33]_33 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[32]_32 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_35 
       (.I0(\mem_reg[39]_39 [16]),
        .I1(\mem_reg[38]_38 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[37]_37 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[36]_36 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_36 
       (.I0(\mem_reg[43]_43 [16]),
        .I1(\mem_reg[42]_42 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[41]_41 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[40]_40 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_37 
       (.I0(\mem_reg[47]_47 [16]),
        .I1(\mem_reg[46]_46 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[45]_45 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[44]_44 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_38 
       (.I0(\mem_reg[19]_19 [16]),
        .I1(\mem_reg[18]_18 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[17]_17 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[16]_16 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_39 
       (.I0(\mem_reg[23]_23 [16]),
        .I1(\mem_reg[22]_22 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[21]_21 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[20]_20 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_40 
       (.I0(\mem_reg[27]_27 [16]),
        .I1(\mem_reg[26]_26 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[25]_25 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[24]_24 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_41 
       (.I0(\mem_reg[31]_31 [16]),
        .I1(\mem_reg[30]_30 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[29]_29 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[28]_28 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_42 
       (.I0(\mem_reg[3]_3 [16]),
        .I1(\mem_reg[2]_2 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[1]_1 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[0]_0 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_43 
       (.I0(\mem_reg[7]_7 [16]),
        .I1(\mem_reg[6]_6 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[5]_5 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[4]_4 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_44 
       (.I0(\mem_reg[11]_11 [16]),
        .I1(\mem_reg[10]_10 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[9]_9 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[8]_8 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[16]_i_45 
       (.I0(\mem_reg[15]_15 [16]),
        .I1(\mem_reg[14]_14 [16]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[13]_13 [16]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[12]_12 [16]),
        .O(\slv_regs_inferred__99/axi_rdata[16]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[17]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[17]_i_5_n_0 ),
        .O(slv_regs[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[17]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[17]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_22 
       (.I0(\mem_reg[83]_83 [17]),
        .I1(\mem_reg[82]_82 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[81]_81 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[80]_80 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_23 
       (.I0(\mem_reg[87]_87 [17]),
        .I1(\mem_reg[86]_86 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[85]_85 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[84]_84 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_24 
       (.I0(\mem_reg[91]_91 [17]),
        .I1(\mem_reg[90]_90 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[89]_89 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[88]_88 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_25 
       (.I0(\mem_reg[95]_95 [17]),
        .I1(\mem_reg[94]_94 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[93]_93 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[92]_92 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_26 
       (.I0(\mem_reg[67]_67 [17]),
        .I1(\mem_reg[66]_66 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[65]_65 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[64]_64 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_27 
       (.I0(\mem_reg[71]_71 [17]),
        .I1(\mem_reg[70]_70 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[69]_69 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[68]_68 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_28 
       (.I0(\mem_reg[75]_75 [17]),
        .I1(\mem_reg[74]_74 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[73]_73 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[72]_72 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_29 
       (.I0(\mem_reg[79]_79 [17]),
        .I1(\mem_reg[78]_78 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[77]_77 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[76]_76 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_3 
       (.I0(\mem_reg[99]_99 [17]),
        .I1(\mem_reg[98]_98 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[97]_97 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[96]_96 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_30 
       (.I0(\mem_reg[51]_51 [17]),
        .I1(\mem_reg[50]_50 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[49]_49 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[48]_48 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_31 
       (.I0(\mem_reg[55]_55 [17]),
        .I1(\mem_reg[54]_54 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[53]_53 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[52]_52 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_32 
       (.I0(\mem_reg[59]_59 [17]),
        .I1(\mem_reg[58]_58 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[57]_57 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[56]_56 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_33 
       (.I0(\mem_reg[63]_63 [17]),
        .I1(\mem_reg[62]_62 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[61]_61 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[60]_60 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_34 
       (.I0(\mem_reg[35]_35 [17]),
        .I1(\mem_reg[34]_34 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[33]_33 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[32]_32 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_35 
       (.I0(\mem_reg[39]_39 [17]),
        .I1(\mem_reg[38]_38 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[37]_37 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[36]_36 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_36 
       (.I0(\mem_reg[43]_43 [17]),
        .I1(\mem_reg[42]_42 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[41]_41 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[40]_40 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_37 
       (.I0(\mem_reg[47]_47 [17]),
        .I1(\mem_reg[46]_46 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[45]_45 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[44]_44 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_38 
       (.I0(\mem_reg[19]_19 [17]),
        .I1(\mem_reg[18]_18 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[17]_17 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[16]_16 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_39 
       (.I0(\mem_reg[23]_23 [17]),
        .I1(\mem_reg[22]_22 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[21]_21 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[20]_20 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_40 
       (.I0(\mem_reg[27]_27 [17]),
        .I1(\mem_reg[26]_26 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[25]_25 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[24]_24 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_41 
       (.I0(\mem_reg[31]_31 [17]),
        .I1(\mem_reg[30]_30 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[29]_29 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[28]_28 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_42 
       (.I0(\mem_reg[3]_3 [17]),
        .I1(\mem_reg[2]_2 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[1]_1 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[0]_0 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_43 
       (.I0(\mem_reg[7]_7 [17]),
        .I1(\mem_reg[6]_6 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[5]_5 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[4]_4 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_44 
       (.I0(\mem_reg[11]_11 [17]),
        .I1(\mem_reg[10]_10 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[9]_9 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[8]_8 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[17]_i_45 
       (.I0(\mem_reg[15]_15 [17]),
        .I1(\mem_reg[14]_14 [17]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[13]_13 [17]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[12]_12 [17]),
        .O(\slv_regs_inferred__99/axi_rdata[17]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[18]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[18]_i_5_n_0 ),
        .O(slv_regs[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[18]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[18]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_22 
       (.I0(\mem_reg[83]_83 [18]),
        .I1(\mem_reg[82]_82 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[81]_81 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[80]_80 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_23 
       (.I0(\mem_reg[87]_87 [18]),
        .I1(\mem_reg[86]_86 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[85]_85 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[84]_84 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_24 
       (.I0(\mem_reg[91]_91 [18]),
        .I1(\mem_reg[90]_90 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[89]_89 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[88]_88 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_25 
       (.I0(\mem_reg[95]_95 [18]),
        .I1(\mem_reg[94]_94 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[93]_93 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[92]_92 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_26 
       (.I0(\mem_reg[67]_67 [18]),
        .I1(\mem_reg[66]_66 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[65]_65 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[64]_64 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_27 
       (.I0(\mem_reg[71]_71 [18]),
        .I1(\mem_reg[70]_70 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[69]_69 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[68]_68 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_28 
       (.I0(\mem_reg[75]_75 [18]),
        .I1(\mem_reg[74]_74 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[73]_73 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[72]_72 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_29 
       (.I0(\mem_reg[79]_79 [18]),
        .I1(\mem_reg[78]_78 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[77]_77 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[76]_76 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_3 
       (.I0(\mem_reg[99]_99 [18]),
        .I1(\mem_reg[98]_98 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[97]_97 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[96]_96 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_30 
       (.I0(\mem_reg[51]_51 [18]),
        .I1(\mem_reg[50]_50 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[49]_49 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[48]_48 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_31 
       (.I0(\mem_reg[55]_55 [18]),
        .I1(\mem_reg[54]_54 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[53]_53 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[52]_52 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_32 
       (.I0(\mem_reg[59]_59 [18]),
        .I1(\mem_reg[58]_58 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[57]_57 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[56]_56 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_33 
       (.I0(\mem_reg[63]_63 [18]),
        .I1(\mem_reg[62]_62 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[61]_61 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[60]_60 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_34 
       (.I0(\mem_reg[35]_35 [18]),
        .I1(\mem_reg[34]_34 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[33]_33 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[32]_32 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_35 
       (.I0(\mem_reg[39]_39 [18]),
        .I1(\mem_reg[38]_38 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[37]_37 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[36]_36 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_36 
       (.I0(\mem_reg[43]_43 [18]),
        .I1(\mem_reg[42]_42 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[41]_41 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[40]_40 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_37 
       (.I0(\mem_reg[47]_47 [18]),
        .I1(\mem_reg[46]_46 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[45]_45 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[44]_44 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_38 
       (.I0(\mem_reg[19]_19 [18]),
        .I1(\mem_reg[18]_18 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[17]_17 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[16]_16 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_39 
       (.I0(\mem_reg[23]_23 [18]),
        .I1(\mem_reg[22]_22 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[21]_21 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[20]_20 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_40 
       (.I0(\mem_reg[27]_27 [18]),
        .I1(\mem_reg[26]_26 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[25]_25 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[24]_24 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_41 
       (.I0(\mem_reg[31]_31 [18]),
        .I1(\mem_reg[30]_30 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[29]_29 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[28]_28 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_42 
       (.I0(\mem_reg[3]_3 [18]),
        .I1(\mem_reg[2]_2 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[1]_1 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[0]_0 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_43 
       (.I0(\mem_reg[7]_7 [18]),
        .I1(\mem_reg[6]_6 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[5]_5 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[4]_4 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_44 
       (.I0(\mem_reg[11]_11 [18]),
        .I1(\mem_reg[10]_10 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[9]_9 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[8]_8 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[18]_i_45 
       (.I0(\mem_reg[15]_15 [18]),
        .I1(\mem_reg[14]_14 [18]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[13]_13 [18]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[12]_12 [18]),
        .O(\slv_regs_inferred__99/axi_rdata[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[19]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[19]_i_5_n_0 ),
        .O(slv_regs[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[19]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[19]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_22 
       (.I0(\mem_reg[83]_83 [19]),
        .I1(\mem_reg[82]_82 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[81]_81 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[80]_80 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_23 
       (.I0(\mem_reg[87]_87 [19]),
        .I1(\mem_reg[86]_86 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[85]_85 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[84]_84 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_24 
       (.I0(\mem_reg[91]_91 [19]),
        .I1(\mem_reg[90]_90 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[89]_89 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[88]_88 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_25 
       (.I0(\mem_reg[95]_95 [19]),
        .I1(\mem_reg[94]_94 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[93]_93 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[92]_92 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_26 
       (.I0(\mem_reg[67]_67 [19]),
        .I1(\mem_reg[66]_66 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[65]_65 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[64]_64 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_27 
       (.I0(\mem_reg[71]_71 [19]),
        .I1(\mem_reg[70]_70 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[69]_69 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[68]_68 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_28 
       (.I0(\mem_reg[75]_75 [19]),
        .I1(\mem_reg[74]_74 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[73]_73 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[72]_72 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_29 
       (.I0(\mem_reg[79]_79 [19]),
        .I1(\mem_reg[78]_78 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[77]_77 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[76]_76 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_3 
       (.I0(\mem_reg[99]_99 [19]),
        .I1(\mem_reg[98]_98 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[97]_97 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[96]_96 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_30 
       (.I0(\mem_reg[51]_51 [19]),
        .I1(\mem_reg[50]_50 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[49]_49 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[48]_48 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_31 
       (.I0(\mem_reg[55]_55 [19]),
        .I1(\mem_reg[54]_54 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[53]_53 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[52]_52 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_32 
       (.I0(\mem_reg[59]_59 [19]),
        .I1(\mem_reg[58]_58 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[57]_57 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[56]_56 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_33 
       (.I0(\mem_reg[63]_63 [19]),
        .I1(\mem_reg[62]_62 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[61]_61 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[60]_60 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_34 
       (.I0(\mem_reg[35]_35 [19]),
        .I1(\mem_reg[34]_34 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[33]_33 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[32]_32 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_35 
       (.I0(\mem_reg[39]_39 [19]),
        .I1(\mem_reg[38]_38 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[37]_37 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[36]_36 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_36 
       (.I0(\mem_reg[43]_43 [19]),
        .I1(\mem_reg[42]_42 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[41]_41 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[40]_40 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_37 
       (.I0(\mem_reg[47]_47 [19]),
        .I1(\mem_reg[46]_46 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[45]_45 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[44]_44 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_38 
       (.I0(\mem_reg[19]_19 [19]),
        .I1(\mem_reg[18]_18 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[17]_17 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[16]_16 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_39 
       (.I0(\mem_reg[23]_23 [19]),
        .I1(\mem_reg[22]_22 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[21]_21 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[20]_20 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_40 
       (.I0(\mem_reg[27]_27 [19]),
        .I1(\mem_reg[26]_26 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[25]_25 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[24]_24 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_41 
       (.I0(\mem_reg[31]_31 [19]),
        .I1(\mem_reg[30]_30 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[29]_29 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[28]_28 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_42 
       (.I0(\mem_reg[3]_3 [19]),
        .I1(\mem_reg[2]_2 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[1]_1 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[0]_0 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_43 
       (.I0(\mem_reg[7]_7 [19]),
        .I1(\mem_reg[6]_6 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[5]_5 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[4]_4 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_44 
       (.I0(\mem_reg[11]_11 [19]),
        .I1(\mem_reg[10]_10 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[9]_9 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[8]_8 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[19]_i_45 
       (.I0(\mem_reg[15]_15 [19]),
        .I1(\mem_reg[14]_14 [19]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\mem_reg[13]_13 [19]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\mem_reg[12]_12 [19]),
        .O(\slv_regs_inferred__99/axi_rdata[19]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[1]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[1]_i_5_n_0 ),
        .O(slv_regs[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[1]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[1]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_22 
       (.I0(\mem_reg[83]_83 [1]),
        .I1(\mem_reg[82]_82 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[81]_81 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[80]_80 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_23 
       (.I0(\mem_reg[87]_87 [1]),
        .I1(\mem_reg[86]_86 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[85]_85 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[84]_84 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_24 
       (.I0(\mem_reg[91]_91 [1]),
        .I1(\mem_reg[90]_90 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[89]_89 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[88]_88 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_25 
       (.I0(\mem_reg[95]_95 [1]),
        .I1(\mem_reg[94]_94 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[93]_93 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[92]_92 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_26 
       (.I0(\mem_reg[67]_67 [1]),
        .I1(\mem_reg[66]_66 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[65]_65 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[64]_64 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_27 
       (.I0(\mem_reg[71]_71 [1]),
        .I1(\mem_reg[70]_70 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[69]_69 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[68]_68 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_28 
       (.I0(\mem_reg[75]_75 [1]),
        .I1(\mem_reg[74]_74 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[73]_73 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[72]_72 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_29 
       (.I0(\mem_reg[79]_79 [1]),
        .I1(\mem_reg[78]_78 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[77]_77 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[76]_76 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_3 
       (.I0(\mem_reg[99]_99 [1]),
        .I1(\mem_reg[98]_98 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[97]_97 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[96]_96 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_30 
       (.I0(\mem_reg[51]_51 [1]),
        .I1(\mem_reg[50]_50 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[49]_49 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[48]_48 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_31 
       (.I0(\mem_reg[55]_55 [1]),
        .I1(\mem_reg[54]_54 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[53]_53 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[52]_52 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_32 
       (.I0(\mem_reg[59]_59 [1]),
        .I1(\mem_reg[58]_58 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[57]_57 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[56]_56 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_33 
       (.I0(\mem_reg[63]_63 [1]),
        .I1(\mem_reg[62]_62 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[61]_61 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[60]_60 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_34 
       (.I0(\mem_reg[35]_35 [1]),
        .I1(\mem_reg[34]_34 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[33]_33 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[32]_32 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_35 
       (.I0(\mem_reg[39]_39 [1]),
        .I1(\mem_reg[38]_38 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[37]_37 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[36]_36 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_36 
       (.I0(\mem_reg[43]_43 [1]),
        .I1(\mem_reg[42]_42 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[41]_41 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[40]_40 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_37 
       (.I0(\mem_reg[47]_47 [1]),
        .I1(\mem_reg[46]_46 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[45]_45 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[44]_44 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_38 
       (.I0(\mem_reg[19]_19 [1]),
        .I1(\mem_reg[18]_18 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[17]_17 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[16]_16 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_39 
       (.I0(\mem_reg[23]_23 [1]),
        .I1(\mem_reg[22]_22 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[21]_21 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[20]_20 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_40 
       (.I0(\mem_reg[27]_27 [1]),
        .I1(\mem_reg[26]_26 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[25]_25 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[24]_24 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_41 
       (.I0(\mem_reg[31]_31 [1]),
        .I1(\mem_reg[30]_30 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[29]_29 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[28]_28 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_42 
       (.I0(\mem_reg[3]_3 [1]),
        .I1(\mem_reg[2]_2 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[1]_1 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[0]_0 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_43 
       (.I0(\mem_reg[7]_7 [1]),
        .I1(\mem_reg[6]_6 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[5]_5 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[4]_4 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_44 
       (.I0(\mem_reg[11]_11 [1]),
        .I1(\mem_reg[10]_10 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[9]_9 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[8]_8 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[1]_i_45 
       (.I0(\mem_reg[15]_15 [1]),
        .I1(\mem_reg[14]_14 [1]),
        .I2(\axi_araddr_reg[3]_rep__3_n_0 ),
        .I3(\mem_reg[13]_13 [1]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\mem_reg[12]_12 [1]),
        .O(\slv_regs_inferred__99/axi_rdata[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[20]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[20]_i_5_n_0 ),
        .O(slv_regs[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[20]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[20]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_22 
       (.I0(\mem_reg[83]_83 [20]),
        .I1(\mem_reg[82]_82 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[81]_81 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[80]_80 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_23 
       (.I0(\mem_reg[87]_87 [20]),
        .I1(\mem_reg[86]_86 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[85]_85 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[84]_84 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_24 
       (.I0(\mem_reg[91]_91 [20]),
        .I1(\mem_reg[90]_90 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[89]_89 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[88]_88 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_25 
       (.I0(\mem_reg[95]_95 [20]),
        .I1(\mem_reg[94]_94 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[93]_93 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[92]_92 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_26 
       (.I0(\mem_reg[67]_67 [20]),
        .I1(\mem_reg[66]_66 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[65]_65 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[64]_64 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_27 
       (.I0(\mem_reg[71]_71 [20]),
        .I1(\mem_reg[70]_70 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[69]_69 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[68]_68 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_28 
       (.I0(\mem_reg[75]_75 [20]),
        .I1(\mem_reg[74]_74 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[73]_73 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[72]_72 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_29 
       (.I0(\mem_reg[79]_79 [20]),
        .I1(\mem_reg[78]_78 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[77]_77 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[76]_76 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_3 
       (.I0(\mem_reg[99]_99 [20]),
        .I1(\mem_reg[98]_98 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[97]_97 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[96]_96 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_30 
       (.I0(\mem_reg[51]_51 [20]),
        .I1(\mem_reg[50]_50 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[49]_49 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[48]_48 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_31 
       (.I0(\mem_reg[55]_55 [20]),
        .I1(\mem_reg[54]_54 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[53]_53 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[52]_52 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_32 
       (.I0(\mem_reg[59]_59 [20]),
        .I1(\mem_reg[58]_58 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[57]_57 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[56]_56 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_33 
       (.I0(\mem_reg[63]_63 [20]),
        .I1(\mem_reg[62]_62 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[61]_61 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[60]_60 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_34 
       (.I0(\mem_reg[35]_35 [20]),
        .I1(\mem_reg[34]_34 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[33]_33 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[32]_32 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_35 
       (.I0(\mem_reg[39]_39 [20]),
        .I1(\mem_reg[38]_38 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[37]_37 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[36]_36 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_36 
       (.I0(\mem_reg[43]_43 [20]),
        .I1(\mem_reg[42]_42 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[41]_41 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[40]_40 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_37 
       (.I0(\mem_reg[47]_47 [20]),
        .I1(\mem_reg[46]_46 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[45]_45 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[44]_44 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_38 
       (.I0(\mem_reg[19]_19 [20]),
        .I1(\mem_reg[18]_18 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[17]_17 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[16]_16 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_39 
       (.I0(\mem_reg[23]_23 [20]),
        .I1(\mem_reg[22]_22 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[21]_21 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[20]_20 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_40 
       (.I0(\mem_reg[27]_27 [20]),
        .I1(\mem_reg[26]_26 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[25]_25 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[24]_24 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_41 
       (.I0(\mem_reg[31]_31 [20]),
        .I1(\mem_reg[30]_30 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[29]_29 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[28]_28 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_42 
       (.I0(\mem_reg[3]_3 [20]),
        .I1(\mem_reg[2]_2 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[1]_1 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[0]_0 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_43 
       (.I0(\mem_reg[7]_7 [20]),
        .I1(\mem_reg[6]_6 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[5]_5 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[4]_4 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_44 
       (.I0(\mem_reg[11]_11 [20]),
        .I1(\mem_reg[10]_10 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[9]_9 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[8]_8 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[20]_i_45 
       (.I0(\mem_reg[15]_15 [20]),
        .I1(\mem_reg[14]_14 [20]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[13]_13 [20]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[12]_12 [20]),
        .O(\slv_regs_inferred__99/axi_rdata[20]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[21]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[21]_i_5_n_0 ),
        .O(slv_regs[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[21]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[21]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_22 
       (.I0(\mem_reg[83]_83 [21]),
        .I1(\mem_reg[82]_82 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[81]_81 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[80]_80 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_23 
       (.I0(\mem_reg[87]_87 [21]),
        .I1(\mem_reg[86]_86 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[85]_85 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[84]_84 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_24 
       (.I0(\mem_reg[91]_91 [21]),
        .I1(\mem_reg[90]_90 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[89]_89 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[88]_88 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_25 
       (.I0(\mem_reg[95]_95 [21]),
        .I1(\mem_reg[94]_94 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[93]_93 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[92]_92 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_26 
       (.I0(\mem_reg[67]_67 [21]),
        .I1(\mem_reg[66]_66 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[65]_65 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[64]_64 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_27 
       (.I0(\mem_reg[71]_71 [21]),
        .I1(\mem_reg[70]_70 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[69]_69 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[68]_68 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_28 
       (.I0(\mem_reg[75]_75 [21]),
        .I1(\mem_reg[74]_74 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[73]_73 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[72]_72 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_29 
       (.I0(\mem_reg[79]_79 [21]),
        .I1(\mem_reg[78]_78 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[77]_77 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[76]_76 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_3 
       (.I0(\mem_reg[99]_99 [21]),
        .I1(\mem_reg[98]_98 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[97]_97 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[96]_96 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_30 
       (.I0(\mem_reg[51]_51 [21]),
        .I1(\mem_reg[50]_50 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[49]_49 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[48]_48 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_31 
       (.I0(\mem_reg[55]_55 [21]),
        .I1(\mem_reg[54]_54 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[53]_53 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[52]_52 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_32 
       (.I0(\mem_reg[59]_59 [21]),
        .I1(\mem_reg[58]_58 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[57]_57 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[56]_56 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_33 
       (.I0(\mem_reg[63]_63 [21]),
        .I1(\mem_reg[62]_62 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[61]_61 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[60]_60 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_34 
       (.I0(\mem_reg[35]_35 [21]),
        .I1(\mem_reg[34]_34 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[33]_33 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[32]_32 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_35 
       (.I0(\mem_reg[39]_39 [21]),
        .I1(\mem_reg[38]_38 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[37]_37 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[36]_36 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_36 
       (.I0(\mem_reg[43]_43 [21]),
        .I1(\mem_reg[42]_42 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[41]_41 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[40]_40 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_37 
       (.I0(\mem_reg[47]_47 [21]),
        .I1(\mem_reg[46]_46 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[45]_45 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[44]_44 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_38 
       (.I0(\mem_reg[19]_19 [21]),
        .I1(\mem_reg[18]_18 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[17]_17 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[16]_16 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_39 
       (.I0(\mem_reg[23]_23 [21]),
        .I1(\mem_reg[22]_22 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[21]_21 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[20]_20 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_40 
       (.I0(\mem_reg[27]_27 [21]),
        .I1(\mem_reg[26]_26 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[25]_25 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[24]_24 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_41 
       (.I0(\mem_reg[31]_31 [21]),
        .I1(\mem_reg[30]_30 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[29]_29 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[28]_28 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_42 
       (.I0(\mem_reg[3]_3 [21]),
        .I1(\mem_reg[2]_2 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[1]_1 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[0]_0 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_43 
       (.I0(\mem_reg[7]_7 [21]),
        .I1(\mem_reg[6]_6 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[5]_5 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[4]_4 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_44 
       (.I0(\mem_reg[11]_11 [21]),
        .I1(\mem_reg[10]_10 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[9]_9 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[8]_8 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[21]_i_45 
       (.I0(\mem_reg[15]_15 [21]),
        .I1(\mem_reg[14]_14 [21]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[13]_13 [21]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[12]_12 [21]),
        .O(\slv_regs_inferred__99/axi_rdata[21]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[22]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[22]_i_5_n_0 ),
        .O(slv_regs[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[22]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[22]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_22 
       (.I0(\mem_reg[83]_83 [22]),
        .I1(\mem_reg[82]_82 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[81]_81 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[80]_80 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_23 
       (.I0(\mem_reg[87]_87 [22]),
        .I1(\mem_reg[86]_86 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[85]_85 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[84]_84 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_24 
       (.I0(\mem_reg[91]_91 [22]),
        .I1(\mem_reg[90]_90 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[89]_89 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[88]_88 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_25 
       (.I0(\mem_reg[95]_95 [22]),
        .I1(\mem_reg[94]_94 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[93]_93 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[92]_92 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_26 
       (.I0(\mem_reg[67]_67 [22]),
        .I1(\mem_reg[66]_66 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[65]_65 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[64]_64 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_27 
       (.I0(\mem_reg[71]_71 [22]),
        .I1(\mem_reg[70]_70 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[69]_69 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[68]_68 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_28 
       (.I0(\mem_reg[75]_75 [22]),
        .I1(\mem_reg[74]_74 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[73]_73 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[72]_72 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_29 
       (.I0(\mem_reg[79]_79 [22]),
        .I1(\mem_reg[78]_78 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[77]_77 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[76]_76 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_3 
       (.I0(\mem_reg[99]_99 [22]),
        .I1(\mem_reg[98]_98 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[97]_97 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[96]_96 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_30 
       (.I0(\mem_reg[51]_51 [22]),
        .I1(\mem_reg[50]_50 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[49]_49 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[48]_48 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_31 
       (.I0(\mem_reg[55]_55 [22]),
        .I1(\mem_reg[54]_54 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[53]_53 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[52]_52 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_32 
       (.I0(\mem_reg[59]_59 [22]),
        .I1(\mem_reg[58]_58 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[57]_57 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[56]_56 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_33 
       (.I0(\mem_reg[63]_63 [22]),
        .I1(\mem_reg[62]_62 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[61]_61 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[60]_60 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_34 
       (.I0(\mem_reg[35]_35 [22]),
        .I1(\mem_reg[34]_34 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[33]_33 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[32]_32 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_35 
       (.I0(\mem_reg[39]_39 [22]),
        .I1(\mem_reg[38]_38 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[37]_37 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[36]_36 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_36 
       (.I0(\mem_reg[43]_43 [22]),
        .I1(\mem_reg[42]_42 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[41]_41 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[40]_40 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_37 
       (.I0(\mem_reg[47]_47 [22]),
        .I1(\mem_reg[46]_46 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[45]_45 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[44]_44 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_38 
       (.I0(\mem_reg[19]_19 [22]),
        .I1(\mem_reg[18]_18 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[17]_17 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[16]_16 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_39 
       (.I0(\mem_reg[23]_23 [22]),
        .I1(\mem_reg[22]_22 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[21]_21 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[20]_20 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_40 
       (.I0(\mem_reg[27]_27 [22]),
        .I1(\mem_reg[26]_26 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[25]_25 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[24]_24 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_41 
       (.I0(\mem_reg[31]_31 [22]),
        .I1(\mem_reg[30]_30 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[29]_29 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[28]_28 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_42 
       (.I0(\mem_reg[3]_3 [22]),
        .I1(\mem_reg[2]_2 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[1]_1 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[0]_0 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_43 
       (.I0(\mem_reg[7]_7 [22]),
        .I1(\mem_reg[6]_6 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[5]_5 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[4]_4 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_44 
       (.I0(\mem_reg[11]_11 [22]),
        .I1(\mem_reg[10]_10 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[9]_9 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[8]_8 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[22]_i_45 
       (.I0(\mem_reg[15]_15 [22]),
        .I1(\mem_reg[14]_14 [22]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[13]_13 [22]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[12]_12 [22]),
        .O(\slv_regs_inferred__99/axi_rdata[22]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[23]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[23]_i_5_n_0 ),
        .O(slv_regs[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[23]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[23]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_22 
       (.I0(\mem_reg[83]_83 [23]),
        .I1(\mem_reg[82]_82 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[81]_81 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[80]_80 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_23 
       (.I0(\mem_reg[87]_87 [23]),
        .I1(\mem_reg[86]_86 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[85]_85 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[84]_84 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_24 
       (.I0(\mem_reg[91]_91 [23]),
        .I1(\mem_reg[90]_90 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[89]_89 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[88]_88 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_25 
       (.I0(\mem_reg[95]_95 [23]),
        .I1(\mem_reg[94]_94 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[93]_93 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[92]_92 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_26 
       (.I0(\mem_reg[67]_67 [23]),
        .I1(\mem_reg[66]_66 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[65]_65 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[64]_64 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_27 
       (.I0(\mem_reg[71]_71 [23]),
        .I1(\mem_reg[70]_70 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[69]_69 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[68]_68 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_28 
       (.I0(\mem_reg[75]_75 [23]),
        .I1(\mem_reg[74]_74 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[73]_73 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[72]_72 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_29 
       (.I0(\mem_reg[79]_79 [23]),
        .I1(\mem_reg[78]_78 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[77]_77 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[76]_76 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_3 
       (.I0(\mem_reg[99]_99 [23]),
        .I1(\mem_reg[98]_98 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[97]_97 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[96]_96 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_30 
       (.I0(\mem_reg[51]_51 [23]),
        .I1(\mem_reg[50]_50 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[49]_49 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[48]_48 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_31 
       (.I0(\mem_reg[55]_55 [23]),
        .I1(\mem_reg[54]_54 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[53]_53 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[52]_52 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_32 
       (.I0(\mem_reg[59]_59 [23]),
        .I1(\mem_reg[58]_58 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[57]_57 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[56]_56 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_33 
       (.I0(\mem_reg[63]_63 [23]),
        .I1(\mem_reg[62]_62 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[61]_61 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[60]_60 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_34 
       (.I0(\mem_reg[35]_35 [23]),
        .I1(\mem_reg[34]_34 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[33]_33 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[32]_32 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_35 
       (.I0(\mem_reg[39]_39 [23]),
        .I1(\mem_reg[38]_38 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[37]_37 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[36]_36 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_36 
       (.I0(\mem_reg[43]_43 [23]),
        .I1(\mem_reg[42]_42 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[41]_41 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[40]_40 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_37 
       (.I0(\mem_reg[47]_47 [23]),
        .I1(\mem_reg[46]_46 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[45]_45 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[44]_44 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_38 
       (.I0(\mem_reg[19]_19 [23]),
        .I1(\mem_reg[18]_18 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[17]_17 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[16]_16 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_39 
       (.I0(\mem_reg[23]_23 [23]),
        .I1(\mem_reg[22]_22 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[21]_21 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[20]_20 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_40 
       (.I0(\mem_reg[27]_27 [23]),
        .I1(\mem_reg[26]_26 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[25]_25 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[24]_24 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_41 
       (.I0(\mem_reg[31]_31 [23]),
        .I1(\mem_reg[30]_30 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[29]_29 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[28]_28 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_42 
       (.I0(\mem_reg[3]_3 [23]),
        .I1(\mem_reg[2]_2 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[1]_1 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[0]_0 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_43 
       (.I0(\mem_reg[7]_7 [23]),
        .I1(\mem_reg[6]_6 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[5]_5 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[4]_4 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_44 
       (.I0(\mem_reg[11]_11 [23]),
        .I1(\mem_reg[10]_10 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[9]_9 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[8]_8 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[23]_i_45 
       (.I0(\mem_reg[15]_15 [23]),
        .I1(\mem_reg[14]_14 [23]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[13]_13 [23]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[12]_12 [23]),
        .O(\slv_regs_inferred__99/axi_rdata[23]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[24]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[24]_i_5_n_0 ),
        .O(slv_regs[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[24]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[24]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_22 
       (.I0(\mem_reg[83]_83 [24]),
        .I1(\mem_reg[82]_82 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[81]_81 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[80]_80 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_23 
       (.I0(\mem_reg[87]_87 [24]),
        .I1(\mem_reg[86]_86 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[85]_85 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[84]_84 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_24 
       (.I0(\mem_reg[91]_91 [24]),
        .I1(\mem_reg[90]_90 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[89]_89 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[88]_88 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_25 
       (.I0(\mem_reg[95]_95 [24]),
        .I1(\mem_reg[94]_94 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[93]_93 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[92]_92 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_26 
       (.I0(\mem_reg[67]_67 [24]),
        .I1(\mem_reg[66]_66 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[65]_65 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[64]_64 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_27 
       (.I0(\mem_reg[71]_71 [24]),
        .I1(\mem_reg[70]_70 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[69]_69 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[68]_68 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_28 
       (.I0(\mem_reg[75]_75 [24]),
        .I1(\mem_reg[74]_74 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[73]_73 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[72]_72 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_29 
       (.I0(\mem_reg[79]_79 [24]),
        .I1(\mem_reg[78]_78 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[77]_77 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[76]_76 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_3 
       (.I0(\mem_reg[99]_99 [24]),
        .I1(\mem_reg[98]_98 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[97]_97 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[96]_96 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_30 
       (.I0(\mem_reg[51]_51 [24]),
        .I1(\mem_reg[50]_50 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[49]_49 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[48]_48 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_31 
       (.I0(\mem_reg[55]_55 [24]),
        .I1(\mem_reg[54]_54 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[53]_53 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[52]_52 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_32 
       (.I0(\mem_reg[59]_59 [24]),
        .I1(\mem_reg[58]_58 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[57]_57 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[56]_56 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_33 
       (.I0(\mem_reg[63]_63 [24]),
        .I1(\mem_reg[62]_62 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[61]_61 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[60]_60 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_34 
       (.I0(\mem_reg[35]_35 [24]),
        .I1(\mem_reg[34]_34 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[33]_33 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[32]_32 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_35 
       (.I0(\mem_reg[39]_39 [24]),
        .I1(\mem_reg[38]_38 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[37]_37 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[36]_36 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_36 
       (.I0(\mem_reg[43]_43 [24]),
        .I1(\mem_reg[42]_42 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[41]_41 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[40]_40 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_37 
       (.I0(\mem_reg[47]_47 [24]),
        .I1(\mem_reg[46]_46 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[45]_45 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[44]_44 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_38 
       (.I0(\mem_reg[19]_19 [24]),
        .I1(\mem_reg[18]_18 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[17]_17 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[16]_16 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_39 
       (.I0(\mem_reg[23]_23 [24]),
        .I1(\mem_reg[22]_22 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[21]_21 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[20]_20 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_40 
       (.I0(\mem_reg[27]_27 [24]),
        .I1(\mem_reg[26]_26 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[25]_25 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[24]_24 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_41 
       (.I0(\mem_reg[31]_31 [24]),
        .I1(\mem_reg[30]_30 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[29]_29 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[28]_28 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_42 
       (.I0(\mem_reg[3]_3 [24]),
        .I1(\mem_reg[2]_2 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[1]_1 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[0]_0 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_43 
       (.I0(\mem_reg[7]_7 [24]),
        .I1(\mem_reg[6]_6 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[5]_5 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[4]_4 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_44 
       (.I0(\mem_reg[11]_11 [24]),
        .I1(\mem_reg[10]_10 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[9]_9 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[8]_8 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[24]_i_45 
       (.I0(\mem_reg[15]_15 [24]),
        .I1(\mem_reg[14]_14 [24]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[13]_13 [24]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[12]_12 [24]),
        .O(\slv_regs_inferred__99/axi_rdata[24]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[25]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[25]_i_5_n_0 ),
        .O(slv_regs[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[25]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[25]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_22 
       (.I0(\mem_reg[83]_83 [25]),
        .I1(\mem_reg[82]_82 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[81]_81 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[80]_80 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_23 
       (.I0(\mem_reg[87]_87 [25]),
        .I1(\mem_reg[86]_86 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[85]_85 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[84]_84 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_24 
       (.I0(\mem_reg[91]_91 [25]),
        .I1(\mem_reg[90]_90 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[89]_89 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[88]_88 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_25 
       (.I0(\mem_reg[95]_95 [25]),
        .I1(\mem_reg[94]_94 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[93]_93 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[92]_92 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_26 
       (.I0(\mem_reg[67]_67 [25]),
        .I1(\mem_reg[66]_66 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[65]_65 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[64]_64 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_27 
       (.I0(\mem_reg[71]_71 [25]),
        .I1(\mem_reg[70]_70 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[69]_69 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[68]_68 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_28 
       (.I0(\mem_reg[75]_75 [25]),
        .I1(\mem_reg[74]_74 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[73]_73 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[72]_72 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_29 
       (.I0(\mem_reg[79]_79 [25]),
        .I1(\mem_reg[78]_78 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[77]_77 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[76]_76 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_3 
       (.I0(\mem_reg[99]_99 [25]),
        .I1(\mem_reg[98]_98 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[97]_97 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[96]_96 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_30 
       (.I0(\mem_reg[51]_51 [25]),
        .I1(\mem_reg[50]_50 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[49]_49 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[48]_48 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_31 
       (.I0(\mem_reg[55]_55 [25]),
        .I1(\mem_reg[54]_54 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[53]_53 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[52]_52 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_32 
       (.I0(\mem_reg[59]_59 [25]),
        .I1(\mem_reg[58]_58 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[57]_57 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[56]_56 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_33 
       (.I0(\mem_reg[63]_63 [25]),
        .I1(\mem_reg[62]_62 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[61]_61 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[60]_60 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_34 
       (.I0(\mem_reg[35]_35 [25]),
        .I1(\mem_reg[34]_34 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[33]_33 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[32]_32 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_35 
       (.I0(\mem_reg[39]_39 [25]),
        .I1(\mem_reg[38]_38 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[37]_37 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[36]_36 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_36 
       (.I0(\mem_reg[43]_43 [25]),
        .I1(\mem_reg[42]_42 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[41]_41 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[40]_40 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_37 
       (.I0(\mem_reg[47]_47 [25]),
        .I1(\mem_reg[46]_46 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[45]_45 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[44]_44 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_38 
       (.I0(\mem_reg[19]_19 [25]),
        .I1(\mem_reg[18]_18 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[17]_17 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[16]_16 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_39 
       (.I0(\mem_reg[23]_23 [25]),
        .I1(\mem_reg[22]_22 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[21]_21 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[20]_20 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_40 
       (.I0(\mem_reg[27]_27 [25]),
        .I1(\mem_reg[26]_26 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[25]_25 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[24]_24 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_41 
       (.I0(\mem_reg[31]_31 [25]),
        .I1(\mem_reg[30]_30 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[29]_29 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[28]_28 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_42 
       (.I0(\mem_reg[3]_3 [25]),
        .I1(\mem_reg[2]_2 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[1]_1 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[0]_0 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_43 
       (.I0(\mem_reg[7]_7 [25]),
        .I1(\mem_reg[6]_6 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[5]_5 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[4]_4 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_44 
       (.I0(\mem_reg[11]_11 [25]),
        .I1(\mem_reg[10]_10 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[9]_9 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[8]_8 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[25]_i_45 
       (.I0(\mem_reg[15]_15 [25]),
        .I1(\mem_reg[14]_14 [25]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\mem_reg[13]_13 [25]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\mem_reg[12]_12 [25]),
        .O(\slv_regs_inferred__99/axi_rdata[25]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[26]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[26]_i_5_n_0 ),
        .O(slv_regs[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[26]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[26]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_22 
       (.I0(\mem_reg[83]_83 [26]),
        .I1(\mem_reg[82]_82 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[81]_81 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[80]_80 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_23 
       (.I0(\mem_reg[87]_87 [26]),
        .I1(\mem_reg[86]_86 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[85]_85 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[84]_84 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_24 
       (.I0(\mem_reg[91]_91 [26]),
        .I1(\mem_reg[90]_90 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[89]_89 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[88]_88 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_25 
       (.I0(\mem_reg[95]_95 [26]),
        .I1(\mem_reg[94]_94 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[93]_93 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[92]_92 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_26 
       (.I0(\mem_reg[67]_67 [26]),
        .I1(\mem_reg[66]_66 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[65]_65 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[64]_64 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_27 
       (.I0(\mem_reg[71]_71 [26]),
        .I1(\mem_reg[70]_70 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[69]_69 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[68]_68 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_28 
       (.I0(\mem_reg[75]_75 [26]),
        .I1(\mem_reg[74]_74 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[73]_73 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[72]_72 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_29 
       (.I0(\mem_reg[79]_79 [26]),
        .I1(\mem_reg[78]_78 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[77]_77 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[76]_76 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_3 
       (.I0(\mem_reg[99]_99 [26]),
        .I1(\mem_reg[98]_98 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[97]_97 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[96]_96 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_30 
       (.I0(\mem_reg[51]_51 [26]),
        .I1(\mem_reg[50]_50 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[49]_49 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[48]_48 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_31 
       (.I0(\mem_reg[55]_55 [26]),
        .I1(\mem_reg[54]_54 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[53]_53 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[52]_52 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_32 
       (.I0(\mem_reg[59]_59 [26]),
        .I1(\mem_reg[58]_58 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[57]_57 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[56]_56 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_33 
       (.I0(\mem_reg[63]_63 [26]),
        .I1(\mem_reg[62]_62 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[61]_61 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[60]_60 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_34 
       (.I0(\mem_reg[35]_35 [26]),
        .I1(\mem_reg[34]_34 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[33]_33 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[32]_32 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_35 
       (.I0(\mem_reg[39]_39 [26]),
        .I1(\mem_reg[38]_38 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[37]_37 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[36]_36 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_36 
       (.I0(\mem_reg[43]_43 [26]),
        .I1(\mem_reg[42]_42 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[41]_41 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[40]_40 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_37 
       (.I0(\mem_reg[47]_47 [26]),
        .I1(\mem_reg[46]_46 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[45]_45 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[44]_44 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_38 
       (.I0(\mem_reg[19]_19 [26]),
        .I1(\mem_reg[18]_18 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[17]_17 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[16]_16 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_39 
       (.I0(\mem_reg[23]_23 [26]),
        .I1(\mem_reg[22]_22 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[21]_21 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[20]_20 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_40 
       (.I0(\mem_reg[27]_27 [26]),
        .I1(\mem_reg[26]_26 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[25]_25 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[24]_24 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_41 
       (.I0(\mem_reg[31]_31 [26]),
        .I1(\mem_reg[30]_30 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[29]_29 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[28]_28 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_42 
       (.I0(\mem_reg[3]_3 [26]),
        .I1(\mem_reg[2]_2 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[1]_1 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[0]_0 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_43 
       (.I0(\mem_reg[7]_7 [26]),
        .I1(\mem_reg[6]_6 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[5]_5 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[4]_4 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_44 
       (.I0(\mem_reg[11]_11 [26]),
        .I1(\mem_reg[10]_10 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[9]_9 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[8]_8 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[26]_i_45 
       (.I0(\mem_reg[15]_15 [26]),
        .I1(\mem_reg[14]_14 [26]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[13]_13 [26]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[12]_12 [26]),
        .O(\slv_regs_inferred__99/axi_rdata[26]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[27]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[27]_i_5_n_0 ),
        .O(slv_regs[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[27]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[27]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_22 
       (.I0(\mem_reg[83]_83 [27]),
        .I1(\mem_reg[82]_82 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[81]_81 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[80]_80 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_23 
       (.I0(\mem_reg[87]_87 [27]),
        .I1(\mem_reg[86]_86 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[85]_85 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[84]_84 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_24 
       (.I0(\mem_reg[91]_91 [27]),
        .I1(\mem_reg[90]_90 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[89]_89 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[88]_88 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_25 
       (.I0(\mem_reg[95]_95 [27]),
        .I1(\mem_reg[94]_94 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[93]_93 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[92]_92 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_26 
       (.I0(\mem_reg[67]_67 [27]),
        .I1(\mem_reg[66]_66 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[65]_65 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[64]_64 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_27 
       (.I0(\mem_reg[71]_71 [27]),
        .I1(\mem_reg[70]_70 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[69]_69 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[68]_68 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_28 
       (.I0(\mem_reg[75]_75 [27]),
        .I1(\mem_reg[74]_74 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[73]_73 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[72]_72 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_29 
       (.I0(\mem_reg[79]_79 [27]),
        .I1(\mem_reg[78]_78 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[77]_77 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[76]_76 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_3 
       (.I0(\mem_reg[99]_99 [27]),
        .I1(\mem_reg[98]_98 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[97]_97 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[96]_96 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_30 
       (.I0(\mem_reg[51]_51 [27]),
        .I1(\mem_reg[50]_50 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[49]_49 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[48]_48 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_31 
       (.I0(\mem_reg[55]_55 [27]),
        .I1(\mem_reg[54]_54 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[53]_53 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[52]_52 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_32 
       (.I0(\mem_reg[59]_59 [27]),
        .I1(\mem_reg[58]_58 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[57]_57 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[56]_56 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_33 
       (.I0(\mem_reg[63]_63 [27]),
        .I1(\mem_reg[62]_62 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[61]_61 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[60]_60 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_34 
       (.I0(\mem_reg[35]_35 [27]),
        .I1(\mem_reg[34]_34 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[33]_33 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[32]_32 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_35 
       (.I0(\mem_reg[39]_39 [27]),
        .I1(\mem_reg[38]_38 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[37]_37 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[36]_36 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_36 
       (.I0(\mem_reg[43]_43 [27]),
        .I1(\mem_reg[42]_42 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[41]_41 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[40]_40 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_37 
       (.I0(\mem_reg[47]_47 [27]),
        .I1(\mem_reg[46]_46 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[45]_45 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[44]_44 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_38 
       (.I0(\mem_reg[19]_19 [27]),
        .I1(\mem_reg[18]_18 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[17]_17 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[16]_16 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_39 
       (.I0(\mem_reg[23]_23 [27]),
        .I1(\mem_reg[22]_22 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[21]_21 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[20]_20 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_40 
       (.I0(\mem_reg[27]_27 [27]),
        .I1(\mem_reg[26]_26 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[25]_25 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[24]_24 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_41 
       (.I0(\mem_reg[31]_31 [27]),
        .I1(\mem_reg[30]_30 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[29]_29 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[28]_28 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_42 
       (.I0(\mem_reg[3]_3 [27]),
        .I1(\mem_reg[2]_2 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[1]_1 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[0]_0 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_43 
       (.I0(\mem_reg[7]_7 [27]),
        .I1(\mem_reg[6]_6 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[5]_5 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[4]_4 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_44 
       (.I0(\mem_reg[11]_11 [27]),
        .I1(\mem_reg[10]_10 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[9]_9 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[8]_8 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[27]_i_45 
       (.I0(\mem_reg[15]_15 [27]),
        .I1(\mem_reg[14]_14 [27]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[13]_13 [27]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[12]_12 [27]),
        .O(\slv_regs_inferred__99/axi_rdata[27]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[28]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[28]_i_5_n_0 ),
        .O(slv_regs[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[28]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[28]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_22 
       (.I0(\mem_reg[83]_83 [28]),
        .I1(\mem_reg[82]_82 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[81]_81 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[80]_80 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_23 
       (.I0(\mem_reg[87]_87 [28]),
        .I1(\mem_reg[86]_86 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[85]_85 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[84]_84 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_24 
       (.I0(\mem_reg[91]_91 [28]),
        .I1(\mem_reg[90]_90 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[89]_89 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[88]_88 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_25 
       (.I0(\mem_reg[95]_95 [28]),
        .I1(\mem_reg[94]_94 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[93]_93 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[92]_92 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_26 
       (.I0(\mem_reg[67]_67 [28]),
        .I1(\mem_reg[66]_66 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[65]_65 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[64]_64 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_27 
       (.I0(\mem_reg[71]_71 [28]),
        .I1(\mem_reg[70]_70 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[69]_69 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[68]_68 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_28 
       (.I0(\mem_reg[75]_75 [28]),
        .I1(\mem_reg[74]_74 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[73]_73 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[72]_72 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_29 
       (.I0(\mem_reg[79]_79 [28]),
        .I1(\mem_reg[78]_78 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[77]_77 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[76]_76 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_3 
       (.I0(\mem_reg[99]_99 [28]),
        .I1(\mem_reg[98]_98 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[97]_97 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[96]_96 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_30 
       (.I0(\mem_reg[51]_51 [28]),
        .I1(\mem_reg[50]_50 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[49]_49 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[48]_48 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_31 
       (.I0(\mem_reg[55]_55 [28]),
        .I1(\mem_reg[54]_54 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[53]_53 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[52]_52 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_32 
       (.I0(\mem_reg[59]_59 [28]),
        .I1(\mem_reg[58]_58 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[57]_57 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[56]_56 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_33 
       (.I0(\mem_reg[63]_63 [28]),
        .I1(\mem_reg[62]_62 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[61]_61 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[60]_60 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_34 
       (.I0(\mem_reg[35]_35 [28]),
        .I1(\mem_reg[34]_34 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[33]_33 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[32]_32 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_35 
       (.I0(\mem_reg[39]_39 [28]),
        .I1(\mem_reg[38]_38 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[37]_37 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[36]_36 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_36 
       (.I0(\mem_reg[43]_43 [28]),
        .I1(\mem_reg[42]_42 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[41]_41 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[40]_40 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_37 
       (.I0(\mem_reg[47]_47 [28]),
        .I1(\mem_reg[46]_46 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[45]_45 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[44]_44 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_38 
       (.I0(\mem_reg[19]_19 [28]),
        .I1(\mem_reg[18]_18 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[17]_17 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[16]_16 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_39 
       (.I0(\mem_reg[23]_23 [28]),
        .I1(\mem_reg[22]_22 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[21]_21 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[20]_20 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_40 
       (.I0(\mem_reg[27]_27 [28]),
        .I1(\mem_reg[26]_26 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[25]_25 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[24]_24 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_41 
       (.I0(\mem_reg[31]_31 [28]),
        .I1(\mem_reg[30]_30 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[29]_29 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[28]_28 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_42 
       (.I0(\mem_reg[3]_3 [28]),
        .I1(\mem_reg[2]_2 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[1]_1 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[0]_0 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_43 
       (.I0(\mem_reg[7]_7 [28]),
        .I1(\mem_reg[6]_6 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[5]_5 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[4]_4 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_44 
       (.I0(\mem_reg[11]_11 [28]),
        .I1(\mem_reg[10]_10 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[9]_9 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[8]_8 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[28]_i_45 
       (.I0(\mem_reg[15]_15 [28]),
        .I1(\mem_reg[14]_14 [28]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[13]_13 [28]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[12]_12 [28]),
        .O(\slv_regs_inferred__99/axi_rdata[28]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[29]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[29]_i_5_n_0 ),
        .O(slv_regs[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[29]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[29]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_22 
       (.I0(\mem_reg[83]_83 [29]),
        .I1(\mem_reg[82]_82 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[81]_81 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[80]_80 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_23 
       (.I0(\mem_reg[87]_87 [29]),
        .I1(\mem_reg[86]_86 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[85]_85 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[84]_84 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_24 
       (.I0(\mem_reg[91]_91 [29]),
        .I1(\mem_reg[90]_90 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[89]_89 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[88]_88 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_25 
       (.I0(\mem_reg[95]_95 [29]),
        .I1(\mem_reg[94]_94 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[93]_93 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[92]_92 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_26 
       (.I0(\mem_reg[67]_67 [29]),
        .I1(\mem_reg[66]_66 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[65]_65 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[64]_64 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_27 
       (.I0(\mem_reg[71]_71 [29]),
        .I1(\mem_reg[70]_70 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[69]_69 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[68]_68 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_28 
       (.I0(\mem_reg[75]_75 [29]),
        .I1(\mem_reg[74]_74 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[73]_73 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[72]_72 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_29 
       (.I0(\mem_reg[79]_79 [29]),
        .I1(\mem_reg[78]_78 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[77]_77 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[76]_76 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_3 
       (.I0(\mem_reg[99]_99 [29]),
        .I1(\mem_reg[98]_98 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[97]_97 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[96]_96 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_30 
       (.I0(\mem_reg[51]_51 [29]),
        .I1(\mem_reg[50]_50 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[49]_49 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[48]_48 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_31 
       (.I0(\mem_reg[55]_55 [29]),
        .I1(\mem_reg[54]_54 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[53]_53 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[52]_52 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_32 
       (.I0(\mem_reg[59]_59 [29]),
        .I1(\mem_reg[58]_58 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[57]_57 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[56]_56 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_33 
       (.I0(\mem_reg[63]_63 [29]),
        .I1(\mem_reg[62]_62 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[61]_61 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[60]_60 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_34 
       (.I0(\mem_reg[35]_35 [29]),
        .I1(\mem_reg[34]_34 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[33]_33 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[32]_32 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_35 
       (.I0(\mem_reg[39]_39 [29]),
        .I1(\mem_reg[38]_38 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[37]_37 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[36]_36 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_36 
       (.I0(\mem_reg[43]_43 [29]),
        .I1(\mem_reg[42]_42 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[41]_41 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[40]_40 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_37 
       (.I0(\mem_reg[47]_47 [29]),
        .I1(\mem_reg[46]_46 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[45]_45 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[44]_44 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_38 
       (.I0(\mem_reg[19]_19 [29]),
        .I1(\mem_reg[18]_18 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[17]_17 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[16]_16 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_39 
       (.I0(\mem_reg[23]_23 [29]),
        .I1(\mem_reg[22]_22 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[21]_21 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[20]_20 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_40 
       (.I0(\mem_reg[27]_27 [29]),
        .I1(\mem_reg[26]_26 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[25]_25 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[24]_24 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_41 
       (.I0(\mem_reg[31]_31 [29]),
        .I1(\mem_reg[30]_30 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[29]_29 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[28]_28 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_42 
       (.I0(\mem_reg[3]_3 [29]),
        .I1(\mem_reg[2]_2 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[1]_1 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[0]_0 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_43 
       (.I0(\mem_reg[7]_7 [29]),
        .I1(\mem_reg[6]_6 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[5]_5 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[4]_4 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_44 
       (.I0(\mem_reg[11]_11 [29]),
        .I1(\mem_reg[10]_10 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[9]_9 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[8]_8 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[29]_i_45 
       (.I0(\mem_reg[15]_15 [29]),
        .I1(\mem_reg[14]_14 [29]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[13]_13 [29]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[12]_12 [29]),
        .O(\slv_regs_inferred__99/axi_rdata[29]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[2]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[2]_i_5_n_0 ),
        .O(slv_regs[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[2]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[2]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_22 
       (.I0(\mem_reg[83]_83 [2]),
        .I1(\mem_reg[82]_82 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[81]_81 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[80]_80 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_23 
       (.I0(\mem_reg[87]_87 [2]),
        .I1(\mem_reg[86]_86 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[85]_85 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[84]_84 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_24 
       (.I0(\mem_reg[91]_91 [2]),
        .I1(\mem_reg[90]_90 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[89]_89 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[88]_88 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_25 
       (.I0(\mem_reg[95]_95 [2]),
        .I1(\mem_reg[94]_94 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[93]_93 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[92]_92 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_26 
       (.I0(\mem_reg[67]_67 [2]),
        .I1(\mem_reg[66]_66 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[65]_65 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[64]_64 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_27 
       (.I0(\mem_reg[71]_71 [2]),
        .I1(\mem_reg[70]_70 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[69]_69 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[68]_68 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_28 
       (.I0(\mem_reg[75]_75 [2]),
        .I1(\mem_reg[74]_74 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[73]_73 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[72]_72 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_29 
       (.I0(\mem_reg[79]_79 [2]),
        .I1(\mem_reg[78]_78 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[77]_77 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[76]_76 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_3 
       (.I0(\mem_reg[99]_99 [2]),
        .I1(\mem_reg[98]_98 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[97]_97 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[96]_96 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_30 
       (.I0(\mem_reg[51]_51 [2]),
        .I1(\mem_reg[50]_50 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[49]_49 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[48]_48 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_31 
       (.I0(\mem_reg[55]_55 [2]),
        .I1(\mem_reg[54]_54 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[53]_53 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[52]_52 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_32 
       (.I0(\mem_reg[59]_59 [2]),
        .I1(\mem_reg[58]_58 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[57]_57 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[56]_56 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_33 
       (.I0(\mem_reg[63]_63 [2]),
        .I1(\mem_reg[62]_62 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[61]_61 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[60]_60 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_34 
       (.I0(\mem_reg[35]_35 [2]),
        .I1(\mem_reg[34]_34 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[33]_33 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[32]_32 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_35 
       (.I0(\mem_reg[39]_39 [2]),
        .I1(\mem_reg[38]_38 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[37]_37 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[36]_36 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_36 
       (.I0(\mem_reg[43]_43 [2]),
        .I1(\mem_reg[42]_42 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[41]_41 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[40]_40 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_37 
       (.I0(\mem_reg[47]_47 [2]),
        .I1(\mem_reg[46]_46 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[45]_45 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[44]_44 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_38 
       (.I0(\mem_reg[19]_19 [2]),
        .I1(\mem_reg[18]_18 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[17]_17 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[16]_16 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_39 
       (.I0(\mem_reg[23]_23 [2]),
        .I1(\mem_reg[22]_22 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[21]_21 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[20]_20 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_40 
       (.I0(\mem_reg[27]_27 [2]),
        .I1(\mem_reg[26]_26 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[25]_25 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[24]_24 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_41 
       (.I0(\mem_reg[31]_31 [2]),
        .I1(\mem_reg[30]_30 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[29]_29 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[28]_28 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_42 
       (.I0(\mem_reg[3]_3 [2]),
        .I1(\mem_reg[2]_2 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[1]_1 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[0]_0 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_43 
       (.I0(\mem_reg[7]_7 [2]),
        .I1(\mem_reg[6]_6 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[5]_5 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[4]_4 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_44 
       (.I0(\mem_reg[11]_11 [2]),
        .I1(\mem_reg[10]_10 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[9]_9 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[8]_8 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[2]_i_45 
       (.I0(\mem_reg[15]_15 [2]),
        .I1(\mem_reg[14]_14 [2]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[13]_13 [2]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[12]_12 [2]),
        .O(\slv_regs_inferred__99/axi_rdata[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[30]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[30]_i_5_n_0 ),
        .O(slv_regs[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[30]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[30]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_22 
       (.I0(\mem_reg[83]_83 [30]),
        .I1(\mem_reg[82]_82 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[81]_81 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[80]_80 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_23 
       (.I0(\mem_reg[87]_87 [30]),
        .I1(\mem_reg[86]_86 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[85]_85 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[84]_84 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_24 
       (.I0(\mem_reg[91]_91 [30]),
        .I1(\mem_reg[90]_90 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[89]_89 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[88]_88 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_25 
       (.I0(\mem_reg[95]_95 [30]),
        .I1(\mem_reg[94]_94 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[93]_93 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[92]_92 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_26 
       (.I0(\mem_reg[67]_67 [30]),
        .I1(\mem_reg[66]_66 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[65]_65 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[64]_64 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_27 
       (.I0(\mem_reg[71]_71 [30]),
        .I1(\mem_reg[70]_70 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[69]_69 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[68]_68 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_28 
       (.I0(\mem_reg[75]_75 [30]),
        .I1(\mem_reg[74]_74 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[73]_73 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[72]_72 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_29 
       (.I0(\mem_reg[79]_79 [30]),
        .I1(\mem_reg[78]_78 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[77]_77 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[76]_76 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_3 
       (.I0(\mem_reg[99]_99 [30]),
        .I1(\mem_reg[98]_98 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[97]_97 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[96]_96 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_30 
       (.I0(\mem_reg[51]_51 [30]),
        .I1(\mem_reg[50]_50 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[49]_49 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[48]_48 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_31 
       (.I0(\mem_reg[55]_55 [30]),
        .I1(\mem_reg[54]_54 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[53]_53 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[52]_52 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_32 
       (.I0(\mem_reg[59]_59 [30]),
        .I1(\mem_reg[58]_58 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[57]_57 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[56]_56 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_33 
       (.I0(\mem_reg[63]_63 [30]),
        .I1(\mem_reg[62]_62 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[61]_61 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[60]_60 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_34 
       (.I0(\mem_reg[35]_35 [30]),
        .I1(\mem_reg[34]_34 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[33]_33 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[32]_32 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_35 
       (.I0(\mem_reg[39]_39 [30]),
        .I1(\mem_reg[38]_38 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[37]_37 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[36]_36 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_36 
       (.I0(\mem_reg[43]_43 [30]),
        .I1(\mem_reg[42]_42 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[41]_41 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[40]_40 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_37 
       (.I0(\mem_reg[47]_47 [30]),
        .I1(\mem_reg[46]_46 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[45]_45 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[44]_44 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_38 
       (.I0(\mem_reg[19]_19 [30]),
        .I1(\mem_reg[18]_18 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[17]_17 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[16]_16 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_39 
       (.I0(\mem_reg[23]_23 [30]),
        .I1(\mem_reg[22]_22 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[21]_21 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[20]_20 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_40 
       (.I0(\mem_reg[27]_27 [30]),
        .I1(\mem_reg[26]_26 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[25]_25 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[24]_24 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_41 
       (.I0(\mem_reg[31]_31 [30]),
        .I1(\mem_reg[30]_30 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[29]_29 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[28]_28 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_42 
       (.I0(\mem_reg[3]_3 [30]),
        .I1(\mem_reg[2]_2 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[1]_1 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[0]_0 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_43 
       (.I0(\mem_reg[7]_7 [30]),
        .I1(\mem_reg[6]_6 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[5]_5 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[4]_4 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_44 
       (.I0(\mem_reg[11]_11 [30]),
        .I1(\mem_reg[10]_10 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[9]_9 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[8]_8 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[30]_i_45 
       (.I0(\mem_reg[15]_15 [30]),
        .I1(\mem_reg[14]_14 [30]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[13]_13 [30]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[12]_12 [30]),
        .O(\slv_regs_inferred__99/axi_rdata[30]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_3_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[31]_i_6_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[31]_i_8_n_0 ),
        .O(slv_regs[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_25 
       (.I0(\mem_reg[83]_83 [31]),
        .I1(\mem_reg[82]_82 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[81]_81 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[80]_80 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_26 
       (.I0(\mem_reg[87]_87 [31]),
        .I1(\mem_reg[86]_86 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[85]_85 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[84]_84 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_27 
       (.I0(\mem_reg[91]_91 [31]),
        .I1(\mem_reg[90]_90 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[89]_89 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[88]_88 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_28 
       (.I0(\mem_reg[95]_95 [31]),
        .I1(\mem_reg[94]_94 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[93]_93 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[92]_92 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_29 
       (.I0(\mem_reg[67]_67 [31]),
        .I1(\mem_reg[66]_66 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[65]_65 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[64]_64 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_3 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_9_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_10_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[31]_i_11_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[31]_i_12_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_30 
       (.I0(\mem_reg[71]_71 [31]),
        .I1(\mem_reg[70]_70 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[69]_69 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[68]_68 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_31 
       (.I0(\mem_reg[75]_75 [31]),
        .I1(\mem_reg[74]_74 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[73]_73 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[72]_72 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_32 
       (.I0(\mem_reg[79]_79 [31]),
        .I1(\mem_reg[78]_78 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[77]_77 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[76]_76 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_33 
       (.I0(\mem_reg[51]_51 [31]),
        .I1(\mem_reg[50]_50 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[49]_49 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[48]_48 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_34 
       (.I0(\mem_reg[55]_55 [31]),
        .I1(\mem_reg[54]_54 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[53]_53 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[52]_52 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_35 
       (.I0(\mem_reg[59]_59 [31]),
        .I1(\mem_reg[58]_58 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[57]_57 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[56]_56 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_36 
       (.I0(\mem_reg[63]_63 [31]),
        .I1(\mem_reg[62]_62 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[61]_61 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[60]_60 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_37 
       (.I0(\mem_reg[35]_35 [31]),
        .I1(\mem_reg[34]_34 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[33]_33 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[32]_32 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_38 
       (.I0(\mem_reg[39]_39 [31]),
        .I1(\mem_reg[38]_38 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[37]_37 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[36]_36 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_39 
       (.I0(\mem_reg[43]_43 [31]),
        .I1(\mem_reg[42]_42 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[41]_41 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[40]_40 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_4 
       (.I0(\mem_reg[99]_99 [31]),
        .I1(\mem_reg[98]_98 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[97]_97 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[96]_96 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_40 
       (.I0(\mem_reg[47]_47 [31]),
        .I1(\mem_reg[46]_46 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[45]_45 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[44]_44 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_41 
       (.I0(\mem_reg[19]_19 [31]),
        .I1(\mem_reg[18]_18 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[17]_17 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[16]_16 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_42 
       (.I0(\mem_reg[23]_23 [31]),
        .I1(\mem_reg[22]_22 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[21]_21 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[20]_20 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_43 
       (.I0(\mem_reg[27]_27 [31]),
        .I1(\mem_reg[26]_26 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[25]_25 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[24]_24 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_44 
       (.I0(\mem_reg[31]_31 [31]),
        .I1(\mem_reg[30]_30 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[29]_29 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[28]_28 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_45 
       (.I0(\mem_reg[3]_3 [31]),
        .I1(\mem_reg[2]_2 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[1]_1 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[0]_0 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_46 
       (.I0(\mem_reg[7]_7 [31]),
        .I1(\mem_reg[6]_6 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[5]_5 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[4]_4 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_47 
       (.I0(\mem_reg[11]_11 [31]),
        .I1(\mem_reg[10]_10 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[9]_9 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[8]_8 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_48 
       (.I0(\mem_reg[15]_15 [31]),
        .I1(\mem_reg[14]_14 [31]),
        .I2(axi_araddr_0[3]),
        .I3(\mem_reg[13]_13 [31]),
        .I4(axi_araddr_0[2]),
        .I5(\mem_reg[12]_12 [31]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \slv_regs_inferred__99/axi_rdata[31]_i_7 
       (.I0(axi_araddr_0[8]),
        .I1(axi_araddr_0[6]),
        .I2(axi_araddr_0[7]),
        .O(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[3]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[3]_i_5_n_0 ),
        .O(slv_regs[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[3]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[3]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_22 
       (.I0(\mem_reg[83]_83 [3]),
        .I1(\mem_reg[82]_82 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[81]_81 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[80]_80 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_23 
       (.I0(\mem_reg[87]_87 [3]),
        .I1(\mem_reg[86]_86 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[85]_85 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[84]_84 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_24 
       (.I0(\mem_reg[91]_91 [3]),
        .I1(\mem_reg[90]_90 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[89]_89 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[88]_88 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_25 
       (.I0(\mem_reg[95]_95 [3]),
        .I1(\mem_reg[94]_94 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[93]_93 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[92]_92 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_26 
       (.I0(\mem_reg[67]_67 [3]),
        .I1(\mem_reg[66]_66 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[65]_65 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[64]_64 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_27 
       (.I0(\mem_reg[71]_71 [3]),
        .I1(\mem_reg[70]_70 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[69]_69 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[68]_68 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_28 
       (.I0(\mem_reg[75]_75 [3]),
        .I1(\mem_reg[74]_74 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[73]_73 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[72]_72 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_29 
       (.I0(\mem_reg[79]_79 [3]),
        .I1(\mem_reg[78]_78 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[77]_77 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[76]_76 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_3 
       (.I0(\mem_reg[99]_99 [3]),
        .I1(\mem_reg[98]_98 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[97]_97 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[96]_96 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_30 
       (.I0(\mem_reg[51]_51 [3]),
        .I1(\mem_reg[50]_50 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[49]_49 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[48]_48 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_31 
       (.I0(\mem_reg[55]_55 [3]),
        .I1(\mem_reg[54]_54 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[53]_53 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[52]_52 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_32 
       (.I0(\mem_reg[59]_59 [3]),
        .I1(\mem_reg[58]_58 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[57]_57 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[56]_56 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_33 
       (.I0(\mem_reg[63]_63 [3]),
        .I1(\mem_reg[62]_62 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[61]_61 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[60]_60 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_34 
       (.I0(\mem_reg[35]_35 [3]),
        .I1(\mem_reg[34]_34 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[33]_33 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[32]_32 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_35 
       (.I0(\mem_reg[39]_39 [3]),
        .I1(\mem_reg[38]_38 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[37]_37 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[36]_36 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_36 
       (.I0(\mem_reg[43]_43 [3]),
        .I1(\mem_reg[42]_42 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[41]_41 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[40]_40 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_37 
       (.I0(\mem_reg[47]_47 [3]),
        .I1(\mem_reg[46]_46 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[45]_45 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[44]_44 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_38 
       (.I0(\mem_reg[19]_19 [3]),
        .I1(\mem_reg[18]_18 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[17]_17 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[16]_16 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_39 
       (.I0(\mem_reg[23]_23 [3]),
        .I1(\mem_reg[22]_22 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[21]_21 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[20]_20 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_40 
       (.I0(\mem_reg[27]_27 [3]),
        .I1(\mem_reg[26]_26 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[25]_25 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[24]_24 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_41 
       (.I0(\mem_reg[31]_31 [3]),
        .I1(\mem_reg[30]_30 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[29]_29 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[28]_28 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_42 
       (.I0(\mem_reg[3]_3 [3]),
        .I1(\mem_reg[2]_2 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[1]_1 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[0]_0 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_43 
       (.I0(\mem_reg[7]_7 [3]),
        .I1(\mem_reg[6]_6 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[5]_5 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[4]_4 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_44 
       (.I0(\mem_reg[11]_11 [3]),
        .I1(\mem_reg[10]_10 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[9]_9 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[8]_8 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[3]_i_45 
       (.I0(\mem_reg[15]_15 [3]),
        .I1(\mem_reg[14]_14 [3]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[13]_13 [3]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[12]_12 [3]),
        .O(\slv_regs_inferred__99/axi_rdata[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[4]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[4]_i_5_n_0 ),
        .O(slv_regs[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[4]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[4]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_22 
       (.I0(\mem_reg[83]_83 [4]),
        .I1(\mem_reg[82]_82 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[81]_81 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[80]_80 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_23 
       (.I0(\mem_reg[87]_87 [4]),
        .I1(\mem_reg[86]_86 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[85]_85 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[84]_84 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_24 
       (.I0(\mem_reg[91]_91 [4]),
        .I1(\mem_reg[90]_90 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[89]_89 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[88]_88 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_25 
       (.I0(\mem_reg[95]_95 [4]),
        .I1(\mem_reg[94]_94 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[93]_93 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[92]_92 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_26 
       (.I0(\mem_reg[67]_67 [4]),
        .I1(\mem_reg[66]_66 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[65]_65 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[64]_64 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_27 
       (.I0(\mem_reg[71]_71 [4]),
        .I1(\mem_reg[70]_70 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[69]_69 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[68]_68 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_28 
       (.I0(\mem_reg[75]_75 [4]),
        .I1(\mem_reg[74]_74 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[73]_73 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[72]_72 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_29 
       (.I0(\mem_reg[79]_79 [4]),
        .I1(\mem_reg[78]_78 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[77]_77 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[76]_76 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_3 
       (.I0(\mem_reg[99]_99 [4]),
        .I1(\mem_reg[98]_98 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[97]_97 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[96]_96 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_30 
       (.I0(\mem_reg[51]_51 [4]),
        .I1(\mem_reg[50]_50 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[49]_49 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[48]_48 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_31 
       (.I0(\mem_reg[55]_55 [4]),
        .I1(\mem_reg[54]_54 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[53]_53 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[52]_52 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_32 
       (.I0(\mem_reg[59]_59 [4]),
        .I1(\mem_reg[58]_58 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[57]_57 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[56]_56 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_33 
       (.I0(\mem_reg[63]_63 [4]),
        .I1(\mem_reg[62]_62 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[61]_61 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[60]_60 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_34 
       (.I0(\mem_reg[35]_35 [4]),
        .I1(\mem_reg[34]_34 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[33]_33 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[32]_32 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_35 
       (.I0(\mem_reg[39]_39 [4]),
        .I1(\mem_reg[38]_38 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[37]_37 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[36]_36 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_36 
       (.I0(\mem_reg[43]_43 [4]),
        .I1(\mem_reg[42]_42 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[41]_41 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[40]_40 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_37 
       (.I0(\mem_reg[47]_47 [4]),
        .I1(\mem_reg[46]_46 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[45]_45 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[44]_44 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_38 
       (.I0(\mem_reg[19]_19 [4]),
        .I1(\mem_reg[18]_18 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[17]_17 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[16]_16 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_39 
       (.I0(\mem_reg[23]_23 [4]),
        .I1(\mem_reg[22]_22 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[21]_21 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[20]_20 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_40 
       (.I0(\mem_reg[27]_27 [4]),
        .I1(\mem_reg[26]_26 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[25]_25 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[24]_24 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_41 
       (.I0(\mem_reg[31]_31 [4]),
        .I1(\mem_reg[30]_30 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[29]_29 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[28]_28 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_42 
       (.I0(\mem_reg[3]_3 [4]),
        .I1(\mem_reg[2]_2 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[1]_1 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[0]_0 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_43 
       (.I0(\mem_reg[7]_7 [4]),
        .I1(\mem_reg[6]_6 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[5]_5 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[4]_4 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_44 
       (.I0(\mem_reg[11]_11 [4]),
        .I1(\mem_reg[10]_10 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[9]_9 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[8]_8 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[4]_i_45 
       (.I0(\mem_reg[15]_15 [4]),
        .I1(\mem_reg[14]_14 [4]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[13]_13 [4]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[12]_12 [4]),
        .O(\slv_regs_inferred__99/axi_rdata[4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[5]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[5]_i_5_n_0 ),
        .O(slv_regs[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[5]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[5]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_22 
       (.I0(\mem_reg[83]_83 [5]),
        .I1(\mem_reg[82]_82 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[81]_81 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[80]_80 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_23 
       (.I0(\mem_reg[87]_87 [5]),
        .I1(\mem_reg[86]_86 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[85]_85 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[84]_84 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_24 
       (.I0(\mem_reg[91]_91 [5]),
        .I1(\mem_reg[90]_90 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[89]_89 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[88]_88 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_25 
       (.I0(\mem_reg[95]_95 [5]),
        .I1(\mem_reg[94]_94 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[93]_93 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[92]_92 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_26 
       (.I0(\mem_reg[67]_67 [5]),
        .I1(\mem_reg[66]_66 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[65]_65 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[64]_64 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_27 
       (.I0(\mem_reg[71]_71 [5]),
        .I1(\mem_reg[70]_70 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[69]_69 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[68]_68 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_28 
       (.I0(\mem_reg[75]_75 [5]),
        .I1(\mem_reg[74]_74 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[73]_73 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[72]_72 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_29 
       (.I0(\mem_reg[79]_79 [5]),
        .I1(\mem_reg[78]_78 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[77]_77 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[76]_76 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_3 
       (.I0(\mem_reg[99]_99 [5]),
        .I1(\mem_reg[98]_98 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[97]_97 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[96]_96 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_30 
       (.I0(\mem_reg[51]_51 [5]),
        .I1(\mem_reg[50]_50 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[49]_49 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[48]_48 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_31 
       (.I0(\mem_reg[55]_55 [5]),
        .I1(\mem_reg[54]_54 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[53]_53 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[52]_52 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_32 
       (.I0(\mem_reg[59]_59 [5]),
        .I1(\mem_reg[58]_58 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[57]_57 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[56]_56 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_33 
       (.I0(\mem_reg[63]_63 [5]),
        .I1(\mem_reg[62]_62 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[61]_61 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[60]_60 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_34 
       (.I0(\mem_reg[35]_35 [5]),
        .I1(\mem_reg[34]_34 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[33]_33 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[32]_32 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_35 
       (.I0(\mem_reg[39]_39 [5]),
        .I1(\mem_reg[38]_38 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[37]_37 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[36]_36 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_36 
       (.I0(\mem_reg[43]_43 [5]),
        .I1(\mem_reg[42]_42 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[41]_41 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[40]_40 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_37 
       (.I0(\mem_reg[47]_47 [5]),
        .I1(\mem_reg[46]_46 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[45]_45 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[44]_44 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_38 
       (.I0(\mem_reg[19]_19 [5]),
        .I1(\mem_reg[18]_18 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[17]_17 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[16]_16 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_39 
       (.I0(\mem_reg[23]_23 [5]),
        .I1(\mem_reg[22]_22 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[21]_21 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[20]_20 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_40 
       (.I0(\mem_reg[27]_27 [5]),
        .I1(\mem_reg[26]_26 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[25]_25 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[24]_24 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_41 
       (.I0(\mem_reg[31]_31 [5]),
        .I1(\mem_reg[30]_30 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[29]_29 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[28]_28 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_42 
       (.I0(\mem_reg[3]_3 [5]),
        .I1(\mem_reg[2]_2 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[1]_1 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[0]_0 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_43 
       (.I0(\mem_reg[7]_7 [5]),
        .I1(\mem_reg[6]_6 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[5]_5 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[4]_4 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_44 
       (.I0(\mem_reg[11]_11 [5]),
        .I1(\mem_reg[10]_10 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[9]_9 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[8]_8 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[5]_i_45 
       (.I0(\mem_reg[15]_15 [5]),
        .I1(\mem_reg[14]_14 [5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[13]_13 [5]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[12]_12 [5]),
        .O(\slv_regs_inferred__99/axi_rdata[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[6]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[6]_i_5_n_0 ),
        .O(slv_regs[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[6]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[6]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_22 
       (.I0(\mem_reg[83]_83 [6]),
        .I1(\mem_reg[82]_82 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[81]_81 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[80]_80 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_23 
       (.I0(\mem_reg[87]_87 [6]),
        .I1(\mem_reg[86]_86 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[85]_85 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[84]_84 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_24 
       (.I0(\mem_reg[91]_91 [6]),
        .I1(\mem_reg[90]_90 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[89]_89 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[88]_88 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_25 
       (.I0(\mem_reg[95]_95 [6]),
        .I1(\mem_reg[94]_94 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[93]_93 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[92]_92 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_26 
       (.I0(\mem_reg[67]_67 [6]),
        .I1(\mem_reg[66]_66 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[65]_65 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[64]_64 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_27 
       (.I0(\mem_reg[71]_71 [6]),
        .I1(\mem_reg[70]_70 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[69]_69 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[68]_68 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_28 
       (.I0(\mem_reg[75]_75 [6]),
        .I1(\mem_reg[74]_74 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[73]_73 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[72]_72 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_29 
       (.I0(\mem_reg[79]_79 [6]),
        .I1(\mem_reg[78]_78 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[77]_77 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[76]_76 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_3 
       (.I0(\mem_reg[99]_99 [6]),
        .I1(\mem_reg[98]_98 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[97]_97 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[96]_96 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_30 
       (.I0(\mem_reg[51]_51 [6]),
        .I1(\mem_reg[50]_50 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[49]_49 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[48]_48 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_31 
       (.I0(\mem_reg[55]_55 [6]),
        .I1(\mem_reg[54]_54 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[53]_53 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[52]_52 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_32 
       (.I0(\mem_reg[59]_59 [6]),
        .I1(\mem_reg[58]_58 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[57]_57 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[56]_56 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_33 
       (.I0(\mem_reg[63]_63 [6]),
        .I1(\mem_reg[62]_62 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[61]_61 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[60]_60 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_34 
       (.I0(\mem_reg[35]_35 [6]),
        .I1(\mem_reg[34]_34 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[33]_33 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[32]_32 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_35 
       (.I0(\mem_reg[39]_39 [6]),
        .I1(\mem_reg[38]_38 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[37]_37 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[36]_36 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_36 
       (.I0(\mem_reg[43]_43 [6]),
        .I1(\mem_reg[42]_42 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[41]_41 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[40]_40 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_37 
       (.I0(\mem_reg[47]_47 [6]),
        .I1(\mem_reg[46]_46 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[45]_45 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[44]_44 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_38 
       (.I0(\mem_reg[19]_19 [6]),
        .I1(\mem_reg[18]_18 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[17]_17 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[16]_16 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_39 
       (.I0(\mem_reg[23]_23 [6]),
        .I1(\mem_reg[22]_22 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[21]_21 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[20]_20 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_40 
       (.I0(\mem_reg[27]_27 [6]),
        .I1(\mem_reg[26]_26 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[25]_25 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[24]_24 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_41 
       (.I0(\mem_reg[31]_31 [6]),
        .I1(\mem_reg[30]_30 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[29]_29 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[28]_28 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_42 
       (.I0(\mem_reg[3]_3 [6]),
        .I1(\mem_reg[2]_2 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[1]_1 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[0]_0 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_43 
       (.I0(\mem_reg[7]_7 [6]),
        .I1(\mem_reg[6]_6 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[5]_5 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[4]_4 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_44 
       (.I0(\mem_reg[11]_11 [6]),
        .I1(\mem_reg[10]_10 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[9]_9 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[8]_8 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[6]_i_45 
       (.I0(\mem_reg[15]_15 [6]),
        .I1(\mem_reg[14]_14 [6]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[13]_13 [6]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[12]_12 [6]),
        .O(\slv_regs_inferred__99/axi_rdata[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[7]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[7]_i_5_n_0 ),
        .O(slv_regs[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[7]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[7]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_22 
       (.I0(\mem_reg[83]_83 [7]),
        .I1(\mem_reg[82]_82 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[81]_81 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[80]_80 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_23 
       (.I0(\mem_reg[87]_87 [7]),
        .I1(\mem_reg[86]_86 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[85]_85 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[84]_84 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_24 
       (.I0(\mem_reg[91]_91 [7]),
        .I1(\mem_reg[90]_90 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[89]_89 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[88]_88 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_25 
       (.I0(\mem_reg[95]_95 [7]),
        .I1(\mem_reg[94]_94 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[93]_93 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[92]_92 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_26 
       (.I0(\mem_reg[67]_67 [7]),
        .I1(\mem_reg[66]_66 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[65]_65 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[64]_64 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_27 
       (.I0(\mem_reg[71]_71 [7]),
        .I1(\mem_reg[70]_70 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[69]_69 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[68]_68 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_28 
       (.I0(\mem_reg[75]_75 [7]),
        .I1(\mem_reg[74]_74 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[73]_73 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[72]_72 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_29 
       (.I0(\mem_reg[79]_79 [7]),
        .I1(\mem_reg[78]_78 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[77]_77 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[76]_76 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_3 
       (.I0(\mem_reg[99]_99 [7]),
        .I1(\mem_reg[98]_98 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[97]_97 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[96]_96 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_30 
       (.I0(\mem_reg[51]_51 [7]),
        .I1(\mem_reg[50]_50 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[49]_49 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[48]_48 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_31 
       (.I0(\mem_reg[55]_55 [7]),
        .I1(\mem_reg[54]_54 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[53]_53 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[52]_52 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_32 
       (.I0(\mem_reg[59]_59 [7]),
        .I1(\mem_reg[58]_58 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[57]_57 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[56]_56 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_33 
       (.I0(\mem_reg[63]_63 [7]),
        .I1(\mem_reg[62]_62 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[61]_61 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[60]_60 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_34 
       (.I0(\mem_reg[35]_35 [7]),
        .I1(\mem_reg[34]_34 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[33]_33 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[32]_32 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_35 
       (.I0(\mem_reg[39]_39 [7]),
        .I1(\mem_reg[38]_38 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[37]_37 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[36]_36 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_36 
       (.I0(\mem_reg[43]_43 [7]),
        .I1(\mem_reg[42]_42 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[41]_41 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[40]_40 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_37 
       (.I0(\mem_reg[47]_47 [7]),
        .I1(\mem_reg[46]_46 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[45]_45 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[44]_44 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_38 
       (.I0(\mem_reg[19]_19 [7]),
        .I1(\mem_reg[18]_18 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[17]_17 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[16]_16 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_39 
       (.I0(\mem_reg[23]_23 [7]),
        .I1(\mem_reg[22]_22 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[21]_21 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[20]_20 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_40 
       (.I0(\mem_reg[27]_27 [7]),
        .I1(\mem_reg[26]_26 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[25]_25 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[24]_24 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_41 
       (.I0(\mem_reg[31]_31 [7]),
        .I1(\mem_reg[30]_30 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[29]_29 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[28]_28 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_42 
       (.I0(\mem_reg[3]_3 [7]),
        .I1(\mem_reg[2]_2 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[1]_1 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[0]_0 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_43 
       (.I0(\mem_reg[7]_7 [7]),
        .I1(\mem_reg[6]_6 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[5]_5 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[4]_4 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_44 
       (.I0(\mem_reg[11]_11 [7]),
        .I1(\mem_reg[10]_10 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[9]_9 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[8]_8 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[7]_i_45 
       (.I0(\mem_reg[15]_15 [7]),
        .I1(\mem_reg[14]_14 [7]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\mem_reg[13]_13 [7]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\mem_reg[12]_12 [7]),
        .O(\slv_regs_inferred__99/axi_rdata[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[8]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[8]_i_5_n_0 ),
        .O(slv_regs[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[8]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[8]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_22 
       (.I0(\mem_reg[83]_83 [8]),
        .I1(\mem_reg[82]_82 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[81]_81 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[80]_80 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_23 
       (.I0(\mem_reg[87]_87 [8]),
        .I1(\mem_reg[86]_86 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[85]_85 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[84]_84 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_24 
       (.I0(\mem_reg[91]_91 [8]),
        .I1(\mem_reg[90]_90 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[89]_89 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[88]_88 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_25 
       (.I0(\mem_reg[95]_95 [8]),
        .I1(\mem_reg[94]_94 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[93]_93 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[92]_92 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_26 
       (.I0(\mem_reg[67]_67 [8]),
        .I1(\mem_reg[66]_66 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[65]_65 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[64]_64 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_27 
       (.I0(\mem_reg[71]_71 [8]),
        .I1(\mem_reg[70]_70 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[69]_69 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[68]_68 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_28 
       (.I0(\mem_reg[75]_75 [8]),
        .I1(\mem_reg[74]_74 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[73]_73 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[72]_72 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_29 
       (.I0(\mem_reg[79]_79 [8]),
        .I1(\mem_reg[78]_78 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[77]_77 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[76]_76 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_3 
       (.I0(\mem_reg[99]_99 [8]),
        .I1(\mem_reg[98]_98 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[97]_97 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[96]_96 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_30 
       (.I0(\mem_reg[51]_51 [8]),
        .I1(\mem_reg[50]_50 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[49]_49 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[48]_48 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_31 
       (.I0(\mem_reg[55]_55 [8]),
        .I1(\mem_reg[54]_54 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[53]_53 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[52]_52 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_32 
       (.I0(\mem_reg[59]_59 [8]),
        .I1(\mem_reg[58]_58 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[57]_57 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[56]_56 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_33 
       (.I0(\mem_reg[63]_63 [8]),
        .I1(\mem_reg[62]_62 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[61]_61 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[60]_60 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_34 
       (.I0(\mem_reg[35]_35 [8]),
        .I1(\mem_reg[34]_34 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[33]_33 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[32]_32 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_35 
       (.I0(\mem_reg[39]_39 [8]),
        .I1(\mem_reg[38]_38 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[37]_37 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[36]_36 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_36 
       (.I0(\mem_reg[43]_43 [8]),
        .I1(\mem_reg[42]_42 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[41]_41 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[40]_40 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_37 
       (.I0(\mem_reg[47]_47 [8]),
        .I1(\mem_reg[46]_46 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[45]_45 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[44]_44 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_38 
       (.I0(\mem_reg[19]_19 [8]),
        .I1(\mem_reg[18]_18 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[17]_17 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[16]_16 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_39 
       (.I0(\mem_reg[23]_23 [8]),
        .I1(\mem_reg[22]_22 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[21]_21 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[20]_20 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_40 
       (.I0(\mem_reg[27]_27 [8]),
        .I1(\mem_reg[26]_26 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[25]_25 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[24]_24 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_41 
       (.I0(\mem_reg[31]_31 [8]),
        .I1(\mem_reg[30]_30 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[29]_29 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[28]_28 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_42 
       (.I0(\mem_reg[3]_3 [8]),
        .I1(\mem_reg[2]_2 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[1]_1 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[0]_0 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_43 
       (.I0(\mem_reg[7]_7 [8]),
        .I1(\mem_reg[6]_6 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[5]_5 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[4]_4 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_44 
       (.I0(\mem_reg[11]_11 [8]),
        .I1(\mem_reg[10]_10 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[9]_9 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[8]_8 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[8]_i_45 
       (.I0(\mem_reg[15]_15 [8]),
        .I1(\mem_reg[14]_14 [8]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[13]_13 [8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[12]_12 [8]),
        .O(\slv_regs_inferred__99/axi_rdata[8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_1 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_2_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_3_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[9]_i_4_n_0 ),
        .I4(\slv_regs_inferred__99/axi_rdata[31]_i_7_n_0 ),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[9]_i_5_n_0 ),
        .O(slv_regs[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_2 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_6_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_7_n_0 ),
        .I2(axi_araddr_0[7]),
        .I3(\slv_regs_inferred__99/axi_rdata_reg[9]_i_8_n_0 ),
        .I4(axi_araddr_0[6]),
        .I5(\slv_regs_inferred__99/axi_rdata_reg[9]_i_9_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_22 
       (.I0(\mem_reg[83]_83 [9]),
        .I1(\mem_reg[82]_82 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[81]_81 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[80]_80 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_23 
       (.I0(\mem_reg[87]_87 [9]),
        .I1(\mem_reg[86]_86 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[85]_85 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[84]_84 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_24 
       (.I0(\mem_reg[91]_91 [9]),
        .I1(\mem_reg[90]_90 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[89]_89 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[88]_88 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_25 
       (.I0(\mem_reg[95]_95 [9]),
        .I1(\mem_reg[94]_94 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[93]_93 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[92]_92 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_26 
       (.I0(\mem_reg[67]_67 [9]),
        .I1(\mem_reg[66]_66 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[65]_65 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[64]_64 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_27 
       (.I0(\mem_reg[71]_71 [9]),
        .I1(\mem_reg[70]_70 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[69]_69 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[68]_68 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_28 
       (.I0(\mem_reg[75]_75 [9]),
        .I1(\mem_reg[74]_74 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[73]_73 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[72]_72 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_29 
       (.I0(\mem_reg[79]_79 [9]),
        .I1(\mem_reg[78]_78 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[77]_77 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[76]_76 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_3 
       (.I0(\mem_reg[99]_99 [9]),
        .I1(\mem_reg[98]_98 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[97]_97 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[96]_96 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_30 
       (.I0(\mem_reg[51]_51 [9]),
        .I1(\mem_reg[50]_50 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[49]_49 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[48]_48 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_31 
       (.I0(\mem_reg[55]_55 [9]),
        .I1(\mem_reg[54]_54 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[53]_53 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[52]_52 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_32 
       (.I0(\mem_reg[59]_59 [9]),
        .I1(\mem_reg[58]_58 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[57]_57 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[56]_56 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_33 
       (.I0(\mem_reg[63]_63 [9]),
        .I1(\mem_reg[62]_62 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[61]_61 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[60]_60 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_34 
       (.I0(\mem_reg[35]_35 [9]),
        .I1(\mem_reg[34]_34 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[33]_33 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[32]_32 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_35 
       (.I0(\mem_reg[39]_39 [9]),
        .I1(\mem_reg[38]_38 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[37]_37 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[36]_36 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_36 
       (.I0(\mem_reg[43]_43 [9]),
        .I1(\mem_reg[42]_42 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[41]_41 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[40]_40 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_37 
       (.I0(\mem_reg[47]_47 [9]),
        .I1(\mem_reg[46]_46 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[45]_45 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[44]_44 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_38 
       (.I0(\mem_reg[19]_19 [9]),
        .I1(\mem_reg[18]_18 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[17]_17 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[16]_16 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_39 
       (.I0(\mem_reg[23]_23 [9]),
        .I1(\mem_reg[22]_22 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[21]_21 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[20]_20 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_40 
       (.I0(\mem_reg[27]_27 [9]),
        .I1(\mem_reg[26]_26 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[25]_25 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[24]_24 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_41 
       (.I0(\mem_reg[31]_31 [9]),
        .I1(\mem_reg[30]_30 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[29]_29 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[28]_28 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_42 
       (.I0(\mem_reg[3]_3 [9]),
        .I1(\mem_reg[2]_2 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[1]_1 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[0]_0 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_43 
       (.I0(\mem_reg[7]_7 [9]),
        .I1(\mem_reg[6]_6 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[5]_5 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[4]_4 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_44 
       (.I0(\mem_reg[11]_11 [9]),
        .I1(\mem_reg[10]_10 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[9]_9 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[8]_8 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_regs_inferred__99/axi_rdata[9]_i_45 
       (.I0(\mem_reg[15]_15 [9]),
        .I1(\mem_reg[14]_14 [9]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\mem_reg[13]_13 [9]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\mem_reg[12]_12 [9]),
        .O(\slv_regs_inferred__99/axi_rdata[9]_i_45_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[0]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[0]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[0]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[0]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[0]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[0]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[0]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[0]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[0]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[0]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[0]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[0]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[10]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[10]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[10]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[10]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[10]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[10]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[10]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[10]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[10]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[10]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[10]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[10]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[11]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[11]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[11]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[11]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[11]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[11]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[11]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[11]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[11]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[11]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[11]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[11]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[12]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[12]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[12]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[12]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[12]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[12]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[12]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[12]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[12]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[12]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[12]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[12]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[13]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[13]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[13]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[13]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[13]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[13]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[13]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[13]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[13]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[13]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[13]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[13]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[14]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[14]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[14]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[14]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[14]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[14]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[14]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[14]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[14]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[14]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[14]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[14]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[15]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[15]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[15]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[15]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[15]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[15]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[15]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[15]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[15]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[15]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[15]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[15]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[16]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[16]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[16]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[16]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[16]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[16]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[16]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[16]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[16]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[16]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[16]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[16]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[17]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[17]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[17]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[17]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[17]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[17]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[17]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[17]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[17]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[17]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[17]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[17]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[18]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[18]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[18]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[18]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[18]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[18]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[18]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[18]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[18]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[18]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[18]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[18]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[19]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[19]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[19]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[19]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[19]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[19]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[19]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[19]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[19]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[19]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[19]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[19]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[1]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[1]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[1]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[1]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[1]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[1]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[1]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[1]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[1]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[1]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[1]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[1]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[20]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[20]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[20]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[20]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[20]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[20]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[20]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[20]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[20]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[20]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[20]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[20]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[21]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[21]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[21]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[21]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[21]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[21]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[21]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[21]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[21]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[21]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[21]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[21]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[22]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[22]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[22]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[22]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[22]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[22]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[22]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[22]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[22]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[22]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[22]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[22]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[23]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[23]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[23]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[23]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[23]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[23]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[23]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[23]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[23]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[23]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[23]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[23]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[24]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[24]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[24]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[24]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[24]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[24]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[24]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[24]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[24]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[24]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[24]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[24]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[25]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[25]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[25]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[25]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[25]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[25]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[25]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[25]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[25]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[25]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[25]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[25]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[26]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[26]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[26]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[26]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[26]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[26]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[26]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[26]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[26]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[26]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[26]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[26]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[27]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[27]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[27]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[27]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[27]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[27]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[27]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[27]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[27]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[27]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[27]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[27]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[28]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[28]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[28]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[28]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[28]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[28]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[28]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[28]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[28]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[28]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[28]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[28]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[29]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[29]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[29]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[29]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[29]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[29]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[29]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[29]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[29]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[29]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[29]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[29]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[2]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[2]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[2]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[2]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[2]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[2]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[2]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[2]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[2]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[2]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[2]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[2]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_10_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_11_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_12_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[30]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[30]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[30]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[30]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_4_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[30]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_5_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[30]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[30]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_7_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[30]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[30]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[30]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[30]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[30]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[31]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_19_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_20_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_10_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[31]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_21_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_22_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_11_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[31]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_23_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_24_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_12_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_25_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_26_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_13_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_28_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_14_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_30_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_15_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_32_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_16_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_33_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_34_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_17_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_35_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_36_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_18_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_38_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_19_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_40_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_20_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_42_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_21_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_22 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_43_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_44_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_22_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_23 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_45_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_46_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_23_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[31]_i_24 
       (.I0(\slv_regs_inferred__99/axi_rdata[31]_i_47_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[31]_i_48_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_24_n_0 ),
        .S(axi_araddr_0[4]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[31]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_13_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_14_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_6_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[31]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_15_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_16_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_8_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[31]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[31]_i_17_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[31]_i_18_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[31]_i_9_n_0 ),
        .S(axi_araddr_0[5]));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[3]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[3]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[3]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[3]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[3]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[3]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[3]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[3]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[3]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[3]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[3]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[3]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[4]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[4]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[4]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[4]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[4]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[4]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[4]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[4]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[4]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[4]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[4]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[4]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[5]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[5]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[5]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[5]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[5]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[5]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[5]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[5]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[5]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[5]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[5]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[5]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[6]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[6]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[6]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[6]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[6]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[6]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[6]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[6]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[6]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[6]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[6]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[6]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[7]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[7]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[7]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[7]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[7]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[7]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[7]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[7]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[7]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[7]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[7]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[7]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[8]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[8]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[8]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[8]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[8]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[8]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[8]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[8]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[8]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[8]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[8]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[8]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_10 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_22_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_23_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_11 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_24_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_25_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_12 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_26_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_27_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_13 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_28_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_29_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_13_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_14 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_30_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_31_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_14_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_15 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_32_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_33_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_15_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_16 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_34_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_35_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_17 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_36_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_37_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_17_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_18 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_38_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_39_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_18_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_19 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_40_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_41_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_19_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_20 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_42_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_43_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \slv_regs_inferred__99/axi_rdata_reg[9]_i_21 
       (.I0(\slv_regs_inferred__99/axi_rdata[9]_i_44_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata[9]_i_45_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[9]_i_4 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_10_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_11_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_4_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[9]_i_5 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_12_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_13_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[9]_i_6 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_14_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_15_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_6_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[9]_i_7 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_16_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_17_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_7_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[9]_i_8 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_18_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_19_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_8_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  MUXF8 \slv_regs_inferred__99/axi_rdata_reg[9]_i_9 
       (.I0(\slv_regs_inferred__99/axi_rdata_reg[9]_i_20_n_0 ),
        .I1(\slv_regs_inferred__99/axi_rdata_reg[9]_i_21_n_0 ),
        .O(\slv_regs_inferred__99/axi_rdata_reg[9]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_rep_n_0 ));
  FDRE \slv_regs_reg[0][0] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[0]),
        .Q(\mem_reg[0]_0 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][10] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[10]),
        .Q(\mem_reg[0]_0 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][11] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[11]),
        .Q(\mem_reg[0]_0 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][12] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[12]),
        .Q(\mem_reg[0]_0 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][13] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[13]),
        .Q(\mem_reg[0]_0 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][14] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[14]),
        .Q(\mem_reg[0]_0 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][15] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[15]),
        .Q(\mem_reg[0]_0 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][16] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[16]),
        .Q(\mem_reg[0]_0 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][17] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[17]),
        .Q(\mem_reg[0]_0 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][18] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[18]),
        .Q(\mem_reg[0]_0 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][19] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[19]),
        .Q(\mem_reg[0]_0 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][1] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[1]),
        .Q(\mem_reg[0]_0 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][20] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[20]),
        .Q(\mem_reg[0]_0 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][21] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[21]),
        .Q(\mem_reg[0]_0 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][22] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[22]),
        .Q(\mem_reg[0]_0 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][23] 
       (.C(axi_aclk),
        .CE(p_1_in[23]),
        .D(axi_wdata[23]),
        .Q(\mem_reg[0]_0 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][24] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[24]),
        .Q(\mem_reg[0]_0 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][25] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[25]),
        .Q(\mem_reg[0]_0 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][26] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[26]),
        .Q(\mem_reg[0]_0 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][27] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[27]),
        .Q(\mem_reg[0]_0 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][28] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[28]),
        .Q(\mem_reg[0]_0 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][29] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[29]),
        .Q(\mem_reg[0]_0 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][2] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[2]),
        .Q(\mem_reg[0]_0 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][30] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[30]),
        .Q(\mem_reg[0]_0 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][31] 
       (.C(axi_aclk),
        .CE(p_1_in[31]),
        .D(axi_wdata[31]),
        .Q(\mem_reg[0]_0 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][3] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[3]),
        .Q(\mem_reg[0]_0 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][4] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[4]),
        .Q(\mem_reg[0]_0 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][5] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[5]),
        .Q(\mem_reg[0]_0 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][6] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[6]),
        .Q(\mem_reg[0]_0 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][7] 
       (.C(axi_aclk),
        .CE(p_1_in[7]),
        .D(axi_wdata[7]),
        .Q(\mem_reg[0]_0 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][8] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[8]),
        .Q(\mem_reg[0]_0 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[0][9] 
       (.C(axi_aclk),
        .CE(p_1_in[15]),
        .D(axi_wdata[9]),
        .Q(\mem_reg[0]_0 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[10]_10 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[10]_10 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[10]_10 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[10]_10 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[10]_10 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[10]_10 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[10]_10 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[10]_10 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[10]_10 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[10]_10 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[10]_10 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[10]_10 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[10]_10 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[10]_10 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[10]_10 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[10]_10 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[10]_10 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[10]_10 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[10]_10 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[10]_10 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[10]_10 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[10]_10 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[10]_10 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[10]_10 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[10]_10 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[10]_10 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[10]_10 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[10]_10 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[10]_10 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[10]_10 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[10]_10 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[10][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[10][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[10]_10 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[11]_11 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[11]_11 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[11]_11 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[11]_11 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[11]_11 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[11]_11 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[11]_11 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[11]_11 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[11]_11 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[11]_11 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[11]_11 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[11]_11 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[11]_11 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[11]_11 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[11]_11 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[11]_11 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[11]_11 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[11]_11 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[11]_11 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[11]_11 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[11]_11 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[11]_11 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[11]_11 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[11]_11 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[11]_11 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[11]_11 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[11]_11 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[11]_11 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[11]_11 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[11]_11 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[11]_11 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[11][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[11][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[11]_11 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[12]_12 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[12]_12 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[12]_12 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[12]_12 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[12]_12 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[12]_12 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[12]_12 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[12]_12 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[12]_12 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[12]_12 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[12]_12 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[12]_12 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[12]_12 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[12]_12 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[12]_12 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[12]_12 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[12]_12 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[12]_12 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[12]_12 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[12]_12 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[12]_12 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[12]_12 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[12]_12 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[12]_12 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[12]_12 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[12]_12 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[12]_12 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[12]_12 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[12]_12 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[12]_12 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[12]_12 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[12][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[12][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[12]_12 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[13]_13 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[13]_13 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[13]_13 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[13]_13 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[13]_13 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[13]_13 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[13]_13 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[13]_13 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[13]_13 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[13]_13 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[13]_13 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[13]_13 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[13]_13 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[13]_13 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[13]_13 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[13]_13 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[13]_13 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[13]_13 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[13]_13 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[13]_13 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[13]_13 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[13]_13 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[13]_13 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[13]_13 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[13]_13 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[13]_13 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[13]_13 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[13]_13 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[13]_13 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[13]_13 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[13]_13 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[13][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[13][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[13]_13 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[14]_14 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[14]_14 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[14]_14 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[14]_14 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[14]_14 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[14]_14 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[14]_14 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[14]_14 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[14]_14 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[14]_14 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[14]_14 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[14]_14 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[14]_14 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[14]_14 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[14]_14 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[14]_14 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[14]_14 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[14]_14 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[14]_14 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[14]_14 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[14]_14 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[14]_14 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[14]_14 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[14]_14 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[14]_14 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[14]_14 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[14]_14 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[14]_14 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[14]_14 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[14]_14 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[14]_14 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[14][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[14][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[14]_14 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[15]_15 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[15]_15 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[15]_15 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[15]_15 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[15]_15 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[15]_15 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[15]_15 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[15]_15 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[15]_15 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[15]_15 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[15]_15 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[15]_15 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[15]_15 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[15]_15 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[15]_15 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[15]_15 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[15]_15 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[15]_15 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[15]_15 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[15]_15 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[15]_15 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[15]_15 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[15]_15 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[15]_15 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[15]_15 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[15]_15 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[15]_15 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[15]_15 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[15]_15 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[15]_15 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[15]_15 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[15][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[15][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[15]_15 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[16]_16 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[16]_16 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[16]_16 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[16]_16 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[16]_16 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[16]_16 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[16]_16 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[16]_16 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[16]_16 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[16]_16 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[16]_16 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[16]_16 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[16]_16 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[16]_16 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[16]_16 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[16]_16 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[16]_16 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[16]_16 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[16]_16 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[16]_16 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[16]_16 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[16]_16 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[16]_16 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[16]_16 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[16]_16 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[16]_16 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[16]_16 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[16]_16 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[16]_16 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[16]_16 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[16]_16 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[16][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[16][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[16]_16 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[17]_17 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[17]_17 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[17]_17 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[17]_17 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[17]_17 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[17]_17 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[17]_17 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[17]_17 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[17]_17 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[17]_17 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[17]_17 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[17]_17 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[17]_17 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[17]_17 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[17]_17 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[17]_17 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[17]_17 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[17]_17 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[17]_17 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[17]_17 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[17]_17 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[17]_17 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[17]_17 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[17]_17 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[17]_17 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[17]_17 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[17]_17 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[17]_17 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[17]_17 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[17]_17 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[17]_17 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[17][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[17][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[17]_17 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[18]_18 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[18]_18 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[18]_18 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[18]_18 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[18]_18 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[18]_18 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[18]_18 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[18]_18 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[18]_18 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[18]_18 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[18]_18 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[18]_18 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[18]_18 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[18]_18 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[18]_18 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[18]_18 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[18]_18 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[18]_18 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[18]_18 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[18]_18 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[18]_18 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[18]_18 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[18]_18 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[18]_18 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[18]_18 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[18]_18 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[18]_18 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[18]_18 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[18]_18 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[18]_18 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[18]_18 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[18][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[18][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[18]_18 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[19]_19 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[19]_19 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[19]_19 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[19]_19 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[19]_19 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[19]_19 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[19]_19 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[19]_19 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[19]_19 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[19]_19 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[19]_19 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[19]_19 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[19]_19 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[19]_19 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[19]_19 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[19]_19 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[19]_19 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[19]_19 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[19]_19 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[19]_19 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[19]_19 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[19]_19 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[19]_19 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[19]_19 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[19]_19 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[19]_19 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[19]_19 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[19]_19 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[19]_19 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[19]_19 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[19]_19 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[19][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[19][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[19]_19 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[1]_1 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[1]_1 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[1]_1 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[1]_1 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[1]_1 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[1]_1 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[1]_1 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[1]_1 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[1]_1 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[1]_1 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[1]_1 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[1]_1 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[1]_1 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[1]_1 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[1]_1 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[1]_1 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[1]_1 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[1]_1 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[1]_1 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[1]_1 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[1]_1 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[1]_1 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[1]_1 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[1]_1 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[1]_1 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[1]_1 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[1]_1 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[1]_1 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[1]_1 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[1]_1 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[1]_1 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[1][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[1][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[1]_1 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[20]_20 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[20]_20 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[20]_20 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[20]_20 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[20]_20 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[20]_20 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[20]_20 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[20]_20 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[20]_20 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[20]_20 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[20]_20 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[20]_20 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[20]_20 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[20]_20 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[20]_20 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[20]_20 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[20]_20 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[20]_20 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[20]_20 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[20]_20 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[20]_20 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[20]_20 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[20]_20 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[20]_20 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[20]_20 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[20]_20 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[20]_20 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[20]_20 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[20]_20 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[20]_20 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[20]_20 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[20][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[20][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[20]_20 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[21]_21 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[21]_21 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[21]_21 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[21]_21 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[21]_21 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[21]_21 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[21]_21 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[21]_21 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[21]_21 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[21]_21 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[21]_21 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[21]_21 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[21]_21 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[21]_21 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[21]_21 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[21]_21 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[21]_21 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[21]_21 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[21]_21 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[21]_21 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[21]_21 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[21]_21 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[21]_21 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[21]_21 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[21]_21 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[21]_21 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[21]_21 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[21]_21 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[21]_21 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[21]_21 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[21]_21 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[21][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[21][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[21]_21 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[22]_22 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[22]_22 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[22]_22 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[22]_22 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[22]_22 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[22]_22 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[22]_22 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[22]_22 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[22]_22 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[22]_22 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[22]_22 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[22]_22 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[22]_22 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[22]_22 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[22]_22 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[22]_22 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[22]_22 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[22]_22 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[22]_22 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[22]_22 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[22]_22 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[22]_22 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[22]_22 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[22]_22 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[22]_22 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[22]_22 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[22]_22 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[22]_22 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[22]_22 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[22]_22 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[22]_22 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[22][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[22][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[22]_22 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[23]_23 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[23]_23 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[23]_23 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[23]_23 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[23]_23 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[23]_23 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[23]_23 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[23]_23 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[23]_23 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[23]_23 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[23]_23 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[23]_23 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[23]_23 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[23]_23 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[23]_23 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[23]_23 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[23]_23 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[23]_23 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[23]_23 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[23]_23 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[23]_23 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[23]_23 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[23]_23 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[23]_23 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[23]_23 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[23]_23 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[23]_23 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[23]_23 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[23]_23 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[23]_23 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[23]_23 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[23][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[23][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[23]_23 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[24]_24 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[24]_24 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[24]_24 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[24]_24 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[24]_24 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[24]_24 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[24]_24 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[24]_24 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[24]_24 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[24]_24 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[24]_24 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[24]_24 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[24]_24 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[24]_24 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[24]_24 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[24]_24 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[24]_24 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[24]_24 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[24]_24 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[24]_24 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[24]_24 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[24]_24 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[24]_24 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[24]_24 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[24]_24 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[24]_24 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[24]_24 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[24]_24 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[24]_24 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[24]_24 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[24]_24 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[24][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[24][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[24]_24 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[25]_25 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[25]_25 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[25]_25 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[25]_25 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[25]_25 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[25]_25 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[25]_25 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[25]_25 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[25]_25 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[25]_25 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[25]_25 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[25]_25 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[25]_25 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[25]_25 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[25]_25 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[25]_25 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[25]_25 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[25]_25 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[25]_25 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[25]_25 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[25]_25 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[25]_25 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[25]_25 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[25]_25 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[25]_25 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[25]_25 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[25]_25 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[25]_25 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[25]_25 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[25]_25 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[25]_25 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[25][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[25][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[25]_25 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[26]_26 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[26]_26 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[26]_26 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[26]_26 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[26]_26 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[26]_26 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[26]_26 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[26]_26 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[26]_26 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[26]_26 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[26]_26 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[26]_26 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[26]_26 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[26]_26 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[26]_26 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[26]_26 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[26]_26 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[26]_26 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[26]_26 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[26]_26 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[26]_26 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[26]_26 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[26]_26 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[26]_26 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[26]_26 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[26]_26 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[26]_26 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[26]_26 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[26]_26 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[26]_26 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[26]_26 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[26][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[26][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[26]_26 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[27]_27 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[27]_27 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[27]_27 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[27]_27 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[27]_27 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[27]_27 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[27]_27 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[27]_27 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[27]_27 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[27]_27 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[27]_27 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[27]_27 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[27]_27 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[27]_27 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[27]_27 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[27]_27 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[27]_27 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[27]_27 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[27]_27 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[27]_27 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[27]_27 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[27]_27 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[27]_27 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[27]_27 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[27]_27 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[27]_27 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[27]_27 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[27]_27 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[27]_27 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[27]_27 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[27]_27 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[27][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[27][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[27]_27 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[28]_28 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[28]_28 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[28]_28 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[28]_28 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[28]_28 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[28]_28 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[28]_28 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[28]_28 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[28]_28 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[28]_28 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[28]_28 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[28]_28 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[28]_28 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[28]_28 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[28]_28 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[28]_28 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[28]_28 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[28]_28 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[28]_28 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[28]_28 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[28]_28 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[28]_28 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[28]_28 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[28]_28 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[28]_28 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[28]_28 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[28]_28 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[28]_28 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[28]_28 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[28]_28 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[28]_28 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[28][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[28][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[28]_28 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[29]_29 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[29]_29 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[29]_29 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[29]_29 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[29]_29 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[29]_29 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[29]_29 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[29]_29 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[29]_29 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[29]_29 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[29]_29 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[29]_29 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[29]_29 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[29]_29 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[29]_29 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[29]_29 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[29]_29 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[29]_29 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[29]_29 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[29]_29 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[29]_29 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[29]_29 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[29]_29 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[29]_29 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[29]_29 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[29]_29 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[29]_29 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[29]_29 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[29]_29 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[29]_29 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[29]_29 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[29][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[29][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[29]_29 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[2]_2 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[2]_2 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[2]_2 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[2]_2 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[2]_2 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[2]_2 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[2]_2 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[2]_2 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[2]_2 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[2]_2 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[2]_2 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[2]_2 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[2]_2 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[2]_2 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[2]_2 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[2]_2 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[2]_2 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[2]_2 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[2]_2 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[2]_2 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[2]_2 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[2]_2 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[2]_2 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[2]_2 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[2]_2 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[2]_2 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[2]_2 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[2]_2 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[2]_2 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[2]_2 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[2]_2 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[2][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[2][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[2]_2 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[30]_30 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[30]_30 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[30]_30 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[30]_30 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[30]_30 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[30]_30 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[30]_30 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[30]_30 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[30]_30 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[30]_30 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[30]_30 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[30]_30 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[30]_30 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[30]_30 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[30]_30 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[30]_30 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[30]_30 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[30]_30 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[30]_30 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[30]_30 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[30]_30 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[30]_30 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[30]_30 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[30]_30 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[30]_30 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[30]_30 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[30]_30 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[30]_30 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[30]_30 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[30]_30 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[30]_30 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[30][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[30][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[30]_30 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[31]_31 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[31]_31 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[31]_31 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[31]_31 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[31]_31 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[31]_31 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[31]_31 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[31]_31 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[31]_31 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[31]_31 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[31]_31 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[31]_31 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[31]_31 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[31]_31 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[31]_31 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[31]_31 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[31]_31 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[31]_31 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[31]_31 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[31]_31 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[31]_31 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[31]_31 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[31]_31 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[31]_31 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[31]_31 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[31]_31 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[31]_31 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[31]_31 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[31]_31 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[31]_31 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[31]_31 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[31][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[31][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[31]_31 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[32]_32 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[32]_32 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[32]_32 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[32]_32 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[32]_32 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[32]_32 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[32]_32 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[32]_32 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[32]_32 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[32]_32 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[32]_32 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[32]_32 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[32]_32 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[32]_32 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[32]_32 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[32]_32 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[32]_32 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[32]_32 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[32]_32 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[32]_32 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[32]_32 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[32]_32 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[32]_32 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[32]_32 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[32]_32 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[32]_32 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[32]_32 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[32]_32 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[32]_32 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[32]_32 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[32]_32 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[32][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[32][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[32]_32 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[33]_33 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[33]_33 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[33]_33 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[33]_33 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[33]_33 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[33]_33 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[33]_33 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[33]_33 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[33]_33 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[33]_33 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[33]_33 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[33]_33 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[33]_33 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[33]_33 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[33]_33 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[33]_33 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[33]_33 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[33]_33 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[33]_33 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[33]_33 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[33]_33 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[33]_33 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[33]_33 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[33]_33 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[33]_33 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[33]_33 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[33]_33 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[33]_33 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[33]_33 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[33]_33 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[33]_33 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[33][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[33][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[33]_33 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[34]_34 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[34]_34 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[34]_34 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[34]_34 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[34]_34 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[34]_34 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[34]_34 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[34]_34 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[34]_34 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[34]_34 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[34]_34 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[34]_34 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[34]_34 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[34]_34 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[34]_34 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[34]_34 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[34]_34 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[34]_34 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[34]_34 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[34]_34 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[34]_34 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[34]_34 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[34]_34 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[34]_34 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[34]_34 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[34]_34 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[34]_34 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[34]_34 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[34]_34 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[34]_34 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[34]_34 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[34][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[34][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[34]_34 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[35]_35 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[35]_35 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[35]_35 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[35]_35 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[35]_35 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[35]_35 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[35]_35 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[35]_35 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[35]_35 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[35]_35 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[35]_35 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[35]_35 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[35]_35 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[35]_35 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[35]_35 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[35]_35 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[35]_35 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[35]_35 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[35]_35 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[35]_35 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[35]_35 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[35]_35 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[35]_35 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[35]_35 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[35]_35 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[35]_35 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[35]_35 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[35]_35 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[35]_35 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[35]_35 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[35]_35 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[35][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[35][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[35]_35 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[36]_36 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[36]_36 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[36]_36 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[36]_36 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[36]_36 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[36]_36 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[36]_36 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[36]_36 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[36]_36 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[36]_36 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[36]_36 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[36]_36 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[36]_36 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[36]_36 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[36]_36 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[36]_36 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[36]_36 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[36]_36 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[36]_36 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[36]_36 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[36]_36 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[36]_36 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[36]_36 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[36]_36 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[36]_36 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[36]_36 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[36]_36 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[36]_36 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[36]_36 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[36]_36 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[36]_36 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[36][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[36][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[36]_36 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[37]_37 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[37]_37 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[37]_37 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[37]_37 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[37]_37 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[37]_37 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[37]_37 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[37]_37 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[37]_37 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[37]_37 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[37]_37 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[37]_37 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[37]_37 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[37]_37 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[37]_37 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[37]_37 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[37]_37 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[37]_37 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[37]_37 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[37]_37 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[37]_37 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[37]_37 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[37]_37 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[37]_37 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[37]_37 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[37]_37 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[37]_37 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[37]_37 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[37]_37 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[37]_37 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[37]_37 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[37][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[37][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[37]_37 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[38]_38 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[38]_38 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[38]_38 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[38]_38 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[38]_38 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[38]_38 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[38]_38 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[38]_38 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[38]_38 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[38]_38 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[38]_38 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[38]_38 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[38]_38 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[38]_38 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[38]_38 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[38]_38 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[38]_38 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[38]_38 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[38]_38 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[38]_38 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[38]_38 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[38]_38 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[38]_38 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[38]_38 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[38]_38 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[38]_38 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[38]_38 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[38]_38 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[38]_38 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[38]_38 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[38]_38 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[38][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[38][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[38]_38 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[39]_39 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[39]_39 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[39]_39 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[39]_39 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[39]_39 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[39]_39 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[39]_39 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[39]_39 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[39]_39 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[39]_39 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[39]_39 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[39]_39 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[39]_39 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[39]_39 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[39]_39 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[39]_39 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[39]_39 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[39]_39 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[39]_39 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[39]_39 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[39]_39 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[39]_39 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[39]_39 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[39]_39 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[39]_39 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[39]_39 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[39]_39 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[39]_39 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[39]_39 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[39]_39 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[39]_39 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[39][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[39][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[39]_39 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[3]_3 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[3]_3 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[3]_3 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[3]_3 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[3]_3 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[3]_3 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[3]_3 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[3]_3 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[3]_3 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[3]_3 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[3]_3 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[3]_3 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[3]_3 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[3]_3 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[3]_3 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[3]_3 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[3]_3 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[3]_3 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[3]_3 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[3]_3 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[3]_3 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[3]_3 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[3]_3 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[3]_3 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[3]_3 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[3]_3 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[3]_3 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[3]_3 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[3]_3 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[3]_3 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[3]_3 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[3][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[3][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[3]_3 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[40]_40 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[40]_40 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[40]_40 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[40]_40 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[40]_40 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[40]_40 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[40]_40 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[40]_40 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[40]_40 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[40]_40 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[40]_40 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[40]_40 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[40]_40 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[40]_40 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[40]_40 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[40]_40 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[40]_40 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[40]_40 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[40]_40 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[40]_40 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[40]_40 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[40]_40 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[40]_40 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[40]_40 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[40]_40 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[40]_40 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[40]_40 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[40]_40 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[40]_40 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[40]_40 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[40]_40 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[40][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[40][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[40]_40 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[41]_41 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[41]_41 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[41]_41 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[41]_41 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[41]_41 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[41]_41 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[41]_41 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[41]_41 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[41]_41 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[41]_41 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[41]_41 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[41]_41 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[41]_41 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[41]_41 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[41]_41 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[41]_41 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[41]_41 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[41]_41 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[41]_41 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[41]_41 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[41]_41 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[41]_41 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[41]_41 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[41]_41 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[41]_41 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[41]_41 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[41]_41 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[41]_41 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[41]_41 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[41]_41 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[41]_41 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[41][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[41][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[41]_41 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[42]_42 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[42]_42 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[42]_42 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[42]_42 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[42]_42 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[42]_42 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[42]_42 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[42]_42 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[42]_42 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[42]_42 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[42]_42 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[42]_42 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[42]_42 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[42]_42 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[42]_42 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[42]_42 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[42]_42 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[42]_42 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[42]_42 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[42]_42 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[42]_42 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[42]_42 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[42]_42 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[42]_42 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[42]_42 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[42]_42 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[42]_42 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[42]_42 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[42]_42 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[42]_42 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[42]_42 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[42][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[42][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[42]_42 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[43]_43 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[43]_43 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[43]_43 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[43]_43 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[43]_43 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[43]_43 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[43]_43 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[43]_43 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[43]_43 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[43]_43 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[43]_43 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[43]_43 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[43]_43 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[43]_43 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[43]_43 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[43]_43 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[43]_43 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[43]_43 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[43]_43 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[43]_43 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[43]_43 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[43]_43 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[43]_43 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[43]_43 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[43]_43 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[43]_43 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[43]_43 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[43]_43 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[43]_43 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[43]_43 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[43]_43 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[43][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[43][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[43]_43 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[44]_44 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[44]_44 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[44]_44 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[44]_44 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[44]_44 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[44]_44 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[44]_44 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[44]_44 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[44]_44 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[44]_44 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[44]_44 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[44]_44 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[44]_44 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[44]_44 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[44]_44 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[44]_44 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[44]_44 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[44]_44 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[44]_44 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[44]_44 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[44]_44 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[44]_44 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[44]_44 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[44]_44 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[44]_44 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[44]_44 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[44]_44 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[44]_44 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[44]_44 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[44]_44 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[44]_44 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[44][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[44][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[44]_44 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[45]_45 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[45]_45 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[45]_45 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[45]_45 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[45]_45 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[45]_45 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[45]_45 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[45]_45 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[45]_45 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[45]_45 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[45]_45 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[45]_45 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[45]_45 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[45]_45 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[45]_45 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[45]_45 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[45]_45 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[45]_45 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[45]_45 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[45]_45 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[45]_45 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[45]_45 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[45]_45 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[45]_45 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[45]_45 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[45]_45 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[45]_45 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[45]_45 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[45]_45 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[45]_45 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[45]_45 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[45][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[45][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[45]_45 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[46]_46 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[46]_46 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[46]_46 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[46]_46 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[46]_46 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[46]_46 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[46]_46 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[46]_46 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[46]_46 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[46]_46 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[46]_46 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[46]_46 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[46]_46 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[46]_46 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[46]_46 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[46]_46 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[46]_46 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[46]_46 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[46]_46 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[46]_46 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[46]_46 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[46]_46 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[46]_46 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[46]_46 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[46]_46 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[46]_46 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[46]_46 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[46]_46 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[46]_46 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[46]_46 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[46]_46 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[46][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[46][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[46]_46 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[47]_47 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[47]_47 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[47]_47 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[47]_47 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[47]_47 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[47]_47 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[47]_47 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[47]_47 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[47]_47 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[47]_47 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[47]_47 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[47]_47 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[47]_47 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[47]_47 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[47]_47 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[47]_47 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[47]_47 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[47]_47 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[47]_47 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[47]_47 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[47]_47 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[47]_47 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[47]_47 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[47]_47 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[47]_47 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[47]_47 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[47]_47 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[47]_47 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[47]_47 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[47]_47 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[47]_47 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[47][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[47][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[47]_47 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[48]_48 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[48]_48 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[48]_48 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[48]_48 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[48]_48 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[48]_48 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[48]_48 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[48]_48 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[48]_48 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[48]_48 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[48]_48 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[48]_48 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[48]_48 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[48]_48 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[48]_48 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[48]_48 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[48]_48 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[48]_48 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[48]_48 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[48]_48 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[48]_48 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[48]_48 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[48]_48 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[48]_48 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[48]_48 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[48]_48 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[48]_48 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[48]_48 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[48]_48 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[48]_48 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[48]_48 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[48][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[48][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[48]_48 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[49]_49 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[49]_49 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[49]_49 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[49]_49 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[49]_49 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[49]_49 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[49]_49 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[49]_49 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[49]_49 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[49]_49 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[49]_49 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[49]_49 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[49]_49 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[49]_49 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[49]_49 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[49]_49 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[49]_49 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[49]_49 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[49]_49 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[49]_49 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[49]_49 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[49]_49 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[49]_49 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[49]_49 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[49]_49 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[49]_49 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[49]_49 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[49]_49 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[49]_49 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[49]_49 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[49]_49 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[49][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[49][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[49]_49 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[4]_4 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[4]_4 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[4]_4 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[4]_4 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[4]_4 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[4]_4 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[4]_4 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[4]_4 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[4]_4 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[4]_4 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[4]_4 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[4]_4 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[4]_4 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[4]_4 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[4]_4 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[4]_4 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[4]_4 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[4]_4 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[4]_4 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[4]_4 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[4]_4 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[4]_4 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[4]_4 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[4]_4 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[4]_4 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[4]_4 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[4]_4 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[4]_4 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[4]_4 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[4]_4 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[4]_4 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[4][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[4][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[4]_4 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[50]_50 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[50]_50 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[50]_50 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[50]_50 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[50]_50 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[50]_50 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[50]_50 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[50]_50 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[50]_50 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[50]_50 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[50]_50 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[50]_50 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[50]_50 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[50]_50 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[50]_50 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[50]_50 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[50]_50 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[50]_50 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[50]_50 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[50]_50 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[50]_50 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[50]_50 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[50]_50 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[50]_50 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[50]_50 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[50]_50 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[50]_50 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[50]_50 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[50]_50 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[50]_50 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[50]_50 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[50][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[50][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[50]_50 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[51]_51 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[51]_51 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[51]_51 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[51]_51 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[51]_51 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[51]_51 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[51]_51 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[51]_51 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[51]_51 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[51]_51 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[51]_51 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[51]_51 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[51]_51 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[51]_51 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[51]_51 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[51]_51 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[51]_51 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[51]_51 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[51]_51 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[51]_51 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[51]_51 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[51]_51 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[51]_51 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[51]_51 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[51]_51 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[51]_51 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[51]_51 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[51]_51 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[51]_51 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[51]_51 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[51]_51 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[51][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[51][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[51]_51 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[52]_52 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[52]_52 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[52]_52 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[52]_52 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[52]_52 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[52]_52 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[52]_52 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[52]_52 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[52]_52 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[52]_52 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[52]_52 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[52]_52 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[52]_52 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[52]_52 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[52]_52 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[52]_52 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[52]_52 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[52]_52 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[52]_52 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[52]_52 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[52]_52 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[52]_52 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[52]_52 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[52]_52 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[52]_52 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[52]_52 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[52]_52 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[52]_52 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[52]_52 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[52]_52 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[52]_52 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[52][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[52][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[52]_52 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[53]_53 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[53]_53 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[53]_53 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[53]_53 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[53]_53 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[53]_53 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[53]_53 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[53]_53 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[53]_53 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[53]_53 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[53]_53 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[53]_53 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[53]_53 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[53]_53 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[53]_53 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[53]_53 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[53]_53 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[53]_53 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[53]_53 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[53]_53 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[53]_53 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[53]_53 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[53]_53 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[53]_53 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[53]_53 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[53]_53 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[53]_53 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[53]_53 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[53]_53 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[53]_53 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[53]_53 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[53][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[53][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[53]_53 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[54]_54 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[54]_54 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[54]_54 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[54]_54 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[54]_54 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[54]_54 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[54]_54 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[54]_54 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[54]_54 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[54]_54 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[54]_54 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[54]_54 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[54]_54 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[54]_54 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[54]_54 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[54]_54 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[54]_54 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[54]_54 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[54]_54 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[54]_54 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[54]_54 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[54]_54 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[54]_54 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[54]_54 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[54]_54 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[54]_54 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[54]_54 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[54]_54 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[54]_54 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[54]_54 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[54]_54 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[54][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[54][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[54]_54 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[55]_55 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[55]_55 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[55]_55 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[55]_55 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[55]_55 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[55]_55 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[55]_55 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[55]_55 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[55]_55 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[55]_55 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[55]_55 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[55]_55 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[55]_55 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[55]_55 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[55]_55 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[55]_55 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[55]_55 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[55]_55 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[55]_55 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[55]_55 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[55]_55 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[55]_55 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[55]_55 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[55]_55 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[55]_55 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[55]_55 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[55]_55 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[55]_55 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[55]_55 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[55]_55 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[55]_55 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[55][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[55][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[55]_55 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[56]_56 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[56]_56 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[56]_56 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[56]_56 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[56]_56 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[56]_56 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[56]_56 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[56]_56 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[56]_56 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[56]_56 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[56]_56 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[56]_56 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[56]_56 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[56]_56 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[56]_56 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[56]_56 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[56]_56 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[56]_56 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[56]_56 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[56]_56 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[56]_56 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[56]_56 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[56]_56 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[56]_56 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[56]_56 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[56]_56 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[56]_56 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[56]_56 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[56]_56 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[56]_56 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[56]_56 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[56][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[56][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[56]_56 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[57]_57 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[57]_57 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[57]_57 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[57]_57 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[57]_57 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[57]_57 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[57]_57 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[57]_57 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[57]_57 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[57]_57 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[57]_57 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[57]_57 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[57]_57 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[57]_57 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[57]_57 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[57]_57 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[57]_57 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[57]_57 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[57]_57 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[57]_57 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[57]_57 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[57]_57 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[57]_57 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[57]_57 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[57]_57 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[57]_57 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[57]_57 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[57]_57 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[57]_57 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[57]_57 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[57]_57 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[57][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[57][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[57]_57 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[58]_58 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[58]_58 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[58]_58 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[58]_58 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[58]_58 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[58]_58 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[58]_58 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[58]_58 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[58]_58 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[58]_58 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[58]_58 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[58]_58 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[58]_58 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[58]_58 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[58]_58 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[58]_58 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[58]_58 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[58]_58 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[58]_58 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[58]_58 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[58]_58 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[58]_58 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[58]_58 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[58]_58 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[58]_58 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[58]_58 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[58]_58 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[58]_58 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[58]_58 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[58]_58 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[58]_58 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[58][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[58][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[58]_58 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[59]_59 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[59]_59 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[59]_59 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[59]_59 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[59]_59 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[59]_59 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[59]_59 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[59]_59 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[59]_59 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[59]_59 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[59]_59 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[59]_59 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[59]_59 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[59]_59 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[59]_59 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[59]_59 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[59]_59 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[59]_59 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[59]_59 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[59]_59 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[59]_59 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[59]_59 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[59]_59 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[59]_59 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[59]_59 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[59]_59 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[59]_59 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[59]_59 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[59]_59 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[59]_59 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[59]_59 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[59][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[59][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[59]_59 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[5]_5 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[5]_5 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[5]_5 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[5]_5 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[5]_5 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[5]_5 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[5]_5 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[5]_5 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[5]_5 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[5]_5 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[5]_5 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[5]_5 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[5]_5 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[5]_5 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[5]_5 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[5]_5 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[5]_5 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[5]_5 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[5]_5 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[5]_5 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[5]_5 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[5]_5 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[5]_5 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[5]_5 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[5]_5 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[5]_5 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[5]_5 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[5]_5 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[5]_5 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[5]_5 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[5]_5 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[5][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[5][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[5]_5 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[60]_60 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[60]_60 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[60]_60 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[60]_60 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[60]_60 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[60]_60 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[60]_60 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[60]_60 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[60]_60 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[60]_60 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[60]_60 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[60]_60 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[60]_60 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[60]_60 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[60]_60 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[60]_60 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[60]_60 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[60]_60 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[60]_60 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[60]_60 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[60]_60 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[60]_60 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[60]_60 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[60]_60 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[60]_60 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[60]_60 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[60]_60 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[60]_60 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[60]_60 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[60]_60 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[60]_60 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[60][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[60][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[60]_60 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[61]_61 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[61]_61 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[61]_61 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[61]_61 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[61]_61 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[61]_61 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[61]_61 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[61]_61 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[61]_61 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[61]_61 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[61]_61 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[61]_61 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[61]_61 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[61]_61 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[61]_61 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[61]_61 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[61]_61 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[61]_61 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[61]_61 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[61]_61 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[61]_61 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[61]_61 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[61]_61 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[61]_61 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[61]_61 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[61]_61 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[61]_61 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[61]_61 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[61]_61 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[61]_61 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[61]_61 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[61][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[61][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[61]_61 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[62]_62 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[62]_62 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[62]_62 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[62]_62 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[62]_62 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[62]_62 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[62]_62 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[62]_62 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[62]_62 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[62]_62 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[62]_62 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[62]_62 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[62]_62 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[62]_62 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[62]_62 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[62]_62 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[62]_62 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[62]_62 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[62]_62 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[62]_62 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[62]_62 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[62]_62 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[62]_62 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[62]_62 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[62]_62 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[62]_62 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[62]_62 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[62]_62 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[62]_62 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[62]_62 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[62]_62 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[62][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[62][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[62]_62 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[63]_63 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[63]_63 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[63]_63 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[63]_63 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[63]_63 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[63]_63 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[63]_63 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[63]_63 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[63]_63 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[63]_63 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[63]_63 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[63]_63 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[63]_63 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[63]_63 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[63]_63 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[63]_63 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[63]_63 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[63]_63 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[63]_63 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[63]_63 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[63]_63 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[63]_63 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[63]_63 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[63]_63 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[63]_63 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[63]_63 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[63]_63 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[63]_63 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[63]_63 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[63]_63 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[63]_63 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[63][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[63][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[63]_63 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[64]_64 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[64]_64 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[64]_64 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[64]_64 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[64]_64 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[64]_64 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[64]_64 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[64]_64 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[64]_64 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[64]_64 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[64]_64 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[64]_64 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[64]_64 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[64]_64 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[64]_64 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[64]_64 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[64]_64 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[64]_64 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[64]_64 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[64]_64 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[64]_64 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[64]_64 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[64]_64 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[64]_64 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[64]_64 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[64]_64 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[64]_64 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[64]_64 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[64]_64 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[64]_64 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[64]_64 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[64][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[64][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[64]_64 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[65]_65 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[65]_65 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[65]_65 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[65]_65 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[65]_65 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[65]_65 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[65]_65 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[65]_65 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[65]_65 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[65]_65 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[65]_65 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[65]_65 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[65]_65 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[65]_65 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[65]_65 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[65]_65 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[65]_65 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[65]_65 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[65]_65 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[65]_65 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[65]_65 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[65]_65 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[65]_65 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[65]_65 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[65]_65 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[65]_65 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[65]_65 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[65]_65 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[65]_65 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[65]_65 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[65]_65 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[65][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[65][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[65]_65 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[66]_66 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[66]_66 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[66]_66 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[66]_66 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[66]_66 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[66]_66 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[66]_66 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[66]_66 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[66]_66 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[66]_66 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[66]_66 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[66]_66 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[66]_66 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[66]_66 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[66]_66 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[66]_66 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[66]_66 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[66]_66 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[66]_66 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[66]_66 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[66]_66 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[66]_66 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[66]_66 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[66]_66 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[66]_66 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[66]_66 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[66]_66 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[66]_66 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[66]_66 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[66]_66 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[66]_66 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[66][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[66][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[66]_66 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[67]_67 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[67]_67 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[67]_67 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[67]_67 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[67]_67 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[67]_67 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[67]_67 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[67]_67 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[67]_67 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[67]_67 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[67]_67 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[67]_67 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[67]_67 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[67]_67 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[67]_67 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[67]_67 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[67]_67 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[67]_67 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[67]_67 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[67]_67 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[67]_67 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[67]_67 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[67]_67 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[67]_67 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[67]_67 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[67]_67 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[67]_67 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[67]_67 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[67]_67 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[67]_67 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[67]_67 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[67][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[67][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[67]_67 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[68]_68 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[68]_68 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[68]_68 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[68]_68 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[68]_68 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[68]_68 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[68]_68 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[68]_68 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[68]_68 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[68]_68 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[68]_68 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[68]_68 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[68]_68 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[68]_68 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[68]_68 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[68]_68 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[68]_68 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[68]_68 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[68]_68 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[68]_68 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[68]_68 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[68]_68 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[68]_68 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[68]_68 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[68]_68 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[68]_68 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[68]_68 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[68]_68 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[68]_68 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[68]_68 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[68]_68 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[68][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[68][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[68]_68 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[69]_69 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[69]_69 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[69]_69 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[69]_69 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[69]_69 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[69]_69 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[69]_69 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[69]_69 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[69]_69 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[69]_69 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[69]_69 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[69]_69 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[69]_69 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[69]_69 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[69]_69 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[69]_69 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[69]_69 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[69]_69 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[69]_69 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[69]_69 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[69]_69 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[69]_69 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[69]_69 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[69]_69 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[69]_69 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[69]_69 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[69]_69 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[69]_69 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[69]_69 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[69]_69 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[69]_69 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[69][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[69][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[69]_69 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[6]_6 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[6]_6 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[6]_6 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[6]_6 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[6]_6 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[6]_6 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[6]_6 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[6]_6 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[6]_6 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[6]_6 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[6]_6 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[6]_6 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[6]_6 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[6]_6 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[6]_6 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[6]_6 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[6]_6 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[6]_6 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[6]_6 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[6]_6 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[6]_6 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[6]_6 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[6]_6 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[6]_6 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[6]_6 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[6]_6 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[6]_6 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[6]_6 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[6]_6 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[6]_6 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[6]_6 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[6][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[6][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[6]_6 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[70]_70 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[70]_70 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[70]_70 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[70]_70 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[70]_70 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[70]_70 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[70]_70 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[70]_70 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[70]_70 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[70]_70 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[70]_70 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[70]_70 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[70]_70 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[70]_70 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[70]_70 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[70]_70 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[70]_70 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[70]_70 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[70]_70 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[70]_70 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[70]_70 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[70]_70 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[70]_70 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[70]_70 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[70]_70 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[70]_70 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[70]_70 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[70]_70 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[70]_70 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[70]_70 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[70]_70 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[70][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[70][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[70]_70 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[71]_71 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[71]_71 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[71]_71 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[71]_71 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[71]_71 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[71]_71 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[71]_71 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[71]_71 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[71]_71 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[71]_71 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[71]_71 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[71]_71 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[71]_71 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[71]_71 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[71]_71 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[71]_71 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[71]_71 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[71]_71 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[71]_71 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[71]_71 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[71]_71 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[71]_71 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[71]_71 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[71]_71 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[71]_71 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[71]_71 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[71]_71 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[71]_71 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[71]_71 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[71]_71 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[71]_71 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[71][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[71][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[71]_71 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[72]_72 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[72]_72 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[72]_72 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[72]_72 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[72]_72 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[72]_72 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[72]_72 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[72]_72 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[72]_72 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[72]_72 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[72]_72 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[72]_72 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[72]_72 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[72]_72 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[72]_72 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[72]_72 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[72]_72 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[72]_72 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[72]_72 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[72]_72 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[72]_72 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[72]_72 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[72]_72 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[72]_72 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[72]_72 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[72]_72 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[72]_72 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[72]_72 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[72]_72 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[72]_72 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[72]_72 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[72][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[72][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[72]_72 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[73]_73 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[73]_73 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[73]_73 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[73]_73 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[73]_73 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[73]_73 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[73]_73 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[73]_73 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[73]_73 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[73]_73 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[73]_73 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[73]_73 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[73]_73 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[73]_73 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[73]_73 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[73]_73 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[73]_73 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[73]_73 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[73]_73 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[73]_73 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[73]_73 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[73]_73 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[73]_73 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[73]_73 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[73]_73 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[73]_73 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[73]_73 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[73]_73 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[73]_73 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[73]_73 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[73]_73 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[73][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[73][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[73]_73 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[74]_74 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[74]_74 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[74]_74 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[74]_74 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[74]_74 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[74]_74 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[74]_74 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[74]_74 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[74]_74 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[74]_74 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[74]_74 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[74]_74 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[74]_74 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[74]_74 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[74]_74 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[74]_74 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[74]_74 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[74]_74 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[74]_74 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[74]_74 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[74]_74 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[74]_74 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[74]_74 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[74]_74 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[74]_74 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[74]_74 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[74]_74 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[74]_74 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[74]_74 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[74]_74 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[74]_74 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[74][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[74][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[74]_74 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[75]_75 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[75]_75 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[75]_75 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[75]_75 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[75]_75 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[75]_75 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[75]_75 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[75]_75 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[75]_75 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[75]_75 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[75]_75 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[75]_75 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[75]_75 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[75]_75 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[75]_75 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[75]_75 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[75]_75 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[75]_75 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[75]_75 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[75]_75 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[75]_75 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[75]_75 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[75]_75 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[75]_75 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[75]_75 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[75]_75 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[75]_75 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[75]_75 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[75]_75 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[75]_75 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[75]_75 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[75][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[75][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[75]_75 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[76]_76 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[76]_76 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[76]_76 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[76]_76 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[76]_76 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[76]_76 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[76]_76 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[76]_76 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[76]_76 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[76]_76 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[76]_76 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[76]_76 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[76]_76 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[76]_76 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[76]_76 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[76]_76 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[76]_76 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[76]_76 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[76]_76 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[76]_76 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[76]_76 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[76]_76 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[76]_76 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[76]_76 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[76]_76 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[76]_76 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[76]_76 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[76]_76 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[76]_76 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[76]_76 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[76]_76 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[76][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[76][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[76]_76 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[77]_77 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[77]_77 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[77]_77 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[77]_77 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[77]_77 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[77]_77 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[77]_77 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[77]_77 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[77]_77 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[77]_77 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[77]_77 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[77]_77 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[77]_77 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[77]_77 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[77]_77 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[77]_77 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[77]_77 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[77]_77 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[77]_77 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[77]_77 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[77]_77 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[77]_77 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[77]_77 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[77]_77 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[77]_77 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[77]_77 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[77]_77 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[77]_77 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[77]_77 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[77]_77 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[77]_77 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[77][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[77][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[77]_77 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[78]_78 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[78]_78 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[78]_78 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[78]_78 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[78]_78 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[78]_78 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[78]_78 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[78]_78 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[78]_78 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[78]_78 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[78]_78 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[78]_78 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[78]_78 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[78]_78 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[78]_78 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[78]_78 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[78]_78 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[78]_78 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[78]_78 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[78]_78 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[78]_78 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[78]_78 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[78]_78 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[78]_78 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[78]_78 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[78]_78 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[78]_78 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[78]_78 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[78]_78 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[78]_78 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[78]_78 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[78][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[78][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[78]_78 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[79]_79 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[79]_79 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[79]_79 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[79]_79 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[79]_79 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[79]_79 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[79]_79 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[79]_79 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[79]_79 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[79]_79 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[79]_79 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[79]_79 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[79]_79 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[79]_79 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[79]_79 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[79]_79 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[79]_79 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[79]_79 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[79]_79 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[79]_79 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[79]_79 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[79]_79 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[79]_79 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[79]_79 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[79]_79 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[79]_79 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[79]_79 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[79]_79 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[79]_79 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[79]_79 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[79]_79 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[79][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[79][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[79]_79 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[7]_7 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[7]_7 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[7]_7 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[7]_7 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[7]_7 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[7]_7 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[7]_7 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[7]_7 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[7]_7 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[7]_7 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[7]_7 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[7]_7 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[7]_7 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[7]_7 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[7]_7 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[7]_7 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[7]_7 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[7]_7 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[7]_7 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[7]_7 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[7]_7 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[7]_7 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[7]_7 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[7]_7 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[7]_7 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[7]_7 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[7]_7 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[7]_7 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[7]_7 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[7]_7 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[7]_7 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[7][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[7][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[7]_7 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[80]_80 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[80]_80 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[80]_80 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[80]_80 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[80]_80 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[80]_80 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[80]_80 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[80]_80 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[80]_80 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[80]_80 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[80]_80 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[80]_80 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[80]_80 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[80]_80 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[80]_80 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[80]_80 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[80]_80 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[80]_80 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[80]_80 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[80]_80 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[80]_80 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[80]_80 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[80]_80 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[80]_80 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[80]_80 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[80]_80 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[80]_80 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[80]_80 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[80]_80 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[80]_80 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[80]_80 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[80][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[80][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[80]_80 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[81]_81 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[81]_81 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[81]_81 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[81]_81 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[81]_81 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[81]_81 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[81]_81 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[81]_81 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[81]_81 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[81]_81 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[81]_81 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[81]_81 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[81]_81 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[81]_81 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[81]_81 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[81]_81 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[81]_81 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[81]_81 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[81]_81 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[81]_81 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[81]_81 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[81]_81 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[81]_81 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[81]_81 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[81]_81 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[81]_81 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[81]_81 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[81]_81 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[81]_81 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[81]_81 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[81]_81 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[81][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[81][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[81]_81 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[82]_82 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[82]_82 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[82]_82 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[82]_82 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[82]_82 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[82]_82 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[82]_82 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[82]_82 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[82]_82 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[82]_82 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[82]_82 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[82]_82 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[82]_82 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[82]_82 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[82]_82 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[82]_82 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[82]_82 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[82]_82 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[82]_82 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[82]_82 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[82]_82 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[82]_82 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[82]_82 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[82]_82 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[82]_82 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[82]_82 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[82]_82 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[82]_82 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[82]_82 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[82]_82 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[82]_82 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[82][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[82][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[82]_82 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[83]_83 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[83]_83 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[83]_83 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[83]_83 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[83]_83 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[83]_83 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[83]_83 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[83]_83 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[83]_83 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[83]_83 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[83]_83 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[83]_83 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[83]_83 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[83]_83 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[83]_83 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[83]_83 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[83]_83 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[83]_83 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[83]_83 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[83]_83 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[83]_83 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[83]_83 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[83]_83 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[83]_83 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[83]_83 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[83]_83 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[83]_83 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[83]_83 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[83]_83 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[83]_83 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[83]_83 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[83][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[83][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[83]_83 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[84]_84 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[84]_84 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[84]_84 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[84]_84 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[84]_84 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[84]_84 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[84]_84 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[84]_84 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[84]_84 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[84]_84 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[84]_84 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[84]_84 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[84]_84 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[84]_84 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[84]_84 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[84]_84 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[84]_84 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[84]_84 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[84]_84 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[84]_84 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[84]_84 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[84]_84 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[84]_84 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[84]_84 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[84]_84 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[84]_84 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[84]_84 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[84]_84 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[84]_84 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[84]_84 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[84]_84 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[84][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[84][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[84]_84 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[85]_85 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[85]_85 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[85]_85 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[85]_85 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[85]_85 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[85]_85 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[85]_85 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[85]_85 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[85]_85 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[85]_85 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[85]_85 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[85]_85 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[85]_85 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[85]_85 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[85]_85 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[85]_85 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[85]_85 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[85]_85 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[85]_85 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[85]_85 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[85]_85 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[85]_85 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[85]_85 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[85]_85 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[85]_85 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[85]_85 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[85]_85 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[85]_85 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[85]_85 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[85]_85 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[85]_85 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[85][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[85][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[85]_85 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[86]_86 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[86]_86 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[86]_86 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[86]_86 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[86]_86 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[86]_86 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[86]_86 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[86]_86 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[86]_86 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[86]_86 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[86]_86 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[86]_86 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[86]_86 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[86]_86 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[86]_86 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[86]_86 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[86]_86 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[86]_86 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[86]_86 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[86]_86 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[86]_86 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[86]_86 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[86]_86 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[86]_86 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[86]_86 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[86]_86 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[86]_86 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[86]_86 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[86]_86 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[86]_86 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[86]_86 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[86][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[86][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[86]_86 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[87]_87 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[87]_87 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[87]_87 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[87]_87 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[87]_87 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[87]_87 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[87]_87 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[87]_87 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[87]_87 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[87]_87 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[87]_87 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[87]_87 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[87]_87 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[87]_87 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[87]_87 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[87]_87 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[87]_87 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[87]_87 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[87]_87 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[87]_87 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[87]_87 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[87]_87 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[87]_87 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[87]_87 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[87]_87 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[87]_87 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[87]_87 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[87]_87 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[87]_87 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[87]_87 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[87]_87 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[87][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[87][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[87]_87 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[88]_88 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[88]_88 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[88]_88 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[88]_88 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[88]_88 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[88]_88 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[88]_88 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[88]_88 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[88]_88 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[88]_88 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[88]_88 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[88]_88 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[88]_88 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[88]_88 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[88]_88 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[88]_88 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[88]_88 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[88]_88 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[88]_88 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[88]_88 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[88]_88 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[88]_88 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[88]_88 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[88]_88 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[88]_88 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[88]_88 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[88]_88 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[88]_88 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[88]_88 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[88]_88 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[88]_88 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[88][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[88][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[88]_88 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[89]_89 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[89]_89 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[89]_89 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[89]_89 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[89]_89 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[89]_89 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[89]_89 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[89]_89 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[89]_89 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[89]_89 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[89]_89 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[89]_89 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[89]_89 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[89]_89 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[89]_89 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[89]_89 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[89]_89 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[89]_89 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[89]_89 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[89]_89 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[89]_89 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[89]_89 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[89]_89 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[89]_89 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[89]_89 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[89]_89 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[89]_89 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[89]_89 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[89]_89 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[89]_89 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[89]_89 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[89][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[89][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[89]_89 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[8]_8 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[8]_8 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[8]_8 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[8]_8 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[8]_8 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[8]_8 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[8]_8 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[8]_8 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[8]_8 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[8]_8 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[8]_8 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[8]_8 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[8]_8 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[8]_8 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[8]_8 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[8]_8 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[8]_8 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[8]_8 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[8]_8 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[8]_8 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[8]_8 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[8]_8 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[8]_8 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[8]_8 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[8]_8 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[8]_8 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[8]_8 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[8]_8 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[8]_8 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[8]_8 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[8]_8 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[8][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[8][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[8]_8 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[90]_90 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[90]_90 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[90]_90 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[90]_90 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[90]_90 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[90]_90 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[90]_90 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[90]_90 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[90]_90 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[90]_90 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[90]_90 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[90]_90 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[90]_90 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[90]_90 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[90]_90 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[90]_90 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[90]_90 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[90]_90 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[90]_90 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[90]_90 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[90]_90 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[90]_90 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[90]_90 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[90]_90 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[90]_90 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[90]_90 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[90]_90 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[90]_90 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[90]_90 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[90]_90 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[90]_90 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[90][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[90][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[90]_90 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[91]_91 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[91]_91 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[91]_91 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[91]_91 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[91]_91 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[91]_91 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[91]_91 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[91]_91 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[91]_91 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[91]_91 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[91]_91 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[91]_91 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[91]_91 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[91]_91 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[91]_91 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[91]_91 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[91]_91 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[91]_91 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[91]_91 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[91]_91 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[91]_91 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[91]_91 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[91]_91 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[91]_91 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[91]_91 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[91]_91 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[91]_91 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[91]_91 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[91]_91 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[91]_91 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[91]_91 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[91][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[91][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[91]_91 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[92]_92 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[92]_92 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[92]_92 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[92]_92 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[92]_92 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[92]_92 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[92]_92 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[92]_92 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[92]_92 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[92]_92 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[92]_92 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[92]_92 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[92]_92 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[92]_92 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[92]_92 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[92]_92 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[92]_92 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[92]_92 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[92]_92 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[92]_92 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[92]_92 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[92]_92 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[92]_92 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[92]_92 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[92]_92 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[92]_92 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[92]_92 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[92]_92 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[92]_92 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[92]_92 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[92]_92 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[92][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[92][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[92]_92 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[93]_93 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[93]_93 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[93]_93 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[93]_93 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[93]_93 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[93]_93 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[93]_93 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[93]_93 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[93]_93 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[93]_93 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[93]_93 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[93]_93 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[93]_93 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[93]_93 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[93]_93 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[93]_93 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[93]_93 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[93]_93 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[93]_93 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[93]_93 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[93]_93 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[93]_93 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[93]_93 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[93]_93 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[93]_93 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[93]_93 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[93]_93 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[93]_93 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[93]_93 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[93]_93 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[93]_93 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[93][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[93][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[93]_93 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[94]_94 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[94]_94 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[94]_94 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[94]_94 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[94]_94 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[94]_94 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[94]_94 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[94]_94 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[94]_94 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[94]_94 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[94]_94 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[94]_94 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[94]_94 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[94]_94 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[94]_94 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[94]_94 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[94]_94 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[94]_94 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[94]_94 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[94]_94 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[94]_94 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[94]_94 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[94]_94 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[94]_94 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[94]_94 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[94]_94 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[94]_94 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[94]_94 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[94]_94 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[94]_94 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[94]_94 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[94][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[94][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[94]_94 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[95]_95 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[95]_95 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[95]_95 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[95]_95 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[95]_95 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[95]_95 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[95]_95 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[95]_95 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[95]_95 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[95]_95 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[95]_95 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[95]_95 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[95]_95 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[95]_95 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[95]_95 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[95]_95 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[95]_95 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[95]_95 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[95]_95 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[95]_95 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[95]_95 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[95]_95 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[95]_95 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[95]_95 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[95]_95 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[95]_95 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[95]_95 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[95]_95 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[95]_95 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[95]_95 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[95]_95 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[95][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[95][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[95]_95 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[96]_96 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[96]_96 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[96]_96 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[96]_96 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[96]_96 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[96]_96 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[96]_96 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[96]_96 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[96]_96 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[96]_96 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[96]_96 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[96]_96 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[96]_96 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[96]_96 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[96]_96 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[96]_96 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[96]_96 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[96]_96 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[96]_96 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[96]_96 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[96]_96 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[96]_96 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[96]_96 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[96]_96 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[96]_96 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[96]_96 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[96]_96 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[96]_96 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[96]_96 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[96]_96 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[96]_96 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[96][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[96][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[96]_96 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[97]_97 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[97]_97 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[97]_97 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[97]_97 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[97]_97 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[97]_97 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[97]_97 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[97]_97 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[97]_97 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[97]_97 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[97]_97 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[97]_97 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[97]_97 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[97]_97 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[97]_97 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[97]_97 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[97]_97 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[97]_97 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[97]_97 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[97]_97 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[97]_97 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[97]_97 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[97]_97 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[97]_97 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[97]_97 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[97]_97 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[97]_97 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[97]_97 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[97]_97 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[97]_97 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[97]_97 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[97][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[97][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[97]_97 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[98]_98 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[98]_98 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[98]_98 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[98]_98 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[98]_98 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[98]_98 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[98]_98 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[98]_98 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[98]_98 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[98]_98 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[98]_98 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[98]_98 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[98]_98 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[98]_98 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[98]_98 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[98]_98 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[98]_98 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[98]_98 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[98]_98 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[98]_98 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[98]_98 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[98]_98 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[98]_98 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[98]_98 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[98]_98 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[98]_98 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[98]_98 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[98]_98 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[98]_98 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[98]_98 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[98]_98 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[98][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[98][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[98]_98 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[99]_99 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[99]_99 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[99]_99 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[99]_99 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[99]_99 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[99]_99 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[99]_99 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[99]_99 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[99]_99 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[99]_99 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[99]_99 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[99]_99 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[99]_99 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[99]_99 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[99]_99 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[99]_99 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[99]_99 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[99]_99 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[99]_99 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[99]_99 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[99]_99 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[99]_99 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[99]_99 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[99]_99 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[99]_99 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[99]_99 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[99]_99 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[99]_99 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[99]_99 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[99]_99 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[99]_99 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[99][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[99][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[99]_99 [9]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][0] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[0]),
        .Q(\mem_reg[9]_9 [0]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][10] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[10]),
        .Q(\mem_reg[9]_9 [10]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][11] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[11]),
        .Q(\mem_reg[9]_9 [11]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][12] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[12]),
        .Q(\mem_reg[9]_9 [12]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][13] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[13]),
        .Q(\mem_reg[9]_9 [13]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][14] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[14]),
        .Q(\mem_reg[9]_9 [14]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][15] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[15]),
        .Q(\mem_reg[9]_9 [15]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][16] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[16]),
        .Q(\mem_reg[9]_9 [16]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][17] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[17]),
        .Q(\mem_reg[9]_9 [17]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][18] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[18]),
        .Q(\mem_reg[9]_9 [18]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][19] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[19]),
        .Q(\mem_reg[9]_9 [19]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][1] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[1]),
        .Q(\mem_reg[9]_9 [1]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][20] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[20]),
        .Q(\mem_reg[9]_9 [20]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][21] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[21]),
        .Q(\mem_reg[9]_9 [21]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][22] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[22]),
        .Q(\mem_reg[9]_9 [22]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][23] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][23]_i_1_n_0 ),
        .D(axi_wdata[23]),
        .Q(\mem_reg[9]_9 [23]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][24] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[24]),
        .Q(\mem_reg[9]_9 [24]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][25] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[25]),
        .Q(\mem_reg[9]_9 [25]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][26] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[26]),
        .Q(\mem_reg[9]_9 [26]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][27] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[27]),
        .Q(\mem_reg[9]_9 [27]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][28] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[28]),
        .Q(\mem_reg[9]_9 [28]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][29] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[29]),
        .Q(\mem_reg[9]_9 [29]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][2] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[2]),
        .Q(\mem_reg[9]_9 [2]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][30] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[30]),
        .Q(\mem_reg[9]_9 [30]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][31] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][31]_i_1_n_0 ),
        .D(axi_wdata[31]),
        .Q(\mem_reg[9]_9 [31]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][3] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[3]),
        .Q(\mem_reg[9]_9 [3]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][4] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[4]),
        .Q(\mem_reg[9]_9 [4]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][5] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[5]),
        .Q(\mem_reg[9]_9 [5]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][6] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[6]),
        .Q(\mem_reg[9]_9 [6]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][7] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][7]_i_1_n_0 ),
        .D(axi_wdata[7]),
        .Q(\mem_reg[9]_9 [7]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][8] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[8]),
        .Q(\mem_reg[9]_9 [8]),
        .R(reset_ah));
  FDRE \slv_regs_reg[9][9] 
       (.C(axi_aclk),
        .CE(\slv_regs[9][15]_i_1_n_0 ),
        .D(axi_wdata[9]),
        .Q(\mem_reg[9]_9 [9]),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_100
       (.I0(vga_to_hdmi_i_255_n_0),
        .I1(vga_to_hdmi_i_256_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_257_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_258_n_0),
        .O(vga_to_hdmi_i_100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_101
       (.I0(\mem_reg[99]_99 [22]),
        .I1(\mem_reg[98]_98 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[96]_96 [22]),
        .O(vga_to_hdmi_i_101_n_0));
  MUXF8 vga_to_hdmi_i_102
       (.I0(vga_to_hdmi_i_259_n_0),
        .I1(vga_to_hdmi_i_260_n_0),
        .O(vga_to_hdmi_i_102_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1027
       (.I0(\mem_reg[51]_51 [14]),
        .I1(\mem_reg[50]_50 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[48]_48 [14]),
        .O(vga_to_hdmi_i_1027_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1028
       (.I0(\mem_reg[55]_55 [14]),
        .I1(\mem_reg[54]_54 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[52]_52 [14]),
        .O(vga_to_hdmi_i_1028_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1029
       (.I0(\mem_reg[59]_59 [14]),
        .I1(\mem_reg[58]_58 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[56]_56 [14]),
        .O(vga_to_hdmi_i_1029_n_0));
  MUXF8 vga_to_hdmi_i_103
       (.I0(vga_to_hdmi_i_261_n_0),
        .I1(vga_to_hdmi_i_262_n_0),
        .O(vga_to_hdmi_i_103_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1030
       (.I0(\mem_reg[63]_63 [14]),
        .I1(\mem_reg[62]_62 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[60]_60 [14]),
        .O(vga_to_hdmi_i_1030_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1031
       (.I0(\mem_reg[35]_35 [14]),
        .I1(\mem_reg[34]_34 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[32]_32 [14]),
        .O(vga_to_hdmi_i_1031_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1032
       (.I0(\mem_reg[39]_39 [14]),
        .I1(\mem_reg[38]_38 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[36]_36 [14]),
        .O(vga_to_hdmi_i_1032_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1033
       (.I0(\mem_reg[43]_43 [14]),
        .I1(\mem_reg[42]_42 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[40]_40 [14]),
        .O(vga_to_hdmi_i_1033_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1034
       (.I0(\mem_reg[47]_47 [14]),
        .I1(\mem_reg[46]_46 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[44]_44 [14]),
        .O(vga_to_hdmi_i_1034_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_104
       (.I0(vga_to_hdmi_i_263_n_0),
        .I1(vga_to_hdmi_i_264_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_265_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_266_n_0),
        .O(vga_to_hdmi_i_104_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1044
       (.I0(\mem_reg[19]_19 [14]),
        .I1(\mem_reg[18]_18 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[16]_16 [14]),
        .O(vga_to_hdmi_i_1044_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1045
       (.I0(\mem_reg[23]_23 [14]),
        .I1(\mem_reg[22]_22 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[20]_20 [14]),
        .O(vga_to_hdmi_i_1045_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1046
       (.I0(\mem_reg[27]_27 [14]),
        .I1(\mem_reg[26]_26 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[24]_24 [14]),
        .O(vga_to_hdmi_i_1046_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1047
       (.I0(\mem_reg[31]_31 [14]),
        .I1(\mem_reg[30]_30 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[28]_28 [14]),
        .O(vga_to_hdmi_i_1047_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1048
       (.I0(\mem_reg[3]_3 [14]),
        .I1(\mem_reg[2]_2 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[0]_0 [14]),
        .O(vga_to_hdmi_i_1048_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1049
       (.I0(\mem_reg[7]_7 [14]),
        .I1(\mem_reg[6]_6 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[4]_4 [14]),
        .O(vga_to_hdmi_i_1049_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_105
       (.I0(\mem_reg[99]_99 [13]),
        .I1(\mem_reg[98]_98 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[96]_96 [13]),
        .O(vga_to_hdmi_i_105_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1050
       (.I0(\mem_reg[11]_11 [14]),
        .I1(\mem_reg[10]_10 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[8]_8 [14]),
        .O(vga_to_hdmi_i_1050_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1051
       (.I0(\mem_reg[15]_15 [14]),
        .I1(\mem_reg[14]_14 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[12]_12 [14]),
        .O(vga_to_hdmi_i_1051_n_0));
  MUXF8 vga_to_hdmi_i_106
       (.I0(vga_to_hdmi_i_268_n_0),
        .I1(vga_to_hdmi_i_269_n_0),
        .O(vga_to_hdmi_i_106_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_107
       (.I0(vga_to_hdmi_i_270_n_0),
        .I1(vga_to_hdmi_i_271_n_0),
        .O(vga_to_hdmi_i_107_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1070
       (.I0(\mem_reg[51]_51 [6]),
        .I1(\mem_reg[50]_50 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[48]_48 [6]),
        .O(vga_to_hdmi_i_1070_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1071
       (.I0(\mem_reg[55]_55 [6]),
        .I1(\mem_reg[54]_54 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[52]_52 [6]),
        .O(vga_to_hdmi_i_1071_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1072
       (.I0(\mem_reg[59]_59 [6]),
        .I1(\mem_reg[58]_58 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[56]_56 [6]),
        .O(vga_to_hdmi_i_1072_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1073
       (.I0(\mem_reg[63]_63 [6]),
        .I1(\mem_reg[62]_62 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[60]_60 [6]),
        .O(vga_to_hdmi_i_1073_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1074
       (.I0(\mem_reg[35]_35 [6]),
        .I1(\mem_reg[34]_34 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[32]_32 [6]),
        .O(vga_to_hdmi_i_1074_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1075
       (.I0(\mem_reg[39]_39 [6]),
        .I1(\mem_reg[38]_38 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[36]_36 [6]),
        .O(vga_to_hdmi_i_1075_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1076
       (.I0(\mem_reg[43]_43 [6]),
        .I1(\mem_reg[42]_42 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[40]_40 [6]),
        .O(vga_to_hdmi_i_1076_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1077
       (.I0(\mem_reg[47]_47 [6]),
        .I1(\mem_reg[46]_46 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[44]_44 [6]),
        .O(vga_to_hdmi_i_1077_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1078
       (.I0(\mem_reg[19]_19 [6]),
        .I1(\mem_reg[18]_18 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[16]_16 [6]),
        .O(vga_to_hdmi_i_1078_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1079
       (.I0(\mem_reg[23]_23 [6]),
        .I1(\mem_reg[22]_22 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[20]_20 [6]),
        .O(vga_to_hdmi_i_1079_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_108
       (.I0(vga_to_hdmi_i_272_n_0),
        .I1(vga_to_hdmi_i_273_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_274_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_275_n_0),
        .O(vga_to_hdmi_i_108_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1080
       (.I0(\mem_reg[27]_27 [6]),
        .I1(\mem_reg[26]_26 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[24]_24 [6]),
        .O(vga_to_hdmi_i_1080_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1081
       (.I0(\mem_reg[31]_31 [6]),
        .I1(\mem_reg[30]_30 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[28]_28 [6]),
        .O(vga_to_hdmi_i_1081_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1082
       (.I0(\mem_reg[3]_3 [6]),
        .I1(\mem_reg[2]_2 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[0]_0 [6]),
        .O(vga_to_hdmi_i_1082_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1083
       (.I0(\mem_reg[7]_7 [6]),
        .I1(\mem_reg[6]_6 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[4]_4 [6]),
        .O(vga_to_hdmi_i_1083_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1084
       (.I0(\mem_reg[11]_11 [6]),
        .I1(\mem_reg[10]_10 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[8]_8 [6]),
        .O(vga_to_hdmi_i_1084_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1085
       (.I0(\mem_reg[15]_15 [6]),
        .I1(\mem_reg[14]_14 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[12]_12 [6]),
        .O(vga_to_hdmi_i_1085_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1086
       (.I0(\mem_reg[51]_51 [30]),
        .I1(\mem_reg[50]_50 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[48]_48 [30]),
        .O(vga_to_hdmi_i_1086_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1087
       (.I0(\mem_reg[55]_55 [30]),
        .I1(\mem_reg[54]_54 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[52]_52 [30]),
        .O(vga_to_hdmi_i_1087_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1088
       (.I0(\mem_reg[59]_59 [30]),
        .I1(\mem_reg[58]_58 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[56]_56 [30]),
        .O(vga_to_hdmi_i_1088_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1089
       (.I0(\mem_reg[63]_63 [30]),
        .I1(\mem_reg[62]_62 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[60]_60 [30]),
        .O(vga_to_hdmi_i_1089_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_109
       (.I0(\mem_reg[99]_99 [5]),
        .I1(\mem_reg[98]_98 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[96]_96 [5]),
        .O(vga_to_hdmi_i_109_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1090
       (.I0(\mem_reg[35]_35 [30]),
        .I1(\mem_reg[34]_34 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[32]_32 [30]),
        .O(vga_to_hdmi_i_1090_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1091
       (.I0(\mem_reg[39]_39 [30]),
        .I1(\mem_reg[38]_38 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[36]_36 [30]),
        .O(vga_to_hdmi_i_1091_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1092
       (.I0(\mem_reg[43]_43 [30]),
        .I1(\mem_reg[42]_42 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[40]_40 [30]),
        .O(vga_to_hdmi_i_1092_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1093
       (.I0(\mem_reg[47]_47 [30]),
        .I1(\mem_reg[46]_46 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[44]_44 [30]),
        .O(vga_to_hdmi_i_1093_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1094
       (.I0(\mem_reg[19]_19 [30]),
        .I1(\mem_reg[18]_18 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[16]_16 [30]),
        .O(vga_to_hdmi_i_1094_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1095
       (.I0(\mem_reg[23]_23 [30]),
        .I1(\mem_reg[22]_22 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[20]_20 [30]),
        .O(vga_to_hdmi_i_1095_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1096
       (.I0(\mem_reg[27]_27 [30]),
        .I1(\mem_reg[26]_26 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[24]_24 [30]),
        .O(vga_to_hdmi_i_1096_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1097
       (.I0(\mem_reg[31]_31 [30]),
        .I1(\mem_reg[30]_30 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[28]_28 [30]),
        .O(vga_to_hdmi_i_1097_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1098
       (.I0(\mem_reg[3]_3 [30]),
        .I1(\mem_reg[2]_2 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[0]_0 [30]),
        .O(vga_to_hdmi_i_1098_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1099
       (.I0(\mem_reg[7]_7 [30]),
        .I1(\mem_reg[6]_6 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[4]_4 [30]),
        .O(vga_to_hdmi_i_1099_n_0));
  MUXF8 vga_to_hdmi_i_110
       (.I0(vga_to_hdmi_i_276_n_0),
        .I1(vga_to_hdmi_i_277_n_0),
        .O(vga_to_hdmi_i_110_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1100
       (.I0(\mem_reg[11]_11 [30]),
        .I1(\mem_reg[10]_10 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[8]_8 [30]),
        .O(vga_to_hdmi_i_1100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1101
       (.I0(\mem_reg[15]_15 [30]),
        .I1(\mem_reg[14]_14 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[12]_12 [30]),
        .O(vga_to_hdmi_i_1101_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1105
       (.I0(\mem_reg[51]_51 [22]),
        .I1(\mem_reg[50]_50 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[48]_48 [22]),
        .O(vga_to_hdmi_i_1105_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1106
       (.I0(\mem_reg[55]_55 [22]),
        .I1(\mem_reg[54]_54 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[52]_52 [22]),
        .O(vga_to_hdmi_i_1106_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1107
       (.I0(\mem_reg[59]_59 [22]),
        .I1(\mem_reg[58]_58 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[56]_56 [22]),
        .O(vga_to_hdmi_i_1107_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1108
       (.I0(\mem_reg[63]_63 [22]),
        .I1(\mem_reg[62]_62 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[60]_60 [22]),
        .O(vga_to_hdmi_i_1108_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1109
       (.I0(\mem_reg[35]_35 [22]),
        .I1(\mem_reg[34]_34 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[32]_32 [22]),
        .O(vga_to_hdmi_i_1109_n_0));
  MUXF8 vga_to_hdmi_i_111
       (.I0(vga_to_hdmi_i_278_n_0),
        .I1(vga_to_hdmi_i_279_n_0),
        .O(vga_to_hdmi_i_111_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1110
       (.I0(\mem_reg[39]_39 [22]),
        .I1(\mem_reg[38]_38 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[36]_36 [22]),
        .O(vga_to_hdmi_i_1110_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1111
       (.I0(\mem_reg[43]_43 [22]),
        .I1(\mem_reg[42]_42 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[40]_40 [22]),
        .O(vga_to_hdmi_i_1111_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1112
       (.I0(\mem_reg[47]_47 [22]),
        .I1(\mem_reg[46]_46 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[44]_44 [22]),
        .O(vga_to_hdmi_i_1112_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1113
       (.I0(\mem_reg[19]_19 [22]),
        .I1(\mem_reg[18]_18 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[16]_16 [22]),
        .O(vga_to_hdmi_i_1113_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1114
       (.I0(\mem_reg[23]_23 [22]),
        .I1(\mem_reg[22]_22 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[20]_20 [22]),
        .O(vga_to_hdmi_i_1114_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1115
       (.I0(\mem_reg[27]_27 [22]),
        .I1(\mem_reg[26]_26 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[24]_24 [22]),
        .O(vga_to_hdmi_i_1115_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1116
       (.I0(\mem_reg[31]_31 [22]),
        .I1(\mem_reg[30]_30 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[28]_28 [22]),
        .O(vga_to_hdmi_i_1116_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1117
       (.I0(\mem_reg[3]_3 [22]),
        .I1(\mem_reg[2]_2 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[0]_0 [22]),
        .O(vga_to_hdmi_i_1117_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1118
       (.I0(\mem_reg[7]_7 [22]),
        .I1(\mem_reg[6]_6 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[4]_4 [22]),
        .O(vga_to_hdmi_i_1118_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1119
       (.I0(\mem_reg[11]_11 [22]),
        .I1(\mem_reg[10]_10 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[8]_8 [22]),
        .O(vga_to_hdmi_i_1119_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_112
       (.I0(vga_to_hdmi_i_280_n_0),
        .I1(vga_to_hdmi_i_281_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_282_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_283_n_0),
        .O(vga_to_hdmi_i_112_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1120
       (.I0(\mem_reg[15]_15 [22]),
        .I1(\mem_reg[14]_14 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[12]_12 [22]),
        .O(vga_to_hdmi_i_1120_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1121
       (.I0(\mem_reg[51]_51 [13]),
        .I1(\mem_reg[50]_50 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[48]_48 [13]),
        .O(vga_to_hdmi_i_1121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1122
       (.I0(\mem_reg[55]_55 [13]),
        .I1(\mem_reg[54]_54 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[52]_52 [13]),
        .O(vga_to_hdmi_i_1122_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1123
       (.I0(\mem_reg[59]_59 [13]),
        .I1(\mem_reg[58]_58 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[56]_56 [13]),
        .O(vga_to_hdmi_i_1123_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1124
       (.I0(\mem_reg[63]_63 [13]),
        .I1(\mem_reg[62]_62 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[60]_60 [13]),
        .O(vga_to_hdmi_i_1124_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1125
       (.I0(\mem_reg[35]_35 [13]),
        .I1(\mem_reg[34]_34 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[32]_32 [13]),
        .O(vga_to_hdmi_i_1125_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1126
       (.I0(\mem_reg[39]_39 [13]),
        .I1(\mem_reg[38]_38 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[36]_36 [13]),
        .O(vga_to_hdmi_i_1126_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1127
       (.I0(\mem_reg[43]_43 [13]),
        .I1(\mem_reg[42]_42 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[40]_40 [13]),
        .O(vga_to_hdmi_i_1127_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1128
       (.I0(\mem_reg[47]_47 [13]),
        .I1(\mem_reg[46]_46 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[44]_44 [13]),
        .O(vga_to_hdmi_i_1128_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1129
       (.I0(\mem_reg[19]_19 [13]),
        .I1(\mem_reg[18]_18 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[16]_16 [13]),
        .O(vga_to_hdmi_i_1129_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_113
       (.I0(\mem_reg[99]_99 [29]),
        .I1(\mem_reg[98]_98 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[96]_96 [29]),
        .O(vga_to_hdmi_i_113_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1130
       (.I0(\mem_reg[23]_23 [13]),
        .I1(\mem_reg[22]_22 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[20]_20 [13]),
        .O(vga_to_hdmi_i_1130_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1131
       (.I0(\mem_reg[27]_27 [13]),
        .I1(\mem_reg[26]_26 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[24]_24 [13]),
        .O(vga_to_hdmi_i_1131_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1132
       (.I0(\mem_reg[31]_31 [13]),
        .I1(\mem_reg[30]_30 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[28]_28 [13]),
        .O(vga_to_hdmi_i_1132_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1133
       (.I0(\mem_reg[3]_3 [13]),
        .I1(\mem_reg[2]_2 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[0]_0 [13]),
        .O(vga_to_hdmi_i_1133_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1134
       (.I0(\mem_reg[7]_7 [13]),
        .I1(\mem_reg[6]_6 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[4]_4 [13]),
        .O(vga_to_hdmi_i_1134_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1135
       (.I0(\mem_reg[11]_11 [13]),
        .I1(\mem_reg[10]_10 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[8]_8 [13]),
        .O(vga_to_hdmi_i_1135_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1136
       (.I0(\mem_reg[15]_15 [13]),
        .I1(\mem_reg[14]_14 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[12]_12 [13]),
        .O(vga_to_hdmi_i_1136_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1137
       (.I0(\mem_reg[51]_51 [5]),
        .I1(\mem_reg[50]_50 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[48]_48 [5]),
        .O(vga_to_hdmi_i_1137_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1138
       (.I0(\mem_reg[55]_55 [5]),
        .I1(\mem_reg[54]_54 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[52]_52 [5]),
        .O(vga_to_hdmi_i_1138_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1139
       (.I0(\mem_reg[59]_59 [5]),
        .I1(\mem_reg[58]_58 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[56]_56 [5]),
        .O(vga_to_hdmi_i_1139_n_0));
  MUXF8 vga_to_hdmi_i_114
       (.I0(vga_to_hdmi_i_284_n_0),
        .I1(vga_to_hdmi_i_285_n_0),
        .O(vga_to_hdmi_i_114_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1140
       (.I0(\mem_reg[63]_63 [5]),
        .I1(\mem_reg[62]_62 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[60]_60 [5]),
        .O(vga_to_hdmi_i_1140_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1141
       (.I0(\mem_reg[35]_35 [5]),
        .I1(\mem_reg[34]_34 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[32]_32 [5]),
        .O(vga_to_hdmi_i_1141_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1142
       (.I0(\mem_reg[39]_39 [5]),
        .I1(\mem_reg[38]_38 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[36]_36 [5]),
        .O(vga_to_hdmi_i_1142_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1143
       (.I0(\mem_reg[43]_43 [5]),
        .I1(\mem_reg[42]_42 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[40]_40 [5]),
        .O(vga_to_hdmi_i_1143_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1144
       (.I0(\mem_reg[47]_47 [5]),
        .I1(\mem_reg[46]_46 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[44]_44 [5]),
        .O(vga_to_hdmi_i_1144_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1145
       (.I0(\mem_reg[19]_19 [5]),
        .I1(\mem_reg[18]_18 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[16]_16 [5]),
        .O(vga_to_hdmi_i_1145_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1146
       (.I0(\mem_reg[23]_23 [5]),
        .I1(\mem_reg[22]_22 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[20]_20 [5]),
        .O(vga_to_hdmi_i_1146_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1147
       (.I0(\mem_reg[27]_27 [5]),
        .I1(\mem_reg[26]_26 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[24]_24 [5]),
        .O(vga_to_hdmi_i_1147_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1148
       (.I0(\mem_reg[31]_31 [5]),
        .I1(\mem_reg[30]_30 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[28]_28 [5]),
        .O(vga_to_hdmi_i_1148_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1149
       (.I0(\mem_reg[3]_3 [5]),
        .I1(\mem_reg[2]_2 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[0]_0 [5]),
        .O(vga_to_hdmi_i_1149_n_0));
  MUXF8 vga_to_hdmi_i_115
       (.I0(vga_to_hdmi_i_286_n_0),
        .I1(vga_to_hdmi_i_287_n_0),
        .O(vga_to_hdmi_i_115_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1150
       (.I0(\mem_reg[7]_7 [5]),
        .I1(\mem_reg[6]_6 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[4]_4 [5]),
        .O(vga_to_hdmi_i_1150_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1151
       (.I0(\mem_reg[11]_11 [5]),
        .I1(\mem_reg[10]_10 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[8]_8 [5]),
        .O(vga_to_hdmi_i_1151_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1152
       (.I0(\mem_reg[15]_15 [5]),
        .I1(\mem_reg[14]_14 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[12]_12 [5]),
        .O(vga_to_hdmi_i_1152_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1153
       (.I0(\mem_reg[51]_51 [29]),
        .I1(\mem_reg[50]_50 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[48]_48 [29]),
        .O(vga_to_hdmi_i_1153_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1154
       (.I0(\mem_reg[55]_55 [29]),
        .I1(\mem_reg[54]_54 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[52]_52 [29]),
        .O(vga_to_hdmi_i_1154_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1155
       (.I0(\mem_reg[59]_59 [29]),
        .I1(\mem_reg[58]_58 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[56]_56 [29]),
        .O(vga_to_hdmi_i_1155_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1156
       (.I0(\mem_reg[63]_63 [29]),
        .I1(\mem_reg[62]_62 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[60]_60 [29]),
        .O(vga_to_hdmi_i_1156_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1157
       (.I0(\mem_reg[35]_35 [29]),
        .I1(\mem_reg[34]_34 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[32]_32 [29]),
        .O(vga_to_hdmi_i_1157_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1158
       (.I0(\mem_reg[39]_39 [29]),
        .I1(\mem_reg[38]_38 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[36]_36 [29]),
        .O(vga_to_hdmi_i_1158_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1159
       (.I0(\mem_reg[43]_43 [29]),
        .I1(\mem_reg[42]_42 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[40]_40 [29]),
        .O(vga_to_hdmi_i_1159_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_116
       (.I0(vga_to_hdmi_i_288_n_0),
        .I1(vga_to_hdmi_i_289_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_290_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_291_n_0),
        .O(vga_to_hdmi_i_116_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1160
       (.I0(\mem_reg[47]_47 [29]),
        .I1(\mem_reg[46]_46 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[44]_44 [29]),
        .O(vga_to_hdmi_i_1160_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1161
       (.I0(\mem_reg[19]_19 [29]),
        .I1(\mem_reg[18]_18 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[16]_16 [29]),
        .O(vga_to_hdmi_i_1161_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1162
       (.I0(\mem_reg[23]_23 [29]),
        .I1(\mem_reg[22]_22 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[20]_20 [29]),
        .O(vga_to_hdmi_i_1162_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1163
       (.I0(\mem_reg[27]_27 [29]),
        .I1(\mem_reg[26]_26 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[24]_24 [29]),
        .O(vga_to_hdmi_i_1163_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1164
       (.I0(\mem_reg[31]_31 [29]),
        .I1(\mem_reg[30]_30 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[28]_28 [29]),
        .O(vga_to_hdmi_i_1164_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1165
       (.I0(\mem_reg[3]_3 [29]),
        .I1(\mem_reg[2]_2 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[0]_0 [29]),
        .O(vga_to_hdmi_i_1165_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1166
       (.I0(\mem_reg[7]_7 [29]),
        .I1(\mem_reg[6]_6 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[4]_4 [29]),
        .O(vga_to_hdmi_i_1166_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1167
       (.I0(\mem_reg[11]_11 [29]),
        .I1(\mem_reg[10]_10 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[8]_8 [29]),
        .O(vga_to_hdmi_i_1167_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1168
       (.I0(\mem_reg[15]_15 [29]),
        .I1(\mem_reg[14]_14 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[12]_12 [29]),
        .O(vga_to_hdmi_i_1168_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1169
       (.I0(\mem_reg[51]_51 [21]),
        .I1(\mem_reg[50]_50 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[48]_48 [21]),
        .O(vga_to_hdmi_i_1169_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_117
       (.I0(\mem_reg[99]_99 [21]),
        .I1(\mem_reg[98]_98 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[96]_96 [21]),
        .O(vga_to_hdmi_i_117_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1170
       (.I0(\mem_reg[55]_55 [21]),
        .I1(\mem_reg[54]_54 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[52]_52 [21]),
        .O(vga_to_hdmi_i_1170_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1171
       (.I0(\mem_reg[59]_59 [21]),
        .I1(\mem_reg[58]_58 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[56]_56 [21]),
        .O(vga_to_hdmi_i_1171_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1172
       (.I0(\mem_reg[63]_63 [21]),
        .I1(\mem_reg[62]_62 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[60]_60 [21]),
        .O(vga_to_hdmi_i_1172_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1173
       (.I0(\mem_reg[35]_35 [21]),
        .I1(\mem_reg[34]_34 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[32]_32 [21]),
        .O(vga_to_hdmi_i_1173_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1174
       (.I0(\mem_reg[39]_39 [21]),
        .I1(\mem_reg[38]_38 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[36]_36 [21]),
        .O(vga_to_hdmi_i_1174_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1175
       (.I0(\mem_reg[43]_43 [21]),
        .I1(\mem_reg[42]_42 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[40]_40 [21]),
        .O(vga_to_hdmi_i_1175_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1176
       (.I0(\mem_reg[47]_47 [21]),
        .I1(\mem_reg[46]_46 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[44]_44 [21]),
        .O(vga_to_hdmi_i_1176_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1177
       (.I0(\mem_reg[19]_19 [21]),
        .I1(\mem_reg[18]_18 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[16]_16 [21]),
        .O(vga_to_hdmi_i_1177_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1178
       (.I0(\mem_reg[23]_23 [21]),
        .I1(\mem_reg[22]_22 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[20]_20 [21]),
        .O(vga_to_hdmi_i_1178_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1179
       (.I0(\mem_reg[27]_27 [21]),
        .I1(\mem_reg[26]_26 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[24]_24 [21]),
        .O(vga_to_hdmi_i_1179_n_0));
  MUXF8 vga_to_hdmi_i_118
       (.I0(vga_to_hdmi_i_292_n_0),
        .I1(vga_to_hdmi_i_293_n_0),
        .O(vga_to_hdmi_i_118_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1180
       (.I0(\mem_reg[31]_31 [21]),
        .I1(\mem_reg[30]_30 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[28]_28 [21]),
        .O(vga_to_hdmi_i_1180_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1181
       (.I0(\mem_reg[3]_3 [21]),
        .I1(\mem_reg[2]_2 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[0]_0 [21]),
        .O(vga_to_hdmi_i_1181_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1182
       (.I0(\mem_reg[7]_7 [21]),
        .I1(\mem_reg[6]_6 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[4]_4 [21]),
        .O(vga_to_hdmi_i_1182_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1183
       (.I0(\mem_reg[11]_11 [21]),
        .I1(\mem_reg[10]_10 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[8]_8 [21]),
        .O(vga_to_hdmi_i_1183_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1184
       (.I0(\mem_reg[15]_15 [21]),
        .I1(\mem_reg[14]_14 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[12]_12 [21]),
        .O(vga_to_hdmi_i_1184_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1185
       (.I0(\mem_reg[51]_51 [15]),
        .I1(\mem_reg[50]_50 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [15]),
        .I4(C__0),
        .I5(\mem_reg[48]_48 [15]),
        .O(vga_to_hdmi_i_1185_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1186
       (.I0(\mem_reg[55]_55 [15]),
        .I1(\mem_reg[54]_54 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [15]),
        .I4(C__0),
        .I5(\mem_reg[52]_52 [15]),
        .O(vga_to_hdmi_i_1186_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1187
       (.I0(\mem_reg[59]_59 [15]),
        .I1(\mem_reg[58]_58 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [15]),
        .I4(C__0),
        .I5(\mem_reg[56]_56 [15]),
        .O(vga_to_hdmi_i_1187_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1188
       (.I0(\mem_reg[63]_63 [15]),
        .I1(\mem_reg[62]_62 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [15]),
        .I4(C__0),
        .I5(\mem_reg[60]_60 [15]),
        .O(vga_to_hdmi_i_1188_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1189
       (.I0(\mem_reg[35]_35 [15]),
        .I1(\mem_reg[34]_34 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [15]),
        .I4(C__0),
        .I5(\mem_reg[32]_32 [15]),
        .O(vga_to_hdmi_i_1189_n_0));
  MUXF8 vga_to_hdmi_i_119
       (.I0(vga_to_hdmi_i_294_n_0),
        .I1(vga_to_hdmi_i_295_n_0),
        .O(vga_to_hdmi_i_119_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1190
       (.I0(\mem_reg[39]_39 [15]),
        .I1(\mem_reg[38]_38 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [15]),
        .I4(C__0),
        .I5(\mem_reg[36]_36 [15]),
        .O(vga_to_hdmi_i_1190_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1191
       (.I0(\mem_reg[43]_43 [15]),
        .I1(\mem_reg[42]_42 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [15]),
        .I4(C__0),
        .I5(\mem_reg[40]_40 [15]),
        .O(vga_to_hdmi_i_1191_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1192
       (.I0(\mem_reg[47]_47 [15]),
        .I1(\mem_reg[46]_46 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [15]),
        .I4(C__0),
        .I5(\mem_reg[44]_44 [15]),
        .O(vga_to_hdmi_i_1192_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1193
       (.I0(\mem_reg[19]_19 [15]),
        .I1(\mem_reg[18]_18 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [15]),
        .I4(C__0),
        .I5(\mem_reg[16]_16 [15]),
        .O(vga_to_hdmi_i_1193_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1194
       (.I0(\mem_reg[23]_23 [15]),
        .I1(\mem_reg[22]_22 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [15]),
        .I4(C__0),
        .I5(\mem_reg[20]_20 [15]),
        .O(vga_to_hdmi_i_1194_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1195
       (.I0(\mem_reg[27]_27 [15]),
        .I1(\mem_reg[26]_26 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [15]),
        .I4(C__0),
        .I5(\mem_reg[24]_24 [15]),
        .O(vga_to_hdmi_i_1195_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1196
       (.I0(\mem_reg[31]_31 [15]),
        .I1(\mem_reg[30]_30 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [15]),
        .I4(C__0),
        .I5(\mem_reg[28]_28 [15]),
        .O(vga_to_hdmi_i_1196_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1197
       (.I0(\mem_reg[3]_3 [15]),
        .I1(\mem_reg[2]_2 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [15]),
        .I4(C__0),
        .I5(\mem_reg[0]_0 [15]),
        .O(vga_to_hdmi_i_1197_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1198
       (.I0(\mem_reg[7]_7 [15]),
        .I1(\mem_reg[6]_6 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [15]),
        .I4(C__0),
        .I5(\mem_reg[4]_4 [15]),
        .O(vga_to_hdmi_i_1198_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1199
       (.I0(\mem_reg[11]_11 [15]),
        .I1(\mem_reg[10]_10 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [15]),
        .I4(C__0),
        .I5(\mem_reg[8]_8 [15]),
        .O(vga_to_hdmi_i_1199_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h82)) 
    vga_to_hdmi_i_12
       (.I0(vga_to_hdmi_i_22_n_0),
        .I1(vga_to_hdmi_i_21_n_0),
        .I2(vga_to_hdmi_i_20_n_0),
        .O(Red13_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_120
       (.I0(vga_to_hdmi_i_296_n_0),
        .I1(vga_to_hdmi_i_297_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_298_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_299_n_0),
        .O(vga_to_hdmi_i_120_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1200
       (.I0(\mem_reg[15]_15 [15]),
        .I1(\mem_reg[14]_14 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [15]),
        .I4(C__0),
        .I5(\mem_reg[12]_12 [15]),
        .O(vga_to_hdmi_i_1200_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1201
       (.I0(\mem_reg[51]_51 [7]),
        .I1(\mem_reg[50]_50 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [7]),
        .I4(C__0),
        .I5(\mem_reg[48]_48 [7]),
        .O(vga_to_hdmi_i_1201_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1202
       (.I0(\mem_reg[55]_55 [7]),
        .I1(\mem_reg[54]_54 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [7]),
        .I4(C__0),
        .I5(\mem_reg[52]_52 [7]),
        .O(vga_to_hdmi_i_1202_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1203
       (.I0(\mem_reg[59]_59 [7]),
        .I1(\mem_reg[58]_58 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [7]),
        .I4(C__0),
        .I5(\mem_reg[56]_56 [7]),
        .O(vga_to_hdmi_i_1203_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1204
       (.I0(\mem_reg[63]_63 [7]),
        .I1(\mem_reg[62]_62 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [7]),
        .I4(C__0),
        .I5(\mem_reg[60]_60 [7]),
        .O(vga_to_hdmi_i_1204_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1205
       (.I0(\mem_reg[35]_35 [7]),
        .I1(\mem_reg[34]_34 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [7]),
        .I4(C__0),
        .I5(\mem_reg[32]_32 [7]),
        .O(vga_to_hdmi_i_1205_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1206
       (.I0(\mem_reg[39]_39 [7]),
        .I1(\mem_reg[38]_38 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [7]),
        .I4(C__0),
        .I5(\mem_reg[36]_36 [7]),
        .O(vga_to_hdmi_i_1206_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1207
       (.I0(\mem_reg[43]_43 [7]),
        .I1(\mem_reg[42]_42 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [7]),
        .I4(C__0),
        .I5(\mem_reg[40]_40 [7]),
        .O(vga_to_hdmi_i_1207_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1208
       (.I0(\mem_reg[47]_47 [7]),
        .I1(\mem_reg[46]_46 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [7]),
        .I4(C__0),
        .I5(\mem_reg[44]_44 [7]),
        .O(vga_to_hdmi_i_1208_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1209
       (.I0(\mem_reg[19]_19 [7]),
        .I1(\mem_reg[18]_18 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [7]),
        .I4(C__0),
        .I5(\mem_reg[16]_16 [7]),
        .O(vga_to_hdmi_i_1209_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_121
       (.I0(\mem_reg[99]_99 [15]),
        .I1(\mem_reg[98]_98 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [15]),
        .I4(C__0),
        .I5(\mem_reg[96]_96 [15]),
        .O(vga_to_hdmi_i_121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1210
       (.I0(\mem_reg[23]_23 [7]),
        .I1(\mem_reg[22]_22 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [7]),
        .I4(C__0),
        .I5(\mem_reg[20]_20 [7]),
        .O(vga_to_hdmi_i_1210_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1211
       (.I0(\mem_reg[27]_27 [7]),
        .I1(\mem_reg[26]_26 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [7]),
        .I4(C__0),
        .I5(\mem_reg[24]_24 [7]),
        .O(vga_to_hdmi_i_1211_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1212
       (.I0(\mem_reg[31]_31 [7]),
        .I1(\mem_reg[30]_30 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [7]),
        .I4(C__0),
        .I5(\mem_reg[28]_28 [7]),
        .O(vga_to_hdmi_i_1212_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1213
       (.I0(\mem_reg[3]_3 [7]),
        .I1(\mem_reg[2]_2 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [7]),
        .I4(C__0),
        .I5(\mem_reg[0]_0 [7]),
        .O(vga_to_hdmi_i_1213_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1214
       (.I0(\mem_reg[7]_7 [7]),
        .I1(\mem_reg[6]_6 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [7]),
        .I4(C__0),
        .I5(\mem_reg[4]_4 [7]),
        .O(vga_to_hdmi_i_1214_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1215
       (.I0(\mem_reg[11]_11 [7]),
        .I1(\mem_reg[10]_10 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [7]),
        .I4(C__0),
        .I5(\mem_reg[8]_8 [7]),
        .O(vga_to_hdmi_i_1215_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1216
       (.I0(\mem_reg[15]_15 [7]),
        .I1(\mem_reg[14]_14 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [7]),
        .I4(C__0),
        .I5(\mem_reg[12]_12 [7]),
        .O(vga_to_hdmi_i_1216_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1217
       (.I0(\mem_reg[51]_51 [31]),
        .I1(\mem_reg[50]_50 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [31]),
        .I4(C__0),
        .I5(\mem_reg[48]_48 [31]),
        .O(vga_to_hdmi_i_1217_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1218
       (.I0(\mem_reg[55]_55 [31]),
        .I1(\mem_reg[54]_54 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [31]),
        .I4(C__0),
        .I5(\mem_reg[52]_52 [31]),
        .O(vga_to_hdmi_i_1218_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1219
       (.I0(\mem_reg[59]_59 [31]),
        .I1(\mem_reg[58]_58 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [31]),
        .I4(C__0),
        .I5(\mem_reg[56]_56 [31]),
        .O(vga_to_hdmi_i_1219_n_0));
  MUXF8 vga_to_hdmi_i_122
       (.I0(vga_to_hdmi_i_301_n_0),
        .I1(vga_to_hdmi_i_302_n_0),
        .O(vga_to_hdmi_i_122_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1220
       (.I0(\mem_reg[63]_63 [31]),
        .I1(\mem_reg[62]_62 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [31]),
        .I4(C__0),
        .I5(\mem_reg[60]_60 [31]),
        .O(vga_to_hdmi_i_1220_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1221
       (.I0(\mem_reg[35]_35 [31]),
        .I1(\mem_reg[34]_34 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [31]),
        .I4(C__0),
        .I5(\mem_reg[32]_32 [31]),
        .O(vga_to_hdmi_i_1221_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1222
       (.I0(\mem_reg[39]_39 [31]),
        .I1(\mem_reg[38]_38 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [31]),
        .I4(C__0),
        .I5(\mem_reg[36]_36 [31]),
        .O(vga_to_hdmi_i_1222_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1223
       (.I0(\mem_reg[43]_43 [31]),
        .I1(\mem_reg[42]_42 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [31]),
        .I4(C__0),
        .I5(\mem_reg[40]_40 [31]),
        .O(vga_to_hdmi_i_1223_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1224
       (.I0(\mem_reg[47]_47 [31]),
        .I1(\mem_reg[46]_46 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [31]),
        .I4(C__0),
        .I5(\mem_reg[44]_44 [31]),
        .O(vga_to_hdmi_i_1224_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1225
       (.I0(\mem_reg[19]_19 [31]),
        .I1(\mem_reg[18]_18 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [31]),
        .I4(C__0),
        .I5(\mem_reg[16]_16 [31]),
        .O(vga_to_hdmi_i_1225_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1226
       (.I0(\mem_reg[23]_23 [31]),
        .I1(\mem_reg[22]_22 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [31]),
        .I4(C__0),
        .I5(\mem_reg[20]_20 [31]),
        .O(vga_to_hdmi_i_1226_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1227
       (.I0(\mem_reg[27]_27 [31]),
        .I1(\mem_reg[26]_26 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [31]),
        .I4(C__0),
        .I5(\mem_reg[24]_24 [31]),
        .O(vga_to_hdmi_i_1227_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1228
       (.I0(\mem_reg[31]_31 [31]),
        .I1(\mem_reg[30]_30 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [31]),
        .I4(C__0),
        .I5(\mem_reg[28]_28 [31]),
        .O(vga_to_hdmi_i_1228_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1229
       (.I0(\mem_reg[3]_3 [31]),
        .I1(\mem_reg[2]_2 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [31]),
        .I4(C__0),
        .I5(\mem_reg[0]_0 [31]),
        .O(vga_to_hdmi_i_1229_n_0));
  MUXF8 vga_to_hdmi_i_123
       (.I0(vga_to_hdmi_i_303_n_0),
        .I1(vga_to_hdmi_i_304_n_0),
        .O(vga_to_hdmi_i_123_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1230
       (.I0(\mem_reg[7]_7 [31]),
        .I1(\mem_reg[6]_6 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [31]),
        .I4(C__0),
        .I5(\mem_reg[4]_4 [31]),
        .O(vga_to_hdmi_i_1230_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1231
       (.I0(\mem_reg[11]_11 [31]),
        .I1(\mem_reg[10]_10 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [31]),
        .I4(C__0),
        .I5(\mem_reg[8]_8 [31]),
        .O(vga_to_hdmi_i_1231_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1232
       (.I0(\mem_reg[15]_15 [31]),
        .I1(\mem_reg[14]_14 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [31]),
        .I4(C__0),
        .I5(\mem_reg[12]_12 [31]),
        .O(vga_to_hdmi_i_1232_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1233
       (.I0(\mem_reg[51]_51 [23]),
        .I1(\mem_reg[50]_50 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [23]),
        .I4(C__0),
        .I5(\mem_reg[48]_48 [23]),
        .O(vga_to_hdmi_i_1233_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1234
       (.I0(\mem_reg[55]_55 [23]),
        .I1(\mem_reg[54]_54 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [23]),
        .I4(C__0),
        .I5(\mem_reg[52]_52 [23]),
        .O(vga_to_hdmi_i_1234_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1235
       (.I0(\mem_reg[59]_59 [23]),
        .I1(\mem_reg[58]_58 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [23]),
        .I4(C__0),
        .I5(\mem_reg[56]_56 [23]),
        .O(vga_to_hdmi_i_1235_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1236
       (.I0(\mem_reg[63]_63 [23]),
        .I1(\mem_reg[62]_62 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [23]),
        .I4(C__0),
        .I5(\mem_reg[60]_60 [23]),
        .O(vga_to_hdmi_i_1236_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1237
       (.I0(\mem_reg[35]_35 [23]),
        .I1(\mem_reg[34]_34 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [23]),
        .I4(C__0),
        .I5(\mem_reg[32]_32 [23]),
        .O(vga_to_hdmi_i_1237_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1238
       (.I0(\mem_reg[39]_39 [23]),
        .I1(\mem_reg[38]_38 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [23]),
        .I4(C__0),
        .I5(\mem_reg[36]_36 [23]),
        .O(vga_to_hdmi_i_1238_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1239
       (.I0(\mem_reg[43]_43 [23]),
        .I1(\mem_reg[42]_42 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [23]),
        .I4(C__0),
        .I5(\mem_reg[40]_40 [23]),
        .O(vga_to_hdmi_i_1239_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_124
       (.I0(vga_to_hdmi_i_305_n_0),
        .I1(vga_to_hdmi_i_306_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_307_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_308_n_0),
        .O(vga_to_hdmi_i_124_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1240
       (.I0(\mem_reg[47]_47 [23]),
        .I1(\mem_reg[46]_46 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [23]),
        .I4(C__0),
        .I5(\mem_reg[44]_44 [23]),
        .O(vga_to_hdmi_i_1240_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1241
       (.I0(\mem_reg[19]_19 [23]),
        .I1(\mem_reg[18]_18 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [23]),
        .I4(C__0),
        .I5(\mem_reg[16]_16 [23]),
        .O(vga_to_hdmi_i_1241_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1242
       (.I0(\mem_reg[23]_23 [23]),
        .I1(\mem_reg[22]_22 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [23]),
        .I4(C__0),
        .I5(\mem_reg[20]_20 [23]),
        .O(vga_to_hdmi_i_1242_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1243
       (.I0(\mem_reg[27]_27 [23]),
        .I1(\mem_reg[26]_26 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [23]),
        .I4(C__0),
        .I5(\mem_reg[24]_24 [23]),
        .O(vga_to_hdmi_i_1243_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1244
       (.I0(\mem_reg[31]_31 [23]),
        .I1(\mem_reg[30]_30 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [23]),
        .I4(C__0),
        .I5(\mem_reg[28]_28 [23]),
        .O(vga_to_hdmi_i_1244_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1245
       (.I0(\mem_reg[3]_3 [23]),
        .I1(\mem_reg[2]_2 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [23]),
        .I4(C__0),
        .I5(\mem_reg[0]_0 [23]),
        .O(vga_to_hdmi_i_1245_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1246
       (.I0(\mem_reg[7]_7 [23]),
        .I1(\mem_reg[6]_6 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [23]),
        .I4(C__0),
        .I5(\mem_reg[4]_4 [23]),
        .O(vga_to_hdmi_i_1246_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1247
       (.I0(\mem_reg[11]_11 [23]),
        .I1(\mem_reg[10]_10 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [23]),
        .I4(C__0),
        .I5(\mem_reg[8]_8 [23]),
        .O(vga_to_hdmi_i_1247_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1248
       (.I0(\mem_reg[15]_15 [23]),
        .I1(\mem_reg[14]_14 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [23]),
        .I4(C__0),
        .I5(\mem_reg[12]_12 [23]),
        .O(vga_to_hdmi_i_1248_n_0));
  MUXF7 vga_to_hdmi_i_1249
       (.I0(vga_to_hdmi_i_1727_n_0),
        .I1(vga_to_hdmi_i_1728_n_0),
        .O(vga_to_hdmi_i_1249_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_125
       (.I0(\mem_reg[99]_99 [7]),
        .I1(\mem_reg[98]_98 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [7]),
        .I4(C__0),
        .I5(\mem_reg[96]_96 [7]),
        .O(vga_to_hdmi_i_125_n_0));
  MUXF7 vga_to_hdmi_i_1250
       (.I0(vga_to_hdmi_i_1729_n_0),
        .I1(vga_to_hdmi_i_1730_n_0),
        .O(vga_to_hdmi_i_1250_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1251
       (.I0(vga_to_hdmi_i_1731_n_0),
        .I1(vga_to_hdmi_i_1732_n_0),
        .O(vga_to_hdmi_i_1251_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1252
       (.I0(vga_to_hdmi_i_1733_n_0),
        .I1(vga_to_hdmi_i_1734_n_0),
        .O(vga_to_hdmi_i_1252_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1253
       (.I0(vga_to_hdmi_i_1735_n_0),
        .I1(vga_to_hdmi_i_1736_n_0),
        .O(vga_to_hdmi_i_1253_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1254
       (.I0(vga_to_hdmi_i_1737_n_0),
        .I1(vga_to_hdmi_i_1738_n_0),
        .O(vga_to_hdmi_i_1254_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1255
       (.I0(vga_to_hdmi_i_1739_n_0),
        .I1(vga_to_hdmi_i_1740_n_0),
        .O(vga_to_hdmi_i_1255_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1256
       (.I0(vga_to_hdmi_i_1741_n_0),
        .I1(vga_to_hdmi_i_1742_n_0),
        .O(vga_to_hdmi_i_1256_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1257
       (.I0(\mem_reg[83]_83 [12]),
        .I1(\mem_reg[82]_82 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[80]_80 [12]),
        .O(vga_to_hdmi_i_1257_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1258
       (.I0(\mem_reg[87]_87 [12]),
        .I1(\mem_reg[86]_86 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[84]_84 [12]),
        .O(vga_to_hdmi_i_1258_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1259
       (.I0(\mem_reg[91]_91 [12]),
        .I1(\mem_reg[90]_90 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[88]_88 [12]),
        .O(vga_to_hdmi_i_1259_n_0));
  MUXF8 vga_to_hdmi_i_126
       (.I0(vga_to_hdmi_i_309_n_0),
        .I1(vga_to_hdmi_i_310_n_0),
        .O(vga_to_hdmi_i_126_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1260
       (.I0(\mem_reg[95]_95 [12]),
        .I1(\mem_reg[94]_94 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[92]_92 [12]),
        .O(vga_to_hdmi_i_1260_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1261
       (.I0(\mem_reg[67]_67 [12]),
        .I1(\mem_reg[66]_66 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[64]_64 [12]),
        .O(vga_to_hdmi_i_1261_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1262
       (.I0(\mem_reg[71]_71 [12]),
        .I1(\mem_reg[70]_70 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[68]_68 [12]),
        .O(vga_to_hdmi_i_1262_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1263
       (.I0(\mem_reg[75]_75 [12]),
        .I1(\mem_reg[74]_74 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[72]_72 [12]),
        .O(vga_to_hdmi_i_1263_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1264
       (.I0(\mem_reg[79]_79 [12]),
        .I1(\mem_reg[78]_78 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[76]_76 [12]),
        .O(vga_to_hdmi_i_1264_n_0));
  MUXF7 vga_to_hdmi_i_1265
       (.I0(vga_to_hdmi_i_1743_n_0),
        .I1(vga_to_hdmi_i_1744_n_0),
        .O(vga_to_hdmi_i_1265_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1266
       (.I0(vga_to_hdmi_i_1745_n_0),
        .I1(vga_to_hdmi_i_1746_n_0),
        .O(vga_to_hdmi_i_1266_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1267
       (.I0(vga_to_hdmi_i_1747_n_0),
        .I1(vga_to_hdmi_i_1748_n_0),
        .O(vga_to_hdmi_i_1267_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1268
       (.I0(vga_to_hdmi_i_1749_n_0),
        .I1(vga_to_hdmi_i_1750_n_0),
        .O(vga_to_hdmi_i_1268_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1269
       (.I0(vga_to_hdmi_i_1751_n_0),
        .I1(vga_to_hdmi_i_1752_n_0),
        .O(vga_to_hdmi_i_1269_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_127
       (.I0(vga_to_hdmi_i_311_n_0),
        .I1(vga_to_hdmi_i_312_n_0),
        .O(vga_to_hdmi_i_127_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_1270
       (.I0(vga_to_hdmi_i_1753_n_0),
        .I1(vga_to_hdmi_i_1754_n_0),
        .O(vga_to_hdmi_i_1270_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1271
       (.I0(vga_to_hdmi_i_1755_n_0),
        .I1(vga_to_hdmi_i_1756_n_0),
        .O(vga_to_hdmi_i_1271_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1272
       (.I0(vga_to_hdmi_i_1757_n_0),
        .I1(vga_to_hdmi_i_1758_n_0),
        .O(vga_to_hdmi_i_1272_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1273
       (.I0(\mem_reg[83]_83 [4]),
        .I1(\mem_reg[82]_82 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[80]_80 [4]),
        .O(vga_to_hdmi_i_1273_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1274
       (.I0(\mem_reg[87]_87 [4]),
        .I1(\mem_reg[86]_86 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[84]_84 [4]),
        .O(vga_to_hdmi_i_1274_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1275
       (.I0(\mem_reg[91]_91 [4]),
        .I1(\mem_reg[90]_90 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[88]_88 [4]),
        .O(vga_to_hdmi_i_1275_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1276
       (.I0(\mem_reg[95]_95 [4]),
        .I1(\mem_reg[94]_94 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[92]_92 [4]),
        .O(vga_to_hdmi_i_1276_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1277
       (.I0(\mem_reg[67]_67 [4]),
        .I1(\mem_reg[66]_66 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[64]_64 [4]),
        .O(vga_to_hdmi_i_1277_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1278
       (.I0(\mem_reg[71]_71 [4]),
        .I1(\mem_reg[70]_70 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[68]_68 [4]),
        .O(vga_to_hdmi_i_1278_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1279
       (.I0(\mem_reg[75]_75 [4]),
        .I1(\mem_reg[74]_74 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[72]_72 [4]),
        .O(vga_to_hdmi_i_1279_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_128
       (.I0(vga_to_hdmi_i_313_n_0),
        .I1(vga_to_hdmi_i_314_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_315_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_316_n_0),
        .O(vga_to_hdmi_i_128_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1280
       (.I0(\mem_reg[79]_79 [4]),
        .I1(\mem_reg[78]_78 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[76]_76 [4]),
        .O(vga_to_hdmi_i_1280_n_0));
  MUXF7 vga_to_hdmi_i_1281
       (.I0(vga_to_hdmi_i_1759_n_0),
        .I1(vga_to_hdmi_i_1760_n_0),
        .O(vga_to_hdmi_i_1281_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1282
       (.I0(vga_to_hdmi_i_1761_n_0),
        .I1(vga_to_hdmi_i_1762_n_0),
        .O(vga_to_hdmi_i_1282_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1283
       (.I0(vga_to_hdmi_i_1763_n_0),
        .I1(vga_to_hdmi_i_1764_n_0),
        .O(vga_to_hdmi_i_1283_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1284
       (.I0(vga_to_hdmi_i_1765_n_0),
        .I1(vga_to_hdmi_i_1766_n_0),
        .O(vga_to_hdmi_i_1284_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1285
       (.I0(vga_to_hdmi_i_1767_n_0),
        .I1(vga_to_hdmi_i_1768_n_0),
        .O(vga_to_hdmi_i_1285_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1286
       (.I0(vga_to_hdmi_i_1769_n_0),
        .I1(vga_to_hdmi_i_1770_n_0),
        .O(vga_to_hdmi_i_1286_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1287
       (.I0(vga_to_hdmi_i_1771_n_0),
        .I1(vga_to_hdmi_i_1772_n_0),
        .O(vga_to_hdmi_i_1287_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1288
       (.I0(vga_to_hdmi_i_1773_n_0),
        .I1(vga_to_hdmi_i_1774_n_0),
        .O(vga_to_hdmi_i_1288_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1289
       (.I0(\mem_reg[83]_83 [28]),
        .I1(\mem_reg[82]_82 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[80]_80 [28]),
        .O(vga_to_hdmi_i_1289_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_129
       (.I0(\mem_reg[99]_99 [31]),
        .I1(\mem_reg[98]_98 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [31]),
        .I4(C__0),
        .I5(\mem_reg[96]_96 [31]),
        .O(vga_to_hdmi_i_129_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1290
       (.I0(\mem_reg[87]_87 [28]),
        .I1(\mem_reg[86]_86 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[84]_84 [28]),
        .O(vga_to_hdmi_i_1290_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1291
       (.I0(\mem_reg[91]_91 [28]),
        .I1(\mem_reg[90]_90 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[88]_88 [28]),
        .O(vga_to_hdmi_i_1291_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1292
       (.I0(\mem_reg[95]_95 [28]),
        .I1(\mem_reg[94]_94 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[92]_92 [28]),
        .O(vga_to_hdmi_i_1292_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1293
       (.I0(\mem_reg[67]_67 [28]),
        .I1(\mem_reg[66]_66 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[64]_64 [28]),
        .O(vga_to_hdmi_i_1293_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1294
       (.I0(\mem_reg[71]_71 [28]),
        .I1(\mem_reg[70]_70 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[68]_68 [28]),
        .O(vga_to_hdmi_i_1294_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1295
       (.I0(\mem_reg[75]_75 [28]),
        .I1(\mem_reg[74]_74 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[72]_72 [28]),
        .O(vga_to_hdmi_i_1295_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1296
       (.I0(\mem_reg[79]_79 [28]),
        .I1(\mem_reg[78]_78 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[76]_76 [28]),
        .O(vga_to_hdmi_i_1296_n_0));
  MUXF7 vga_to_hdmi_i_1297
       (.I0(vga_to_hdmi_i_1775_n_0),
        .I1(vga_to_hdmi_i_1776_n_0),
        .O(vga_to_hdmi_i_1297_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1298
       (.I0(vga_to_hdmi_i_1777_n_0),
        .I1(vga_to_hdmi_i_1778_n_0),
        .O(vga_to_hdmi_i_1298_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1299
       (.I0(vga_to_hdmi_i_1779_n_0),
        .I1(vga_to_hdmi_i_1780_n_0),
        .O(vga_to_hdmi_i_1299_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_130
       (.I0(vga_to_hdmi_i_317_n_0),
        .I1(vga_to_hdmi_i_318_n_0),
        .O(vga_to_hdmi_i_130_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_1300
       (.I0(vga_to_hdmi_i_1781_n_0),
        .I1(vga_to_hdmi_i_1782_n_0),
        .O(vga_to_hdmi_i_1300_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1301
       (.I0(vga_to_hdmi_i_1783_n_0),
        .I1(vga_to_hdmi_i_1784_n_0),
        .O(vga_to_hdmi_i_1301_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1302
       (.I0(vga_to_hdmi_i_1785_n_0),
        .I1(vga_to_hdmi_i_1786_n_0),
        .O(vga_to_hdmi_i_1302_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1303
       (.I0(vga_to_hdmi_i_1787_n_0),
        .I1(vga_to_hdmi_i_1788_n_0),
        .O(vga_to_hdmi_i_1303_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1304
       (.I0(vga_to_hdmi_i_1789_n_0),
        .I1(vga_to_hdmi_i_1790_n_0),
        .O(vga_to_hdmi_i_1304_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1305
       (.I0(\mem_reg[83]_83 [20]),
        .I1(\mem_reg[82]_82 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[80]_80 [20]),
        .O(vga_to_hdmi_i_1305_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1306
       (.I0(\mem_reg[87]_87 [20]),
        .I1(\mem_reg[86]_86 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[84]_84 [20]),
        .O(vga_to_hdmi_i_1306_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1307
       (.I0(\mem_reg[91]_91 [20]),
        .I1(\mem_reg[90]_90 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[88]_88 [20]),
        .O(vga_to_hdmi_i_1307_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1308
       (.I0(\mem_reg[95]_95 [20]),
        .I1(\mem_reg[94]_94 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[92]_92 [20]),
        .O(vga_to_hdmi_i_1308_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1309
       (.I0(\mem_reg[67]_67 [20]),
        .I1(\mem_reg[66]_66 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[64]_64 [20]),
        .O(vga_to_hdmi_i_1309_n_0));
  MUXF8 vga_to_hdmi_i_131
       (.I0(vga_to_hdmi_i_319_n_0),
        .I1(vga_to_hdmi_i_320_n_0),
        .O(vga_to_hdmi_i_131_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1310
       (.I0(\mem_reg[71]_71 [20]),
        .I1(\mem_reg[70]_70 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[68]_68 [20]),
        .O(vga_to_hdmi_i_1310_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1311
       (.I0(\mem_reg[75]_75 [20]),
        .I1(\mem_reg[74]_74 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[72]_72 [20]),
        .O(vga_to_hdmi_i_1311_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1312
       (.I0(\mem_reg[79]_79 [20]),
        .I1(\mem_reg[78]_78 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[76]_76 [20]),
        .O(vga_to_hdmi_i_1312_n_0));
  MUXF7 vga_to_hdmi_i_1313
       (.I0(vga_to_hdmi_i_1791_n_0),
        .I1(vga_to_hdmi_i_1792_n_0),
        .O(vga_to_hdmi_i_1313_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1314
       (.I0(vga_to_hdmi_i_1793_n_0),
        .I1(vga_to_hdmi_i_1794_n_0),
        .O(vga_to_hdmi_i_1314_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1315
       (.I0(vga_to_hdmi_i_1795_n_0),
        .I1(vga_to_hdmi_i_1796_n_0),
        .O(vga_to_hdmi_i_1315_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1316
       (.I0(vga_to_hdmi_i_1797_n_0),
        .I1(vga_to_hdmi_i_1798_n_0),
        .O(vga_to_hdmi_i_1316_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1317
       (.I0(vga_to_hdmi_i_1799_n_0),
        .I1(vga_to_hdmi_i_1800_n_0),
        .O(vga_to_hdmi_i_1317_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1318
       (.I0(vga_to_hdmi_i_1801_n_0),
        .I1(vga_to_hdmi_i_1802_n_0),
        .O(vga_to_hdmi_i_1318_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1319
       (.I0(vga_to_hdmi_i_1803_n_0),
        .I1(vga_to_hdmi_i_1804_n_0),
        .O(vga_to_hdmi_i_1319_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_132
       (.I0(vga_to_hdmi_i_321_n_0),
        .I1(vga_to_hdmi_i_322_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_323_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_324_n_0),
        .O(vga_to_hdmi_i_132_n_0));
  MUXF7 vga_to_hdmi_i_1320
       (.I0(vga_to_hdmi_i_1805_n_0),
        .I1(vga_to_hdmi_i_1806_n_0),
        .O(vga_to_hdmi_i_1320_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1321
       (.I0(\mem_reg[83]_83 [11]),
        .I1(\mem_reg[82]_82 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[80]_80 [11]),
        .O(vga_to_hdmi_i_1321_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1322
       (.I0(\mem_reg[87]_87 [11]),
        .I1(\mem_reg[86]_86 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[84]_84 [11]),
        .O(vga_to_hdmi_i_1322_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1323
       (.I0(\mem_reg[91]_91 [11]),
        .I1(\mem_reg[90]_90 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[88]_88 [11]),
        .O(vga_to_hdmi_i_1323_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1324
       (.I0(\mem_reg[95]_95 [11]),
        .I1(\mem_reg[94]_94 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[92]_92 [11]),
        .O(vga_to_hdmi_i_1324_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1325
       (.I0(\mem_reg[67]_67 [11]),
        .I1(\mem_reg[66]_66 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[64]_64 [11]),
        .O(vga_to_hdmi_i_1325_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1326
       (.I0(\mem_reg[71]_71 [11]),
        .I1(\mem_reg[70]_70 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[68]_68 [11]),
        .O(vga_to_hdmi_i_1326_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1327
       (.I0(\mem_reg[75]_75 [11]),
        .I1(\mem_reg[74]_74 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[72]_72 [11]),
        .O(vga_to_hdmi_i_1327_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1328
       (.I0(\mem_reg[79]_79 [11]),
        .I1(\mem_reg[78]_78 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[76]_76 [11]),
        .O(vga_to_hdmi_i_1328_n_0));
  MUXF7 vga_to_hdmi_i_1329
       (.I0(vga_to_hdmi_i_1807_n_0),
        .I1(vga_to_hdmi_i_1808_n_0),
        .O(vga_to_hdmi_i_1329_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_133
       (.I0(\mem_reg[99]_99 [23]),
        .I1(\mem_reg[98]_98 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [23]),
        .I4(C__0),
        .I5(\mem_reg[96]_96 [23]),
        .O(vga_to_hdmi_i_133_n_0));
  MUXF7 vga_to_hdmi_i_1330
       (.I0(vga_to_hdmi_i_1809_n_0),
        .I1(vga_to_hdmi_i_1810_n_0),
        .O(vga_to_hdmi_i_1330_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1331
       (.I0(vga_to_hdmi_i_1811_n_0),
        .I1(vga_to_hdmi_i_1812_n_0),
        .O(vga_to_hdmi_i_1331_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1332
       (.I0(vga_to_hdmi_i_1813_n_0),
        .I1(vga_to_hdmi_i_1814_n_0),
        .O(vga_to_hdmi_i_1332_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1333
       (.I0(vga_to_hdmi_i_1815_n_0),
        .I1(vga_to_hdmi_i_1816_n_0),
        .O(vga_to_hdmi_i_1333_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1334
       (.I0(vga_to_hdmi_i_1817_n_0),
        .I1(vga_to_hdmi_i_1818_n_0),
        .O(vga_to_hdmi_i_1334_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1335
       (.I0(vga_to_hdmi_i_1819_n_0),
        .I1(vga_to_hdmi_i_1820_n_0),
        .O(vga_to_hdmi_i_1335_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1336
       (.I0(vga_to_hdmi_i_1821_n_0),
        .I1(vga_to_hdmi_i_1822_n_0),
        .O(vga_to_hdmi_i_1336_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1337
       (.I0(\mem_reg[83]_83 [3]),
        .I1(\mem_reg[82]_82 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[80]_80 [3]),
        .O(vga_to_hdmi_i_1337_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1338
       (.I0(\mem_reg[87]_87 [3]),
        .I1(\mem_reg[86]_86 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[84]_84 [3]),
        .O(vga_to_hdmi_i_1338_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1339
       (.I0(\mem_reg[91]_91 [3]),
        .I1(\mem_reg[90]_90 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[88]_88 [3]),
        .O(vga_to_hdmi_i_1339_n_0));
  MUXF8 vga_to_hdmi_i_134
       (.I0(vga_to_hdmi_i_325_n_0),
        .I1(vga_to_hdmi_i_326_n_0),
        .O(vga_to_hdmi_i_134_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1340
       (.I0(\mem_reg[95]_95 [3]),
        .I1(\mem_reg[94]_94 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[92]_92 [3]),
        .O(vga_to_hdmi_i_1340_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1341
       (.I0(\mem_reg[67]_67 [3]),
        .I1(\mem_reg[66]_66 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[64]_64 [3]),
        .O(vga_to_hdmi_i_1341_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1342
       (.I0(\mem_reg[71]_71 [3]),
        .I1(\mem_reg[70]_70 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[68]_68 [3]),
        .O(vga_to_hdmi_i_1342_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1343
       (.I0(\mem_reg[75]_75 [3]),
        .I1(\mem_reg[74]_74 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[72]_72 [3]),
        .O(vga_to_hdmi_i_1343_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1344
       (.I0(\mem_reg[79]_79 [3]),
        .I1(\mem_reg[78]_78 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[76]_76 [3]),
        .O(vga_to_hdmi_i_1344_n_0));
  MUXF7 vga_to_hdmi_i_1345
       (.I0(vga_to_hdmi_i_1823_n_0),
        .I1(vga_to_hdmi_i_1824_n_0),
        .O(vga_to_hdmi_i_1345_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1346
       (.I0(vga_to_hdmi_i_1825_n_0),
        .I1(vga_to_hdmi_i_1826_n_0),
        .O(vga_to_hdmi_i_1346_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1347
       (.I0(vga_to_hdmi_i_1827_n_0),
        .I1(vga_to_hdmi_i_1828_n_0),
        .O(vga_to_hdmi_i_1347_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1348
       (.I0(vga_to_hdmi_i_1829_n_0),
        .I1(vga_to_hdmi_i_1830_n_0),
        .O(vga_to_hdmi_i_1348_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1349
       (.I0(vga_to_hdmi_i_1831_n_0),
        .I1(vga_to_hdmi_i_1832_n_0),
        .O(vga_to_hdmi_i_1349_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_135
       (.I0(vga_to_hdmi_i_327_n_0),
        .I1(vga_to_hdmi_i_328_n_0),
        .O(vga_to_hdmi_i_135_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_1350
       (.I0(vga_to_hdmi_i_1833_n_0),
        .I1(vga_to_hdmi_i_1834_n_0),
        .O(vga_to_hdmi_i_1350_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1351
       (.I0(vga_to_hdmi_i_1835_n_0),
        .I1(vga_to_hdmi_i_1836_n_0),
        .O(vga_to_hdmi_i_1351_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1352
       (.I0(vga_to_hdmi_i_1837_n_0),
        .I1(vga_to_hdmi_i_1838_n_0),
        .O(vga_to_hdmi_i_1352_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1353
       (.I0(\mem_reg[83]_83 [27]),
        .I1(\mem_reg[82]_82 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[80]_80 [27]),
        .O(vga_to_hdmi_i_1353_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1354
       (.I0(\mem_reg[87]_87 [27]),
        .I1(\mem_reg[86]_86 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[84]_84 [27]),
        .O(vga_to_hdmi_i_1354_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1355
       (.I0(\mem_reg[91]_91 [27]),
        .I1(\mem_reg[90]_90 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[88]_88 [27]),
        .O(vga_to_hdmi_i_1355_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1356
       (.I0(\mem_reg[95]_95 [27]),
        .I1(\mem_reg[94]_94 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[92]_92 [27]),
        .O(vga_to_hdmi_i_1356_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1357
       (.I0(\mem_reg[67]_67 [27]),
        .I1(\mem_reg[66]_66 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[64]_64 [27]),
        .O(vga_to_hdmi_i_1357_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1358
       (.I0(\mem_reg[71]_71 [27]),
        .I1(\mem_reg[70]_70 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[68]_68 [27]),
        .O(vga_to_hdmi_i_1358_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1359
       (.I0(\mem_reg[75]_75 [27]),
        .I1(\mem_reg[74]_74 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[72]_72 [27]),
        .O(vga_to_hdmi_i_1359_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_136
       (.I0(vga_to_hdmi_i_329_n_0),
        .I1(vga_to_hdmi_i_330_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_331_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_332_n_0),
        .O(\color_instance/mem_reg [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1360
       (.I0(\mem_reg[79]_79 [27]),
        .I1(\mem_reg[78]_78 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[76]_76 [27]),
        .O(vga_to_hdmi_i_1360_n_0));
  MUXF7 vga_to_hdmi_i_1361
       (.I0(vga_to_hdmi_i_1839_n_0),
        .I1(vga_to_hdmi_i_1840_n_0),
        .O(vga_to_hdmi_i_1361_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1362
       (.I0(vga_to_hdmi_i_1841_n_0),
        .I1(vga_to_hdmi_i_1842_n_0),
        .O(vga_to_hdmi_i_1362_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1363
       (.I0(vga_to_hdmi_i_1843_n_0),
        .I1(vga_to_hdmi_i_1844_n_0),
        .O(vga_to_hdmi_i_1363_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1364
       (.I0(vga_to_hdmi_i_1845_n_0),
        .I1(vga_to_hdmi_i_1846_n_0),
        .O(vga_to_hdmi_i_1364_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1365
       (.I0(vga_to_hdmi_i_1847_n_0),
        .I1(vga_to_hdmi_i_1848_n_0),
        .O(vga_to_hdmi_i_1365_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1366
       (.I0(vga_to_hdmi_i_1849_n_0),
        .I1(vga_to_hdmi_i_1850_n_0),
        .O(vga_to_hdmi_i_1366_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1367
       (.I0(vga_to_hdmi_i_1851_n_0),
        .I1(vga_to_hdmi_i_1852_n_0),
        .O(vga_to_hdmi_i_1367_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_1368
       (.I0(vga_to_hdmi_i_1853_n_0),
        .I1(vga_to_hdmi_i_1854_n_0),
        .O(vga_to_hdmi_i_1368_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1369
       (.I0(\mem_reg[83]_83 [19]),
        .I1(\mem_reg[82]_82 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[80]_80 [19]),
        .O(vga_to_hdmi_i_1369_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_137
       (.I0(vga_to_hdmi_i_333_n_0),
        .I1(vga_to_hdmi_i_334_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_335_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_336_n_0),
        .O(\color_instance/mem_reg [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1370
       (.I0(\mem_reg[87]_87 [19]),
        .I1(\mem_reg[86]_86 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[84]_84 [19]),
        .O(vga_to_hdmi_i_1370_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1371
       (.I0(\mem_reg[91]_91 [19]),
        .I1(\mem_reg[90]_90 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[88]_88 [19]),
        .O(vga_to_hdmi_i_1371_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1372
       (.I0(\mem_reg[95]_95 [19]),
        .I1(\mem_reg[94]_94 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[92]_92 [19]),
        .O(vga_to_hdmi_i_1372_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1373
       (.I0(\mem_reg[67]_67 [19]),
        .I1(\mem_reg[66]_66 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[64]_64 [19]),
        .O(vga_to_hdmi_i_1373_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1374
       (.I0(\mem_reg[71]_71 [19]),
        .I1(\mem_reg[70]_70 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[68]_68 [19]),
        .O(vga_to_hdmi_i_1374_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1375
       (.I0(\mem_reg[75]_75 [19]),
        .I1(\mem_reg[74]_74 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[72]_72 [19]),
        .O(vga_to_hdmi_i_1375_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1376
       (.I0(\mem_reg[79]_79 [19]),
        .I1(\mem_reg[78]_78 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[76]_76 [19]),
        .O(vga_to_hdmi_i_1376_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1377
       (.I0(\mem_reg[51]_51 [8]),
        .I1(\mem_reg[50]_50 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[48]_48 [8]),
        .O(vga_to_hdmi_i_1377_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1378
       (.I0(\mem_reg[55]_55 [8]),
        .I1(\mem_reg[54]_54 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[52]_52 [8]),
        .O(vga_to_hdmi_i_1378_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1379
       (.I0(\mem_reg[59]_59 [8]),
        .I1(\mem_reg[58]_58 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[56]_56 [8]),
        .O(vga_to_hdmi_i_1379_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_138
       (.I0(vga_to_hdmi_i_337_n_0),
        .I1(vga_to_hdmi_i_338_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_339_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_340_n_0),
        .O(\color_instance/mem_reg [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1380
       (.I0(\mem_reg[63]_63 [8]),
        .I1(\mem_reg[62]_62 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[60]_60 [8]),
        .O(vga_to_hdmi_i_1380_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1381
       (.I0(\mem_reg[35]_35 [8]),
        .I1(\mem_reg[34]_34 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[32]_32 [8]),
        .O(vga_to_hdmi_i_1381_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1382
       (.I0(\mem_reg[39]_39 [8]),
        .I1(\mem_reg[38]_38 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[36]_36 [8]),
        .O(vga_to_hdmi_i_1382_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1383
       (.I0(\mem_reg[43]_43 [8]),
        .I1(\mem_reg[42]_42 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[40]_40 [8]),
        .O(vga_to_hdmi_i_1383_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1384
       (.I0(\mem_reg[47]_47 [8]),
        .I1(\mem_reg[46]_46 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[44]_44 [8]),
        .O(vga_to_hdmi_i_1384_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1385
       (.I0(\mem_reg[19]_19 [8]),
        .I1(\mem_reg[18]_18 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[16]_16 [8]),
        .O(vga_to_hdmi_i_1385_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1386
       (.I0(\mem_reg[23]_23 [8]),
        .I1(\mem_reg[22]_22 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[20]_20 [8]),
        .O(vga_to_hdmi_i_1386_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1387
       (.I0(\mem_reg[27]_27 [8]),
        .I1(\mem_reg[26]_26 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[24]_24 [8]),
        .O(vga_to_hdmi_i_1387_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1388
       (.I0(\mem_reg[31]_31 [8]),
        .I1(\mem_reg[30]_30 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[28]_28 [8]),
        .O(vga_to_hdmi_i_1388_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1389
       (.I0(\mem_reg[3]_3 [8]),
        .I1(\mem_reg[2]_2 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[0]_0 [8]),
        .O(vga_to_hdmi_i_1389_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_139
       (.I0(vga_to_hdmi_i_341_n_0),
        .I1(vga_to_hdmi_i_342_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_343_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_344_n_0),
        .O(\color_instance/mem_reg [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1390
       (.I0(\mem_reg[7]_7 [8]),
        .I1(\mem_reg[6]_6 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[4]_4 [8]),
        .O(vga_to_hdmi_i_1390_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1391
       (.I0(\mem_reg[11]_11 [8]),
        .I1(\mem_reg[10]_10 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[8]_8 [8]),
        .O(vga_to_hdmi_i_1391_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1392
       (.I0(\mem_reg[15]_15 [8]),
        .I1(\mem_reg[14]_14 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[12]_12 [8]),
        .O(vga_to_hdmi_i_1392_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1393
       (.I0(\mem_reg[51]_51 [0]),
        .I1(\mem_reg[50]_50 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[48]_48 [0]),
        .O(vga_to_hdmi_i_1393_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1394
       (.I0(\mem_reg[55]_55 [0]),
        .I1(\mem_reg[54]_54 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[52]_52 [0]),
        .O(vga_to_hdmi_i_1394_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1395
       (.I0(\mem_reg[59]_59 [0]),
        .I1(\mem_reg[58]_58 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[56]_56 [0]),
        .O(vga_to_hdmi_i_1395_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1396
       (.I0(\mem_reg[63]_63 [0]),
        .I1(\mem_reg[62]_62 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[60]_60 [0]),
        .O(vga_to_hdmi_i_1396_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1397
       (.I0(\mem_reg[35]_35 [0]),
        .I1(\mem_reg[34]_34 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[32]_32 [0]),
        .O(vga_to_hdmi_i_1397_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1398
       (.I0(\mem_reg[39]_39 [0]),
        .I1(\mem_reg[38]_38 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[36]_36 [0]),
        .O(vga_to_hdmi_i_1398_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1399
       (.I0(\mem_reg[43]_43 [0]),
        .I1(\mem_reg[42]_42 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[40]_40 [0]),
        .O(vga_to_hdmi_i_1399_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_140
       (.I0(vga_to_hdmi_i_345_n_0),
        .I1(vga_to_hdmi_i_346_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_347_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_348_n_0),
        .O(\color_instance/mem_reg [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1400
       (.I0(\mem_reg[47]_47 [0]),
        .I1(\mem_reg[46]_46 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[44]_44 [0]),
        .O(vga_to_hdmi_i_1400_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1401
       (.I0(\mem_reg[19]_19 [0]),
        .I1(\mem_reg[18]_18 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[16]_16 [0]),
        .O(vga_to_hdmi_i_1401_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1402
       (.I0(\mem_reg[23]_23 [0]),
        .I1(\mem_reg[22]_22 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[20]_20 [0]),
        .O(vga_to_hdmi_i_1402_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1403
       (.I0(\mem_reg[27]_27 [0]),
        .I1(\mem_reg[26]_26 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[24]_24 [0]),
        .O(vga_to_hdmi_i_1403_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1404
       (.I0(\mem_reg[31]_31 [0]),
        .I1(\mem_reg[30]_30 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[28]_28 [0]),
        .O(vga_to_hdmi_i_1404_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1405
       (.I0(\mem_reg[3]_3 [0]),
        .I1(\mem_reg[2]_2 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[0]_0 [0]),
        .O(vga_to_hdmi_i_1405_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1406
       (.I0(\mem_reg[7]_7 [0]),
        .I1(\mem_reg[6]_6 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[4]_4 [0]),
        .O(vga_to_hdmi_i_1406_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1407
       (.I0(\mem_reg[11]_11 [0]),
        .I1(\mem_reg[10]_10 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[8]_8 [0]),
        .O(vga_to_hdmi_i_1407_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1408
       (.I0(\mem_reg[15]_15 [0]),
        .I1(\mem_reg[14]_14 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[12]_12 [0]),
        .O(vga_to_hdmi_i_1408_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1409
       (.I0(\mem_reg[51]_51 [24]),
        .I1(\mem_reg[50]_50 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[48]_48 [24]),
        .O(vga_to_hdmi_i_1409_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_141
       (.I0(vga_to_hdmi_i_349_n_0),
        .I1(vga_to_hdmi_i_350_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_351_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_352_n_0),
        .O(\color_instance/mem_reg [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1410
       (.I0(\mem_reg[55]_55 [24]),
        .I1(\mem_reg[54]_54 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[52]_52 [24]),
        .O(vga_to_hdmi_i_1410_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1411
       (.I0(\mem_reg[59]_59 [24]),
        .I1(\mem_reg[58]_58 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[56]_56 [24]),
        .O(vga_to_hdmi_i_1411_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1412
       (.I0(\mem_reg[63]_63 [24]),
        .I1(\mem_reg[62]_62 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[60]_60 [24]),
        .O(vga_to_hdmi_i_1412_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1413
       (.I0(\mem_reg[35]_35 [24]),
        .I1(\mem_reg[34]_34 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[32]_32 [24]),
        .O(vga_to_hdmi_i_1413_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1414
       (.I0(\mem_reg[39]_39 [24]),
        .I1(\mem_reg[38]_38 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[36]_36 [24]),
        .O(vga_to_hdmi_i_1414_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1415
       (.I0(\mem_reg[43]_43 [24]),
        .I1(\mem_reg[42]_42 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[40]_40 [24]),
        .O(vga_to_hdmi_i_1415_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1416
       (.I0(\mem_reg[47]_47 [24]),
        .I1(\mem_reg[46]_46 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[44]_44 [24]),
        .O(vga_to_hdmi_i_1416_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1417
       (.I0(\mem_reg[19]_19 [24]),
        .I1(\mem_reg[18]_18 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[16]_16 [24]),
        .O(vga_to_hdmi_i_1417_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1418
       (.I0(\mem_reg[23]_23 [24]),
        .I1(\mem_reg[22]_22 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[20]_20 [24]),
        .O(vga_to_hdmi_i_1418_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1419
       (.I0(\mem_reg[27]_27 [24]),
        .I1(\mem_reg[26]_26 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[24]_24 [24]),
        .O(vga_to_hdmi_i_1419_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_142
       (.I0(vga_to_hdmi_i_353_n_0),
        .I1(vga_to_hdmi_i_354_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_355_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_356_n_0),
        .O(\color_instance/mem_reg [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1420
       (.I0(\mem_reg[31]_31 [24]),
        .I1(\mem_reg[30]_30 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[28]_28 [24]),
        .O(vga_to_hdmi_i_1420_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1421
       (.I0(\mem_reg[3]_3 [24]),
        .I1(\mem_reg[2]_2 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[0]_0 [24]),
        .O(vga_to_hdmi_i_1421_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1422
       (.I0(\mem_reg[7]_7 [24]),
        .I1(\mem_reg[6]_6 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[4]_4 [24]),
        .O(vga_to_hdmi_i_1422_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1423
       (.I0(\mem_reg[11]_11 [24]),
        .I1(\mem_reg[10]_10 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[8]_8 [24]),
        .O(vga_to_hdmi_i_1423_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1424
       (.I0(\mem_reg[15]_15 [24]),
        .I1(\mem_reg[14]_14 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[12]_12 [24]),
        .O(vga_to_hdmi_i_1424_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1425
       (.I0(\mem_reg[51]_51 [16]),
        .I1(\mem_reg[50]_50 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[48]_48 [16]),
        .O(vga_to_hdmi_i_1425_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1426
       (.I0(\mem_reg[55]_55 [16]),
        .I1(\mem_reg[54]_54 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[52]_52 [16]),
        .O(vga_to_hdmi_i_1426_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1427
       (.I0(\mem_reg[59]_59 [16]),
        .I1(\mem_reg[58]_58 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[56]_56 [16]),
        .O(vga_to_hdmi_i_1427_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1428
       (.I0(\mem_reg[63]_63 [16]),
        .I1(\mem_reg[62]_62 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[60]_60 [16]),
        .O(vga_to_hdmi_i_1428_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1429
       (.I0(\mem_reg[35]_35 [16]),
        .I1(\mem_reg[34]_34 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[32]_32 [16]),
        .O(vga_to_hdmi_i_1429_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_143
       (.I0(vga_to_hdmi_i_357_n_0),
        .I1(vga_to_hdmi_i_358_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_359_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_360_n_0),
        .O(\color_instance/mem_reg [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1430
       (.I0(\mem_reg[39]_39 [16]),
        .I1(\mem_reg[38]_38 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[36]_36 [16]),
        .O(vga_to_hdmi_i_1430_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1431
       (.I0(\mem_reg[43]_43 [16]),
        .I1(\mem_reg[42]_42 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[40]_40 [16]),
        .O(vga_to_hdmi_i_1431_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1432
       (.I0(\mem_reg[47]_47 [16]),
        .I1(\mem_reg[46]_46 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[44]_44 [16]),
        .O(vga_to_hdmi_i_1432_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1433
       (.I0(\mem_reg[19]_19 [16]),
        .I1(\mem_reg[18]_18 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[16]_16 [16]),
        .O(vga_to_hdmi_i_1433_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1434
       (.I0(\mem_reg[23]_23 [16]),
        .I1(\mem_reg[22]_22 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[20]_20 [16]),
        .O(vga_to_hdmi_i_1434_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1435
       (.I0(\mem_reg[27]_27 [16]),
        .I1(\mem_reg[26]_26 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[24]_24 [16]),
        .O(vga_to_hdmi_i_1435_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1436
       (.I0(\mem_reg[31]_31 [16]),
        .I1(\mem_reg[30]_30 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[28]_28 [16]),
        .O(vga_to_hdmi_i_1436_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1437
       (.I0(\mem_reg[3]_3 [16]),
        .I1(\mem_reg[2]_2 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[0]_0 [16]),
        .O(vga_to_hdmi_i_1437_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1438
       (.I0(\mem_reg[7]_7 [16]),
        .I1(\mem_reg[6]_6 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[4]_4 [16]),
        .O(vga_to_hdmi_i_1438_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1439
       (.I0(\mem_reg[11]_11 [16]),
        .I1(\mem_reg[10]_10 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[8]_8 [16]),
        .O(vga_to_hdmi_i_1439_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_144
       (.I0(vga_to_hdmi_i_361_n_0),
        .I1(vga_to_hdmi_i_362_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_363_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_364_n_0),
        .O(vga_to_hdmi_i_144_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1440
       (.I0(\mem_reg[15]_15 [16]),
        .I1(\mem_reg[14]_14 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[12]_12 [16]),
        .O(vga_to_hdmi_i_1440_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1441
       (.I0(\mem_reg[51]_51 [9]),
        .I1(\mem_reg[50]_50 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[48]_48 [9]),
        .O(vga_to_hdmi_i_1441_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1442
       (.I0(\mem_reg[55]_55 [9]),
        .I1(\mem_reg[54]_54 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[52]_52 [9]),
        .O(vga_to_hdmi_i_1442_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1443
       (.I0(\mem_reg[59]_59 [9]),
        .I1(\mem_reg[58]_58 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[56]_56 [9]),
        .O(vga_to_hdmi_i_1443_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1444
       (.I0(\mem_reg[63]_63 [9]),
        .I1(\mem_reg[62]_62 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[60]_60 [9]),
        .O(vga_to_hdmi_i_1444_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1445
       (.I0(\mem_reg[35]_35 [9]),
        .I1(\mem_reg[34]_34 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[32]_32 [9]),
        .O(vga_to_hdmi_i_1445_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1446
       (.I0(\mem_reg[39]_39 [9]),
        .I1(\mem_reg[38]_38 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[36]_36 [9]),
        .O(vga_to_hdmi_i_1446_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1447
       (.I0(\mem_reg[43]_43 [9]),
        .I1(\mem_reg[42]_42 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[40]_40 [9]),
        .O(vga_to_hdmi_i_1447_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1448
       (.I0(\mem_reg[47]_47 [9]),
        .I1(\mem_reg[46]_46 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[44]_44 [9]),
        .O(vga_to_hdmi_i_1448_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1449
       (.I0(\mem_reg[19]_19 [9]),
        .I1(\mem_reg[18]_18 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[16]_16 [9]),
        .O(vga_to_hdmi_i_1449_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_145
       (.I0(\mem_reg[99]_99 [8]),
        .I1(\mem_reg[98]_98 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[96]_96 [8]),
        .O(vga_to_hdmi_i_145_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1450
       (.I0(\mem_reg[23]_23 [9]),
        .I1(\mem_reg[22]_22 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[20]_20 [9]),
        .O(vga_to_hdmi_i_1450_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1451
       (.I0(\mem_reg[27]_27 [9]),
        .I1(\mem_reg[26]_26 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[24]_24 [9]),
        .O(vga_to_hdmi_i_1451_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1452
       (.I0(\mem_reg[31]_31 [9]),
        .I1(\mem_reg[30]_30 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[28]_28 [9]),
        .O(vga_to_hdmi_i_1452_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1453
       (.I0(\mem_reg[3]_3 [9]),
        .I1(\mem_reg[2]_2 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[0]_0 [9]),
        .O(vga_to_hdmi_i_1453_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1454
       (.I0(\mem_reg[7]_7 [9]),
        .I1(\mem_reg[6]_6 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[4]_4 [9]),
        .O(vga_to_hdmi_i_1454_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1455
       (.I0(\mem_reg[11]_11 [9]),
        .I1(\mem_reg[10]_10 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[8]_8 [9]),
        .O(vga_to_hdmi_i_1455_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1456
       (.I0(\mem_reg[15]_15 [9]),
        .I1(\mem_reg[14]_14 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[12]_12 [9]),
        .O(vga_to_hdmi_i_1456_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1457
       (.I0(\mem_reg[51]_51 [1]),
        .I1(\mem_reg[50]_50 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[48]_48 [1]),
        .O(vga_to_hdmi_i_1457_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1458
       (.I0(\mem_reg[55]_55 [1]),
        .I1(\mem_reg[54]_54 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[52]_52 [1]),
        .O(vga_to_hdmi_i_1458_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1459
       (.I0(\mem_reg[59]_59 [1]),
        .I1(\mem_reg[58]_58 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[56]_56 [1]),
        .O(vga_to_hdmi_i_1459_n_0));
  MUXF8 vga_to_hdmi_i_146
       (.I0(vga_to_hdmi_i_366_n_0),
        .I1(vga_to_hdmi_i_367_n_0),
        .O(vga_to_hdmi_i_146_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1460
       (.I0(\mem_reg[63]_63 [1]),
        .I1(\mem_reg[62]_62 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[60]_60 [1]),
        .O(vga_to_hdmi_i_1460_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1461
       (.I0(\mem_reg[35]_35 [1]),
        .I1(\mem_reg[34]_34 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[32]_32 [1]),
        .O(vga_to_hdmi_i_1461_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1462
       (.I0(\mem_reg[39]_39 [1]),
        .I1(\mem_reg[38]_38 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[36]_36 [1]),
        .O(vga_to_hdmi_i_1462_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1463
       (.I0(\mem_reg[43]_43 [1]),
        .I1(\mem_reg[42]_42 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[40]_40 [1]),
        .O(vga_to_hdmi_i_1463_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1464
       (.I0(\mem_reg[47]_47 [1]),
        .I1(\mem_reg[46]_46 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[44]_44 [1]),
        .O(vga_to_hdmi_i_1464_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1465
       (.I0(\mem_reg[19]_19 [1]),
        .I1(\mem_reg[18]_18 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[16]_16 [1]),
        .O(vga_to_hdmi_i_1465_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1466
       (.I0(\mem_reg[23]_23 [1]),
        .I1(\mem_reg[22]_22 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[20]_20 [1]),
        .O(vga_to_hdmi_i_1466_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1467
       (.I0(\mem_reg[27]_27 [1]),
        .I1(\mem_reg[26]_26 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[24]_24 [1]),
        .O(vga_to_hdmi_i_1467_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1468
       (.I0(\mem_reg[31]_31 [1]),
        .I1(\mem_reg[30]_30 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[28]_28 [1]),
        .O(vga_to_hdmi_i_1468_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1469
       (.I0(\mem_reg[3]_3 [1]),
        .I1(\mem_reg[2]_2 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[0]_0 [1]),
        .O(vga_to_hdmi_i_1469_n_0));
  MUXF8 vga_to_hdmi_i_147
       (.I0(vga_to_hdmi_i_368_n_0),
        .I1(vga_to_hdmi_i_369_n_0),
        .O(vga_to_hdmi_i_147_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1470
       (.I0(\mem_reg[7]_7 [1]),
        .I1(\mem_reg[6]_6 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[4]_4 [1]),
        .O(vga_to_hdmi_i_1470_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1471
       (.I0(\mem_reg[11]_11 [1]),
        .I1(\mem_reg[10]_10 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[8]_8 [1]),
        .O(vga_to_hdmi_i_1471_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1472
       (.I0(\mem_reg[15]_15 [1]),
        .I1(\mem_reg[14]_14 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[12]_12 [1]),
        .O(vga_to_hdmi_i_1472_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1473
       (.I0(\mem_reg[51]_51 [25]),
        .I1(\mem_reg[50]_50 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[48]_48 [25]),
        .O(vga_to_hdmi_i_1473_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1474
       (.I0(\mem_reg[55]_55 [25]),
        .I1(\mem_reg[54]_54 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[52]_52 [25]),
        .O(vga_to_hdmi_i_1474_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1475
       (.I0(\mem_reg[59]_59 [25]),
        .I1(\mem_reg[58]_58 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[56]_56 [25]),
        .O(vga_to_hdmi_i_1475_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1476
       (.I0(\mem_reg[63]_63 [25]),
        .I1(\mem_reg[62]_62 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[60]_60 [25]),
        .O(vga_to_hdmi_i_1476_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1477
       (.I0(\mem_reg[35]_35 [25]),
        .I1(\mem_reg[34]_34 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[32]_32 [25]),
        .O(vga_to_hdmi_i_1477_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1478
       (.I0(\mem_reg[39]_39 [25]),
        .I1(\mem_reg[38]_38 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[36]_36 [25]),
        .O(vga_to_hdmi_i_1478_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1479
       (.I0(\mem_reg[43]_43 [25]),
        .I1(\mem_reg[42]_42 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[40]_40 [25]),
        .O(vga_to_hdmi_i_1479_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_148
       (.I0(vga_to_hdmi_i_370_n_0),
        .I1(vga_to_hdmi_i_371_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_372_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_373_n_0),
        .O(vga_to_hdmi_i_148_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1480
       (.I0(\mem_reg[47]_47 [25]),
        .I1(\mem_reg[46]_46 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[44]_44 [25]),
        .O(vga_to_hdmi_i_1480_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1481
       (.I0(\mem_reg[19]_19 [25]),
        .I1(\mem_reg[18]_18 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[16]_16 [25]),
        .O(vga_to_hdmi_i_1481_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1482
       (.I0(\mem_reg[23]_23 [25]),
        .I1(\mem_reg[22]_22 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[20]_20 [25]),
        .O(vga_to_hdmi_i_1482_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1483
       (.I0(\mem_reg[27]_27 [25]),
        .I1(\mem_reg[26]_26 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[24]_24 [25]),
        .O(vga_to_hdmi_i_1483_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1484
       (.I0(\mem_reg[31]_31 [25]),
        .I1(\mem_reg[30]_30 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[28]_28 [25]),
        .O(vga_to_hdmi_i_1484_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1485
       (.I0(\mem_reg[3]_3 [25]),
        .I1(\mem_reg[2]_2 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[0]_0 [25]),
        .O(vga_to_hdmi_i_1485_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1486
       (.I0(\mem_reg[7]_7 [25]),
        .I1(\mem_reg[6]_6 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[4]_4 [25]),
        .O(vga_to_hdmi_i_1486_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1487
       (.I0(\mem_reg[11]_11 [25]),
        .I1(\mem_reg[10]_10 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[8]_8 [25]),
        .O(vga_to_hdmi_i_1487_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1488
       (.I0(\mem_reg[15]_15 [25]),
        .I1(\mem_reg[14]_14 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[12]_12 [25]),
        .O(vga_to_hdmi_i_1488_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1489
       (.I0(\mem_reg[51]_51 [17]),
        .I1(\mem_reg[50]_50 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[48]_48 [17]),
        .O(vga_to_hdmi_i_1489_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_149
       (.I0(\mem_reg[99]_99 [0]),
        .I1(\mem_reg[98]_98 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[96]_96 [0]),
        .O(vga_to_hdmi_i_149_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1490
       (.I0(\mem_reg[55]_55 [17]),
        .I1(\mem_reg[54]_54 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[52]_52 [17]),
        .O(vga_to_hdmi_i_1490_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1491
       (.I0(\mem_reg[59]_59 [17]),
        .I1(\mem_reg[58]_58 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[56]_56 [17]),
        .O(vga_to_hdmi_i_1491_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1492
       (.I0(\mem_reg[63]_63 [17]),
        .I1(\mem_reg[62]_62 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[60]_60 [17]),
        .O(vga_to_hdmi_i_1492_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1493
       (.I0(\mem_reg[35]_35 [17]),
        .I1(\mem_reg[34]_34 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[32]_32 [17]),
        .O(vga_to_hdmi_i_1493_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1494
       (.I0(\mem_reg[39]_39 [17]),
        .I1(\mem_reg[38]_38 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[36]_36 [17]),
        .O(vga_to_hdmi_i_1494_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1495
       (.I0(\mem_reg[43]_43 [17]),
        .I1(\mem_reg[42]_42 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[40]_40 [17]),
        .O(vga_to_hdmi_i_1495_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1496
       (.I0(\mem_reg[47]_47 [17]),
        .I1(\mem_reg[46]_46 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[44]_44 [17]),
        .O(vga_to_hdmi_i_1496_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1497
       (.I0(\mem_reg[19]_19 [17]),
        .I1(\mem_reg[18]_18 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[16]_16 [17]),
        .O(vga_to_hdmi_i_1497_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1498
       (.I0(\mem_reg[23]_23 [17]),
        .I1(\mem_reg[22]_22 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[20]_20 [17]),
        .O(vga_to_hdmi_i_1498_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1499
       (.I0(\mem_reg[27]_27 [17]),
        .I1(\mem_reg[26]_26 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[24]_24 [17]),
        .O(vga_to_hdmi_i_1499_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_15
       (.I0(\color_instance/mem_reg [14]),
        .I1(\color_instance/mem_reg [6]),
        .I2(\color_instance/mem_reg [30]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [22]),
        .O(vga_to_hdmi_i_15_n_0));
  MUXF8 vga_to_hdmi_i_150
       (.I0(vga_to_hdmi_i_374_n_0),
        .I1(vga_to_hdmi_i_375_n_0),
        .O(vga_to_hdmi_i_150_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1500
       (.I0(\mem_reg[31]_31 [17]),
        .I1(\mem_reg[30]_30 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[28]_28 [17]),
        .O(vga_to_hdmi_i_1500_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1501
       (.I0(\mem_reg[3]_3 [17]),
        .I1(\mem_reg[2]_2 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[0]_0 [17]),
        .O(vga_to_hdmi_i_1501_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1502
       (.I0(\mem_reg[7]_7 [17]),
        .I1(\mem_reg[6]_6 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[4]_4 [17]),
        .O(vga_to_hdmi_i_1502_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1503
       (.I0(\mem_reg[11]_11 [17]),
        .I1(\mem_reg[10]_10 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[8]_8 [17]),
        .O(vga_to_hdmi_i_1503_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1504
       (.I0(\mem_reg[15]_15 [17]),
        .I1(\mem_reg[14]_14 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[12]_12 [17]),
        .O(vga_to_hdmi_i_1504_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1505
       (.I0(\mem_reg[51]_51 [10]),
        .I1(\mem_reg[50]_50 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[48]_48 [10]),
        .O(vga_to_hdmi_i_1505_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1506
       (.I0(\mem_reg[55]_55 [10]),
        .I1(\mem_reg[54]_54 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[52]_52 [10]),
        .O(vga_to_hdmi_i_1506_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1507
       (.I0(\mem_reg[59]_59 [10]),
        .I1(\mem_reg[58]_58 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[56]_56 [10]),
        .O(vga_to_hdmi_i_1507_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1508
       (.I0(\mem_reg[63]_63 [10]),
        .I1(\mem_reg[62]_62 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[60]_60 [10]),
        .O(vga_to_hdmi_i_1508_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1509
       (.I0(\mem_reg[35]_35 [10]),
        .I1(\mem_reg[34]_34 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[32]_32 [10]),
        .O(vga_to_hdmi_i_1509_n_0));
  MUXF8 vga_to_hdmi_i_151
       (.I0(vga_to_hdmi_i_376_n_0),
        .I1(vga_to_hdmi_i_377_n_0),
        .O(vga_to_hdmi_i_151_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1510
       (.I0(\mem_reg[39]_39 [10]),
        .I1(\mem_reg[38]_38 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[36]_36 [10]),
        .O(vga_to_hdmi_i_1510_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1511
       (.I0(\mem_reg[43]_43 [10]),
        .I1(\mem_reg[42]_42 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[40]_40 [10]),
        .O(vga_to_hdmi_i_1511_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1512
       (.I0(\mem_reg[47]_47 [10]),
        .I1(\mem_reg[46]_46 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[44]_44 [10]),
        .O(vga_to_hdmi_i_1512_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1513
       (.I0(\mem_reg[19]_19 [10]),
        .I1(\mem_reg[18]_18 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[16]_16 [10]),
        .O(vga_to_hdmi_i_1513_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1514
       (.I0(\mem_reg[23]_23 [10]),
        .I1(\mem_reg[22]_22 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[20]_20 [10]),
        .O(vga_to_hdmi_i_1514_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1515
       (.I0(\mem_reg[27]_27 [10]),
        .I1(\mem_reg[26]_26 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[24]_24 [10]),
        .O(vga_to_hdmi_i_1515_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1516
       (.I0(\mem_reg[31]_31 [10]),
        .I1(\mem_reg[30]_30 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[28]_28 [10]),
        .O(vga_to_hdmi_i_1516_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1517
       (.I0(\mem_reg[3]_3 [10]),
        .I1(\mem_reg[2]_2 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[0]_0 [10]),
        .O(vga_to_hdmi_i_1517_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1518
       (.I0(\mem_reg[7]_7 [10]),
        .I1(\mem_reg[6]_6 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[4]_4 [10]),
        .O(vga_to_hdmi_i_1518_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1519
       (.I0(\mem_reg[11]_11 [10]),
        .I1(\mem_reg[10]_10 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[8]_8 [10]),
        .O(vga_to_hdmi_i_1519_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_152
       (.I0(vga_to_hdmi_i_378_n_0),
        .I1(vga_to_hdmi_i_379_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_380_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_381_n_0),
        .O(vga_to_hdmi_i_152_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1520
       (.I0(\mem_reg[15]_15 [10]),
        .I1(\mem_reg[14]_14 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[12]_12 [10]),
        .O(vga_to_hdmi_i_1520_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1521
       (.I0(\mem_reg[51]_51 [2]),
        .I1(\mem_reg[50]_50 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[48]_48 [2]),
        .O(vga_to_hdmi_i_1521_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1522
       (.I0(\mem_reg[55]_55 [2]),
        .I1(\mem_reg[54]_54 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[52]_52 [2]),
        .O(vga_to_hdmi_i_1522_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1523
       (.I0(\mem_reg[59]_59 [2]),
        .I1(\mem_reg[58]_58 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[56]_56 [2]),
        .O(vga_to_hdmi_i_1523_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1524
       (.I0(\mem_reg[63]_63 [2]),
        .I1(\mem_reg[62]_62 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[60]_60 [2]),
        .O(vga_to_hdmi_i_1524_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1525
       (.I0(\mem_reg[35]_35 [2]),
        .I1(\mem_reg[34]_34 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[32]_32 [2]),
        .O(vga_to_hdmi_i_1525_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1526
       (.I0(\mem_reg[39]_39 [2]),
        .I1(\mem_reg[38]_38 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[36]_36 [2]),
        .O(vga_to_hdmi_i_1526_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1527
       (.I0(\mem_reg[43]_43 [2]),
        .I1(\mem_reg[42]_42 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[40]_40 [2]),
        .O(vga_to_hdmi_i_1527_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1528
       (.I0(\mem_reg[47]_47 [2]),
        .I1(\mem_reg[46]_46 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[44]_44 [2]),
        .O(vga_to_hdmi_i_1528_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1529
       (.I0(\mem_reg[19]_19 [2]),
        .I1(\mem_reg[18]_18 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[16]_16 [2]),
        .O(vga_to_hdmi_i_1529_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_153
       (.I0(\mem_reg[99]_99 [24]),
        .I1(\mem_reg[98]_98 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[96]_96 [24]),
        .O(vga_to_hdmi_i_153_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1530
       (.I0(\mem_reg[23]_23 [2]),
        .I1(\mem_reg[22]_22 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[20]_20 [2]),
        .O(vga_to_hdmi_i_1530_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1531
       (.I0(\mem_reg[27]_27 [2]),
        .I1(\mem_reg[26]_26 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[24]_24 [2]),
        .O(vga_to_hdmi_i_1531_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1532
       (.I0(\mem_reg[31]_31 [2]),
        .I1(\mem_reg[30]_30 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[28]_28 [2]),
        .O(vga_to_hdmi_i_1532_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1533
       (.I0(\mem_reg[3]_3 [2]),
        .I1(\mem_reg[2]_2 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[0]_0 [2]),
        .O(vga_to_hdmi_i_1533_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1534
       (.I0(\mem_reg[7]_7 [2]),
        .I1(\mem_reg[6]_6 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[4]_4 [2]),
        .O(vga_to_hdmi_i_1534_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1535
       (.I0(\mem_reg[11]_11 [2]),
        .I1(\mem_reg[10]_10 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[8]_8 [2]),
        .O(vga_to_hdmi_i_1535_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1536
       (.I0(\mem_reg[15]_15 [2]),
        .I1(\mem_reg[14]_14 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[12]_12 [2]),
        .O(vga_to_hdmi_i_1536_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1537
       (.I0(\mem_reg[51]_51 [26]),
        .I1(\mem_reg[50]_50 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[48]_48 [26]),
        .O(vga_to_hdmi_i_1537_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1538
       (.I0(\mem_reg[55]_55 [26]),
        .I1(\mem_reg[54]_54 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[52]_52 [26]),
        .O(vga_to_hdmi_i_1538_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1539
       (.I0(\mem_reg[59]_59 [26]),
        .I1(\mem_reg[58]_58 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[56]_56 [26]),
        .O(vga_to_hdmi_i_1539_n_0));
  MUXF8 vga_to_hdmi_i_154
       (.I0(vga_to_hdmi_i_382_n_0),
        .I1(vga_to_hdmi_i_383_n_0),
        .O(vga_to_hdmi_i_154_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1540
       (.I0(\mem_reg[63]_63 [26]),
        .I1(\mem_reg[62]_62 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[60]_60 [26]),
        .O(vga_to_hdmi_i_1540_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1541
       (.I0(\mem_reg[35]_35 [26]),
        .I1(\mem_reg[34]_34 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[32]_32 [26]),
        .O(vga_to_hdmi_i_1541_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1542
       (.I0(\mem_reg[39]_39 [26]),
        .I1(\mem_reg[38]_38 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[36]_36 [26]),
        .O(vga_to_hdmi_i_1542_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1543
       (.I0(\mem_reg[43]_43 [26]),
        .I1(\mem_reg[42]_42 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[40]_40 [26]),
        .O(vga_to_hdmi_i_1543_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1544
       (.I0(\mem_reg[47]_47 [26]),
        .I1(\mem_reg[46]_46 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[44]_44 [26]),
        .O(vga_to_hdmi_i_1544_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1545
       (.I0(\mem_reg[19]_19 [26]),
        .I1(\mem_reg[18]_18 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[16]_16 [26]),
        .O(vga_to_hdmi_i_1545_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1546
       (.I0(\mem_reg[23]_23 [26]),
        .I1(\mem_reg[22]_22 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[20]_20 [26]),
        .O(vga_to_hdmi_i_1546_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1547
       (.I0(\mem_reg[27]_27 [26]),
        .I1(\mem_reg[26]_26 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[24]_24 [26]),
        .O(vga_to_hdmi_i_1547_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1548
       (.I0(\mem_reg[31]_31 [26]),
        .I1(\mem_reg[30]_30 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[28]_28 [26]),
        .O(vga_to_hdmi_i_1548_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1549
       (.I0(\mem_reg[3]_3 [26]),
        .I1(\mem_reg[2]_2 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[0]_0 [26]),
        .O(vga_to_hdmi_i_1549_n_0));
  MUXF8 vga_to_hdmi_i_155
       (.I0(vga_to_hdmi_i_384_n_0),
        .I1(vga_to_hdmi_i_385_n_0),
        .O(vga_to_hdmi_i_155_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1550
       (.I0(\mem_reg[7]_7 [26]),
        .I1(\mem_reg[6]_6 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[4]_4 [26]),
        .O(vga_to_hdmi_i_1550_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1551
       (.I0(\mem_reg[11]_11 [26]),
        .I1(\mem_reg[10]_10 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[8]_8 [26]),
        .O(vga_to_hdmi_i_1551_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1552
       (.I0(\mem_reg[15]_15 [26]),
        .I1(\mem_reg[14]_14 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[12]_12 [26]),
        .O(vga_to_hdmi_i_1552_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1553
       (.I0(\mem_reg[51]_51 [18]),
        .I1(\mem_reg[50]_50 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[48]_48 [18]),
        .O(vga_to_hdmi_i_1553_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1554
       (.I0(\mem_reg[55]_55 [18]),
        .I1(\mem_reg[54]_54 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[52]_52 [18]),
        .O(vga_to_hdmi_i_1554_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1555
       (.I0(\mem_reg[59]_59 [18]),
        .I1(\mem_reg[58]_58 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[56]_56 [18]),
        .O(vga_to_hdmi_i_1555_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1556
       (.I0(\mem_reg[63]_63 [18]),
        .I1(\mem_reg[62]_62 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[60]_60 [18]),
        .O(vga_to_hdmi_i_1556_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1557
       (.I0(\mem_reg[35]_35 [18]),
        .I1(\mem_reg[34]_34 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[32]_32 [18]),
        .O(vga_to_hdmi_i_1557_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1558
       (.I0(\mem_reg[39]_39 [18]),
        .I1(\mem_reg[38]_38 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[36]_36 [18]),
        .O(vga_to_hdmi_i_1558_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1559
       (.I0(\mem_reg[43]_43 [18]),
        .I1(\mem_reg[42]_42 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[40]_40 [18]),
        .O(vga_to_hdmi_i_1559_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_156
       (.I0(vga_to_hdmi_i_386_n_0),
        .I1(vga_to_hdmi_i_387_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_388_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_389_n_0),
        .O(vga_to_hdmi_i_156_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1560
       (.I0(\mem_reg[47]_47 [18]),
        .I1(\mem_reg[46]_46 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[44]_44 [18]),
        .O(vga_to_hdmi_i_1560_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1561
       (.I0(\mem_reg[19]_19 [18]),
        .I1(\mem_reg[18]_18 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[16]_16 [18]),
        .O(vga_to_hdmi_i_1561_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1562
       (.I0(\mem_reg[23]_23 [18]),
        .I1(\mem_reg[22]_22 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[20]_20 [18]),
        .O(vga_to_hdmi_i_1562_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1563
       (.I0(\mem_reg[27]_27 [18]),
        .I1(\mem_reg[26]_26 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[24]_24 [18]),
        .O(vga_to_hdmi_i_1563_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1564
       (.I0(\mem_reg[31]_31 [18]),
        .I1(\mem_reg[30]_30 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[28]_28 [18]),
        .O(vga_to_hdmi_i_1564_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1565
       (.I0(\mem_reg[3]_3 [18]),
        .I1(\mem_reg[2]_2 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[0]_0 [18]),
        .O(vga_to_hdmi_i_1565_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1566
       (.I0(\mem_reg[7]_7 [18]),
        .I1(\mem_reg[6]_6 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[4]_4 [18]),
        .O(vga_to_hdmi_i_1566_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1567
       (.I0(\mem_reg[11]_11 [18]),
        .I1(\mem_reg[10]_10 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[8]_8 [18]),
        .O(vga_to_hdmi_i_1567_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1568
       (.I0(\mem_reg[15]_15 [18]),
        .I1(\mem_reg[14]_14 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[12]_12 [18]),
        .O(vga_to_hdmi_i_1568_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_157
       (.I0(\mem_reg[99]_99 [16]),
        .I1(\mem_reg[98]_98 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[96]_96 [16]),
        .O(vga_to_hdmi_i_157_n_0));
  MUXF8 vga_to_hdmi_i_158
       (.I0(vga_to_hdmi_i_390_n_0),
        .I1(vga_to_hdmi_i_391_n_0),
        .O(vga_to_hdmi_i_158_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_159
       (.I0(vga_to_hdmi_i_392_n_0),
        .I1(vga_to_hdmi_i_393_n_0),
        .O(vga_to_hdmi_i_159_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_16
       (.I0(\color_instance/mem_reg [13]),
        .I1(\color_instance/mem_reg [5]),
        .I2(\color_instance/mem_reg [29]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [21]),
        .O(vga_to_hdmi_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_160
       (.I0(vga_to_hdmi_i_394_n_0),
        .I1(vga_to_hdmi_i_395_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_396_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_397_n_0),
        .O(vga_to_hdmi_i_160_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_161
       (.I0(\mem_reg[99]_99 [9]),
        .I1(\mem_reg[98]_98 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[96]_96 [9]),
        .O(vga_to_hdmi_i_161_n_0));
  MUXF8 vga_to_hdmi_i_162
       (.I0(vga_to_hdmi_i_399_n_0),
        .I1(vga_to_hdmi_i_400_n_0),
        .O(vga_to_hdmi_i_162_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_163
       (.I0(vga_to_hdmi_i_401_n_0),
        .I1(vga_to_hdmi_i_402_n_0),
        .O(vga_to_hdmi_i_163_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_164
       (.I0(vga_to_hdmi_i_403_n_0),
        .I1(vga_to_hdmi_i_404_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_405_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_406_n_0),
        .O(vga_to_hdmi_i_164_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_165
       (.I0(\mem_reg[99]_99 [1]),
        .I1(\mem_reg[98]_98 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[96]_96 [1]),
        .O(vga_to_hdmi_i_165_n_0));
  MUXF8 vga_to_hdmi_i_166
       (.I0(vga_to_hdmi_i_407_n_0),
        .I1(vga_to_hdmi_i_408_n_0),
        .O(vga_to_hdmi_i_166_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_167
       (.I0(vga_to_hdmi_i_409_n_0),
        .I1(vga_to_hdmi_i_410_n_0),
        .O(vga_to_hdmi_i_167_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_168
       (.I0(vga_to_hdmi_i_411_n_0),
        .I1(vga_to_hdmi_i_412_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_413_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_414_n_0),
        .O(vga_to_hdmi_i_168_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_169
       (.I0(\mem_reg[99]_99 [25]),
        .I1(\mem_reg[98]_98 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[96]_96 [25]),
        .O(vga_to_hdmi_i_169_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_17
       (.I0(vga_to_hdmi_i_21_n_0),
        .I1(vga_to_hdmi_i_20_n_0),
        .O(vga_to_hdmi_i_17_n_0));
  MUXF8 vga_to_hdmi_i_170
       (.I0(vga_to_hdmi_i_415_n_0),
        .I1(vga_to_hdmi_i_416_n_0),
        .O(vga_to_hdmi_i_170_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_171
       (.I0(vga_to_hdmi_i_417_n_0),
        .I1(vga_to_hdmi_i_418_n_0),
        .O(vga_to_hdmi_i_171_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_172
       (.I0(vga_to_hdmi_i_419_n_0),
        .I1(vga_to_hdmi_i_420_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_421_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_422_n_0),
        .O(vga_to_hdmi_i_172_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1727
       (.I0(\mem_reg[51]_51 [12]),
        .I1(\mem_reg[50]_50 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[48]_48 [12]),
        .O(vga_to_hdmi_i_1727_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1728
       (.I0(\mem_reg[55]_55 [12]),
        .I1(\mem_reg[54]_54 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[52]_52 [12]),
        .O(vga_to_hdmi_i_1728_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1729
       (.I0(\mem_reg[59]_59 [12]),
        .I1(\mem_reg[58]_58 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[56]_56 [12]),
        .O(vga_to_hdmi_i_1729_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_173
       (.I0(\mem_reg[99]_99 [17]),
        .I1(\mem_reg[98]_98 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[96]_96 [17]),
        .O(vga_to_hdmi_i_173_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1730
       (.I0(\mem_reg[63]_63 [12]),
        .I1(\mem_reg[62]_62 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[60]_60 [12]),
        .O(vga_to_hdmi_i_1730_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1731
       (.I0(\mem_reg[35]_35 [12]),
        .I1(\mem_reg[34]_34 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[32]_32 [12]),
        .O(vga_to_hdmi_i_1731_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1732
       (.I0(\mem_reg[39]_39 [12]),
        .I1(\mem_reg[38]_38 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[36]_36 [12]),
        .O(vga_to_hdmi_i_1732_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1733
       (.I0(\mem_reg[43]_43 [12]),
        .I1(\mem_reg[42]_42 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[40]_40 [12]),
        .O(vga_to_hdmi_i_1733_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1734
       (.I0(\mem_reg[47]_47 [12]),
        .I1(\mem_reg[46]_46 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[44]_44 [12]),
        .O(vga_to_hdmi_i_1734_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1735
       (.I0(\mem_reg[19]_19 [12]),
        .I1(\mem_reg[18]_18 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[16]_16 [12]),
        .O(vga_to_hdmi_i_1735_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1736
       (.I0(\mem_reg[23]_23 [12]),
        .I1(\mem_reg[22]_22 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[20]_20 [12]),
        .O(vga_to_hdmi_i_1736_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1737
       (.I0(\mem_reg[27]_27 [12]),
        .I1(\mem_reg[26]_26 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[24]_24 [12]),
        .O(vga_to_hdmi_i_1737_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1738
       (.I0(\mem_reg[31]_31 [12]),
        .I1(\mem_reg[30]_30 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[28]_28 [12]),
        .O(vga_to_hdmi_i_1738_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1739
       (.I0(\mem_reg[3]_3 [12]),
        .I1(\mem_reg[2]_2 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[0]_0 [12]),
        .O(vga_to_hdmi_i_1739_n_0));
  MUXF8 vga_to_hdmi_i_174
       (.I0(vga_to_hdmi_i_423_n_0),
        .I1(vga_to_hdmi_i_424_n_0),
        .O(vga_to_hdmi_i_174_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1740
       (.I0(\mem_reg[7]_7 [12]),
        .I1(\mem_reg[6]_6 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[4]_4 [12]),
        .O(vga_to_hdmi_i_1740_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1741
       (.I0(\mem_reg[11]_11 [12]),
        .I1(\mem_reg[10]_10 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[8]_8 [12]),
        .O(vga_to_hdmi_i_1741_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1742
       (.I0(\mem_reg[15]_15 [12]),
        .I1(\mem_reg[14]_14 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[12]_12 [12]),
        .O(vga_to_hdmi_i_1742_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1743
       (.I0(\mem_reg[51]_51 [4]),
        .I1(\mem_reg[50]_50 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[48]_48 [4]),
        .O(vga_to_hdmi_i_1743_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1744
       (.I0(\mem_reg[55]_55 [4]),
        .I1(\mem_reg[54]_54 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[52]_52 [4]),
        .O(vga_to_hdmi_i_1744_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1745
       (.I0(\mem_reg[59]_59 [4]),
        .I1(\mem_reg[58]_58 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[56]_56 [4]),
        .O(vga_to_hdmi_i_1745_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1746
       (.I0(\mem_reg[63]_63 [4]),
        .I1(\mem_reg[62]_62 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[60]_60 [4]),
        .O(vga_to_hdmi_i_1746_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1747
       (.I0(\mem_reg[35]_35 [4]),
        .I1(\mem_reg[34]_34 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[32]_32 [4]),
        .O(vga_to_hdmi_i_1747_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1748
       (.I0(\mem_reg[39]_39 [4]),
        .I1(\mem_reg[38]_38 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[36]_36 [4]),
        .O(vga_to_hdmi_i_1748_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1749
       (.I0(\mem_reg[43]_43 [4]),
        .I1(\mem_reg[42]_42 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[40]_40 [4]),
        .O(vga_to_hdmi_i_1749_n_0));
  MUXF8 vga_to_hdmi_i_175
       (.I0(vga_to_hdmi_i_425_n_0),
        .I1(vga_to_hdmi_i_426_n_0),
        .O(vga_to_hdmi_i_175_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1750
       (.I0(\mem_reg[47]_47 [4]),
        .I1(\mem_reg[46]_46 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[44]_44 [4]),
        .O(vga_to_hdmi_i_1750_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1751
       (.I0(\mem_reg[19]_19 [4]),
        .I1(\mem_reg[18]_18 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[16]_16 [4]),
        .O(vga_to_hdmi_i_1751_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1752
       (.I0(\mem_reg[23]_23 [4]),
        .I1(\mem_reg[22]_22 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[20]_20 [4]),
        .O(vga_to_hdmi_i_1752_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1753
       (.I0(\mem_reg[27]_27 [4]),
        .I1(\mem_reg[26]_26 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[24]_24 [4]),
        .O(vga_to_hdmi_i_1753_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1754
       (.I0(\mem_reg[31]_31 [4]),
        .I1(\mem_reg[30]_30 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[28]_28 [4]),
        .O(vga_to_hdmi_i_1754_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1755
       (.I0(\mem_reg[3]_3 [4]),
        .I1(\mem_reg[2]_2 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[0]_0 [4]),
        .O(vga_to_hdmi_i_1755_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1756
       (.I0(\mem_reg[7]_7 [4]),
        .I1(\mem_reg[6]_6 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[4]_4 [4]),
        .O(vga_to_hdmi_i_1756_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1757
       (.I0(\mem_reg[11]_11 [4]),
        .I1(\mem_reg[10]_10 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[8]_8 [4]),
        .O(vga_to_hdmi_i_1757_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1758
       (.I0(\mem_reg[15]_15 [4]),
        .I1(\mem_reg[14]_14 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[12]_12 [4]),
        .O(vga_to_hdmi_i_1758_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1759
       (.I0(\mem_reg[51]_51 [28]),
        .I1(\mem_reg[50]_50 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[48]_48 [28]),
        .O(vga_to_hdmi_i_1759_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_176
       (.I0(vga_to_hdmi_i_427_n_0),
        .I1(vga_to_hdmi_i_428_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_429_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_430_n_0),
        .O(vga_to_hdmi_i_176_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1760
       (.I0(\mem_reg[55]_55 [28]),
        .I1(\mem_reg[54]_54 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[52]_52 [28]),
        .O(vga_to_hdmi_i_1760_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1761
       (.I0(\mem_reg[59]_59 [28]),
        .I1(\mem_reg[58]_58 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[56]_56 [28]),
        .O(vga_to_hdmi_i_1761_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1762
       (.I0(\mem_reg[63]_63 [28]),
        .I1(\mem_reg[62]_62 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[60]_60 [28]),
        .O(vga_to_hdmi_i_1762_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1763
       (.I0(\mem_reg[35]_35 [28]),
        .I1(\mem_reg[34]_34 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[32]_32 [28]),
        .O(vga_to_hdmi_i_1763_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1764
       (.I0(\mem_reg[39]_39 [28]),
        .I1(\mem_reg[38]_38 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[36]_36 [28]),
        .O(vga_to_hdmi_i_1764_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1765
       (.I0(\mem_reg[43]_43 [28]),
        .I1(\mem_reg[42]_42 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[40]_40 [28]),
        .O(vga_to_hdmi_i_1765_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1766
       (.I0(\mem_reg[47]_47 [28]),
        .I1(\mem_reg[46]_46 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[44]_44 [28]),
        .O(vga_to_hdmi_i_1766_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1767
       (.I0(\mem_reg[19]_19 [28]),
        .I1(\mem_reg[18]_18 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[16]_16 [28]),
        .O(vga_to_hdmi_i_1767_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1768
       (.I0(\mem_reg[23]_23 [28]),
        .I1(\mem_reg[22]_22 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[20]_20 [28]),
        .O(vga_to_hdmi_i_1768_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1769
       (.I0(\mem_reg[27]_27 [28]),
        .I1(\mem_reg[26]_26 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[24]_24 [28]),
        .O(vga_to_hdmi_i_1769_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_177
       (.I0(\mem_reg[99]_99 [10]),
        .I1(\mem_reg[98]_98 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[96]_96 [10]),
        .O(vga_to_hdmi_i_177_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1770
       (.I0(\mem_reg[31]_31 [28]),
        .I1(\mem_reg[30]_30 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[28]_28 [28]),
        .O(vga_to_hdmi_i_1770_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1771
       (.I0(\mem_reg[3]_3 [28]),
        .I1(\mem_reg[2]_2 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[0]_0 [28]),
        .O(vga_to_hdmi_i_1771_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1772
       (.I0(\mem_reg[7]_7 [28]),
        .I1(\mem_reg[6]_6 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[4]_4 [28]),
        .O(vga_to_hdmi_i_1772_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1773
       (.I0(\mem_reg[11]_11 [28]),
        .I1(\mem_reg[10]_10 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[8]_8 [28]),
        .O(vga_to_hdmi_i_1773_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1774
       (.I0(\mem_reg[15]_15 [28]),
        .I1(\mem_reg[14]_14 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[12]_12 [28]),
        .O(vga_to_hdmi_i_1774_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1775
       (.I0(\mem_reg[51]_51 [20]),
        .I1(\mem_reg[50]_50 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[48]_48 [20]),
        .O(vga_to_hdmi_i_1775_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1776
       (.I0(\mem_reg[55]_55 [20]),
        .I1(\mem_reg[54]_54 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[52]_52 [20]),
        .O(vga_to_hdmi_i_1776_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1777
       (.I0(\mem_reg[59]_59 [20]),
        .I1(\mem_reg[58]_58 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[56]_56 [20]),
        .O(vga_to_hdmi_i_1777_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1778
       (.I0(\mem_reg[63]_63 [20]),
        .I1(\mem_reg[62]_62 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[60]_60 [20]),
        .O(vga_to_hdmi_i_1778_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1779
       (.I0(\mem_reg[35]_35 [20]),
        .I1(\mem_reg[34]_34 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[32]_32 [20]),
        .O(vga_to_hdmi_i_1779_n_0));
  MUXF8 vga_to_hdmi_i_178
       (.I0(vga_to_hdmi_i_432_n_0),
        .I1(vga_to_hdmi_i_433_n_0),
        .O(vga_to_hdmi_i_178_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1780
       (.I0(\mem_reg[39]_39 [20]),
        .I1(\mem_reg[38]_38 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[36]_36 [20]),
        .O(vga_to_hdmi_i_1780_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1781
       (.I0(\mem_reg[43]_43 [20]),
        .I1(\mem_reg[42]_42 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[40]_40 [20]),
        .O(vga_to_hdmi_i_1781_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1782
       (.I0(\mem_reg[47]_47 [20]),
        .I1(\mem_reg[46]_46 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[44]_44 [20]),
        .O(vga_to_hdmi_i_1782_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1783
       (.I0(\mem_reg[19]_19 [20]),
        .I1(\mem_reg[18]_18 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[16]_16 [20]),
        .O(vga_to_hdmi_i_1783_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1784
       (.I0(\mem_reg[23]_23 [20]),
        .I1(\mem_reg[22]_22 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[20]_20 [20]),
        .O(vga_to_hdmi_i_1784_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1785
       (.I0(\mem_reg[27]_27 [20]),
        .I1(\mem_reg[26]_26 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[24]_24 [20]),
        .O(vga_to_hdmi_i_1785_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1786
       (.I0(\mem_reg[31]_31 [20]),
        .I1(\mem_reg[30]_30 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[28]_28 [20]),
        .O(vga_to_hdmi_i_1786_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1787
       (.I0(\mem_reg[3]_3 [20]),
        .I1(\mem_reg[2]_2 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[0]_0 [20]),
        .O(vga_to_hdmi_i_1787_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1788
       (.I0(\mem_reg[7]_7 [20]),
        .I1(\mem_reg[6]_6 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[4]_4 [20]),
        .O(vga_to_hdmi_i_1788_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1789
       (.I0(\mem_reg[11]_11 [20]),
        .I1(\mem_reg[10]_10 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[8]_8 [20]),
        .O(vga_to_hdmi_i_1789_n_0));
  MUXF8 vga_to_hdmi_i_179
       (.I0(vga_to_hdmi_i_434_n_0),
        .I1(vga_to_hdmi_i_435_n_0),
        .O(vga_to_hdmi_i_179_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1790
       (.I0(\mem_reg[15]_15 [20]),
        .I1(\mem_reg[14]_14 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[12]_12 [20]),
        .O(vga_to_hdmi_i_1790_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1791
       (.I0(\mem_reg[51]_51 [11]),
        .I1(\mem_reg[50]_50 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[48]_48 [11]),
        .O(vga_to_hdmi_i_1791_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1792
       (.I0(\mem_reg[55]_55 [11]),
        .I1(\mem_reg[54]_54 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[52]_52 [11]),
        .O(vga_to_hdmi_i_1792_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1793
       (.I0(\mem_reg[59]_59 [11]),
        .I1(\mem_reg[58]_58 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[56]_56 [11]),
        .O(vga_to_hdmi_i_1793_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1794
       (.I0(\mem_reg[63]_63 [11]),
        .I1(\mem_reg[62]_62 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[60]_60 [11]),
        .O(vga_to_hdmi_i_1794_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1795
       (.I0(\mem_reg[35]_35 [11]),
        .I1(\mem_reg[34]_34 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[32]_32 [11]),
        .O(vga_to_hdmi_i_1795_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1796
       (.I0(\mem_reg[39]_39 [11]),
        .I1(\mem_reg[38]_38 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[36]_36 [11]),
        .O(vga_to_hdmi_i_1796_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1797
       (.I0(\mem_reg[43]_43 [11]),
        .I1(\mem_reg[42]_42 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[40]_40 [11]),
        .O(vga_to_hdmi_i_1797_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1798
       (.I0(\mem_reg[47]_47 [11]),
        .I1(\mem_reg[46]_46 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[44]_44 [11]),
        .O(vga_to_hdmi_i_1798_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1799
       (.I0(\mem_reg[19]_19 [11]),
        .I1(\mem_reg[18]_18 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[16]_16 [11]),
        .O(vga_to_hdmi_i_1799_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_18
       (.I0(\color_instance/mem_reg [15]),
        .I1(\color_instance/mem_reg [7]),
        .I2(\color_instance/mem_reg [31]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [23]),
        .O(vga_to_hdmi_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_180
       (.I0(vga_to_hdmi_i_436_n_0),
        .I1(vga_to_hdmi_i_437_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_438_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_439_n_0),
        .O(vga_to_hdmi_i_180_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1800
       (.I0(\mem_reg[23]_23 [11]),
        .I1(\mem_reg[22]_22 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[20]_20 [11]),
        .O(vga_to_hdmi_i_1800_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1801
       (.I0(\mem_reg[27]_27 [11]),
        .I1(\mem_reg[26]_26 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[24]_24 [11]),
        .O(vga_to_hdmi_i_1801_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1802
       (.I0(\mem_reg[31]_31 [11]),
        .I1(\mem_reg[30]_30 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[28]_28 [11]),
        .O(vga_to_hdmi_i_1802_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1803
       (.I0(\mem_reg[3]_3 [11]),
        .I1(\mem_reg[2]_2 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[0]_0 [11]),
        .O(vga_to_hdmi_i_1803_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1804
       (.I0(\mem_reg[7]_7 [11]),
        .I1(\mem_reg[6]_6 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[4]_4 [11]),
        .O(vga_to_hdmi_i_1804_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1805
       (.I0(\mem_reg[11]_11 [11]),
        .I1(\mem_reg[10]_10 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[8]_8 [11]),
        .O(vga_to_hdmi_i_1805_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1806
       (.I0(\mem_reg[15]_15 [11]),
        .I1(\mem_reg[14]_14 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[12]_12 [11]),
        .O(vga_to_hdmi_i_1806_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1807
       (.I0(\mem_reg[51]_51 [3]),
        .I1(\mem_reg[50]_50 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[48]_48 [3]),
        .O(vga_to_hdmi_i_1807_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1808
       (.I0(\mem_reg[55]_55 [3]),
        .I1(\mem_reg[54]_54 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[52]_52 [3]),
        .O(vga_to_hdmi_i_1808_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1809
       (.I0(\mem_reg[59]_59 [3]),
        .I1(\mem_reg[58]_58 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[56]_56 [3]),
        .O(vga_to_hdmi_i_1809_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_181
       (.I0(\mem_reg[99]_99 [2]),
        .I1(\mem_reg[98]_98 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[96]_96 [2]),
        .O(vga_to_hdmi_i_181_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1810
       (.I0(\mem_reg[63]_63 [3]),
        .I1(\mem_reg[62]_62 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[60]_60 [3]),
        .O(vga_to_hdmi_i_1810_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1811
       (.I0(\mem_reg[35]_35 [3]),
        .I1(\mem_reg[34]_34 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[32]_32 [3]),
        .O(vga_to_hdmi_i_1811_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1812
       (.I0(\mem_reg[39]_39 [3]),
        .I1(\mem_reg[38]_38 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[36]_36 [3]),
        .O(vga_to_hdmi_i_1812_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1813
       (.I0(\mem_reg[43]_43 [3]),
        .I1(\mem_reg[42]_42 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[40]_40 [3]),
        .O(vga_to_hdmi_i_1813_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1814
       (.I0(\mem_reg[47]_47 [3]),
        .I1(\mem_reg[46]_46 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[44]_44 [3]),
        .O(vga_to_hdmi_i_1814_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1815
       (.I0(\mem_reg[19]_19 [3]),
        .I1(\mem_reg[18]_18 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[16]_16 [3]),
        .O(vga_to_hdmi_i_1815_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1816
       (.I0(\mem_reg[23]_23 [3]),
        .I1(\mem_reg[22]_22 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[20]_20 [3]),
        .O(vga_to_hdmi_i_1816_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1817
       (.I0(\mem_reg[27]_27 [3]),
        .I1(\mem_reg[26]_26 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[24]_24 [3]),
        .O(vga_to_hdmi_i_1817_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1818
       (.I0(\mem_reg[31]_31 [3]),
        .I1(\mem_reg[30]_30 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[28]_28 [3]),
        .O(vga_to_hdmi_i_1818_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1819
       (.I0(\mem_reg[3]_3 [3]),
        .I1(\mem_reg[2]_2 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[0]_0 [3]),
        .O(vga_to_hdmi_i_1819_n_0));
  MUXF8 vga_to_hdmi_i_182
       (.I0(vga_to_hdmi_i_440_n_0),
        .I1(vga_to_hdmi_i_441_n_0),
        .O(vga_to_hdmi_i_182_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1820
       (.I0(\mem_reg[7]_7 [3]),
        .I1(\mem_reg[6]_6 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[4]_4 [3]),
        .O(vga_to_hdmi_i_1820_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1821
       (.I0(\mem_reg[11]_11 [3]),
        .I1(\mem_reg[10]_10 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[8]_8 [3]),
        .O(vga_to_hdmi_i_1821_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1822
       (.I0(\mem_reg[15]_15 [3]),
        .I1(\mem_reg[14]_14 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[12]_12 [3]),
        .O(vga_to_hdmi_i_1822_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1823
       (.I0(\mem_reg[51]_51 [27]),
        .I1(\mem_reg[50]_50 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[48]_48 [27]),
        .O(vga_to_hdmi_i_1823_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1824
       (.I0(\mem_reg[55]_55 [27]),
        .I1(\mem_reg[54]_54 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[52]_52 [27]),
        .O(vga_to_hdmi_i_1824_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1825
       (.I0(\mem_reg[59]_59 [27]),
        .I1(\mem_reg[58]_58 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[56]_56 [27]),
        .O(vga_to_hdmi_i_1825_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1826
       (.I0(\mem_reg[63]_63 [27]),
        .I1(\mem_reg[62]_62 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[60]_60 [27]),
        .O(vga_to_hdmi_i_1826_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1827
       (.I0(\mem_reg[35]_35 [27]),
        .I1(\mem_reg[34]_34 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[32]_32 [27]),
        .O(vga_to_hdmi_i_1827_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1828
       (.I0(\mem_reg[39]_39 [27]),
        .I1(\mem_reg[38]_38 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[36]_36 [27]),
        .O(vga_to_hdmi_i_1828_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1829
       (.I0(\mem_reg[43]_43 [27]),
        .I1(\mem_reg[42]_42 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[40]_40 [27]),
        .O(vga_to_hdmi_i_1829_n_0));
  MUXF8 vga_to_hdmi_i_183
       (.I0(vga_to_hdmi_i_442_n_0),
        .I1(vga_to_hdmi_i_443_n_0),
        .O(vga_to_hdmi_i_183_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1830
       (.I0(\mem_reg[47]_47 [27]),
        .I1(\mem_reg[46]_46 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[44]_44 [27]),
        .O(vga_to_hdmi_i_1830_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1831
       (.I0(\mem_reg[19]_19 [27]),
        .I1(\mem_reg[18]_18 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[16]_16 [27]),
        .O(vga_to_hdmi_i_1831_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1832
       (.I0(\mem_reg[23]_23 [27]),
        .I1(\mem_reg[22]_22 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[20]_20 [27]),
        .O(vga_to_hdmi_i_1832_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1833
       (.I0(\mem_reg[27]_27 [27]),
        .I1(\mem_reg[26]_26 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[24]_24 [27]),
        .O(vga_to_hdmi_i_1833_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1834
       (.I0(\mem_reg[31]_31 [27]),
        .I1(\mem_reg[30]_30 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[28]_28 [27]),
        .O(vga_to_hdmi_i_1834_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1835
       (.I0(\mem_reg[3]_3 [27]),
        .I1(\mem_reg[2]_2 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[0]_0 [27]),
        .O(vga_to_hdmi_i_1835_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1836
       (.I0(\mem_reg[7]_7 [27]),
        .I1(\mem_reg[6]_6 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[4]_4 [27]),
        .O(vga_to_hdmi_i_1836_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1837
       (.I0(\mem_reg[11]_11 [27]),
        .I1(\mem_reg[10]_10 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[8]_8 [27]),
        .O(vga_to_hdmi_i_1837_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1838
       (.I0(\mem_reg[15]_15 [27]),
        .I1(\mem_reg[14]_14 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[12]_12 [27]),
        .O(vga_to_hdmi_i_1838_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1839
       (.I0(\mem_reg[51]_51 [19]),
        .I1(\mem_reg[50]_50 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[49]_49 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[48]_48 [19]),
        .O(vga_to_hdmi_i_1839_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_184
       (.I0(vga_to_hdmi_i_444_n_0),
        .I1(vga_to_hdmi_i_445_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_446_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_447_n_0),
        .O(vga_to_hdmi_i_184_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1840
       (.I0(\mem_reg[55]_55 [19]),
        .I1(\mem_reg[54]_54 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[53]_53 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[52]_52 [19]),
        .O(vga_to_hdmi_i_1840_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1841
       (.I0(\mem_reg[59]_59 [19]),
        .I1(\mem_reg[58]_58 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[57]_57 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[56]_56 [19]),
        .O(vga_to_hdmi_i_1841_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1842
       (.I0(\mem_reg[63]_63 [19]),
        .I1(\mem_reg[62]_62 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[61]_61 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[60]_60 [19]),
        .O(vga_to_hdmi_i_1842_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1843
       (.I0(\mem_reg[35]_35 [19]),
        .I1(\mem_reg[34]_34 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[33]_33 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[32]_32 [19]),
        .O(vga_to_hdmi_i_1843_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1844
       (.I0(\mem_reg[39]_39 [19]),
        .I1(\mem_reg[38]_38 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[37]_37 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[36]_36 [19]),
        .O(vga_to_hdmi_i_1844_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1845
       (.I0(\mem_reg[43]_43 [19]),
        .I1(\mem_reg[42]_42 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[41]_41 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[40]_40 [19]),
        .O(vga_to_hdmi_i_1845_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1846
       (.I0(\mem_reg[47]_47 [19]),
        .I1(\mem_reg[46]_46 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[45]_45 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[44]_44 [19]),
        .O(vga_to_hdmi_i_1846_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1847
       (.I0(\mem_reg[19]_19 [19]),
        .I1(\mem_reg[18]_18 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[17]_17 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[16]_16 [19]),
        .O(vga_to_hdmi_i_1847_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1848
       (.I0(\mem_reg[23]_23 [19]),
        .I1(\mem_reg[22]_22 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[21]_21 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[20]_20 [19]),
        .O(vga_to_hdmi_i_1848_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1849
       (.I0(\mem_reg[27]_27 [19]),
        .I1(\mem_reg[26]_26 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[25]_25 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[24]_24 [19]),
        .O(vga_to_hdmi_i_1849_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_185
       (.I0(\mem_reg[99]_99 [26]),
        .I1(\mem_reg[98]_98 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[96]_96 [26]),
        .O(vga_to_hdmi_i_185_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1850
       (.I0(\mem_reg[31]_31 [19]),
        .I1(\mem_reg[30]_30 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[29]_29 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[28]_28 [19]),
        .O(vga_to_hdmi_i_1850_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1851
       (.I0(\mem_reg[3]_3 [19]),
        .I1(\mem_reg[2]_2 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[1]_1 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[0]_0 [19]),
        .O(vga_to_hdmi_i_1851_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1852
       (.I0(\mem_reg[7]_7 [19]),
        .I1(\mem_reg[6]_6 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[5]_5 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[4]_4 [19]),
        .O(vga_to_hdmi_i_1852_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1853
       (.I0(\mem_reg[11]_11 [19]),
        .I1(\mem_reg[10]_10 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[9]_9 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[8]_8 [19]),
        .O(vga_to_hdmi_i_1853_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_1854
       (.I0(\mem_reg[15]_15 [19]),
        .I1(\mem_reg[14]_14 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[13]_13 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[12]_12 [19]),
        .O(vga_to_hdmi_i_1854_n_0));
  MUXF8 vga_to_hdmi_i_186
       (.I0(vga_to_hdmi_i_448_n_0),
        .I1(vga_to_hdmi_i_449_n_0),
        .O(vga_to_hdmi_i_186_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_187
       (.I0(vga_to_hdmi_i_450_n_0),
        .I1(vga_to_hdmi_i_451_n_0),
        .O(vga_to_hdmi_i_187_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_188
       (.I0(vga_to_hdmi_i_452_n_0),
        .I1(vga_to_hdmi_i_453_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_454_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_455_n_0),
        .O(vga_to_hdmi_i_188_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_189
       (.I0(\mem_reg[99]_99 [18]),
        .I1(\mem_reg[98]_98 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[96]_96 [18]),
        .O(vga_to_hdmi_i_189_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    vga_to_hdmi_i_19
       (.I0(vga_to_hdmi_i_24_n_0),
        .I1(vga_to_hdmi_i_52_n_0),
        .I2(vga_to_hdmi_i_53_n_0),
        .O(vga_to_hdmi_i_19_n_0));
  MUXF8 vga_to_hdmi_i_190
       (.I0(vga_to_hdmi_i_456_n_0),
        .I1(vga_to_hdmi_i_457_n_0),
        .O(vga_to_hdmi_i_190_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_191
       (.I0(vga_to_hdmi_i_458_n_0),
        .I1(vga_to_hdmi_i_459_n_0),
        .O(vga_to_hdmi_i_191_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'h8AAAFFFF8AAA0000)) 
    vga_to_hdmi_i_2
       (.I0(vga_to_hdmi_i_7_n_0),
        .I1(vga_to_hdmi_i_8_n_0),
        .I2(Red1),
        .I3(p_1_in__0),
        .I4(addr0),
        .I5(\srl[31].srl16_i ),
        .O(red));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_20
       (.I0(\color_instance/mem_reg [8]),
        .I1(\color_instance/mem_reg [0]),
        .I2(\color_instance/mem_reg [24]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [16]),
        .O(vga_to_hdmi_i_20_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_21
       (.I0(\color_instance/mem_reg [9]),
        .I1(\color_instance/mem_reg [1]),
        .I2(\color_instance/mem_reg [25]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [17]),
        .O(vga_to_hdmi_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_to_hdmi_i_22
       (.I0(vga_to_hdmi_i_16_n_0),
        .I1(vga_to_hdmi_i_18_n_0),
        .I2(vga_to_hdmi_i_53_n_0),
        .I3(vga_to_hdmi_i_52_n_0),
        .I4(vga_to_hdmi_i_15_n_0),
        .I5(vga_to_hdmi_i_24_n_0),
        .O(vga_to_hdmi_i_22_n_0));
  MUXF8 vga_to_hdmi_i_221
       (.I0(vga_to_hdmi_i_489_n_0),
        .I1(vga_to_hdmi_i_490_n_0),
        .O(vga_to_hdmi_i_221_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_222
       (.I0(vga_to_hdmi_i_491_n_0),
        .I1(vga_to_hdmi_i_492_n_0),
        .O(vga_to_hdmi_i_222_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_224
       (.I0(vga_to_hdmi_i_496_n_0),
        .I1(vga_to_hdmi_i_497_n_0),
        .O(vga_to_hdmi_i_224_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_226
       (.I0(vga_to_hdmi_i_505_n_0),
        .I1(vga_to_hdmi_i_506_n_0),
        .O(vga_to_hdmi_i_226_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_228
       (.I0(vga_to_hdmi_i_512_n_0),
        .I1(vga_to_hdmi_i_513_n_0),
        .O(vga_to_hdmi_i_228_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_229
       (.I0(vga_to_hdmi_i_514_n_0),
        .I1(vga_to_hdmi_i_515_n_0),
        .O(vga_to_hdmi_i_229_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    vga_to_hdmi_i_23
       (.I0(vga_to_hdmi_i_15_n_0),
        .I1(vga_to_hdmi_i_52_n_0),
        .I2(vga_to_hdmi_i_53_n_0),
        .I3(vga_to_hdmi_i_18_n_0),
        .I4(vga_to_hdmi_i_16_n_0),
        .O(vga_to_hdmi_i_23_n_0));
  MUXF7 vga_to_hdmi_i_230
       (.I0(vga_to_hdmi_i_516_n_0),
        .I1(vga_to_hdmi_i_517_n_0),
        .O(vga_to_hdmi_i_230_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_231
       (.I0(vga_to_hdmi_i_518_n_0),
        .I1(vga_to_hdmi_i_519_n_0),
        .O(vga_to_hdmi_i_231_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_232
       (.I0(vga_to_hdmi_i_520_n_0),
        .I1(vga_to_hdmi_i_521_n_0),
        .O(vga_to_hdmi_i_232_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_233
       (.I0(vga_to_hdmi_i_522_n_0),
        .I1(vga_to_hdmi_i_523_n_0),
        .O(vga_to_hdmi_i_233_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_234
       (.I0(vga_to_hdmi_i_524_n_0),
        .I1(vga_to_hdmi_i_525_n_0),
        .O(vga_to_hdmi_i_234_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_235
       (.I0(vga_to_hdmi_i_526_n_0),
        .I1(vga_to_hdmi_i_527_n_0),
        .O(vga_to_hdmi_i_235_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_236
       (.I0(vga_to_hdmi_i_528_n_0),
        .I1(vga_to_hdmi_i_529_n_0),
        .O(vga_to_hdmi_i_236_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_237
       (.I0(vga_to_hdmi_i_530_n_0),
        .I1(vga_to_hdmi_i_531_n_0),
        .O(vga_to_hdmi_i_237_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_238
       (.I0(vga_to_hdmi_i_532_n_0),
        .I1(vga_to_hdmi_i_533_n_0),
        .O(vga_to_hdmi_i_238_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_239
       (.I0(vga_to_hdmi_i_534_n_0),
        .I1(vga_to_hdmi_i_535_n_0),
        .O(vga_to_hdmi_i_239_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_24
       (.I0(\color_instance/mem_reg [10]),
        .I1(\color_instance/mem_reg [2]),
        .I2(\color_instance/mem_reg [26]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [18]),
        .O(vga_to_hdmi_i_24_n_0));
  MUXF8 vga_to_hdmi_i_240
       (.I0(vga_to_hdmi_i_536_n_0),
        .I1(vga_to_hdmi_i_537_n_0),
        .O(vga_to_hdmi_i_240_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_241
       (.I0(vga_to_hdmi_i_538_n_0),
        .I1(vga_to_hdmi_i_539_n_0),
        .O(vga_to_hdmi_i_241_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_242
       (.I0(vga_to_hdmi_i_540_n_0),
        .I1(vga_to_hdmi_i_541_n_0),
        .O(vga_to_hdmi_i_242_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_243
       (.I0(vga_to_hdmi_i_542_n_0),
        .I1(vga_to_hdmi_i_543_n_0),
        .O(vga_to_hdmi_i_243_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_244
       (.I0(vga_to_hdmi_i_544_n_0),
        .I1(vga_to_hdmi_i_545_n_0),
        .O(vga_to_hdmi_i_244_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_245
       (.I0(vga_to_hdmi_i_546_n_0),
        .I1(vga_to_hdmi_i_547_n_0),
        .O(vga_to_hdmi_i_245_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_246
       (.I0(vga_to_hdmi_i_548_n_0),
        .I1(vga_to_hdmi_i_549_n_0),
        .O(vga_to_hdmi_i_246_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_247
       (.I0(vga_to_hdmi_i_550_n_0),
        .I1(vga_to_hdmi_i_551_n_0),
        .O(vga_to_hdmi_i_247_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_255
       (.I0(vga_to_hdmi_i_564_n_0),
        .I1(vga_to_hdmi_i_565_n_0),
        .O(vga_to_hdmi_i_255_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_256
       (.I0(vga_to_hdmi_i_566_n_0),
        .I1(vga_to_hdmi_i_567_n_0),
        .O(vga_to_hdmi_i_256_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_257
       (.I0(vga_to_hdmi_i_568_n_0),
        .I1(vga_to_hdmi_i_569_n_0),
        .O(vga_to_hdmi_i_257_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_258
       (.I0(vga_to_hdmi_i_570_n_0),
        .I1(vga_to_hdmi_i_571_n_0),
        .O(vga_to_hdmi_i_258_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_259
       (.I0(vga_to_hdmi_i_572_n_0),
        .I1(vga_to_hdmi_i_573_n_0),
        .O(vga_to_hdmi_i_259_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_260
       (.I0(vga_to_hdmi_i_574_n_0),
        .I1(vga_to_hdmi_i_575_n_0),
        .O(vga_to_hdmi_i_260_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_261
       (.I0(vga_to_hdmi_i_576_n_0),
        .I1(vga_to_hdmi_i_577_n_0),
        .O(vga_to_hdmi_i_261_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_262
       (.I0(vga_to_hdmi_i_578_n_0),
        .I1(vga_to_hdmi_i_579_n_0),
        .O(vga_to_hdmi_i_262_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_263
       (.I0(vga_to_hdmi_i_580_n_0),
        .I1(vga_to_hdmi_i_581_n_0),
        .O(vga_to_hdmi_i_263_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_264
       (.I0(vga_to_hdmi_i_582_n_0),
        .I1(vga_to_hdmi_i_583_n_0),
        .O(vga_to_hdmi_i_264_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_265
       (.I0(vga_to_hdmi_i_584_n_0),
        .I1(vga_to_hdmi_i_585_n_0),
        .O(vga_to_hdmi_i_265_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_266
       (.I0(vga_to_hdmi_i_586_n_0),
        .I1(vga_to_hdmi_i_587_n_0),
        .O(vga_to_hdmi_i_266_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_268
       (.I0(vga_to_hdmi_i_588_n_0),
        .I1(vga_to_hdmi_i_589_n_0),
        .O(vga_to_hdmi_i_268_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_269
       (.I0(vga_to_hdmi_i_590_n_0),
        .I1(vga_to_hdmi_i_591_n_0),
        .O(vga_to_hdmi_i_269_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_270
       (.I0(vga_to_hdmi_i_592_n_0),
        .I1(vga_to_hdmi_i_593_n_0),
        .O(vga_to_hdmi_i_270_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_271
       (.I0(vga_to_hdmi_i_594_n_0),
        .I1(vga_to_hdmi_i_595_n_0),
        .O(vga_to_hdmi_i_271_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_272
       (.I0(vga_to_hdmi_i_596_n_0),
        .I1(vga_to_hdmi_i_597_n_0),
        .O(vga_to_hdmi_i_272_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_273
       (.I0(vga_to_hdmi_i_598_n_0),
        .I1(vga_to_hdmi_i_599_n_0),
        .O(vga_to_hdmi_i_273_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_274
       (.I0(vga_to_hdmi_i_600_n_0),
        .I1(vga_to_hdmi_i_601_n_0),
        .O(vga_to_hdmi_i_274_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_275
       (.I0(vga_to_hdmi_i_602_n_0),
        .I1(vga_to_hdmi_i_603_n_0),
        .O(vga_to_hdmi_i_275_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_276
       (.I0(vga_to_hdmi_i_604_n_0),
        .I1(vga_to_hdmi_i_605_n_0),
        .O(vga_to_hdmi_i_276_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_277
       (.I0(vga_to_hdmi_i_606_n_0),
        .I1(vga_to_hdmi_i_607_n_0),
        .O(vga_to_hdmi_i_277_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_278
       (.I0(vga_to_hdmi_i_608_n_0),
        .I1(vga_to_hdmi_i_609_n_0),
        .O(vga_to_hdmi_i_278_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_279
       (.I0(vga_to_hdmi_i_610_n_0),
        .I1(vga_to_hdmi_i_611_n_0),
        .O(vga_to_hdmi_i_279_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_280
       (.I0(vga_to_hdmi_i_612_n_0),
        .I1(vga_to_hdmi_i_613_n_0),
        .O(vga_to_hdmi_i_280_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_281
       (.I0(vga_to_hdmi_i_614_n_0),
        .I1(vga_to_hdmi_i_615_n_0),
        .O(vga_to_hdmi_i_281_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_282
       (.I0(vga_to_hdmi_i_616_n_0),
        .I1(vga_to_hdmi_i_617_n_0),
        .O(vga_to_hdmi_i_282_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_283
       (.I0(vga_to_hdmi_i_618_n_0),
        .I1(vga_to_hdmi_i_619_n_0),
        .O(vga_to_hdmi_i_283_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_284
       (.I0(vga_to_hdmi_i_620_n_0),
        .I1(vga_to_hdmi_i_621_n_0),
        .O(vga_to_hdmi_i_284_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_285
       (.I0(vga_to_hdmi_i_622_n_0),
        .I1(vga_to_hdmi_i_623_n_0),
        .O(vga_to_hdmi_i_285_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_286
       (.I0(vga_to_hdmi_i_624_n_0),
        .I1(vga_to_hdmi_i_625_n_0),
        .O(vga_to_hdmi_i_286_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_287
       (.I0(vga_to_hdmi_i_626_n_0),
        .I1(vga_to_hdmi_i_627_n_0),
        .O(vga_to_hdmi_i_287_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_288
       (.I0(vga_to_hdmi_i_628_n_0),
        .I1(vga_to_hdmi_i_629_n_0),
        .O(vga_to_hdmi_i_288_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_289
       (.I0(vga_to_hdmi_i_630_n_0),
        .I1(vga_to_hdmi_i_631_n_0),
        .O(vga_to_hdmi_i_289_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_290
       (.I0(vga_to_hdmi_i_632_n_0),
        .I1(vga_to_hdmi_i_633_n_0),
        .O(vga_to_hdmi_i_290_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_291
       (.I0(vga_to_hdmi_i_634_n_0),
        .I1(vga_to_hdmi_i_635_n_0),
        .O(vga_to_hdmi_i_291_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_292
       (.I0(vga_to_hdmi_i_636_n_0),
        .I1(vga_to_hdmi_i_637_n_0),
        .O(vga_to_hdmi_i_292_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_293
       (.I0(vga_to_hdmi_i_638_n_0),
        .I1(vga_to_hdmi_i_639_n_0),
        .O(vga_to_hdmi_i_293_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_294
       (.I0(vga_to_hdmi_i_640_n_0),
        .I1(vga_to_hdmi_i_641_n_0),
        .O(vga_to_hdmi_i_294_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_295
       (.I0(vga_to_hdmi_i_642_n_0),
        .I1(vga_to_hdmi_i_643_n_0),
        .O(vga_to_hdmi_i_295_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_296
       (.I0(vga_to_hdmi_i_644_n_0),
        .I1(vga_to_hdmi_i_645_n_0),
        .O(vga_to_hdmi_i_296_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_297
       (.I0(vga_to_hdmi_i_646_n_0),
        .I1(vga_to_hdmi_i_647_n_0),
        .O(vga_to_hdmi_i_297_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_298
       (.I0(vga_to_hdmi_i_648_n_0),
        .I1(vga_to_hdmi_i_649_n_0),
        .O(vga_to_hdmi_i_298_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_299
       (.I0(vga_to_hdmi_i_650_n_0),
        .I1(vga_to_hdmi_i_651_n_0),
        .O(vga_to_hdmi_i_299_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'h0000FF00BFBFFF00)) 
    vga_to_hdmi_i_3
       (.I0(Red13_out),
        .I1(Red1),
        .I2(p_1_in__0),
        .I3(\srl[31].srl16_i ),
        .I4(addr0),
        .I5(Red15_out),
        .O(green));
  MUXF7 vga_to_hdmi_i_301
       (.I0(vga_to_hdmi_i_652_n_0),
        .I1(vga_to_hdmi_i_653_n_0),
        .O(vga_to_hdmi_i_301_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_302
       (.I0(vga_to_hdmi_i_654_n_0),
        .I1(vga_to_hdmi_i_655_n_0),
        .O(vga_to_hdmi_i_302_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_303
       (.I0(vga_to_hdmi_i_656_n_0),
        .I1(vga_to_hdmi_i_657_n_0),
        .O(vga_to_hdmi_i_303_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_304
       (.I0(vga_to_hdmi_i_658_n_0),
        .I1(vga_to_hdmi_i_659_n_0),
        .O(vga_to_hdmi_i_304_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_305
       (.I0(vga_to_hdmi_i_660_n_0),
        .I1(vga_to_hdmi_i_661_n_0),
        .O(vga_to_hdmi_i_305_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_306
       (.I0(vga_to_hdmi_i_662_n_0),
        .I1(vga_to_hdmi_i_663_n_0),
        .O(vga_to_hdmi_i_306_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_307
       (.I0(vga_to_hdmi_i_664_n_0),
        .I1(vga_to_hdmi_i_665_n_0),
        .O(vga_to_hdmi_i_307_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_308
       (.I0(vga_to_hdmi_i_666_n_0),
        .I1(vga_to_hdmi_i_667_n_0),
        .O(vga_to_hdmi_i_308_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_309
       (.I0(vga_to_hdmi_i_668_n_0),
        .I1(vga_to_hdmi_i_669_n_0),
        .O(vga_to_hdmi_i_309_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_310
       (.I0(vga_to_hdmi_i_670_n_0),
        .I1(vga_to_hdmi_i_671_n_0),
        .O(vga_to_hdmi_i_310_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_311
       (.I0(vga_to_hdmi_i_672_n_0),
        .I1(vga_to_hdmi_i_673_n_0),
        .O(vga_to_hdmi_i_311_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_312
       (.I0(vga_to_hdmi_i_674_n_0),
        .I1(vga_to_hdmi_i_675_n_0),
        .O(vga_to_hdmi_i_312_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_313
       (.I0(vga_to_hdmi_i_676_n_0),
        .I1(vga_to_hdmi_i_677_n_0),
        .O(vga_to_hdmi_i_313_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_314
       (.I0(vga_to_hdmi_i_678_n_0),
        .I1(vga_to_hdmi_i_679_n_0),
        .O(vga_to_hdmi_i_314_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_315
       (.I0(vga_to_hdmi_i_680_n_0),
        .I1(vga_to_hdmi_i_681_n_0),
        .O(vga_to_hdmi_i_315_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_316
       (.I0(vga_to_hdmi_i_682_n_0),
        .I1(vga_to_hdmi_i_683_n_0),
        .O(vga_to_hdmi_i_316_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_317
       (.I0(vga_to_hdmi_i_684_n_0),
        .I1(vga_to_hdmi_i_685_n_0),
        .O(vga_to_hdmi_i_317_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_318
       (.I0(vga_to_hdmi_i_686_n_0),
        .I1(vga_to_hdmi_i_687_n_0),
        .O(vga_to_hdmi_i_318_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_319
       (.I0(vga_to_hdmi_i_688_n_0),
        .I1(vga_to_hdmi_i_689_n_0),
        .O(vga_to_hdmi_i_319_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_320
       (.I0(vga_to_hdmi_i_690_n_0),
        .I1(vga_to_hdmi_i_691_n_0),
        .O(vga_to_hdmi_i_320_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_321
       (.I0(vga_to_hdmi_i_692_n_0),
        .I1(vga_to_hdmi_i_693_n_0),
        .O(vga_to_hdmi_i_321_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_322
       (.I0(vga_to_hdmi_i_694_n_0),
        .I1(vga_to_hdmi_i_695_n_0),
        .O(vga_to_hdmi_i_322_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_323
       (.I0(vga_to_hdmi_i_696_n_0),
        .I1(vga_to_hdmi_i_697_n_0),
        .O(vga_to_hdmi_i_323_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_324
       (.I0(vga_to_hdmi_i_698_n_0),
        .I1(vga_to_hdmi_i_699_n_0),
        .O(vga_to_hdmi_i_324_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_325
       (.I0(vga_to_hdmi_i_700_n_0),
        .I1(vga_to_hdmi_i_701_n_0),
        .O(vga_to_hdmi_i_325_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_326
       (.I0(vga_to_hdmi_i_702_n_0),
        .I1(vga_to_hdmi_i_703_n_0),
        .O(vga_to_hdmi_i_326_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_327
       (.I0(vga_to_hdmi_i_704_n_0),
        .I1(vga_to_hdmi_i_705_n_0),
        .O(vga_to_hdmi_i_327_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_328
       (.I0(vga_to_hdmi_i_706_n_0),
        .I1(vga_to_hdmi_i_707_n_0),
        .O(vga_to_hdmi_i_328_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_329
       (.I0(vga_to_hdmi_i_708_n_0),
        .I1(vga_to_hdmi_i_709_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_710_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_711_n_0),
        .O(vga_to_hdmi_i_329_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_330
       (.I0(\mem_reg[99]_99 [12]),
        .I1(\mem_reg[98]_98 [12]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [12]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[96]_96 [12]),
        .O(vga_to_hdmi_i_330_n_0));
  MUXF8 vga_to_hdmi_i_331
       (.I0(vga_to_hdmi_i_713_n_0),
        .I1(vga_to_hdmi_i_714_n_0),
        .O(vga_to_hdmi_i_331_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_332
       (.I0(vga_to_hdmi_i_715_n_0),
        .I1(vga_to_hdmi_i_716_n_0),
        .O(vga_to_hdmi_i_332_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_333
       (.I0(vga_to_hdmi_i_717_n_0),
        .I1(vga_to_hdmi_i_718_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_719_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_720_n_0),
        .O(vga_to_hdmi_i_333_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_334
       (.I0(\mem_reg[99]_99 [4]),
        .I1(\mem_reg[98]_98 [4]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [4]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[96]_96 [4]),
        .O(vga_to_hdmi_i_334_n_0));
  MUXF8 vga_to_hdmi_i_335
       (.I0(vga_to_hdmi_i_721_n_0),
        .I1(vga_to_hdmi_i_722_n_0),
        .O(vga_to_hdmi_i_335_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_336
       (.I0(vga_to_hdmi_i_723_n_0),
        .I1(vga_to_hdmi_i_724_n_0),
        .O(vga_to_hdmi_i_336_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_337
       (.I0(vga_to_hdmi_i_725_n_0),
        .I1(vga_to_hdmi_i_726_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_727_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_728_n_0),
        .O(vga_to_hdmi_i_337_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_338
       (.I0(\mem_reg[99]_99 [28]),
        .I1(\mem_reg[98]_98 [28]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [28]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[96]_96 [28]),
        .O(vga_to_hdmi_i_338_n_0));
  MUXF8 vga_to_hdmi_i_339
       (.I0(vga_to_hdmi_i_729_n_0),
        .I1(vga_to_hdmi_i_730_n_0),
        .O(vga_to_hdmi_i_339_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_340
       (.I0(vga_to_hdmi_i_731_n_0),
        .I1(vga_to_hdmi_i_732_n_0),
        .O(vga_to_hdmi_i_340_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_341
       (.I0(vga_to_hdmi_i_733_n_0),
        .I1(vga_to_hdmi_i_734_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_735_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_736_n_0),
        .O(vga_to_hdmi_i_341_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_342
       (.I0(\mem_reg[99]_99 [20]),
        .I1(\mem_reg[98]_98 [20]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [20]),
        .I4(vga_to_hdmi_i_138_0),
        .I5(\mem_reg[96]_96 [20]),
        .O(vga_to_hdmi_i_342_n_0));
  MUXF8 vga_to_hdmi_i_343
       (.I0(vga_to_hdmi_i_737_n_0),
        .I1(vga_to_hdmi_i_738_n_0),
        .O(vga_to_hdmi_i_343_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_344
       (.I0(vga_to_hdmi_i_739_n_0),
        .I1(vga_to_hdmi_i_740_n_0),
        .O(vga_to_hdmi_i_344_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_345
       (.I0(vga_to_hdmi_i_741_n_0),
        .I1(vga_to_hdmi_i_742_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_743_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_744_n_0),
        .O(vga_to_hdmi_i_345_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_346
       (.I0(\mem_reg[99]_99 [11]),
        .I1(\mem_reg[98]_98 [11]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [11]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[96]_96 [11]),
        .O(vga_to_hdmi_i_346_n_0));
  MUXF8 vga_to_hdmi_i_347
       (.I0(vga_to_hdmi_i_746_n_0),
        .I1(vga_to_hdmi_i_747_n_0),
        .O(vga_to_hdmi_i_347_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_348
       (.I0(vga_to_hdmi_i_748_n_0),
        .I1(vga_to_hdmi_i_749_n_0),
        .O(vga_to_hdmi_i_348_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_349
       (.I0(vga_to_hdmi_i_750_n_0),
        .I1(vga_to_hdmi_i_751_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_752_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_753_n_0),
        .O(vga_to_hdmi_i_349_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_350
       (.I0(\mem_reg[99]_99 [3]),
        .I1(\mem_reg[98]_98 [3]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [3]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[96]_96 [3]),
        .O(vga_to_hdmi_i_350_n_0));
  MUXF8 vga_to_hdmi_i_351
       (.I0(vga_to_hdmi_i_754_n_0),
        .I1(vga_to_hdmi_i_755_n_0),
        .O(vga_to_hdmi_i_351_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_352
       (.I0(vga_to_hdmi_i_756_n_0),
        .I1(vga_to_hdmi_i_757_n_0),
        .O(vga_to_hdmi_i_352_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_353
       (.I0(vga_to_hdmi_i_758_n_0),
        .I1(vga_to_hdmi_i_759_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_760_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_761_n_0),
        .O(vga_to_hdmi_i_353_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_354
       (.I0(\mem_reg[99]_99 [27]),
        .I1(\mem_reg[98]_98 [27]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [27]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[96]_96 [27]),
        .O(vga_to_hdmi_i_354_n_0));
  MUXF8 vga_to_hdmi_i_355
       (.I0(vga_to_hdmi_i_762_n_0),
        .I1(vga_to_hdmi_i_763_n_0),
        .O(vga_to_hdmi_i_355_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_356
       (.I0(vga_to_hdmi_i_764_n_0),
        .I1(vga_to_hdmi_i_765_n_0),
        .O(vga_to_hdmi_i_356_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_357
       (.I0(vga_to_hdmi_i_766_n_0),
        .I1(vga_to_hdmi_i_767_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_768_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_769_n_0),
        .O(vga_to_hdmi_i_357_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_358
       (.I0(\mem_reg[99]_99 [19]),
        .I1(\mem_reg[98]_98 [19]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [19]),
        .I4(vga_to_hdmi_i_142_0),
        .I5(\mem_reg[96]_96 [19]),
        .O(vga_to_hdmi_i_358_n_0));
  MUXF8 vga_to_hdmi_i_359
       (.I0(vga_to_hdmi_i_770_n_0),
        .I1(vga_to_hdmi_i_771_n_0),
        .O(vga_to_hdmi_i_359_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_360
       (.I0(vga_to_hdmi_i_772_n_0),
        .I1(vga_to_hdmi_i_773_n_0),
        .O(vga_to_hdmi_i_360_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_361
       (.I0(vga_to_hdmi_i_774_n_0),
        .I1(vga_to_hdmi_i_775_n_0),
        .O(vga_to_hdmi_i_361_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_362
       (.I0(vga_to_hdmi_i_776_n_0),
        .I1(vga_to_hdmi_i_777_n_0),
        .O(vga_to_hdmi_i_362_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_363
       (.I0(vga_to_hdmi_i_778_n_0),
        .I1(vga_to_hdmi_i_779_n_0),
        .O(vga_to_hdmi_i_363_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_364
       (.I0(vga_to_hdmi_i_780_n_0),
        .I1(vga_to_hdmi_i_781_n_0),
        .O(vga_to_hdmi_i_364_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_366
       (.I0(vga_to_hdmi_i_782_n_0),
        .I1(vga_to_hdmi_i_783_n_0),
        .O(vga_to_hdmi_i_366_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_367
       (.I0(vga_to_hdmi_i_784_n_0),
        .I1(vga_to_hdmi_i_785_n_0),
        .O(vga_to_hdmi_i_367_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_368
       (.I0(vga_to_hdmi_i_786_n_0),
        .I1(vga_to_hdmi_i_787_n_0),
        .O(vga_to_hdmi_i_368_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_369
       (.I0(vga_to_hdmi_i_788_n_0),
        .I1(vga_to_hdmi_i_789_n_0),
        .O(vga_to_hdmi_i_369_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_370
       (.I0(vga_to_hdmi_i_790_n_0),
        .I1(vga_to_hdmi_i_791_n_0),
        .O(vga_to_hdmi_i_370_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_371
       (.I0(vga_to_hdmi_i_792_n_0),
        .I1(vga_to_hdmi_i_793_n_0),
        .O(vga_to_hdmi_i_371_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_372
       (.I0(vga_to_hdmi_i_794_n_0),
        .I1(vga_to_hdmi_i_795_n_0),
        .O(vga_to_hdmi_i_372_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_373
       (.I0(vga_to_hdmi_i_796_n_0),
        .I1(vga_to_hdmi_i_797_n_0),
        .O(vga_to_hdmi_i_373_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_374
       (.I0(vga_to_hdmi_i_798_n_0),
        .I1(vga_to_hdmi_i_799_n_0),
        .O(vga_to_hdmi_i_374_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_375
       (.I0(vga_to_hdmi_i_800_n_0),
        .I1(vga_to_hdmi_i_801_n_0),
        .O(vga_to_hdmi_i_375_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_376
       (.I0(vga_to_hdmi_i_802_n_0),
        .I1(vga_to_hdmi_i_803_n_0),
        .O(vga_to_hdmi_i_376_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_377
       (.I0(vga_to_hdmi_i_804_n_0),
        .I1(vga_to_hdmi_i_805_n_0),
        .O(vga_to_hdmi_i_377_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_378
       (.I0(vga_to_hdmi_i_806_n_0),
        .I1(vga_to_hdmi_i_807_n_0),
        .O(vga_to_hdmi_i_378_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_379
       (.I0(vga_to_hdmi_i_808_n_0),
        .I1(vga_to_hdmi_i_809_n_0),
        .O(vga_to_hdmi_i_379_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_38
       (.I0(vga_to_hdmi_i_81_n_0),
        .I1(vga_to_hdmi_i_82_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_84_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_86_n_0),
        .O(\color_instance/mem_reg [14]));
  MUXF8 vga_to_hdmi_i_380
       (.I0(vga_to_hdmi_i_810_n_0),
        .I1(vga_to_hdmi_i_811_n_0),
        .O(vga_to_hdmi_i_380_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_381
       (.I0(vga_to_hdmi_i_812_n_0),
        .I1(vga_to_hdmi_i_813_n_0),
        .O(vga_to_hdmi_i_381_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_382
       (.I0(vga_to_hdmi_i_814_n_0),
        .I1(vga_to_hdmi_i_815_n_0),
        .O(vga_to_hdmi_i_382_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_383
       (.I0(vga_to_hdmi_i_816_n_0),
        .I1(vga_to_hdmi_i_817_n_0),
        .O(vga_to_hdmi_i_383_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_384
       (.I0(vga_to_hdmi_i_818_n_0),
        .I1(vga_to_hdmi_i_819_n_0),
        .O(vga_to_hdmi_i_384_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_385
       (.I0(vga_to_hdmi_i_820_n_0),
        .I1(vga_to_hdmi_i_821_n_0),
        .O(vga_to_hdmi_i_385_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_386
       (.I0(vga_to_hdmi_i_822_n_0),
        .I1(vga_to_hdmi_i_823_n_0),
        .O(vga_to_hdmi_i_386_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_387
       (.I0(vga_to_hdmi_i_824_n_0),
        .I1(vga_to_hdmi_i_825_n_0),
        .O(vga_to_hdmi_i_387_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_388
       (.I0(vga_to_hdmi_i_826_n_0),
        .I1(vga_to_hdmi_i_827_n_0),
        .O(vga_to_hdmi_i_388_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_389
       (.I0(vga_to_hdmi_i_828_n_0),
        .I1(vga_to_hdmi_i_829_n_0),
        .O(vga_to_hdmi_i_389_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_39
       (.I0(vga_to_hdmi_i_87_n_0),
        .I1(vga_to_hdmi_i_88_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_89_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_90_n_0),
        .O(\color_instance/mem_reg [6]));
  MUXF7 vga_to_hdmi_i_390
       (.I0(vga_to_hdmi_i_830_n_0),
        .I1(vga_to_hdmi_i_831_n_0),
        .O(vga_to_hdmi_i_390_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_391
       (.I0(vga_to_hdmi_i_832_n_0),
        .I1(vga_to_hdmi_i_833_n_0),
        .O(vga_to_hdmi_i_391_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_392
       (.I0(vga_to_hdmi_i_834_n_0),
        .I1(vga_to_hdmi_i_835_n_0),
        .O(vga_to_hdmi_i_392_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_393
       (.I0(vga_to_hdmi_i_836_n_0),
        .I1(vga_to_hdmi_i_837_n_0),
        .O(vga_to_hdmi_i_393_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_394
       (.I0(vga_to_hdmi_i_838_n_0),
        .I1(vga_to_hdmi_i_839_n_0),
        .O(vga_to_hdmi_i_394_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_395
       (.I0(vga_to_hdmi_i_840_n_0),
        .I1(vga_to_hdmi_i_841_n_0),
        .O(vga_to_hdmi_i_395_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_396
       (.I0(vga_to_hdmi_i_842_n_0),
        .I1(vga_to_hdmi_i_843_n_0),
        .O(vga_to_hdmi_i_396_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_397
       (.I0(vga_to_hdmi_i_844_n_0),
        .I1(vga_to_hdmi_i_845_n_0),
        .O(vga_to_hdmi_i_397_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_399
       (.I0(vga_to_hdmi_i_846_n_0),
        .I1(vga_to_hdmi_i_847_n_0),
        .O(vga_to_hdmi_i_399_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_40
       (.I0(vga_to_hdmi_i_91_n_0),
        .I1(vga_to_hdmi_i_92_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_93_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_94_n_0),
        .O(\color_instance/mem_reg [30]));
  MUXF7 vga_to_hdmi_i_400
       (.I0(vga_to_hdmi_i_848_n_0),
        .I1(vga_to_hdmi_i_849_n_0),
        .O(vga_to_hdmi_i_400_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_401
       (.I0(vga_to_hdmi_i_850_n_0),
        .I1(vga_to_hdmi_i_851_n_0),
        .O(vga_to_hdmi_i_401_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_402
       (.I0(vga_to_hdmi_i_852_n_0),
        .I1(vga_to_hdmi_i_853_n_0),
        .O(vga_to_hdmi_i_402_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_403
       (.I0(vga_to_hdmi_i_854_n_0),
        .I1(vga_to_hdmi_i_855_n_0),
        .O(vga_to_hdmi_i_403_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_404
       (.I0(vga_to_hdmi_i_856_n_0),
        .I1(vga_to_hdmi_i_857_n_0),
        .O(vga_to_hdmi_i_404_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_405
       (.I0(vga_to_hdmi_i_858_n_0),
        .I1(vga_to_hdmi_i_859_n_0),
        .O(vga_to_hdmi_i_405_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_406
       (.I0(vga_to_hdmi_i_860_n_0),
        .I1(vga_to_hdmi_i_861_n_0),
        .O(vga_to_hdmi_i_406_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_407
       (.I0(vga_to_hdmi_i_862_n_0),
        .I1(vga_to_hdmi_i_863_n_0),
        .O(vga_to_hdmi_i_407_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_408
       (.I0(vga_to_hdmi_i_864_n_0),
        .I1(vga_to_hdmi_i_865_n_0),
        .O(vga_to_hdmi_i_408_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_409
       (.I0(vga_to_hdmi_i_866_n_0),
        .I1(vga_to_hdmi_i_867_n_0),
        .O(vga_to_hdmi_i_409_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_410
       (.I0(vga_to_hdmi_i_868_n_0),
        .I1(vga_to_hdmi_i_869_n_0),
        .O(vga_to_hdmi_i_410_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_411
       (.I0(vga_to_hdmi_i_870_n_0),
        .I1(vga_to_hdmi_i_871_n_0),
        .O(vga_to_hdmi_i_411_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_412
       (.I0(vga_to_hdmi_i_872_n_0),
        .I1(vga_to_hdmi_i_873_n_0),
        .O(vga_to_hdmi_i_412_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_413
       (.I0(vga_to_hdmi_i_874_n_0),
        .I1(vga_to_hdmi_i_875_n_0),
        .O(vga_to_hdmi_i_413_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_414
       (.I0(vga_to_hdmi_i_876_n_0),
        .I1(vga_to_hdmi_i_877_n_0),
        .O(vga_to_hdmi_i_414_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_415
       (.I0(vga_to_hdmi_i_878_n_0),
        .I1(vga_to_hdmi_i_879_n_0),
        .O(vga_to_hdmi_i_415_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_416
       (.I0(vga_to_hdmi_i_880_n_0),
        .I1(vga_to_hdmi_i_881_n_0),
        .O(vga_to_hdmi_i_416_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_417
       (.I0(vga_to_hdmi_i_882_n_0),
        .I1(vga_to_hdmi_i_883_n_0),
        .O(vga_to_hdmi_i_417_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_418
       (.I0(vga_to_hdmi_i_884_n_0),
        .I1(vga_to_hdmi_i_885_n_0),
        .O(vga_to_hdmi_i_418_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_419
       (.I0(vga_to_hdmi_i_886_n_0),
        .I1(vga_to_hdmi_i_887_n_0),
        .O(vga_to_hdmi_i_419_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_420
       (.I0(vga_to_hdmi_i_888_n_0),
        .I1(vga_to_hdmi_i_889_n_0),
        .O(vga_to_hdmi_i_420_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_421
       (.I0(vga_to_hdmi_i_890_n_0),
        .I1(vga_to_hdmi_i_891_n_0),
        .O(vga_to_hdmi_i_421_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_422
       (.I0(vga_to_hdmi_i_892_n_0),
        .I1(vga_to_hdmi_i_893_n_0),
        .O(vga_to_hdmi_i_422_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_423
       (.I0(vga_to_hdmi_i_894_n_0),
        .I1(vga_to_hdmi_i_895_n_0),
        .O(vga_to_hdmi_i_423_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_424
       (.I0(vga_to_hdmi_i_896_n_0),
        .I1(vga_to_hdmi_i_897_n_0),
        .O(vga_to_hdmi_i_424_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_425
       (.I0(vga_to_hdmi_i_898_n_0),
        .I1(vga_to_hdmi_i_899_n_0),
        .O(vga_to_hdmi_i_425_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_426
       (.I0(vga_to_hdmi_i_900_n_0),
        .I1(vga_to_hdmi_i_901_n_0),
        .O(vga_to_hdmi_i_426_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_427
       (.I0(vga_to_hdmi_i_902_n_0),
        .I1(vga_to_hdmi_i_903_n_0),
        .O(vga_to_hdmi_i_427_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_428
       (.I0(vga_to_hdmi_i_904_n_0),
        .I1(vga_to_hdmi_i_905_n_0),
        .O(vga_to_hdmi_i_428_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_429
       (.I0(vga_to_hdmi_i_906_n_0),
        .I1(vga_to_hdmi_i_907_n_0),
        .O(vga_to_hdmi_i_429_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_43
       (.I0(vga_to_hdmi_i_100_n_0),
        .I1(vga_to_hdmi_i_101_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_102_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_103_n_0),
        .O(\color_instance/mem_reg [22]));
  MUXF8 vga_to_hdmi_i_430
       (.I0(vga_to_hdmi_i_908_n_0),
        .I1(vga_to_hdmi_i_909_n_0),
        .O(vga_to_hdmi_i_430_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_432
       (.I0(vga_to_hdmi_i_910_n_0),
        .I1(vga_to_hdmi_i_911_n_0),
        .O(vga_to_hdmi_i_432_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_433
       (.I0(vga_to_hdmi_i_912_n_0),
        .I1(vga_to_hdmi_i_913_n_0),
        .O(vga_to_hdmi_i_433_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_434
       (.I0(vga_to_hdmi_i_914_n_0),
        .I1(vga_to_hdmi_i_915_n_0),
        .O(vga_to_hdmi_i_434_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_435
       (.I0(vga_to_hdmi_i_916_n_0),
        .I1(vga_to_hdmi_i_917_n_0),
        .O(vga_to_hdmi_i_435_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_436
       (.I0(vga_to_hdmi_i_918_n_0),
        .I1(vga_to_hdmi_i_919_n_0),
        .O(vga_to_hdmi_i_436_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_437
       (.I0(vga_to_hdmi_i_920_n_0),
        .I1(vga_to_hdmi_i_921_n_0),
        .O(vga_to_hdmi_i_437_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_438
       (.I0(vga_to_hdmi_i_922_n_0),
        .I1(vga_to_hdmi_i_923_n_0),
        .O(vga_to_hdmi_i_438_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_439
       (.I0(vga_to_hdmi_i_924_n_0),
        .I1(vga_to_hdmi_i_925_n_0),
        .O(vga_to_hdmi_i_439_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_44
       (.I0(vga_to_hdmi_i_104_n_0),
        .I1(vga_to_hdmi_i_105_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_106_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_107_n_0),
        .O(\color_instance/mem_reg [13]));
  MUXF7 vga_to_hdmi_i_440
       (.I0(vga_to_hdmi_i_926_n_0),
        .I1(vga_to_hdmi_i_927_n_0),
        .O(vga_to_hdmi_i_440_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_441
       (.I0(vga_to_hdmi_i_928_n_0),
        .I1(vga_to_hdmi_i_929_n_0),
        .O(vga_to_hdmi_i_441_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_442
       (.I0(vga_to_hdmi_i_930_n_0),
        .I1(vga_to_hdmi_i_931_n_0),
        .O(vga_to_hdmi_i_442_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_443
       (.I0(vga_to_hdmi_i_932_n_0),
        .I1(vga_to_hdmi_i_933_n_0),
        .O(vga_to_hdmi_i_443_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_444
       (.I0(vga_to_hdmi_i_934_n_0),
        .I1(vga_to_hdmi_i_935_n_0),
        .O(vga_to_hdmi_i_444_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_445
       (.I0(vga_to_hdmi_i_936_n_0),
        .I1(vga_to_hdmi_i_937_n_0),
        .O(vga_to_hdmi_i_445_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_446
       (.I0(vga_to_hdmi_i_938_n_0),
        .I1(vga_to_hdmi_i_939_n_0),
        .O(vga_to_hdmi_i_446_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_447
       (.I0(vga_to_hdmi_i_940_n_0),
        .I1(vga_to_hdmi_i_941_n_0),
        .O(vga_to_hdmi_i_447_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_448
       (.I0(vga_to_hdmi_i_942_n_0),
        .I1(vga_to_hdmi_i_943_n_0),
        .O(vga_to_hdmi_i_448_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_449
       (.I0(vga_to_hdmi_i_944_n_0),
        .I1(vga_to_hdmi_i_945_n_0),
        .O(vga_to_hdmi_i_449_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_45
       (.I0(vga_to_hdmi_i_108_n_0),
        .I1(vga_to_hdmi_i_109_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_110_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_111_n_0),
        .O(\color_instance/mem_reg [5]));
  MUXF7 vga_to_hdmi_i_450
       (.I0(vga_to_hdmi_i_946_n_0),
        .I1(vga_to_hdmi_i_947_n_0),
        .O(vga_to_hdmi_i_450_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_451
       (.I0(vga_to_hdmi_i_948_n_0),
        .I1(vga_to_hdmi_i_949_n_0),
        .O(vga_to_hdmi_i_451_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_452
       (.I0(vga_to_hdmi_i_950_n_0),
        .I1(vga_to_hdmi_i_951_n_0),
        .O(vga_to_hdmi_i_452_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_453
       (.I0(vga_to_hdmi_i_952_n_0),
        .I1(vga_to_hdmi_i_953_n_0),
        .O(vga_to_hdmi_i_453_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_454
       (.I0(vga_to_hdmi_i_954_n_0),
        .I1(vga_to_hdmi_i_955_n_0),
        .O(vga_to_hdmi_i_454_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_455
       (.I0(vga_to_hdmi_i_956_n_0),
        .I1(vga_to_hdmi_i_957_n_0),
        .O(vga_to_hdmi_i_455_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_456
       (.I0(vga_to_hdmi_i_958_n_0),
        .I1(vga_to_hdmi_i_959_n_0),
        .O(vga_to_hdmi_i_456_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_457
       (.I0(vga_to_hdmi_i_960_n_0),
        .I1(vga_to_hdmi_i_961_n_0),
        .O(vga_to_hdmi_i_457_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_458
       (.I0(vga_to_hdmi_i_962_n_0),
        .I1(vga_to_hdmi_i_963_n_0),
        .O(vga_to_hdmi_i_458_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_459
       (.I0(vga_to_hdmi_i_964_n_0),
        .I1(vga_to_hdmi_i_965_n_0),
        .O(vga_to_hdmi_i_459_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_46
       (.I0(vga_to_hdmi_i_112_n_0),
        .I1(vga_to_hdmi_i_113_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_114_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_115_n_0),
        .O(\color_instance/mem_reg [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_47
       (.I0(vga_to_hdmi_i_116_n_0),
        .I1(vga_to_hdmi_i_117_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_118_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_119_n_0),
        .O(\color_instance/mem_reg [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_48
       (.I0(vga_to_hdmi_i_120_n_0),
        .I1(vga_to_hdmi_i_121_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_122_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_123_n_0),
        .O(\color_instance/mem_reg [15]));
  MUXF7 vga_to_hdmi_i_489
       (.I0(vga_to_hdmi_i_1027_n_0),
        .I1(vga_to_hdmi_i_1028_n_0),
        .O(vga_to_hdmi_i_489_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_49
       (.I0(vga_to_hdmi_i_124_n_0),
        .I1(vga_to_hdmi_i_125_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_126_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_127_n_0),
        .O(\color_instance/mem_reg [7]));
  MUXF7 vga_to_hdmi_i_490
       (.I0(vga_to_hdmi_i_1029_n_0),
        .I1(vga_to_hdmi_i_1030_n_0),
        .O(vga_to_hdmi_i_490_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_491
       (.I0(vga_to_hdmi_i_1031_n_0),
        .I1(vga_to_hdmi_i_1032_n_0),
        .O(vga_to_hdmi_i_491_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_492
       (.I0(vga_to_hdmi_i_1033_n_0),
        .I1(vga_to_hdmi_i_1034_n_0),
        .O(vga_to_hdmi_i_492_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_496
       (.I0(vga_to_hdmi_i_1044_n_0),
        .I1(vga_to_hdmi_i_1045_n_0),
        .O(vga_to_hdmi_i_496_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_497
       (.I0(vga_to_hdmi_i_1046_n_0),
        .I1(vga_to_hdmi_i_1047_n_0),
        .O(vga_to_hdmi_i_497_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    vga_to_hdmi_i_5
       (.I0(Red1),
        .I1(Red15_out),
        .I2(p_1_in__0),
        .I3(Red13_out),
        .I4(addr0),
        .I5(\srl[31].srl16_i ),
        .O(blue));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_50
       (.I0(vga_to_hdmi_i_128_n_0),
        .I1(vga_to_hdmi_i_129_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_130_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_131_n_0),
        .O(\color_instance/mem_reg [31]));
  MUXF7 vga_to_hdmi_i_505
       (.I0(vga_to_hdmi_i_1048_n_0),
        .I1(vga_to_hdmi_i_1049_n_0),
        .O(vga_to_hdmi_i_505_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_506
       (.I0(vga_to_hdmi_i_1050_n_0),
        .I1(vga_to_hdmi_i_1051_n_0),
        .O(vga_to_hdmi_i_506_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_51
       (.I0(vga_to_hdmi_i_132_n_0),
        .I1(vga_to_hdmi_i_133_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_134_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_135_n_0),
        .O(\color_instance/mem_reg [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_512
       (.I0(\mem_reg[83]_83 [14]),
        .I1(\mem_reg[82]_82 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[80]_80 [14]),
        .O(vga_to_hdmi_i_512_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_513
       (.I0(\mem_reg[87]_87 [14]),
        .I1(\mem_reg[86]_86 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[84]_84 [14]),
        .O(vga_to_hdmi_i_513_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_514
       (.I0(\mem_reg[91]_91 [14]),
        .I1(\mem_reg[90]_90 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[88]_88 [14]),
        .O(vga_to_hdmi_i_514_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_515
       (.I0(\mem_reg[95]_95 [14]),
        .I1(\mem_reg[94]_94 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[92]_92 [14]),
        .O(vga_to_hdmi_i_515_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_516
       (.I0(\mem_reg[67]_67 [14]),
        .I1(\mem_reg[66]_66 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[64]_64 [14]),
        .O(vga_to_hdmi_i_516_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_517
       (.I0(\mem_reg[71]_71 [14]),
        .I1(\mem_reg[70]_70 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[68]_68 [14]),
        .O(vga_to_hdmi_i_517_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_518
       (.I0(\mem_reg[75]_75 [14]),
        .I1(\mem_reg[74]_74 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[72]_72 [14]),
        .O(vga_to_hdmi_i_518_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_519
       (.I0(\mem_reg[79]_79 [14]),
        .I1(\mem_reg[78]_78 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[76]_76 [14]),
        .O(vga_to_hdmi_i_519_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_52
       (.I0(\color_instance/mem_reg [12]),
        .I1(\color_instance/mem_reg [4]),
        .I2(\color_instance/mem_reg [28]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [20]),
        .O(vga_to_hdmi_i_52_n_0));
  MUXF7 vga_to_hdmi_i_520
       (.I0(vga_to_hdmi_i_1070_n_0),
        .I1(vga_to_hdmi_i_1071_n_0),
        .O(vga_to_hdmi_i_520_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_521
       (.I0(vga_to_hdmi_i_1072_n_0),
        .I1(vga_to_hdmi_i_1073_n_0),
        .O(vga_to_hdmi_i_521_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_522
       (.I0(vga_to_hdmi_i_1074_n_0),
        .I1(vga_to_hdmi_i_1075_n_0),
        .O(vga_to_hdmi_i_522_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_523
       (.I0(vga_to_hdmi_i_1076_n_0),
        .I1(vga_to_hdmi_i_1077_n_0),
        .O(vga_to_hdmi_i_523_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_524
       (.I0(vga_to_hdmi_i_1078_n_0),
        .I1(vga_to_hdmi_i_1079_n_0),
        .O(vga_to_hdmi_i_524_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_525
       (.I0(vga_to_hdmi_i_1080_n_0),
        .I1(vga_to_hdmi_i_1081_n_0),
        .O(vga_to_hdmi_i_525_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_526
       (.I0(vga_to_hdmi_i_1082_n_0),
        .I1(vga_to_hdmi_i_1083_n_0),
        .O(vga_to_hdmi_i_526_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_527
       (.I0(vga_to_hdmi_i_1084_n_0),
        .I1(vga_to_hdmi_i_1085_n_0),
        .O(vga_to_hdmi_i_527_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_528
       (.I0(\mem_reg[83]_83 [6]),
        .I1(\mem_reg[82]_82 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[80]_80 [6]),
        .O(vga_to_hdmi_i_528_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_529
       (.I0(\mem_reg[87]_87 [6]),
        .I1(\mem_reg[86]_86 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[84]_84 [6]),
        .O(vga_to_hdmi_i_529_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    vga_to_hdmi_i_53
       (.I0(\color_instance/mem_reg [11]),
        .I1(\color_instance/mem_reg [3]),
        .I2(\color_instance/mem_reg [27]),
        .I3(Red3),
        .I4(vga_to_hdmi_i_7_0),
        .I5(\color_instance/mem_reg [19]),
        .O(vga_to_hdmi_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_530
       (.I0(\mem_reg[91]_91 [6]),
        .I1(\mem_reg[90]_90 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[88]_88 [6]),
        .O(vga_to_hdmi_i_530_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_531
       (.I0(\mem_reg[95]_95 [6]),
        .I1(\mem_reg[94]_94 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[92]_92 [6]),
        .O(vga_to_hdmi_i_531_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_532
       (.I0(\mem_reg[67]_67 [6]),
        .I1(\mem_reg[66]_66 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[64]_64 [6]),
        .O(vga_to_hdmi_i_532_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_533
       (.I0(\mem_reg[71]_71 [6]),
        .I1(\mem_reg[70]_70 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[68]_68 [6]),
        .O(vga_to_hdmi_i_533_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_534
       (.I0(\mem_reg[75]_75 [6]),
        .I1(\mem_reg[74]_74 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[72]_72 [6]),
        .O(vga_to_hdmi_i_534_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_535
       (.I0(\mem_reg[79]_79 [6]),
        .I1(\mem_reg[78]_78 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[76]_76 [6]),
        .O(vga_to_hdmi_i_535_n_0));
  MUXF7 vga_to_hdmi_i_536
       (.I0(vga_to_hdmi_i_1086_n_0),
        .I1(vga_to_hdmi_i_1087_n_0),
        .O(vga_to_hdmi_i_536_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_537
       (.I0(vga_to_hdmi_i_1088_n_0),
        .I1(vga_to_hdmi_i_1089_n_0),
        .O(vga_to_hdmi_i_537_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_538
       (.I0(vga_to_hdmi_i_1090_n_0),
        .I1(vga_to_hdmi_i_1091_n_0),
        .O(vga_to_hdmi_i_538_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_539
       (.I0(vga_to_hdmi_i_1092_n_0),
        .I1(vga_to_hdmi_i_1093_n_0),
        .O(vga_to_hdmi_i_539_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_54
       (.I0(vga_to_hdmi_i_144_n_0),
        .I1(vga_to_hdmi_i_145_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_146_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_147_n_0),
        .O(\color_instance/mem_reg [8]));
  MUXF7 vga_to_hdmi_i_540
       (.I0(vga_to_hdmi_i_1094_n_0),
        .I1(vga_to_hdmi_i_1095_n_0),
        .O(vga_to_hdmi_i_540_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_541
       (.I0(vga_to_hdmi_i_1096_n_0),
        .I1(vga_to_hdmi_i_1097_n_0),
        .O(vga_to_hdmi_i_541_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_542
       (.I0(vga_to_hdmi_i_1098_n_0),
        .I1(vga_to_hdmi_i_1099_n_0),
        .O(vga_to_hdmi_i_542_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_543
       (.I0(vga_to_hdmi_i_1100_n_0),
        .I1(vga_to_hdmi_i_1101_n_0),
        .O(vga_to_hdmi_i_543_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_544
       (.I0(\mem_reg[83]_83 [30]),
        .I1(\mem_reg[82]_82 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[80]_80 [30]),
        .O(vga_to_hdmi_i_544_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_545
       (.I0(\mem_reg[87]_87 [30]),
        .I1(\mem_reg[86]_86 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[84]_84 [30]),
        .O(vga_to_hdmi_i_545_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_546
       (.I0(\mem_reg[91]_91 [30]),
        .I1(\mem_reg[90]_90 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[88]_88 [30]),
        .O(vga_to_hdmi_i_546_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_547
       (.I0(\mem_reg[95]_95 [30]),
        .I1(\mem_reg[94]_94 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[92]_92 [30]),
        .O(vga_to_hdmi_i_547_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_548
       (.I0(\mem_reg[67]_67 [30]),
        .I1(\mem_reg[66]_66 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[64]_64 [30]),
        .O(vga_to_hdmi_i_548_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_549
       (.I0(\mem_reg[71]_71 [30]),
        .I1(\mem_reg[70]_70 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[68]_68 [30]),
        .O(vga_to_hdmi_i_549_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_55
       (.I0(vga_to_hdmi_i_148_n_0),
        .I1(vga_to_hdmi_i_149_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_150_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_151_n_0),
        .O(\color_instance/mem_reg [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_550
       (.I0(\mem_reg[75]_75 [30]),
        .I1(\mem_reg[74]_74 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[72]_72 [30]),
        .O(vga_to_hdmi_i_550_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_551
       (.I0(\mem_reg[79]_79 [30]),
        .I1(\mem_reg[78]_78 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[76]_76 [30]),
        .O(vga_to_hdmi_i_551_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_56
       (.I0(vga_to_hdmi_i_152_n_0),
        .I1(vga_to_hdmi_i_153_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_154_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_155_n_0),
        .O(\color_instance/mem_reg [24]));
  MUXF7 vga_to_hdmi_i_564
       (.I0(vga_to_hdmi_i_1105_n_0),
        .I1(vga_to_hdmi_i_1106_n_0),
        .O(vga_to_hdmi_i_564_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_565
       (.I0(vga_to_hdmi_i_1107_n_0),
        .I1(vga_to_hdmi_i_1108_n_0),
        .O(vga_to_hdmi_i_565_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_566
       (.I0(vga_to_hdmi_i_1109_n_0),
        .I1(vga_to_hdmi_i_1110_n_0),
        .O(vga_to_hdmi_i_566_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_567
       (.I0(vga_to_hdmi_i_1111_n_0),
        .I1(vga_to_hdmi_i_1112_n_0),
        .O(vga_to_hdmi_i_567_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_568
       (.I0(vga_to_hdmi_i_1113_n_0),
        .I1(vga_to_hdmi_i_1114_n_0),
        .O(vga_to_hdmi_i_568_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_569
       (.I0(vga_to_hdmi_i_1115_n_0),
        .I1(vga_to_hdmi_i_1116_n_0),
        .O(vga_to_hdmi_i_569_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_57
       (.I0(vga_to_hdmi_i_156_n_0),
        .I1(vga_to_hdmi_i_157_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_158_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_159_n_0),
        .O(\color_instance/mem_reg [16]));
  MUXF7 vga_to_hdmi_i_570
       (.I0(vga_to_hdmi_i_1117_n_0),
        .I1(vga_to_hdmi_i_1118_n_0),
        .O(vga_to_hdmi_i_570_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_571
       (.I0(vga_to_hdmi_i_1119_n_0),
        .I1(vga_to_hdmi_i_1120_n_0),
        .O(vga_to_hdmi_i_571_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_572
       (.I0(\mem_reg[83]_83 [22]),
        .I1(\mem_reg[82]_82 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[80]_80 [22]),
        .O(vga_to_hdmi_i_572_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_573
       (.I0(\mem_reg[87]_87 [22]),
        .I1(\mem_reg[86]_86 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[84]_84 [22]),
        .O(vga_to_hdmi_i_573_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_574
       (.I0(\mem_reg[91]_91 [22]),
        .I1(\mem_reg[90]_90 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[88]_88 [22]),
        .O(vga_to_hdmi_i_574_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_575
       (.I0(\mem_reg[95]_95 [22]),
        .I1(\mem_reg[94]_94 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[92]_92 [22]),
        .O(vga_to_hdmi_i_575_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_576
       (.I0(\mem_reg[67]_67 [22]),
        .I1(\mem_reg[66]_66 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[64]_64 [22]),
        .O(vga_to_hdmi_i_576_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_577
       (.I0(\mem_reg[71]_71 [22]),
        .I1(\mem_reg[70]_70 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[68]_68 [22]),
        .O(vga_to_hdmi_i_577_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_578
       (.I0(\mem_reg[75]_75 [22]),
        .I1(\mem_reg[74]_74 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[72]_72 [22]),
        .O(vga_to_hdmi_i_578_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_579
       (.I0(\mem_reg[79]_79 [22]),
        .I1(\mem_reg[78]_78 [22]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [22]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[76]_76 [22]),
        .O(vga_to_hdmi_i_579_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_58
       (.I0(vga_to_hdmi_i_160_n_0),
        .I1(vga_to_hdmi_i_161_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_162_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_163_n_0),
        .O(\color_instance/mem_reg [9]));
  MUXF7 vga_to_hdmi_i_580
       (.I0(vga_to_hdmi_i_1121_n_0),
        .I1(vga_to_hdmi_i_1122_n_0),
        .O(vga_to_hdmi_i_580_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_581
       (.I0(vga_to_hdmi_i_1123_n_0),
        .I1(vga_to_hdmi_i_1124_n_0),
        .O(vga_to_hdmi_i_581_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_582
       (.I0(vga_to_hdmi_i_1125_n_0),
        .I1(vga_to_hdmi_i_1126_n_0),
        .O(vga_to_hdmi_i_582_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_583
       (.I0(vga_to_hdmi_i_1127_n_0),
        .I1(vga_to_hdmi_i_1128_n_0),
        .O(vga_to_hdmi_i_583_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_584
       (.I0(vga_to_hdmi_i_1129_n_0),
        .I1(vga_to_hdmi_i_1130_n_0),
        .O(vga_to_hdmi_i_584_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_585
       (.I0(vga_to_hdmi_i_1131_n_0),
        .I1(vga_to_hdmi_i_1132_n_0),
        .O(vga_to_hdmi_i_585_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_586
       (.I0(vga_to_hdmi_i_1133_n_0),
        .I1(vga_to_hdmi_i_1134_n_0),
        .O(vga_to_hdmi_i_586_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_587
       (.I0(vga_to_hdmi_i_1135_n_0),
        .I1(vga_to_hdmi_i_1136_n_0),
        .O(vga_to_hdmi_i_587_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_588
       (.I0(\mem_reg[83]_83 [13]),
        .I1(\mem_reg[82]_82 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[80]_80 [13]),
        .O(vga_to_hdmi_i_588_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_589
       (.I0(\mem_reg[87]_87 [13]),
        .I1(\mem_reg[86]_86 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[84]_84 [13]),
        .O(vga_to_hdmi_i_589_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_59
       (.I0(vga_to_hdmi_i_164_n_0),
        .I1(vga_to_hdmi_i_165_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_166_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_167_n_0),
        .O(\color_instance/mem_reg [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_590
       (.I0(\mem_reg[91]_91 [13]),
        .I1(\mem_reg[90]_90 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[88]_88 [13]),
        .O(vga_to_hdmi_i_590_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_591
       (.I0(\mem_reg[95]_95 [13]),
        .I1(\mem_reg[94]_94 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[92]_92 [13]),
        .O(vga_to_hdmi_i_591_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_592
       (.I0(\mem_reg[67]_67 [13]),
        .I1(\mem_reg[66]_66 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[64]_64 [13]),
        .O(vga_to_hdmi_i_592_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_593
       (.I0(\mem_reg[71]_71 [13]),
        .I1(\mem_reg[70]_70 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[68]_68 [13]),
        .O(vga_to_hdmi_i_593_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_594
       (.I0(\mem_reg[75]_75 [13]),
        .I1(\mem_reg[74]_74 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[72]_72 [13]),
        .O(vga_to_hdmi_i_594_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_595
       (.I0(\mem_reg[79]_79 [13]),
        .I1(\mem_reg[78]_78 [13]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [13]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[76]_76 [13]),
        .O(vga_to_hdmi_i_595_n_0));
  MUXF7 vga_to_hdmi_i_596
       (.I0(vga_to_hdmi_i_1137_n_0),
        .I1(vga_to_hdmi_i_1138_n_0),
        .O(vga_to_hdmi_i_596_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_597
       (.I0(vga_to_hdmi_i_1139_n_0),
        .I1(vga_to_hdmi_i_1140_n_0),
        .O(vga_to_hdmi_i_597_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_598
       (.I0(vga_to_hdmi_i_1141_n_0),
        .I1(vga_to_hdmi_i_1142_n_0),
        .O(vga_to_hdmi_i_598_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_599
       (.I0(vga_to_hdmi_i_1143_n_0),
        .I1(vga_to_hdmi_i_1144_n_0),
        .O(vga_to_hdmi_i_599_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_60
       (.I0(vga_to_hdmi_i_168_n_0),
        .I1(vga_to_hdmi_i_169_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_170_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_171_n_0),
        .O(\color_instance/mem_reg [25]));
  MUXF7 vga_to_hdmi_i_600
       (.I0(vga_to_hdmi_i_1145_n_0),
        .I1(vga_to_hdmi_i_1146_n_0),
        .O(vga_to_hdmi_i_600_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_601
       (.I0(vga_to_hdmi_i_1147_n_0),
        .I1(vga_to_hdmi_i_1148_n_0),
        .O(vga_to_hdmi_i_601_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_602
       (.I0(vga_to_hdmi_i_1149_n_0),
        .I1(vga_to_hdmi_i_1150_n_0),
        .O(vga_to_hdmi_i_602_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_603
       (.I0(vga_to_hdmi_i_1151_n_0),
        .I1(vga_to_hdmi_i_1152_n_0),
        .O(vga_to_hdmi_i_603_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_604
       (.I0(\mem_reg[83]_83 [5]),
        .I1(\mem_reg[82]_82 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[80]_80 [5]),
        .O(vga_to_hdmi_i_604_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_605
       (.I0(\mem_reg[87]_87 [5]),
        .I1(\mem_reg[86]_86 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[84]_84 [5]),
        .O(vga_to_hdmi_i_605_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_606
       (.I0(\mem_reg[91]_91 [5]),
        .I1(\mem_reg[90]_90 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[88]_88 [5]),
        .O(vga_to_hdmi_i_606_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_607
       (.I0(\mem_reg[95]_95 [5]),
        .I1(\mem_reg[94]_94 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[92]_92 [5]),
        .O(vga_to_hdmi_i_607_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_608
       (.I0(\mem_reg[67]_67 [5]),
        .I1(\mem_reg[66]_66 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[64]_64 [5]),
        .O(vga_to_hdmi_i_608_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_609
       (.I0(\mem_reg[71]_71 [5]),
        .I1(\mem_reg[70]_70 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[68]_68 [5]),
        .O(vga_to_hdmi_i_609_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_61
       (.I0(vga_to_hdmi_i_172_n_0),
        .I1(vga_to_hdmi_i_173_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_174_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_175_n_0),
        .O(\color_instance/mem_reg [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_610
       (.I0(\mem_reg[75]_75 [5]),
        .I1(\mem_reg[74]_74 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[72]_72 [5]),
        .O(vga_to_hdmi_i_610_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_611
       (.I0(\mem_reg[79]_79 [5]),
        .I1(\mem_reg[78]_78 [5]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [5]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[76]_76 [5]),
        .O(vga_to_hdmi_i_611_n_0));
  MUXF7 vga_to_hdmi_i_612
       (.I0(vga_to_hdmi_i_1153_n_0),
        .I1(vga_to_hdmi_i_1154_n_0),
        .O(vga_to_hdmi_i_612_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_613
       (.I0(vga_to_hdmi_i_1155_n_0),
        .I1(vga_to_hdmi_i_1156_n_0),
        .O(vga_to_hdmi_i_613_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_614
       (.I0(vga_to_hdmi_i_1157_n_0),
        .I1(vga_to_hdmi_i_1158_n_0),
        .O(vga_to_hdmi_i_614_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_615
       (.I0(vga_to_hdmi_i_1159_n_0),
        .I1(vga_to_hdmi_i_1160_n_0),
        .O(vga_to_hdmi_i_615_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_616
       (.I0(vga_to_hdmi_i_1161_n_0),
        .I1(vga_to_hdmi_i_1162_n_0),
        .O(vga_to_hdmi_i_616_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_617
       (.I0(vga_to_hdmi_i_1163_n_0),
        .I1(vga_to_hdmi_i_1164_n_0),
        .O(vga_to_hdmi_i_617_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_618
       (.I0(vga_to_hdmi_i_1165_n_0),
        .I1(vga_to_hdmi_i_1166_n_0),
        .O(vga_to_hdmi_i_618_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_619
       (.I0(vga_to_hdmi_i_1167_n_0),
        .I1(vga_to_hdmi_i_1168_n_0),
        .O(vga_to_hdmi_i_619_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_62
       (.I0(vga_to_hdmi_i_176_n_0),
        .I1(vga_to_hdmi_i_177_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_178_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_179_n_0),
        .O(\color_instance/mem_reg [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_620
       (.I0(\mem_reg[83]_83 [29]),
        .I1(\mem_reg[82]_82 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[80]_80 [29]),
        .O(vga_to_hdmi_i_620_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_621
       (.I0(\mem_reg[87]_87 [29]),
        .I1(\mem_reg[86]_86 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[84]_84 [29]),
        .O(vga_to_hdmi_i_621_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_622
       (.I0(\mem_reg[91]_91 [29]),
        .I1(\mem_reg[90]_90 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[88]_88 [29]),
        .O(vga_to_hdmi_i_622_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_623
       (.I0(\mem_reg[95]_95 [29]),
        .I1(\mem_reg[94]_94 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[92]_92 [29]),
        .O(vga_to_hdmi_i_623_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_624
       (.I0(\mem_reg[67]_67 [29]),
        .I1(\mem_reg[66]_66 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[64]_64 [29]),
        .O(vga_to_hdmi_i_624_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_625
       (.I0(\mem_reg[71]_71 [29]),
        .I1(\mem_reg[70]_70 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[68]_68 [29]),
        .O(vga_to_hdmi_i_625_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_626
       (.I0(\mem_reg[75]_75 [29]),
        .I1(\mem_reg[74]_74 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[72]_72 [29]),
        .O(vga_to_hdmi_i_626_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_627
       (.I0(\mem_reg[79]_79 [29]),
        .I1(\mem_reg[78]_78 [29]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [29]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[76]_76 [29]),
        .O(vga_to_hdmi_i_627_n_0));
  MUXF7 vga_to_hdmi_i_628
       (.I0(vga_to_hdmi_i_1169_n_0),
        .I1(vga_to_hdmi_i_1170_n_0),
        .O(vga_to_hdmi_i_628_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_629
       (.I0(vga_to_hdmi_i_1171_n_0),
        .I1(vga_to_hdmi_i_1172_n_0),
        .O(vga_to_hdmi_i_629_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_63
       (.I0(vga_to_hdmi_i_180_n_0),
        .I1(vga_to_hdmi_i_181_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_182_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_183_n_0),
        .O(\color_instance/mem_reg [2]));
  MUXF7 vga_to_hdmi_i_630
       (.I0(vga_to_hdmi_i_1173_n_0),
        .I1(vga_to_hdmi_i_1174_n_0),
        .O(vga_to_hdmi_i_630_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_631
       (.I0(vga_to_hdmi_i_1175_n_0),
        .I1(vga_to_hdmi_i_1176_n_0),
        .O(vga_to_hdmi_i_631_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_632
       (.I0(vga_to_hdmi_i_1177_n_0),
        .I1(vga_to_hdmi_i_1178_n_0),
        .O(vga_to_hdmi_i_632_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_633
       (.I0(vga_to_hdmi_i_1179_n_0),
        .I1(vga_to_hdmi_i_1180_n_0),
        .O(vga_to_hdmi_i_633_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_634
       (.I0(vga_to_hdmi_i_1181_n_0),
        .I1(vga_to_hdmi_i_1182_n_0),
        .O(vga_to_hdmi_i_634_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_635
       (.I0(vga_to_hdmi_i_1183_n_0),
        .I1(vga_to_hdmi_i_1184_n_0),
        .O(vga_to_hdmi_i_635_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_636
       (.I0(\mem_reg[83]_83 [21]),
        .I1(\mem_reg[82]_82 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[80]_80 [21]),
        .O(vga_to_hdmi_i_636_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_637
       (.I0(\mem_reg[87]_87 [21]),
        .I1(\mem_reg[86]_86 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[84]_84 [21]),
        .O(vga_to_hdmi_i_637_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_638
       (.I0(\mem_reg[91]_91 [21]),
        .I1(\mem_reg[90]_90 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[88]_88 [21]),
        .O(vga_to_hdmi_i_638_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_639
       (.I0(\mem_reg[95]_95 [21]),
        .I1(\mem_reg[94]_94 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[92]_92 [21]),
        .O(vga_to_hdmi_i_639_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_64
       (.I0(vga_to_hdmi_i_184_n_0),
        .I1(vga_to_hdmi_i_185_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_186_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_187_n_0),
        .O(\color_instance/mem_reg [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_640
       (.I0(\mem_reg[67]_67 [21]),
        .I1(\mem_reg[66]_66 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[64]_64 [21]),
        .O(vga_to_hdmi_i_640_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_641
       (.I0(\mem_reg[71]_71 [21]),
        .I1(\mem_reg[70]_70 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[68]_68 [21]),
        .O(vga_to_hdmi_i_641_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_642
       (.I0(\mem_reg[75]_75 [21]),
        .I1(\mem_reg[74]_74 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[72]_72 [21]),
        .O(vga_to_hdmi_i_642_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_643
       (.I0(\mem_reg[79]_79 [21]),
        .I1(\mem_reg[78]_78 [21]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [21]),
        .I4(vga_to_hdmi_i_46_0),
        .I5(\mem_reg[76]_76 [21]),
        .O(vga_to_hdmi_i_643_n_0));
  MUXF7 vga_to_hdmi_i_644
       (.I0(vga_to_hdmi_i_1185_n_0),
        .I1(vga_to_hdmi_i_1186_n_0),
        .O(vga_to_hdmi_i_644_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_645
       (.I0(vga_to_hdmi_i_1187_n_0),
        .I1(vga_to_hdmi_i_1188_n_0),
        .O(vga_to_hdmi_i_645_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_646
       (.I0(vga_to_hdmi_i_1189_n_0),
        .I1(vga_to_hdmi_i_1190_n_0),
        .O(vga_to_hdmi_i_646_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_647
       (.I0(vga_to_hdmi_i_1191_n_0),
        .I1(vga_to_hdmi_i_1192_n_0),
        .O(vga_to_hdmi_i_647_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_648
       (.I0(vga_to_hdmi_i_1193_n_0),
        .I1(vga_to_hdmi_i_1194_n_0),
        .O(vga_to_hdmi_i_648_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_649
       (.I0(vga_to_hdmi_i_1195_n_0),
        .I1(vga_to_hdmi_i_1196_n_0),
        .O(vga_to_hdmi_i_649_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_65
       (.I0(vga_to_hdmi_i_188_n_0),
        .I1(vga_to_hdmi_i_189_n_0),
        .I2(vga_to_hdmi_i_18_0),
        .I3(vga_to_hdmi_i_190_n_0),
        .I4(vga_to_hdmi_i_18_1),
        .I5(vga_to_hdmi_i_191_n_0),
        .O(\color_instance/mem_reg [18]));
  MUXF7 vga_to_hdmi_i_650
       (.I0(vga_to_hdmi_i_1197_n_0),
        .I1(vga_to_hdmi_i_1198_n_0),
        .O(vga_to_hdmi_i_650_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_651
       (.I0(vga_to_hdmi_i_1199_n_0),
        .I1(vga_to_hdmi_i_1200_n_0),
        .O(vga_to_hdmi_i_651_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_652
       (.I0(\mem_reg[83]_83 [15]),
        .I1(\mem_reg[82]_82 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [15]),
        .I4(C__0),
        .I5(\mem_reg[80]_80 [15]),
        .O(vga_to_hdmi_i_652_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_653
       (.I0(\mem_reg[87]_87 [15]),
        .I1(\mem_reg[86]_86 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [15]),
        .I4(C__0),
        .I5(\mem_reg[84]_84 [15]),
        .O(vga_to_hdmi_i_653_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_654
       (.I0(\mem_reg[91]_91 [15]),
        .I1(\mem_reg[90]_90 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [15]),
        .I4(C__0),
        .I5(\mem_reg[88]_88 [15]),
        .O(vga_to_hdmi_i_654_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_655
       (.I0(\mem_reg[95]_95 [15]),
        .I1(\mem_reg[94]_94 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [15]),
        .I4(C__0),
        .I5(\mem_reg[92]_92 [15]),
        .O(vga_to_hdmi_i_655_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_656
       (.I0(\mem_reg[67]_67 [15]),
        .I1(\mem_reg[66]_66 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [15]),
        .I4(C__0),
        .I5(\mem_reg[64]_64 [15]),
        .O(vga_to_hdmi_i_656_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_657
       (.I0(\mem_reg[71]_71 [15]),
        .I1(\mem_reg[70]_70 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [15]),
        .I4(C__0),
        .I5(\mem_reg[68]_68 [15]),
        .O(vga_to_hdmi_i_657_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_658
       (.I0(\mem_reg[75]_75 [15]),
        .I1(\mem_reg[74]_74 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [15]),
        .I4(C__0),
        .I5(\mem_reg[72]_72 [15]),
        .O(vga_to_hdmi_i_658_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_659
       (.I0(\mem_reg[79]_79 [15]),
        .I1(\mem_reg[78]_78 [15]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [15]),
        .I4(C__0),
        .I5(\mem_reg[76]_76 [15]),
        .O(vga_to_hdmi_i_659_n_0));
  MUXF7 vga_to_hdmi_i_660
       (.I0(vga_to_hdmi_i_1201_n_0),
        .I1(vga_to_hdmi_i_1202_n_0),
        .O(vga_to_hdmi_i_660_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_661
       (.I0(vga_to_hdmi_i_1203_n_0),
        .I1(vga_to_hdmi_i_1204_n_0),
        .O(vga_to_hdmi_i_661_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_662
       (.I0(vga_to_hdmi_i_1205_n_0),
        .I1(vga_to_hdmi_i_1206_n_0),
        .O(vga_to_hdmi_i_662_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_663
       (.I0(vga_to_hdmi_i_1207_n_0),
        .I1(vga_to_hdmi_i_1208_n_0),
        .O(vga_to_hdmi_i_663_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_664
       (.I0(vga_to_hdmi_i_1209_n_0),
        .I1(vga_to_hdmi_i_1210_n_0),
        .O(vga_to_hdmi_i_664_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_665
       (.I0(vga_to_hdmi_i_1211_n_0),
        .I1(vga_to_hdmi_i_1212_n_0),
        .O(vga_to_hdmi_i_665_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_666
       (.I0(vga_to_hdmi_i_1213_n_0),
        .I1(vga_to_hdmi_i_1214_n_0),
        .O(vga_to_hdmi_i_666_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_667
       (.I0(vga_to_hdmi_i_1215_n_0),
        .I1(vga_to_hdmi_i_1216_n_0),
        .O(vga_to_hdmi_i_667_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_668
       (.I0(\mem_reg[83]_83 [7]),
        .I1(\mem_reg[82]_82 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [7]),
        .I4(C__0),
        .I5(\mem_reg[80]_80 [7]),
        .O(vga_to_hdmi_i_668_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_669
       (.I0(\mem_reg[87]_87 [7]),
        .I1(\mem_reg[86]_86 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [7]),
        .I4(C__0),
        .I5(\mem_reg[84]_84 [7]),
        .O(vga_to_hdmi_i_669_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_670
       (.I0(\mem_reg[91]_91 [7]),
        .I1(\mem_reg[90]_90 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [7]),
        .I4(C__0),
        .I5(\mem_reg[88]_88 [7]),
        .O(vga_to_hdmi_i_670_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_671
       (.I0(\mem_reg[95]_95 [7]),
        .I1(\mem_reg[94]_94 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [7]),
        .I4(C__0),
        .I5(\mem_reg[92]_92 [7]),
        .O(vga_to_hdmi_i_671_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_672
       (.I0(\mem_reg[67]_67 [7]),
        .I1(\mem_reg[66]_66 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [7]),
        .I4(C__0),
        .I5(\mem_reg[64]_64 [7]),
        .O(vga_to_hdmi_i_672_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_673
       (.I0(\mem_reg[71]_71 [7]),
        .I1(\mem_reg[70]_70 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [7]),
        .I4(C__0),
        .I5(\mem_reg[68]_68 [7]),
        .O(vga_to_hdmi_i_673_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_674
       (.I0(\mem_reg[75]_75 [7]),
        .I1(\mem_reg[74]_74 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [7]),
        .I4(C__0),
        .I5(\mem_reg[72]_72 [7]),
        .O(vga_to_hdmi_i_674_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_675
       (.I0(\mem_reg[79]_79 [7]),
        .I1(\mem_reg[78]_78 [7]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [7]),
        .I4(C__0),
        .I5(\mem_reg[76]_76 [7]),
        .O(vga_to_hdmi_i_675_n_0));
  MUXF7 vga_to_hdmi_i_676
       (.I0(vga_to_hdmi_i_1217_n_0),
        .I1(vga_to_hdmi_i_1218_n_0),
        .O(vga_to_hdmi_i_676_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_677
       (.I0(vga_to_hdmi_i_1219_n_0),
        .I1(vga_to_hdmi_i_1220_n_0),
        .O(vga_to_hdmi_i_677_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_678
       (.I0(vga_to_hdmi_i_1221_n_0),
        .I1(vga_to_hdmi_i_1222_n_0),
        .O(vga_to_hdmi_i_678_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_679
       (.I0(vga_to_hdmi_i_1223_n_0),
        .I1(vga_to_hdmi_i_1224_n_0),
        .O(vga_to_hdmi_i_679_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_680
       (.I0(vga_to_hdmi_i_1225_n_0),
        .I1(vga_to_hdmi_i_1226_n_0),
        .O(vga_to_hdmi_i_680_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_681
       (.I0(vga_to_hdmi_i_1227_n_0),
        .I1(vga_to_hdmi_i_1228_n_0),
        .O(vga_to_hdmi_i_681_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_682
       (.I0(vga_to_hdmi_i_1229_n_0),
        .I1(vga_to_hdmi_i_1230_n_0),
        .O(vga_to_hdmi_i_682_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_683
       (.I0(vga_to_hdmi_i_1231_n_0),
        .I1(vga_to_hdmi_i_1232_n_0),
        .O(vga_to_hdmi_i_683_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_684
       (.I0(\mem_reg[83]_83 [31]),
        .I1(\mem_reg[82]_82 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [31]),
        .I4(C__0),
        .I5(\mem_reg[80]_80 [31]),
        .O(vga_to_hdmi_i_684_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_685
       (.I0(\mem_reg[87]_87 [31]),
        .I1(\mem_reg[86]_86 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [31]),
        .I4(C__0),
        .I5(\mem_reg[84]_84 [31]),
        .O(vga_to_hdmi_i_685_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_686
       (.I0(\mem_reg[91]_91 [31]),
        .I1(\mem_reg[90]_90 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [31]),
        .I4(C__0),
        .I5(\mem_reg[88]_88 [31]),
        .O(vga_to_hdmi_i_686_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_687
       (.I0(\mem_reg[95]_95 [31]),
        .I1(\mem_reg[94]_94 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [31]),
        .I4(C__0),
        .I5(\mem_reg[92]_92 [31]),
        .O(vga_to_hdmi_i_687_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_688
       (.I0(\mem_reg[67]_67 [31]),
        .I1(\mem_reg[66]_66 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [31]),
        .I4(C__0),
        .I5(\mem_reg[64]_64 [31]),
        .O(vga_to_hdmi_i_688_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_689
       (.I0(\mem_reg[71]_71 [31]),
        .I1(\mem_reg[70]_70 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [31]),
        .I4(C__0),
        .I5(\mem_reg[68]_68 [31]),
        .O(vga_to_hdmi_i_689_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_690
       (.I0(\mem_reg[75]_75 [31]),
        .I1(\mem_reg[74]_74 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [31]),
        .I4(C__0),
        .I5(\mem_reg[72]_72 [31]),
        .O(vga_to_hdmi_i_690_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_691
       (.I0(\mem_reg[79]_79 [31]),
        .I1(\mem_reg[78]_78 [31]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [31]),
        .I4(C__0),
        .I5(\mem_reg[76]_76 [31]),
        .O(vga_to_hdmi_i_691_n_0));
  MUXF7 vga_to_hdmi_i_692
       (.I0(vga_to_hdmi_i_1233_n_0),
        .I1(vga_to_hdmi_i_1234_n_0),
        .O(vga_to_hdmi_i_692_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_693
       (.I0(vga_to_hdmi_i_1235_n_0),
        .I1(vga_to_hdmi_i_1236_n_0),
        .O(vga_to_hdmi_i_693_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_694
       (.I0(vga_to_hdmi_i_1237_n_0),
        .I1(vga_to_hdmi_i_1238_n_0),
        .O(vga_to_hdmi_i_694_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_695
       (.I0(vga_to_hdmi_i_1239_n_0),
        .I1(vga_to_hdmi_i_1240_n_0),
        .O(vga_to_hdmi_i_695_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_696
       (.I0(vga_to_hdmi_i_1241_n_0),
        .I1(vga_to_hdmi_i_1242_n_0),
        .O(vga_to_hdmi_i_696_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_697
       (.I0(vga_to_hdmi_i_1243_n_0),
        .I1(vga_to_hdmi_i_1244_n_0),
        .O(vga_to_hdmi_i_697_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_698
       (.I0(vga_to_hdmi_i_1245_n_0),
        .I1(vga_to_hdmi_i_1246_n_0),
        .O(vga_to_hdmi_i_698_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_699
       (.I0(vga_to_hdmi_i_1247_n_0),
        .I1(vga_to_hdmi_i_1248_n_0),
        .O(vga_to_hdmi_i_699_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    vga_to_hdmi_i_7
       (.I0(vga_to_hdmi_i_15_n_0),
        .I1(vga_to_hdmi_i_16_n_0),
        .I2(vga_to_hdmi_i_17_n_0),
        .I3(vga_to_hdmi_i_18_n_0),
        .I4(vga_to_hdmi_i_19_n_0),
        .I5(Red15_out),
        .O(vga_to_hdmi_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_700
       (.I0(\mem_reg[83]_83 [23]),
        .I1(\mem_reg[82]_82 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [23]),
        .I4(C__0),
        .I5(\mem_reg[80]_80 [23]),
        .O(vga_to_hdmi_i_700_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_701
       (.I0(\mem_reg[87]_87 [23]),
        .I1(\mem_reg[86]_86 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [23]),
        .I4(C__0),
        .I5(\mem_reg[84]_84 [23]),
        .O(vga_to_hdmi_i_701_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_702
       (.I0(\mem_reg[91]_91 [23]),
        .I1(\mem_reg[90]_90 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [23]),
        .I4(C__0),
        .I5(\mem_reg[88]_88 [23]),
        .O(vga_to_hdmi_i_702_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_703
       (.I0(\mem_reg[95]_95 [23]),
        .I1(\mem_reg[94]_94 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [23]),
        .I4(C__0),
        .I5(\mem_reg[92]_92 [23]),
        .O(vga_to_hdmi_i_703_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_704
       (.I0(\mem_reg[67]_67 [23]),
        .I1(\mem_reg[66]_66 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [23]),
        .I4(C__0),
        .I5(\mem_reg[64]_64 [23]),
        .O(vga_to_hdmi_i_704_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_705
       (.I0(\mem_reg[71]_71 [23]),
        .I1(\mem_reg[70]_70 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [23]),
        .I4(C__0),
        .I5(\mem_reg[68]_68 [23]),
        .O(vga_to_hdmi_i_705_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_706
       (.I0(\mem_reg[75]_75 [23]),
        .I1(\mem_reg[74]_74 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [23]),
        .I4(C__0),
        .I5(\mem_reg[72]_72 [23]),
        .O(vga_to_hdmi_i_706_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_707
       (.I0(\mem_reg[79]_79 [23]),
        .I1(\mem_reg[78]_78 [23]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [23]),
        .I4(C__0),
        .I5(\mem_reg[76]_76 [23]),
        .O(vga_to_hdmi_i_707_n_0));
  MUXF8 vga_to_hdmi_i_708
       (.I0(vga_to_hdmi_i_1249_n_0),
        .I1(vga_to_hdmi_i_1250_n_0),
        .O(vga_to_hdmi_i_708_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_709
       (.I0(vga_to_hdmi_i_1251_n_0),
        .I1(vga_to_hdmi_i_1252_n_0),
        .O(vga_to_hdmi_i_709_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_710
       (.I0(vga_to_hdmi_i_1253_n_0),
        .I1(vga_to_hdmi_i_1254_n_0),
        .O(vga_to_hdmi_i_710_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_711
       (.I0(vga_to_hdmi_i_1255_n_0),
        .I1(vga_to_hdmi_i_1256_n_0),
        .O(vga_to_hdmi_i_711_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_713
       (.I0(vga_to_hdmi_i_1257_n_0),
        .I1(vga_to_hdmi_i_1258_n_0),
        .O(vga_to_hdmi_i_713_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_714
       (.I0(vga_to_hdmi_i_1259_n_0),
        .I1(vga_to_hdmi_i_1260_n_0),
        .O(vga_to_hdmi_i_714_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_715
       (.I0(vga_to_hdmi_i_1261_n_0),
        .I1(vga_to_hdmi_i_1262_n_0),
        .O(vga_to_hdmi_i_715_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_716
       (.I0(vga_to_hdmi_i_1263_n_0),
        .I1(vga_to_hdmi_i_1264_n_0),
        .O(vga_to_hdmi_i_716_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_717
       (.I0(vga_to_hdmi_i_1265_n_0),
        .I1(vga_to_hdmi_i_1266_n_0),
        .O(vga_to_hdmi_i_717_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_718
       (.I0(vga_to_hdmi_i_1267_n_0),
        .I1(vga_to_hdmi_i_1268_n_0),
        .O(vga_to_hdmi_i_718_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_719
       (.I0(vga_to_hdmi_i_1269_n_0),
        .I1(vga_to_hdmi_i_1270_n_0),
        .O(vga_to_hdmi_i_719_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_720
       (.I0(vga_to_hdmi_i_1271_n_0),
        .I1(vga_to_hdmi_i_1272_n_0),
        .O(vga_to_hdmi_i_720_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_721
       (.I0(vga_to_hdmi_i_1273_n_0),
        .I1(vga_to_hdmi_i_1274_n_0),
        .O(vga_to_hdmi_i_721_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_722
       (.I0(vga_to_hdmi_i_1275_n_0),
        .I1(vga_to_hdmi_i_1276_n_0),
        .O(vga_to_hdmi_i_722_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_723
       (.I0(vga_to_hdmi_i_1277_n_0),
        .I1(vga_to_hdmi_i_1278_n_0),
        .O(vga_to_hdmi_i_723_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_724
       (.I0(vga_to_hdmi_i_1279_n_0),
        .I1(vga_to_hdmi_i_1280_n_0),
        .O(vga_to_hdmi_i_724_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_725
       (.I0(vga_to_hdmi_i_1281_n_0),
        .I1(vga_to_hdmi_i_1282_n_0),
        .O(vga_to_hdmi_i_725_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_726
       (.I0(vga_to_hdmi_i_1283_n_0),
        .I1(vga_to_hdmi_i_1284_n_0),
        .O(vga_to_hdmi_i_726_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_727
       (.I0(vga_to_hdmi_i_1285_n_0),
        .I1(vga_to_hdmi_i_1286_n_0),
        .O(vga_to_hdmi_i_727_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_728
       (.I0(vga_to_hdmi_i_1287_n_0),
        .I1(vga_to_hdmi_i_1288_n_0),
        .O(vga_to_hdmi_i_728_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_729
       (.I0(vga_to_hdmi_i_1289_n_0),
        .I1(vga_to_hdmi_i_1290_n_0),
        .O(vga_to_hdmi_i_729_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_730
       (.I0(vga_to_hdmi_i_1291_n_0),
        .I1(vga_to_hdmi_i_1292_n_0),
        .O(vga_to_hdmi_i_730_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_731
       (.I0(vga_to_hdmi_i_1293_n_0),
        .I1(vga_to_hdmi_i_1294_n_0),
        .O(vga_to_hdmi_i_731_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_732
       (.I0(vga_to_hdmi_i_1295_n_0),
        .I1(vga_to_hdmi_i_1296_n_0),
        .O(vga_to_hdmi_i_732_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_733
       (.I0(vga_to_hdmi_i_1297_n_0),
        .I1(vga_to_hdmi_i_1298_n_0),
        .O(vga_to_hdmi_i_733_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_734
       (.I0(vga_to_hdmi_i_1299_n_0),
        .I1(vga_to_hdmi_i_1300_n_0),
        .O(vga_to_hdmi_i_734_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_735
       (.I0(vga_to_hdmi_i_1301_n_0),
        .I1(vga_to_hdmi_i_1302_n_0),
        .O(vga_to_hdmi_i_735_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_736
       (.I0(vga_to_hdmi_i_1303_n_0),
        .I1(vga_to_hdmi_i_1304_n_0),
        .O(vga_to_hdmi_i_736_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_737
       (.I0(vga_to_hdmi_i_1305_n_0),
        .I1(vga_to_hdmi_i_1306_n_0),
        .O(vga_to_hdmi_i_737_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_738
       (.I0(vga_to_hdmi_i_1307_n_0),
        .I1(vga_to_hdmi_i_1308_n_0),
        .O(vga_to_hdmi_i_738_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_739
       (.I0(vga_to_hdmi_i_1309_n_0),
        .I1(vga_to_hdmi_i_1310_n_0),
        .O(vga_to_hdmi_i_739_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_740
       (.I0(vga_to_hdmi_i_1311_n_0),
        .I1(vga_to_hdmi_i_1312_n_0),
        .O(vga_to_hdmi_i_740_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_741
       (.I0(vga_to_hdmi_i_1313_n_0),
        .I1(vga_to_hdmi_i_1314_n_0),
        .O(vga_to_hdmi_i_741_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_742
       (.I0(vga_to_hdmi_i_1315_n_0),
        .I1(vga_to_hdmi_i_1316_n_0),
        .O(vga_to_hdmi_i_742_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_743
       (.I0(vga_to_hdmi_i_1317_n_0),
        .I1(vga_to_hdmi_i_1318_n_0),
        .O(vga_to_hdmi_i_743_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_744
       (.I0(vga_to_hdmi_i_1319_n_0),
        .I1(vga_to_hdmi_i_1320_n_0),
        .O(vga_to_hdmi_i_744_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_746
       (.I0(vga_to_hdmi_i_1321_n_0),
        .I1(vga_to_hdmi_i_1322_n_0),
        .O(vga_to_hdmi_i_746_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_747
       (.I0(vga_to_hdmi_i_1323_n_0),
        .I1(vga_to_hdmi_i_1324_n_0),
        .O(vga_to_hdmi_i_747_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_748
       (.I0(vga_to_hdmi_i_1325_n_0),
        .I1(vga_to_hdmi_i_1326_n_0),
        .O(vga_to_hdmi_i_748_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_749
       (.I0(vga_to_hdmi_i_1327_n_0),
        .I1(vga_to_hdmi_i_1328_n_0),
        .O(vga_to_hdmi_i_749_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_750
       (.I0(vga_to_hdmi_i_1329_n_0),
        .I1(vga_to_hdmi_i_1330_n_0),
        .O(vga_to_hdmi_i_750_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_751
       (.I0(vga_to_hdmi_i_1331_n_0),
        .I1(vga_to_hdmi_i_1332_n_0),
        .O(vga_to_hdmi_i_751_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_752
       (.I0(vga_to_hdmi_i_1333_n_0),
        .I1(vga_to_hdmi_i_1334_n_0),
        .O(vga_to_hdmi_i_752_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_753
       (.I0(vga_to_hdmi_i_1335_n_0),
        .I1(vga_to_hdmi_i_1336_n_0),
        .O(vga_to_hdmi_i_753_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_754
       (.I0(vga_to_hdmi_i_1337_n_0),
        .I1(vga_to_hdmi_i_1338_n_0),
        .O(vga_to_hdmi_i_754_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_755
       (.I0(vga_to_hdmi_i_1339_n_0),
        .I1(vga_to_hdmi_i_1340_n_0),
        .O(vga_to_hdmi_i_755_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_756
       (.I0(vga_to_hdmi_i_1341_n_0),
        .I1(vga_to_hdmi_i_1342_n_0),
        .O(vga_to_hdmi_i_756_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_757
       (.I0(vga_to_hdmi_i_1343_n_0),
        .I1(vga_to_hdmi_i_1344_n_0),
        .O(vga_to_hdmi_i_757_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_758
       (.I0(vga_to_hdmi_i_1345_n_0),
        .I1(vga_to_hdmi_i_1346_n_0),
        .O(vga_to_hdmi_i_758_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_759
       (.I0(vga_to_hdmi_i_1347_n_0),
        .I1(vga_to_hdmi_i_1348_n_0),
        .O(vga_to_hdmi_i_759_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_760
       (.I0(vga_to_hdmi_i_1349_n_0),
        .I1(vga_to_hdmi_i_1350_n_0),
        .O(vga_to_hdmi_i_760_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_761
       (.I0(vga_to_hdmi_i_1351_n_0),
        .I1(vga_to_hdmi_i_1352_n_0),
        .O(vga_to_hdmi_i_761_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_762
       (.I0(vga_to_hdmi_i_1353_n_0),
        .I1(vga_to_hdmi_i_1354_n_0),
        .O(vga_to_hdmi_i_762_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_763
       (.I0(vga_to_hdmi_i_1355_n_0),
        .I1(vga_to_hdmi_i_1356_n_0),
        .O(vga_to_hdmi_i_763_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_764
       (.I0(vga_to_hdmi_i_1357_n_0),
        .I1(vga_to_hdmi_i_1358_n_0),
        .O(vga_to_hdmi_i_764_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_765
       (.I0(vga_to_hdmi_i_1359_n_0),
        .I1(vga_to_hdmi_i_1360_n_0),
        .O(vga_to_hdmi_i_765_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_766
       (.I0(vga_to_hdmi_i_1361_n_0),
        .I1(vga_to_hdmi_i_1362_n_0),
        .O(vga_to_hdmi_i_766_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_767
       (.I0(vga_to_hdmi_i_1363_n_0),
        .I1(vga_to_hdmi_i_1364_n_0),
        .O(vga_to_hdmi_i_767_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_768
       (.I0(vga_to_hdmi_i_1365_n_0),
        .I1(vga_to_hdmi_i_1366_n_0),
        .O(vga_to_hdmi_i_768_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF8 vga_to_hdmi_i_769
       (.I0(vga_to_hdmi_i_1367_n_0),
        .I1(vga_to_hdmi_i_1368_n_0),
        .O(vga_to_hdmi_i_769_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_770
       (.I0(vga_to_hdmi_i_1369_n_0),
        .I1(vga_to_hdmi_i_1370_n_0),
        .O(vga_to_hdmi_i_770_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_771
       (.I0(vga_to_hdmi_i_1371_n_0),
        .I1(vga_to_hdmi_i_1372_n_0),
        .O(vga_to_hdmi_i_771_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_772
       (.I0(vga_to_hdmi_i_1373_n_0),
        .I1(vga_to_hdmi_i_1374_n_0),
        .O(vga_to_hdmi_i_772_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_773
       (.I0(vga_to_hdmi_i_1375_n_0),
        .I1(vga_to_hdmi_i_1376_n_0),
        .O(vga_to_hdmi_i_773_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_774
       (.I0(vga_to_hdmi_i_1377_n_0),
        .I1(vga_to_hdmi_i_1378_n_0),
        .O(vga_to_hdmi_i_774_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_775
       (.I0(vga_to_hdmi_i_1379_n_0),
        .I1(vga_to_hdmi_i_1380_n_0),
        .O(vga_to_hdmi_i_775_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_776
       (.I0(vga_to_hdmi_i_1381_n_0),
        .I1(vga_to_hdmi_i_1382_n_0),
        .O(vga_to_hdmi_i_776_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_777
       (.I0(vga_to_hdmi_i_1383_n_0),
        .I1(vga_to_hdmi_i_1384_n_0),
        .O(vga_to_hdmi_i_777_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_778
       (.I0(vga_to_hdmi_i_1385_n_0),
        .I1(vga_to_hdmi_i_1386_n_0),
        .O(vga_to_hdmi_i_778_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_779
       (.I0(vga_to_hdmi_i_1387_n_0),
        .I1(vga_to_hdmi_i_1388_n_0),
        .O(vga_to_hdmi_i_779_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_780
       (.I0(vga_to_hdmi_i_1389_n_0),
        .I1(vga_to_hdmi_i_1390_n_0),
        .O(vga_to_hdmi_i_780_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_781
       (.I0(vga_to_hdmi_i_1391_n_0),
        .I1(vga_to_hdmi_i_1392_n_0),
        .O(vga_to_hdmi_i_781_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_782
       (.I0(\mem_reg[83]_83 [8]),
        .I1(\mem_reg[82]_82 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[80]_80 [8]),
        .O(vga_to_hdmi_i_782_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_783
       (.I0(\mem_reg[87]_87 [8]),
        .I1(\mem_reg[86]_86 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[84]_84 [8]),
        .O(vga_to_hdmi_i_783_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_784
       (.I0(\mem_reg[91]_91 [8]),
        .I1(\mem_reg[90]_90 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[88]_88 [8]),
        .O(vga_to_hdmi_i_784_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_785
       (.I0(\mem_reg[95]_95 [8]),
        .I1(\mem_reg[94]_94 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[92]_92 [8]),
        .O(vga_to_hdmi_i_785_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_786
       (.I0(\mem_reg[67]_67 [8]),
        .I1(\mem_reg[66]_66 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[64]_64 [8]),
        .O(vga_to_hdmi_i_786_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_787
       (.I0(\mem_reg[71]_71 [8]),
        .I1(\mem_reg[70]_70 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[68]_68 [8]),
        .O(vga_to_hdmi_i_787_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_788
       (.I0(\mem_reg[75]_75 [8]),
        .I1(\mem_reg[74]_74 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[72]_72 [8]),
        .O(vga_to_hdmi_i_788_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_789
       (.I0(\mem_reg[79]_79 [8]),
        .I1(\mem_reg[78]_78 [8]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [8]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[76]_76 [8]),
        .O(vga_to_hdmi_i_789_n_0));
  MUXF7 vga_to_hdmi_i_790
       (.I0(vga_to_hdmi_i_1393_n_0),
        .I1(vga_to_hdmi_i_1394_n_0),
        .O(vga_to_hdmi_i_790_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_791
       (.I0(vga_to_hdmi_i_1395_n_0),
        .I1(vga_to_hdmi_i_1396_n_0),
        .O(vga_to_hdmi_i_791_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_792
       (.I0(vga_to_hdmi_i_1397_n_0),
        .I1(vga_to_hdmi_i_1398_n_0),
        .O(vga_to_hdmi_i_792_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_793
       (.I0(vga_to_hdmi_i_1399_n_0),
        .I1(vga_to_hdmi_i_1400_n_0),
        .O(vga_to_hdmi_i_793_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_794
       (.I0(vga_to_hdmi_i_1401_n_0),
        .I1(vga_to_hdmi_i_1402_n_0),
        .O(vga_to_hdmi_i_794_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_795
       (.I0(vga_to_hdmi_i_1403_n_0),
        .I1(vga_to_hdmi_i_1404_n_0),
        .O(vga_to_hdmi_i_795_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_796
       (.I0(vga_to_hdmi_i_1405_n_0),
        .I1(vga_to_hdmi_i_1406_n_0),
        .O(vga_to_hdmi_i_796_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_797
       (.I0(vga_to_hdmi_i_1407_n_0),
        .I1(vga_to_hdmi_i_1408_n_0),
        .O(vga_to_hdmi_i_797_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_798
       (.I0(\mem_reg[83]_83 [0]),
        .I1(\mem_reg[82]_82 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[80]_80 [0]),
        .O(vga_to_hdmi_i_798_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_799
       (.I0(\mem_reg[87]_87 [0]),
        .I1(\mem_reg[86]_86 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[84]_84 [0]),
        .O(vga_to_hdmi_i_799_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    vga_to_hdmi_i_8
       (.I0(vga_to_hdmi_i_20_n_0),
        .I1(vga_to_hdmi_i_21_n_0),
        .I2(vga_to_hdmi_i_22_n_0),
        .I3(Red15_out),
        .O(vga_to_hdmi_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_800
       (.I0(\mem_reg[91]_91 [0]),
        .I1(\mem_reg[90]_90 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[88]_88 [0]),
        .O(vga_to_hdmi_i_800_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_801
       (.I0(\mem_reg[95]_95 [0]),
        .I1(\mem_reg[94]_94 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[92]_92 [0]),
        .O(vga_to_hdmi_i_801_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_802
       (.I0(\mem_reg[67]_67 [0]),
        .I1(\mem_reg[66]_66 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[64]_64 [0]),
        .O(vga_to_hdmi_i_802_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_803
       (.I0(\mem_reg[71]_71 [0]),
        .I1(\mem_reg[70]_70 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[68]_68 [0]),
        .O(vga_to_hdmi_i_803_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_804
       (.I0(\mem_reg[75]_75 [0]),
        .I1(\mem_reg[74]_74 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[72]_72 [0]),
        .O(vga_to_hdmi_i_804_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_805
       (.I0(\mem_reg[79]_79 [0]),
        .I1(\mem_reg[78]_78 [0]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [0]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[76]_76 [0]),
        .O(vga_to_hdmi_i_805_n_0));
  MUXF7 vga_to_hdmi_i_806
       (.I0(vga_to_hdmi_i_1409_n_0),
        .I1(vga_to_hdmi_i_1410_n_0),
        .O(vga_to_hdmi_i_806_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_807
       (.I0(vga_to_hdmi_i_1411_n_0),
        .I1(vga_to_hdmi_i_1412_n_0),
        .O(vga_to_hdmi_i_807_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_808
       (.I0(vga_to_hdmi_i_1413_n_0),
        .I1(vga_to_hdmi_i_1414_n_0),
        .O(vga_to_hdmi_i_808_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_809
       (.I0(vga_to_hdmi_i_1415_n_0),
        .I1(vga_to_hdmi_i_1416_n_0),
        .O(vga_to_hdmi_i_809_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_81
       (.I0(vga_to_hdmi_i_221_n_0),
        .I1(vga_to_hdmi_i_222_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_224_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_226_n_0),
        .O(vga_to_hdmi_i_81_n_0));
  MUXF7 vga_to_hdmi_i_810
       (.I0(vga_to_hdmi_i_1417_n_0),
        .I1(vga_to_hdmi_i_1418_n_0),
        .O(vga_to_hdmi_i_810_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_811
       (.I0(vga_to_hdmi_i_1419_n_0),
        .I1(vga_to_hdmi_i_1420_n_0),
        .O(vga_to_hdmi_i_811_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_812
       (.I0(vga_to_hdmi_i_1421_n_0),
        .I1(vga_to_hdmi_i_1422_n_0),
        .O(vga_to_hdmi_i_812_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_813
       (.I0(vga_to_hdmi_i_1423_n_0),
        .I1(vga_to_hdmi_i_1424_n_0),
        .O(vga_to_hdmi_i_813_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_814
       (.I0(\mem_reg[83]_83 [24]),
        .I1(\mem_reg[82]_82 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[80]_80 [24]),
        .O(vga_to_hdmi_i_814_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_815
       (.I0(\mem_reg[87]_87 [24]),
        .I1(\mem_reg[86]_86 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[84]_84 [24]),
        .O(vga_to_hdmi_i_815_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_816
       (.I0(\mem_reg[91]_91 [24]),
        .I1(\mem_reg[90]_90 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[88]_88 [24]),
        .O(vga_to_hdmi_i_816_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_817
       (.I0(\mem_reg[95]_95 [24]),
        .I1(\mem_reg[94]_94 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[92]_92 [24]),
        .O(vga_to_hdmi_i_817_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_818
       (.I0(\mem_reg[67]_67 [24]),
        .I1(\mem_reg[66]_66 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[64]_64 [24]),
        .O(vga_to_hdmi_i_818_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_819
       (.I0(\mem_reg[71]_71 [24]),
        .I1(\mem_reg[70]_70 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[68]_68 [24]),
        .O(vga_to_hdmi_i_819_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_82
       (.I0(\mem_reg[99]_99 [14]),
        .I1(\mem_reg[98]_98 [14]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [14]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[96]_96 [14]),
        .O(vga_to_hdmi_i_82_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_820
       (.I0(\mem_reg[75]_75 [24]),
        .I1(\mem_reg[74]_74 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[72]_72 [24]),
        .O(vga_to_hdmi_i_820_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_821
       (.I0(\mem_reg[79]_79 [24]),
        .I1(\mem_reg[78]_78 [24]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [24]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[76]_76 [24]),
        .O(vga_to_hdmi_i_821_n_0));
  MUXF7 vga_to_hdmi_i_822
       (.I0(vga_to_hdmi_i_1425_n_0),
        .I1(vga_to_hdmi_i_1426_n_0),
        .O(vga_to_hdmi_i_822_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_823
       (.I0(vga_to_hdmi_i_1427_n_0),
        .I1(vga_to_hdmi_i_1428_n_0),
        .O(vga_to_hdmi_i_823_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_824
       (.I0(vga_to_hdmi_i_1429_n_0),
        .I1(vga_to_hdmi_i_1430_n_0),
        .O(vga_to_hdmi_i_824_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_825
       (.I0(vga_to_hdmi_i_1431_n_0),
        .I1(vga_to_hdmi_i_1432_n_0),
        .O(vga_to_hdmi_i_825_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_826
       (.I0(vga_to_hdmi_i_1433_n_0),
        .I1(vga_to_hdmi_i_1434_n_0),
        .O(vga_to_hdmi_i_826_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_827
       (.I0(vga_to_hdmi_i_1435_n_0),
        .I1(vga_to_hdmi_i_1436_n_0),
        .O(vga_to_hdmi_i_827_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_828
       (.I0(vga_to_hdmi_i_1437_n_0),
        .I1(vga_to_hdmi_i_1438_n_0),
        .O(vga_to_hdmi_i_828_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_829
       (.I0(vga_to_hdmi_i_1439_n_0),
        .I1(vga_to_hdmi_i_1440_n_0),
        .O(vga_to_hdmi_i_829_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_830
       (.I0(\mem_reg[83]_83 [16]),
        .I1(\mem_reg[82]_82 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[80]_80 [16]),
        .O(vga_to_hdmi_i_830_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_831
       (.I0(\mem_reg[87]_87 [16]),
        .I1(\mem_reg[86]_86 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[84]_84 [16]),
        .O(vga_to_hdmi_i_831_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_832
       (.I0(\mem_reg[91]_91 [16]),
        .I1(\mem_reg[90]_90 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[88]_88 [16]),
        .O(vga_to_hdmi_i_832_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_833
       (.I0(\mem_reg[95]_95 [16]),
        .I1(\mem_reg[94]_94 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[92]_92 [16]),
        .O(vga_to_hdmi_i_833_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_834
       (.I0(\mem_reg[67]_67 [16]),
        .I1(\mem_reg[66]_66 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[64]_64 [16]),
        .O(vga_to_hdmi_i_834_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_835
       (.I0(\mem_reg[71]_71 [16]),
        .I1(\mem_reg[70]_70 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[68]_68 [16]),
        .O(vga_to_hdmi_i_835_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_836
       (.I0(\mem_reg[75]_75 [16]),
        .I1(\mem_reg[74]_74 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[72]_72 [16]),
        .O(vga_to_hdmi_i_836_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_837
       (.I0(\mem_reg[79]_79 [16]),
        .I1(\mem_reg[78]_78 [16]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [16]),
        .I4(vga_to_hdmi_i_56_0),
        .I5(\mem_reg[76]_76 [16]),
        .O(vga_to_hdmi_i_837_n_0));
  MUXF7 vga_to_hdmi_i_838
       (.I0(vga_to_hdmi_i_1441_n_0),
        .I1(vga_to_hdmi_i_1442_n_0),
        .O(vga_to_hdmi_i_838_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_839
       (.I0(vga_to_hdmi_i_1443_n_0),
        .I1(vga_to_hdmi_i_1444_n_0),
        .O(vga_to_hdmi_i_839_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_84
       (.I0(vga_to_hdmi_i_228_n_0),
        .I1(vga_to_hdmi_i_229_n_0),
        .O(vga_to_hdmi_i_84_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_840
       (.I0(vga_to_hdmi_i_1445_n_0),
        .I1(vga_to_hdmi_i_1446_n_0),
        .O(vga_to_hdmi_i_840_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_841
       (.I0(vga_to_hdmi_i_1447_n_0),
        .I1(vga_to_hdmi_i_1448_n_0),
        .O(vga_to_hdmi_i_841_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_842
       (.I0(vga_to_hdmi_i_1449_n_0),
        .I1(vga_to_hdmi_i_1450_n_0),
        .O(vga_to_hdmi_i_842_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_843
       (.I0(vga_to_hdmi_i_1451_n_0),
        .I1(vga_to_hdmi_i_1452_n_0),
        .O(vga_to_hdmi_i_843_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_844
       (.I0(vga_to_hdmi_i_1453_n_0),
        .I1(vga_to_hdmi_i_1454_n_0),
        .O(vga_to_hdmi_i_844_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_845
       (.I0(vga_to_hdmi_i_1455_n_0),
        .I1(vga_to_hdmi_i_1456_n_0),
        .O(vga_to_hdmi_i_845_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_846
       (.I0(\mem_reg[83]_83 [9]),
        .I1(\mem_reg[82]_82 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[80]_80 [9]),
        .O(vga_to_hdmi_i_846_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_847
       (.I0(\mem_reg[87]_87 [9]),
        .I1(\mem_reg[86]_86 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[84]_84 [9]),
        .O(vga_to_hdmi_i_847_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_848
       (.I0(\mem_reg[91]_91 [9]),
        .I1(\mem_reg[90]_90 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[88]_88 [9]),
        .O(vga_to_hdmi_i_848_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_849
       (.I0(\mem_reg[95]_95 [9]),
        .I1(\mem_reg[94]_94 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[92]_92 [9]),
        .O(vga_to_hdmi_i_849_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_850
       (.I0(\mem_reg[67]_67 [9]),
        .I1(\mem_reg[66]_66 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[64]_64 [9]),
        .O(vga_to_hdmi_i_850_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_851
       (.I0(\mem_reg[71]_71 [9]),
        .I1(\mem_reg[70]_70 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[68]_68 [9]),
        .O(vga_to_hdmi_i_851_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_852
       (.I0(\mem_reg[75]_75 [9]),
        .I1(\mem_reg[74]_74 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[72]_72 [9]),
        .O(vga_to_hdmi_i_852_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_853
       (.I0(\mem_reg[79]_79 [9]),
        .I1(\mem_reg[78]_78 [9]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [9]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[76]_76 [9]),
        .O(vga_to_hdmi_i_853_n_0));
  MUXF7 vga_to_hdmi_i_854
       (.I0(vga_to_hdmi_i_1457_n_0),
        .I1(vga_to_hdmi_i_1458_n_0),
        .O(vga_to_hdmi_i_854_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_855
       (.I0(vga_to_hdmi_i_1459_n_0),
        .I1(vga_to_hdmi_i_1460_n_0),
        .O(vga_to_hdmi_i_855_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_856
       (.I0(vga_to_hdmi_i_1461_n_0),
        .I1(vga_to_hdmi_i_1462_n_0),
        .O(vga_to_hdmi_i_856_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_857
       (.I0(vga_to_hdmi_i_1463_n_0),
        .I1(vga_to_hdmi_i_1464_n_0),
        .O(vga_to_hdmi_i_857_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_858
       (.I0(vga_to_hdmi_i_1465_n_0),
        .I1(vga_to_hdmi_i_1466_n_0),
        .O(vga_to_hdmi_i_858_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_859
       (.I0(vga_to_hdmi_i_1467_n_0),
        .I1(vga_to_hdmi_i_1468_n_0),
        .O(vga_to_hdmi_i_859_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_86
       (.I0(vga_to_hdmi_i_230_n_0),
        .I1(vga_to_hdmi_i_231_n_0),
        .O(vga_to_hdmi_i_86_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_860
       (.I0(vga_to_hdmi_i_1469_n_0),
        .I1(vga_to_hdmi_i_1470_n_0),
        .O(vga_to_hdmi_i_860_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_861
       (.I0(vga_to_hdmi_i_1471_n_0),
        .I1(vga_to_hdmi_i_1472_n_0),
        .O(vga_to_hdmi_i_861_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_862
       (.I0(\mem_reg[83]_83 [1]),
        .I1(\mem_reg[82]_82 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[80]_80 [1]),
        .O(vga_to_hdmi_i_862_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_863
       (.I0(\mem_reg[87]_87 [1]),
        .I1(\mem_reg[86]_86 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[84]_84 [1]),
        .O(vga_to_hdmi_i_863_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_864
       (.I0(\mem_reg[91]_91 [1]),
        .I1(\mem_reg[90]_90 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[88]_88 [1]),
        .O(vga_to_hdmi_i_864_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_865
       (.I0(\mem_reg[95]_95 [1]),
        .I1(\mem_reg[94]_94 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[92]_92 [1]),
        .O(vga_to_hdmi_i_865_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_866
       (.I0(\mem_reg[67]_67 [1]),
        .I1(\mem_reg[66]_66 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[64]_64 [1]),
        .O(vga_to_hdmi_i_866_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_867
       (.I0(\mem_reg[71]_71 [1]),
        .I1(\mem_reg[70]_70 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[68]_68 [1]),
        .O(vga_to_hdmi_i_867_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_868
       (.I0(\mem_reg[75]_75 [1]),
        .I1(\mem_reg[74]_74 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[72]_72 [1]),
        .O(vga_to_hdmi_i_868_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_869
       (.I0(\mem_reg[79]_79 [1]),
        .I1(\mem_reg[78]_78 [1]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [1]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[76]_76 [1]),
        .O(vga_to_hdmi_i_869_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_87
       (.I0(vga_to_hdmi_i_232_n_0),
        .I1(vga_to_hdmi_i_233_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_234_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_235_n_0),
        .O(vga_to_hdmi_i_87_n_0));
  MUXF7 vga_to_hdmi_i_870
       (.I0(vga_to_hdmi_i_1473_n_0),
        .I1(vga_to_hdmi_i_1474_n_0),
        .O(vga_to_hdmi_i_870_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_871
       (.I0(vga_to_hdmi_i_1475_n_0),
        .I1(vga_to_hdmi_i_1476_n_0),
        .O(vga_to_hdmi_i_871_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_872
       (.I0(vga_to_hdmi_i_1477_n_0),
        .I1(vga_to_hdmi_i_1478_n_0),
        .O(vga_to_hdmi_i_872_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_873
       (.I0(vga_to_hdmi_i_1479_n_0),
        .I1(vga_to_hdmi_i_1480_n_0),
        .O(vga_to_hdmi_i_873_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_874
       (.I0(vga_to_hdmi_i_1481_n_0),
        .I1(vga_to_hdmi_i_1482_n_0),
        .O(vga_to_hdmi_i_874_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_875
       (.I0(vga_to_hdmi_i_1483_n_0),
        .I1(vga_to_hdmi_i_1484_n_0),
        .O(vga_to_hdmi_i_875_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_876
       (.I0(vga_to_hdmi_i_1485_n_0),
        .I1(vga_to_hdmi_i_1486_n_0),
        .O(vga_to_hdmi_i_876_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_877
       (.I0(vga_to_hdmi_i_1487_n_0),
        .I1(vga_to_hdmi_i_1488_n_0),
        .O(vga_to_hdmi_i_877_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_878
       (.I0(\mem_reg[83]_83 [25]),
        .I1(\mem_reg[82]_82 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[80]_80 [25]),
        .O(vga_to_hdmi_i_878_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_879
       (.I0(\mem_reg[87]_87 [25]),
        .I1(\mem_reg[86]_86 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[84]_84 [25]),
        .O(vga_to_hdmi_i_879_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_88
       (.I0(\mem_reg[99]_99 [6]),
        .I1(\mem_reg[98]_98 [6]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [6]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[96]_96 [6]),
        .O(vga_to_hdmi_i_88_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_880
       (.I0(\mem_reg[91]_91 [25]),
        .I1(\mem_reg[90]_90 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[88]_88 [25]),
        .O(vga_to_hdmi_i_880_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_881
       (.I0(\mem_reg[95]_95 [25]),
        .I1(\mem_reg[94]_94 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[92]_92 [25]),
        .O(vga_to_hdmi_i_881_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_882
       (.I0(\mem_reg[67]_67 [25]),
        .I1(\mem_reg[66]_66 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[64]_64 [25]),
        .O(vga_to_hdmi_i_882_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_883
       (.I0(\mem_reg[71]_71 [25]),
        .I1(\mem_reg[70]_70 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[68]_68 [25]),
        .O(vga_to_hdmi_i_883_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_884
       (.I0(\mem_reg[75]_75 [25]),
        .I1(\mem_reg[74]_74 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[72]_72 [25]),
        .O(vga_to_hdmi_i_884_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_885
       (.I0(\mem_reg[79]_79 [25]),
        .I1(\mem_reg[78]_78 [25]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [25]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[76]_76 [25]),
        .O(vga_to_hdmi_i_885_n_0));
  MUXF7 vga_to_hdmi_i_886
       (.I0(vga_to_hdmi_i_1489_n_0),
        .I1(vga_to_hdmi_i_1490_n_0),
        .O(vga_to_hdmi_i_886_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_887
       (.I0(vga_to_hdmi_i_1491_n_0),
        .I1(vga_to_hdmi_i_1492_n_0),
        .O(vga_to_hdmi_i_887_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_888
       (.I0(vga_to_hdmi_i_1493_n_0),
        .I1(vga_to_hdmi_i_1494_n_0),
        .O(vga_to_hdmi_i_888_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_889
       (.I0(vga_to_hdmi_i_1495_n_0),
        .I1(vga_to_hdmi_i_1496_n_0),
        .O(vga_to_hdmi_i_889_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_89
       (.I0(vga_to_hdmi_i_236_n_0),
        .I1(vga_to_hdmi_i_237_n_0),
        .O(vga_to_hdmi_i_89_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_890
       (.I0(vga_to_hdmi_i_1497_n_0),
        .I1(vga_to_hdmi_i_1498_n_0),
        .O(vga_to_hdmi_i_890_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_891
       (.I0(vga_to_hdmi_i_1499_n_0),
        .I1(vga_to_hdmi_i_1500_n_0),
        .O(vga_to_hdmi_i_891_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_892
       (.I0(vga_to_hdmi_i_1501_n_0),
        .I1(vga_to_hdmi_i_1502_n_0),
        .O(vga_to_hdmi_i_892_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_893
       (.I0(vga_to_hdmi_i_1503_n_0),
        .I1(vga_to_hdmi_i_1504_n_0),
        .O(vga_to_hdmi_i_893_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_894
       (.I0(\mem_reg[83]_83 [17]),
        .I1(\mem_reg[82]_82 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[80]_80 [17]),
        .O(vga_to_hdmi_i_894_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_895
       (.I0(\mem_reg[87]_87 [17]),
        .I1(\mem_reg[86]_86 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[84]_84 [17]),
        .O(vga_to_hdmi_i_895_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_896
       (.I0(\mem_reg[91]_91 [17]),
        .I1(\mem_reg[90]_90 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[88]_88 [17]),
        .O(vga_to_hdmi_i_896_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_897
       (.I0(\mem_reg[95]_95 [17]),
        .I1(\mem_reg[94]_94 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[92]_92 [17]),
        .O(vga_to_hdmi_i_897_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_898
       (.I0(\mem_reg[67]_67 [17]),
        .I1(\mem_reg[66]_66 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[64]_64 [17]),
        .O(vga_to_hdmi_i_898_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_899
       (.I0(\mem_reg[71]_71 [17]),
        .I1(\mem_reg[70]_70 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[68]_68 [17]),
        .O(vga_to_hdmi_i_899_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0208)) 
    vga_to_hdmi_i_9
       (.I0(vga_to_hdmi_i_23_n_0),
        .I1(vga_to_hdmi_i_24_n_0),
        .I2(vga_to_hdmi_i_21_n_0),
        .I3(vga_to_hdmi_i_20_n_0),
        .O(Red1));
  MUXF8 vga_to_hdmi_i_90
       (.I0(vga_to_hdmi_i_238_n_0),
        .I1(vga_to_hdmi_i_239_n_0),
        .O(vga_to_hdmi_i_90_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_900
       (.I0(\mem_reg[75]_75 [17]),
        .I1(\mem_reg[74]_74 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[72]_72 [17]),
        .O(vga_to_hdmi_i_900_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_901
       (.I0(\mem_reg[79]_79 [17]),
        .I1(\mem_reg[78]_78 [17]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [17]),
        .I4(vga_to_hdmi_i_60_0),
        .I5(\mem_reg[76]_76 [17]),
        .O(vga_to_hdmi_i_901_n_0));
  MUXF7 vga_to_hdmi_i_902
       (.I0(vga_to_hdmi_i_1505_n_0),
        .I1(vga_to_hdmi_i_1506_n_0),
        .O(vga_to_hdmi_i_902_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_903
       (.I0(vga_to_hdmi_i_1507_n_0),
        .I1(vga_to_hdmi_i_1508_n_0),
        .O(vga_to_hdmi_i_903_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_904
       (.I0(vga_to_hdmi_i_1509_n_0),
        .I1(vga_to_hdmi_i_1510_n_0),
        .O(vga_to_hdmi_i_904_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_905
       (.I0(vga_to_hdmi_i_1511_n_0),
        .I1(vga_to_hdmi_i_1512_n_0),
        .O(vga_to_hdmi_i_905_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_906
       (.I0(vga_to_hdmi_i_1513_n_0),
        .I1(vga_to_hdmi_i_1514_n_0),
        .O(vga_to_hdmi_i_906_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_907
       (.I0(vga_to_hdmi_i_1515_n_0),
        .I1(vga_to_hdmi_i_1516_n_0),
        .O(vga_to_hdmi_i_907_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_908
       (.I0(vga_to_hdmi_i_1517_n_0),
        .I1(vga_to_hdmi_i_1518_n_0),
        .O(vga_to_hdmi_i_908_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_909
       (.I0(vga_to_hdmi_i_1519_n_0),
        .I1(vga_to_hdmi_i_1520_n_0),
        .O(vga_to_hdmi_i_909_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_91
       (.I0(vga_to_hdmi_i_240_n_0),
        .I1(vga_to_hdmi_i_241_n_0),
        .I2(O),
        .I3(vga_to_hdmi_i_242_n_0),
        .I4(vga_to_hdmi_i_50_0[3]),
        .I5(vga_to_hdmi_i_243_n_0),
        .O(vga_to_hdmi_i_91_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_910
       (.I0(\mem_reg[83]_83 [10]),
        .I1(\mem_reg[82]_82 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[80]_80 [10]),
        .O(vga_to_hdmi_i_910_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_911
       (.I0(\mem_reg[87]_87 [10]),
        .I1(\mem_reg[86]_86 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[84]_84 [10]),
        .O(vga_to_hdmi_i_911_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_912
       (.I0(\mem_reg[91]_91 [10]),
        .I1(\mem_reg[90]_90 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[88]_88 [10]),
        .O(vga_to_hdmi_i_912_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_913
       (.I0(\mem_reg[95]_95 [10]),
        .I1(\mem_reg[94]_94 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[92]_92 [10]),
        .O(vga_to_hdmi_i_913_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_914
       (.I0(\mem_reg[67]_67 [10]),
        .I1(\mem_reg[66]_66 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[64]_64 [10]),
        .O(vga_to_hdmi_i_914_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_915
       (.I0(\mem_reg[71]_71 [10]),
        .I1(\mem_reg[70]_70 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[68]_68 [10]),
        .O(vga_to_hdmi_i_915_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_916
       (.I0(\mem_reg[75]_75 [10]),
        .I1(\mem_reg[74]_74 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[72]_72 [10]),
        .O(vga_to_hdmi_i_916_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_917
       (.I0(\mem_reg[79]_79 [10]),
        .I1(\mem_reg[78]_78 [10]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [10]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[76]_76 [10]),
        .O(vga_to_hdmi_i_917_n_0));
  MUXF7 vga_to_hdmi_i_918
       (.I0(vga_to_hdmi_i_1521_n_0),
        .I1(vga_to_hdmi_i_1522_n_0),
        .O(vga_to_hdmi_i_918_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_919
       (.I0(vga_to_hdmi_i_1523_n_0),
        .I1(vga_to_hdmi_i_1524_n_0),
        .O(vga_to_hdmi_i_919_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_92
       (.I0(\mem_reg[99]_99 [30]),
        .I1(\mem_reg[98]_98 [30]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[97]_97 [30]),
        .I4(vga_to_hdmi_i_40_0),
        .I5(\mem_reg[96]_96 [30]),
        .O(vga_to_hdmi_i_92_n_0));
  MUXF7 vga_to_hdmi_i_920
       (.I0(vga_to_hdmi_i_1525_n_0),
        .I1(vga_to_hdmi_i_1526_n_0),
        .O(vga_to_hdmi_i_920_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_921
       (.I0(vga_to_hdmi_i_1527_n_0),
        .I1(vga_to_hdmi_i_1528_n_0),
        .O(vga_to_hdmi_i_921_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_922
       (.I0(vga_to_hdmi_i_1529_n_0),
        .I1(vga_to_hdmi_i_1530_n_0),
        .O(vga_to_hdmi_i_922_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_923
       (.I0(vga_to_hdmi_i_1531_n_0),
        .I1(vga_to_hdmi_i_1532_n_0),
        .O(vga_to_hdmi_i_923_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_924
       (.I0(vga_to_hdmi_i_1533_n_0),
        .I1(vga_to_hdmi_i_1534_n_0),
        .O(vga_to_hdmi_i_924_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_925
       (.I0(vga_to_hdmi_i_1535_n_0),
        .I1(vga_to_hdmi_i_1536_n_0),
        .O(vga_to_hdmi_i_925_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_926
       (.I0(\mem_reg[83]_83 [2]),
        .I1(\mem_reg[82]_82 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[80]_80 [2]),
        .O(vga_to_hdmi_i_926_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_927
       (.I0(\mem_reg[87]_87 [2]),
        .I1(\mem_reg[86]_86 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[84]_84 [2]),
        .O(vga_to_hdmi_i_927_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_928
       (.I0(\mem_reg[91]_91 [2]),
        .I1(\mem_reg[90]_90 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[88]_88 [2]),
        .O(vga_to_hdmi_i_928_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_929
       (.I0(\mem_reg[95]_95 [2]),
        .I1(\mem_reg[94]_94 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[92]_92 [2]),
        .O(vga_to_hdmi_i_929_n_0));
  MUXF8 vga_to_hdmi_i_93
       (.I0(vga_to_hdmi_i_244_n_0),
        .I1(vga_to_hdmi_i_245_n_0),
        .O(vga_to_hdmi_i_93_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_930
       (.I0(\mem_reg[67]_67 [2]),
        .I1(\mem_reg[66]_66 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[64]_64 [2]),
        .O(vga_to_hdmi_i_930_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_931
       (.I0(\mem_reg[71]_71 [2]),
        .I1(\mem_reg[70]_70 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[68]_68 [2]),
        .O(vga_to_hdmi_i_931_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_932
       (.I0(\mem_reg[75]_75 [2]),
        .I1(\mem_reg[74]_74 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[72]_72 [2]),
        .O(vga_to_hdmi_i_932_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_933
       (.I0(\mem_reg[79]_79 [2]),
        .I1(\mem_reg[78]_78 [2]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [2]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[76]_76 [2]),
        .O(vga_to_hdmi_i_933_n_0));
  MUXF7 vga_to_hdmi_i_934
       (.I0(vga_to_hdmi_i_1537_n_0),
        .I1(vga_to_hdmi_i_1538_n_0),
        .O(vga_to_hdmi_i_934_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_935
       (.I0(vga_to_hdmi_i_1539_n_0),
        .I1(vga_to_hdmi_i_1540_n_0),
        .O(vga_to_hdmi_i_935_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_936
       (.I0(vga_to_hdmi_i_1541_n_0),
        .I1(vga_to_hdmi_i_1542_n_0),
        .O(vga_to_hdmi_i_936_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_937
       (.I0(vga_to_hdmi_i_1543_n_0),
        .I1(vga_to_hdmi_i_1544_n_0),
        .O(vga_to_hdmi_i_937_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_938
       (.I0(vga_to_hdmi_i_1545_n_0),
        .I1(vga_to_hdmi_i_1546_n_0),
        .O(vga_to_hdmi_i_938_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_939
       (.I0(vga_to_hdmi_i_1547_n_0),
        .I1(vga_to_hdmi_i_1548_n_0),
        .O(vga_to_hdmi_i_939_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF8 vga_to_hdmi_i_94
       (.I0(vga_to_hdmi_i_246_n_0),
        .I1(vga_to_hdmi_i_247_n_0),
        .O(vga_to_hdmi_i_94_n_0),
        .S(vga_to_hdmi_i_50_0[2]));
  MUXF7 vga_to_hdmi_i_940
       (.I0(vga_to_hdmi_i_1549_n_0),
        .I1(vga_to_hdmi_i_1550_n_0),
        .O(vga_to_hdmi_i_940_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_941
       (.I0(vga_to_hdmi_i_1551_n_0),
        .I1(vga_to_hdmi_i_1552_n_0),
        .O(vga_to_hdmi_i_941_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_942
       (.I0(\mem_reg[83]_83 [26]),
        .I1(\mem_reg[82]_82 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[80]_80 [26]),
        .O(vga_to_hdmi_i_942_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_943
       (.I0(\mem_reg[87]_87 [26]),
        .I1(\mem_reg[86]_86 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[84]_84 [26]),
        .O(vga_to_hdmi_i_943_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_944
       (.I0(\mem_reg[91]_91 [26]),
        .I1(\mem_reg[90]_90 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[88]_88 [26]),
        .O(vga_to_hdmi_i_944_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_945
       (.I0(\mem_reg[95]_95 [26]),
        .I1(\mem_reg[94]_94 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[92]_92 [26]),
        .O(vga_to_hdmi_i_945_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_946
       (.I0(\mem_reg[67]_67 [26]),
        .I1(\mem_reg[66]_66 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[64]_64 [26]),
        .O(vga_to_hdmi_i_946_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_947
       (.I0(\mem_reg[71]_71 [26]),
        .I1(\mem_reg[70]_70 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[68]_68 [26]),
        .O(vga_to_hdmi_i_947_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_948
       (.I0(\mem_reg[75]_75 [26]),
        .I1(\mem_reg[74]_74 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[72]_72 [26]),
        .O(vga_to_hdmi_i_948_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_949
       (.I0(\mem_reg[79]_79 [26]),
        .I1(\mem_reg[78]_78 [26]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [26]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[76]_76 [26]),
        .O(vga_to_hdmi_i_949_n_0));
  MUXF7 vga_to_hdmi_i_950
       (.I0(vga_to_hdmi_i_1553_n_0),
        .I1(vga_to_hdmi_i_1554_n_0),
        .O(vga_to_hdmi_i_950_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_951
       (.I0(vga_to_hdmi_i_1555_n_0),
        .I1(vga_to_hdmi_i_1556_n_0),
        .O(vga_to_hdmi_i_951_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_952
       (.I0(vga_to_hdmi_i_1557_n_0),
        .I1(vga_to_hdmi_i_1558_n_0),
        .O(vga_to_hdmi_i_952_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_953
       (.I0(vga_to_hdmi_i_1559_n_0),
        .I1(vga_to_hdmi_i_1560_n_0),
        .O(vga_to_hdmi_i_953_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_954
       (.I0(vga_to_hdmi_i_1561_n_0),
        .I1(vga_to_hdmi_i_1562_n_0),
        .O(vga_to_hdmi_i_954_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_955
       (.I0(vga_to_hdmi_i_1563_n_0),
        .I1(vga_to_hdmi_i_1564_n_0),
        .O(vga_to_hdmi_i_955_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_956
       (.I0(vga_to_hdmi_i_1565_n_0),
        .I1(vga_to_hdmi_i_1566_n_0),
        .O(vga_to_hdmi_i_956_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  MUXF7 vga_to_hdmi_i_957
       (.I0(vga_to_hdmi_i_1567_n_0),
        .I1(vga_to_hdmi_i_1568_n_0),
        .O(vga_to_hdmi_i_957_n_0),
        .S(vga_to_hdmi_i_50_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_958
       (.I0(\mem_reg[83]_83 [18]),
        .I1(\mem_reg[82]_82 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[81]_81 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[80]_80 [18]),
        .O(vga_to_hdmi_i_958_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_959
       (.I0(\mem_reg[87]_87 [18]),
        .I1(\mem_reg[86]_86 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[85]_85 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[84]_84 [18]),
        .O(vga_to_hdmi_i_959_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_960
       (.I0(\mem_reg[91]_91 [18]),
        .I1(\mem_reg[90]_90 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[89]_89 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[88]_88 [18]),
        .O(vga_to_hdmi_i_960_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_961
       (.I0(\mem_reg[95]_95 [18]),
        .I1(\mem_reg[94]_94 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[93]_93 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[92]_92 [18]),
        .O(vga_to_hdmi_i_961_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_962
       (.I0(\mem_reg[67]_67 [18]),
        .I1(\mem_reg[66]_66 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[65]_65 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[64]_64 [18]),
        .O(vga_to_hdmi_i_962_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_963
       (.I0(\mem_reg[71]_71 [18]),
        .I1(\mem_reg[70]_70 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[69]_69 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[68]_68 [18]),
        .O(vga_to_hdmi_i_963_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_964
       (.I0(\mem_reg[75]_75 [18]),
        .I1(\mem_reg[74]_74 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[73]_73 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[72]_72 [18]),
        .O(vga_to_hdmi_i_964_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    vga_to_hdmi_i_965
       (.I0(\mem_reg[79]_79 [18]),
        .I1(\mem_reg[78]_78 [18]),
        .I2(vga_to_hdmi_i_50_0[0]),
        .I3(\mem_reg[77]_77 [18]),
        .I4(vga_to_hdmi_i_64_0),
        .I5(\mem_reg[76]_76 [18]),
        .O(vga_to_hdmi_i_965_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "hdmi_tx_0,hdmi_tx_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "hdmi_tx_v1_0,Vivado 2022.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0
   (pix_clk,
    pix_clkx5,
    pix_clk_locked,
    rst,
    red,
    green,
    blue,
    hsync,
    vsync,
    vde,
    aux0_din,
    aux1_din,
    aux2_din,
    ade,
    TMDS_CLK_P,
    TMDS_CLK_N,
    TMDS_DATA_P,
    TMDS_DATA_N);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 pix_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input pix_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 pix_clkx5 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input pix_clkx5;
  input pix_clk_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst;
  input [3:0]red;
  input [3:0]green;
  input [3:0]blue;
  input hsync;
  input vsync;
  input vde;
  input [3:0]aux0_din;
  input [3:0]aux1_din;
  input [3:0]aux2_din;
  input ade;
  (* X_INTERFACE_INFO = "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P" *) output TMDS_CLK_P;
  (* X_INTERFACE_INFO = "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N" *) output TMDS_CLK_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P" *) output [2:0]TMDS_DATA_P;
  (* X_INTERFACE_INFO = "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N" *) output [2:0]TMDS_DATA_N;

  wire TMDS_CLK_N;
  wire TMDS_CLK_P;
  wire [2:0]TMDS_DATA_N;
  wire [2:0]TMDS_DATA_P;
  wire [3:0]blue;
  wire [3:0]green;
  wire hsync;
  wire pix_clk;
  wire pix_clk_locked;
  wire pix_clkx5;
  wire [3:0]red;
  wire rst;
  wire vde;
  wire vsync;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 inst
       (.TMDS_CLK_N(TMDS_CLK_N),
        .TMDS_CLK_P(TMDS_CLK_P),
        .TMDS_DATA_N(TMDS_DATA_N),
        .TMDS_DATA_P(TMDS_DATA_P),
        .data_i({blue[1],green[1:0],red[1],hsync,vsync,vde}),
        .pix_clk(pix_clk),
        .pix_clk_locked(pix_clk_locked),
        .pix_clkx5(pix_clkx5),
        .rst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0
   (TMDS_DATA_P,
    TMDS_DATA_N,
    TMDS_CLK_P,
    TMDS_CLK_N,
    data_i,
    pix_clk,
    pix_clkx5,
    rst,
    pix_clk_locked);
  output [2:0]TMDS_DATA_P;
  output [2:0]TMDS_DATA_N;
  output TMDS_CLK_P;
  output TMDS_CLK_N;
  input [6:0]data_i;
  input pix_clk;
  input pix_clkx5;
  input rst;
  input pix_clk_locked;

  wire TMDSINT_0;
  wire TMDSINT_1;
  wire TMDSINT_2;
  wire TMDS_CLK_N;
  wire TMDS_CLK_P;
  wire [2:0]TMDS_DATA_N;
  wire [2:0]TMDS_DATA_P;
  wire ade_reg;
  wire ade_reg_qq;
  wire [3:2]aux0_dly;
  wire [3:0]aux1_dly;
  wire [3:0]aux2_dly;
  wire [7:0]blue_dly;
  wire c0_reg;
  wire [6:0]data_i;
  wire encb_n_3;
  wire encb_n_4;
  wire encb_n_5;
  wire encb_n_6;
  wire encb_n_7;
  wire encb_n_8;
  wire encb_n_9;
  wire encg_n_1;
  wire encg_n_2;
  wire encg_n_3;
  wire [7:0]green_dly;
  wire hsync_dly;
  wire pix_clk;
  wire pix_clk_locked;
  wire pix_clkx5;
  wire [7:0]red_dly;
  wire rst;
  wire rst_i;
  wire srldly_0_n_37;
  wire [9:0]tmds_blue;
  wire [9:0]tmds_green;
  wire [9:0]tmds_red;
  wire tmdsclk;
  wire vde_dly;
  wire vde_reg;
  wire vsync_dly;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OBUFDS_B
       (.I(TMDSINT_0),
        .O(TMDS_DATA_P[0]),
        .OB(TMDS_DATA_N[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OBUFDS_CLK
       (.I(tmdsclk),
        .O(TMDS_CLK_P),
        .OB(TMDS_CLK_N));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OBUFDS_G
       (.I(TMDSINT_1),
        .O(TMDS_DATA_P[1]),
        .OB(TMDS_DATA_N[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OBUFDS_R
       (.I(TMDSINT_2),
        .O(TMDS_DATA_P[2]),
        .OB(TMDS_DATA_N[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode encb
       (.AR(rst_i),
        .D({encb_n_5,encb_n_6}),
        .Q(tmds_blue),
        .ade_reg(ade_reg),
        .ade_reg_qq(ade_reg_qq),
        .ade_reg_qq_reg_0(encb_n_3),
        .ade_reg_reg_0(encb_n_4),
        .c0_reg(c0_reg),
        .c0_reg_reg_0(encb_n_7),
        .c0_reg_reg_1(encb_n_9),
        .data_o({blue_dly,aux0_dly,hsync_dly,vsync_dly,vde_dly,srldly_0_n_37}),
        .\dout_reg[8]_0 (encg_n_1),
        .\dout_reg[9]_0 (encg_n_2),
        .\dout_reg[9]_1 (encg_n_3),
        .pix_clk(pix_clk),
        .vde_reg(vde_reg),
        .vde_reg_reg_0(encb_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0 encg
       (.AR(rst_i),
        .D({encb_n_5,encb_n_6}),
        .Q(tmds_green),
        .ade_reg(ade_reg),
        .ade_reg_qq(ade_reg_qq),
        .\adin_reg_reg[1]_0 (encg_n_3),
        .c0_reg(c0_reg),
        .data_i(data_i[0]),
        .data_o({green_dly,aux1_dly,vde_dly,srldly_0_n_37}),
        .\dout_reg[0]_0 (encb_n_8),
        .\dout_reg[3]_0 (encb_n_9),
        .\dout_reg[4]_0 (encb_n_7),
        .pix_clk(pix_clk),
        .\q_m_reg_reg[8]_0 (encg_n_1),
        .\q_m_reg_reg[8]_1 (encg_n_2),
        .vde_reg(vde_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1 encr
       (.AR(rst_i),
        .Q(tmds_red),
        .ade_reg(ade_reg),
        .data_o({red_dly,aux2_dly,vde_dly}),
        .\dout_reg[0]_0 (encb_n_4),
        .\dout_reg[5]_0 (encb_n_3),
        .pix_clk(pix_clk),
        .pix_clk_locked(pix_clk_locked),
        .rst(rst),
        .vde_reg(vde_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 serial_b
       (.AR(rst_i),
        .datain(tmds_blue),
        .iob_data_out(TMDSINT_0),
        .pix_clk(pix_clk),
        .pix_clkx5(pix_clkx5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 serial_clk
       (.AR(rst_i),
        .iob_data_out(tmdsclk),
        .pix_clk(pix_clk),
        .pix_clkx5(pix_clkx5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 serial_g
       (.AR(rst_i),
        .datain(tmds_green),
        .iob_data_out(TMDSINT_1),
        .pix_clk(pix_clk),
        .pix_clkx5(pix_clkx5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3 serial_r
       (.AR(rst_i),
        .datain(tmds_red),
        .iob_data_out(TMDSINT_2),
        .pix_clk(pix_clk),
        .pix_clkx5(pix_clkx5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay srldly_0
       (.data_i(data_i),
        .data_o({blue_dly,green_dly,red_dly,aux0_dly,aux1_dly,aux2_dly,hsync_dly,vsync_dly,vde_dly,srldly_0_n_37}),
        .pix_clk(pix_clk));
endmodule

(* CHECK_LICENSE_TYPE = "mb_usb_hdmi_text_controller_0_0,hdmi_text_controller_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "hdmi_text_controller_v1_0,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (hdmi_clk_n,
    hdmi_clk_p,
    hdmi_tx_n,
    hdmi_tx_p,
    axi_aclk,
    axi_aresetn,
    axi_awaddr,
    axi_awprot,
    axi_awvalid,
    axi_awready,
    axi_wdata,
    axi_wstrb,
    axi_wvalid,
    axi_wready,
    axi_bresp,
    axi_bvalid,
    axi_bready,
    axi_araddr,
    axi_arprot,
    axi_arvalid,
    axi_arready,
    axi_rdata,
    axi_rresp,
    axi_rvalid,
    axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 hdmi_clk_n CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_N" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME hdmi_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) output hdmi_clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 hdmi_clk_p CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_P" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME hdmi_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) output hdmi_clk_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_N" *) output [2:0]hdmi_tx_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_P" *) output [2:0]hdmi_tx_p;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_CLK, ASSOCIATED_BUSIF AXI, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI AWADDR" *) input [15:0]axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI AWPROT" *) input [2:0]axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI AWVALID" *) input axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI AWREADY" *) output axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI WDATA" *) input [31:0]axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI WSTRB" *) input [3:0]axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI WVALID" *) input axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI WREADY" *) output axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI BRESP" *) output [1:0]axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI BVALID" *) output axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI BREADY" *) input axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI ARADDR" *) input [15:0]axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI ARPROT" *) input [2:0]axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI ARVALID" *) input axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI ARREADY" *) output axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI RDATA" *) output [31:0]axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI RRESP" *) output [1:0]axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI RVALID" *) output axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input axi_rready;

  wire \<const0> ;
  wire \addr_reg[2]_i_138_n_0 ;
  wire \addr_reg[2]_i_143_n_0 ;
  wire \addr_reg[2]_i_161_n_0 ;
  wire \addr_reg[2]_i_162_n_0 ;
  wire \addr_reg[2]_i_42_n_0 ;
  wire \addr_reg[2]_i_45_n_0 ;
  wire \addr_reg[2]_i_7_n_2 ;
  wire \addr_reg[2]_i_7_n_3 ;
  wire \addr_reg[2]_i_7_n_5 ;
  wire \addr_reg[2]_i_7_n_6 ;
  wire \addr_reg[2]_i_7_n_7 ;
  wire \addr_reg[2]_i_80_n_0 ;
  wire \addr_reg[2]_i_83_n_0 ;
  wire \addr_reg[2]_i_8_n_0 ;
  wire \addr_reg[2]_i_9_n_0 ;
  (* IBUF_LOW_PWR *) wire axi_aclk;
  wire [15:0]axi_araddr;
  wire axi_aresetn;
  wire axi_arready;
  wire axi_arvalid;
  wire [15:0]axi_awaddr;
  wire axi_awready;
  wire axi_awvalid;
  wire axi_bready;
  wire axi_bvalid;
  wire [31:0]axi_rdata;
  wire axi_rready;
  wire axi_rvalid;
  wire [31:0]axi_wdata;
  wire axi_wready;
  wire [3:0]axi_wstrb;
  wire axi_wvalid;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire hdmi_clk_n;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire hdmi_clk_p;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire [2:0]hdmi_tx_n;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire [2:0]hdmi_tx_p;
  wire inst_n_10;
  wire inst_n_100;
  wire inst_n_101;
  wire inst_n_102;
  wire inst_n_103;
  wire inst_n_104;
  wire inst_n_105;
  wire inst_n_106;
  wire inst_n_107;
  wire inst_n_108;
  wire inst_n_109;
  wire inst_n_11;
  wire inst_n_110;
  wire inst_n_111;
  wire inst_n_112;
  wire inst_n_113;
  wire inst_n_114;
  wire inst_n_115;
  wire inst_n_116;
  wire inst_n_117;
  wire inst_n_118;
  wire inst_n_119;
  wire inst_n_12;
  wire inst_n_120;
  wire inst_n_121;
  wire inst_n_122;
  wire inst_n_123;
  wire inst_n_124;
  wire inst_n_125;
  wire inst_n_126;
  wire inst_n_127;
  wire inst_n_128;
  wire inst_n_129;
  wire inst_n_13;
  wire inst_n_130;
  wire inst_n_131;
  wire inst_n_132;
  wire inst_n_133;
  wire inst_n_134;
  wire inst_n_135;
  wire inst_n_136;
  wire inst_n_137;
  wire inst_n_138;
  wire inst_n_139;
  wire inst_n_14;
  wire inst_n_140;
  wire inst_n_141;
  wire inst_n_142;
  wire inst_n_143;
  wire inst_n_144;
  wire inst_n_145;
  wire inst_n_146;
  wire inst_n_147;
  wire inst_n_148;
  wire inst_n_149;
  wire inst_n_15;
  wire inst_n_150;
  wire inst_n_151;
  wire inst_n_152;
  wire inst_n_153;
  wire inst_n_154;
  wire inst_n_155;
  wire inst_n_156;
  wire inst_n_16;
  wire inst_n_17;
  wire inst_n_18;
  wire inst_n_19;
  wire inst_n_20;
  wire inst_n_21;
  wire inst_n_22;
  wire inst_n_23;
  wire inst_n_24;
  wire inst_n_25;
  wire inst_n_26;
  wire inst_n_27;
  wire inst_n_28;
  wire inst_n_29;
  wire inst_n_30;
  wire inst_n_31;
  wire inst_n_32;
  wire inst_n_33;
  wire inst_n_34;
  wire inst_n_35;
  wire inst_n_36;
  wire inst_n_37;
  wire inst_n_38;
  wire inst_n_39;
  wire inst_n_40;
  wire inst_n_41;
  wire inst_n_42;
  wire inst_n_43;
  wire inst_n_44;
  wire inst_n_45;
  wire inst_n_46;
  wire inst_n_47;
  wire inst_n_48;
  wire inst_n_49;
  wire inst_n_50;
  wire inst_n_51;
  wire inst_n_52;
  wire inst_n_53;
  wire inst_n_54;
  wire inst_n_55;
  wire inst_n_56;
  wire inst_n_57;
  wire inst_n_58;
  wire inst_n_59;
  wire inst_n_60;
  wire inst_n_61;
  wire inst_n_62;
  wire inst_n_63;
  wire inst_n_64;
  wire inst_n_65;
  wire inst_n_66;
  wire inst_n_67;
  wire inst_n_68;
  wire inst_n_69;
  wire inst_n_70;
  wire inst_n_71;
  wire inst_n_72;
  wire inst_n_73;
  wire inst_n_74;
  wire inst_n_75;
  wire inst_n_76;
  wire inst_n_77;
  wire inst_n_78;
  wire inst_n_79;
  wire inst_n_8;
  wire inst_n_80;
  wire inst_n_81;
  wire inst_n_82;
  wire inst_n_83;
  wire inst_n_84;
  wire inst_n_85;
  wire inst_n_86;
  wire inst_n_87;
  wire inst_n_88;
  wire inst_n_89;
  wire inst_n_9;
  wire inst_n_90;
  wire inst_n_91;
  wire inst_n_92;
  wire inst_n_93;
  wire inst_n_94;
  wire inst_n_95;
  wire inst_n_96;
  wire inst_n_97;
  wire inst_n_98;
  wire inst_n_99;
  wire vga_to_hdmi_i_1024_n_0;
  wire vga_to_hdmi_i_1025_n_0;
  wire vga_to_hdmi_i_1036_n_2;
  wire vga_to_hdmi_i_1036_n_3;
  wire vga_to_hdmi_i_1036_n_5;
  wire vga_to_hdmi_i_1036_n_6;
  wire vga_to_hdmi_i_1036_n_7;
  wire vga_to_hdmi_i_1039_n_7;
  wire vga_to_hdmi_i_1042_n_0;
  wire vga_to_hdmi_i_1042_n_1;
  wire vga_to_hdmi_i_1042_n_2;
  wire vga_to_hdmi_i_1042_n_3;
  wire vga_to_hdmi_i_1042_n_4;
  wire vga_to_hdmi_i_1042_n_5;
  wire vga_to_hdmi_i_1042_n_6;
  wire vga_to_hdmi_i_1042_n_7;
  wire vga_to_hdmi_i_1104_n_2;
  wire vga_to_hdmi_i_1104_n_3;
  wire vga_to_hdmi_i_1104_n_5;
  wire vga_to_hdmi_i_1104_n_6;
  wire vga_to_hdmi_i_1104_n_7;
  wire vga_to_hdmi_i_1688_n_0;
  wire vga_to_hdmi_i_1724_n_0;
  wire vga_to_hdmi_i_1725_n_0;
  wire vga_to_hdmi_i_1972_n_0;
  wire vga_to_hdmi_i_1974_n_0;
  wire vga_to_hdmi_i_2003_n_0;
  wire vga_to_hdmi_i_2003_n_1;
  wire vga_to_hdmi_i_2003_n_2;
  wire vga_to_hdmi_i_2003_n_3;
  wire vga_to_hdmi_i_2003_n_4;
  wire vga_to_hdmi_i_2003_n_5;
  wire vga_to_hdmi_i_2003_n_6;
  wire vga_to_hdmi_i_2003_n_7;
  wire vga_to_hdmi_i_2006_n_0;
  wire vga_to_hdmi_i_2007_n_0;
  wire vga_to_hdmi_i_2008_n_0;
  wire vga_to_hdmi_i_2039_n_0;
  wire vga_to_hdmi_i_2042_n_0;
  wire vga_to_hdmi_i_2103_n_0;
  wire vga_to_hdmi_i_2104_n_0;
  wire vga_to_hdmi_i_2105_n_0;
  wire vga_to_hdmi_i_2108_n_0;
  wire vga_to_hdmi_i_2109_n_0;
  wire vga_to_hdmi_i_2124_n_0;
  wire vga_to_hdmi_i_2127_n_0;
  wire vga_to_hdmi_i_2143_n_0;
  wire vga_to_hdmi_i_2143_n_1;
  wire vga_to_hdmi_i_2143_n_2;
  wire vga_to_hdmi_i_2143_n_3;
  wire vga_to_hdmi_i_2143_n_4;
  wire vga_to_hdmi_i_2143_n_5;
  wire vga_to_hdmi_i_2143_n_6;
  wire vga_to_hdmi_i_2143_n_7;
  wire vga_to_hdmi_i_2145_n_0;
  wire vga_to_hdmi_i_2146_n_0;
  wire vga_to_hdmi_i_2147_n_0;
  wire vga_to_hdmi_i_2148_n_0;
  wire vga_to_hdmi_i_2166_n_0;
  wire vga_to_hdmi_i_2168_n_0;
  wire vga_to_hdmi_i_2170_n_0;
  wire vga_to_hdmi_i_2227_n_0;
  wire vga_to_hdmi_i_2228_n_0;
  wire vga_to_hdmi_i_2229_n_0;
  wire vga_to_hdmi_i_2232_n_0;
  wire vga_to_hdmi_i_2233_n_0;
  wire vga_to_hdmi_i_2289_n_0;
  wire vga_to_hdmi_i_2289_n_1;
  wire vga_to_hdmi_i_2289_n_2;
  wire vga_to_hdmi_i_2289_n_3;
  wire vga_to_hdmi_i_2289_n_4;
  wire vga_to_hdmi_i_2289_n_5;
  wire vga_to_hdmi_i_2289_n_6;
  wire vga_to_hdmi_i_2289_n_7;
  wire vga_to_hdmi_i_2291_n_0;
  wire vga_to_hdmi_i_2292_n_0;
  wire vga_to_hdmi_i_2293_n_0;
  wire vga_to_hdmi_i_2294_n_0;
  wire vga_to_hdmi_i_2343_n_0;
  wire vga_to_hdmi_i_2344_n_0;
  wire vga_to_hdmi_i_2374_n_0;
  wire vga_to_hdmi_i_2379_n_0;
  wire vga_to_hdmi_i_2404_n_0;
  wire vga_to_hdmi_i_2409_n_0;
  wire vga_to_hdmi_i_2432_n_0;
  wire vga_to_hdmi_i_2432_n_1;
  wire vga_to_hdmi_i_2432_n_2;
  wire vga_to_hdmi_i_2432_n_3;
  wire vga_to_hdmi_i_2432_n_4;
  wire vga_to_hdmi_i_2432_n_5;
  wire vga_to_hdmi_i_2432_n_6;
  wire vga_to_hdmi_i_2432_n_7;
  wire vga_to_hdmi_i_2434_n_0;
  wire vga_to_hdmi_i_2435_n_0;
  wire vga_to_hdmi_i_2436_n_0;
  wire vga_to_hdmi_i_2437_n_0;
  wire vga_to_hdmi_i_2457_n_0;
  wire vga_to_hdmi_i_2462_n_0;
  wire vga_to_hdmi_i_2509_n_0;
  wire vga_to_hdmi_i_2510_n_0;
  wire vga_to_hdmi_i_2536_n_0;
  wire vga_to_hdmi_i_2537_n_0;
  wire vga_to_hdmi_i_2564_n_0;
  wire vga_to_hdmi_i_2564_n_1;
  wire vga_to_hdmi_i_2564_n_2;
  wire vga_to_hdmi_i_2564_n_3;
  wire vga_to_hdmi_i_2564_n_4;
  wire vga_to_hdmi_i_2564_n_5;
  wire vga_to_hdmi_i_2564_n_6;
  wire vga_to_hdmi_i_2564_n_7;
  wire vga_to_hdmi_i_2565_n_0;
  wire vga_to_hdmi_i_2566_n_0;
  wire vga_to_hdmi_i_2567_n_0;
  wire vga_to_hdmi_i_2568_n_0;
  wire vga_to_hdmi_i_2589_n_0;
  wire vga_to_hdmi_i_2590_n_0;
  wire vga_to_hdmi_i_2635_n_0;
  wire vga_to_hdmi_i_2636_n_0;
  wire vga_to_hdmi_i_2671_n_0;
  wire vga_to_hdmi_i_2671_n_1;
  wire vga_to_hdmi_i_2671_n_2;
  wire vga_to_hdmi_i_2671_n_3;
  wire vga_to_hdmi_i_2671_n_4;
  wire vga_to_hdmi_i_2671_n_5;
  wire vga_to_hdmi_i_2671_n_6;
  wire vga_to_hdmi_i_2671_n_7;
  wire vga_to_hdmi_i_2672_n_0;
  wire vga_to_hdmi_i_2673_n_0;
  wire vga_to_hdmi_i_2674_n_0;
  wire vga_to_hdmi_i_2675_n_0;
  wire vga_to_hdmi_i_2702_n_0;
  wire vga_to_hdmi_i_2703_n_0;
  wire vga_to_hdmi_i_2704_n_0;
  wire vga_to_hdmi_i_2705_n_0;
  wire vga_to_hdmi_i_2718_n_0;
  wire vga_to_hdmi_i_2719_n_0;
  wire vga_to_hdmi_i_2720_n_0;
  wire vga_to_hdmi_i_2726_n_0;
  wire vga_to_hdmi_i_2727_n_0;
  wire vga_to_hdmi_i_487_n_2;
  wire vga_to_hdmi_i_487_n_3;
  wire vga_to_hdmi_i_487_n_5;
  wire vga_to_hdmi_i_487_n_6;
  wire vga_to_hdmi_i_487_n_7;
  wire [3:2]\NLW_addr_reg[2]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:2]NLW_vga_to_hdmi_i_1036_CO_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_1036_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1039_CO_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1039_O_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1104_CO_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_1104_O_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_487_CO_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_487_O_UNCONNECTED;

  assign axi_bresp[1] = \<const0> ;
  assign axi_bresp[0] = \<const0> ;
  assign axi_rresp[1] = \<const0> ;
  assign axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* HLUTNM = "lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \addr_reg[2]_i_138 
       (.I0(inst_n_153),
        .I1(inst_n_75),
        .O(\addr_reg[2]_i_138_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \addr_reg[2]_i_143 
       (.I0(inst_n_153),
        .I1(inst_n_75),
        .I2(inst_n_76),
        .I3(inst_n_72),
        .O(\addr_reg[2]_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \addr_reg[2]_i_161 
       (.I0(inst_n_77),
        .I1(inst_n_73),
        .I2(inst_n_72),
        .I3(inst_n_76),
        .O(\addr_reg[2]_i_161_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \addr_reg[2]_i_162 
       (.I0(inst_n_71),
        .I1(inst_n_74),
        .I2(inst_n_73),
        .I3(inst_n_77),
        .O(\addr_reg[2]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_reg[2]_i_42 
       (.I0(inst_n_32),
        .I1(inst_n_34),
        .I2(inst_n_33),
        .O(\addr_reg[2]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_reg[2]_i_45 
       (.I0(inst_n_30),
        .I1(inst_n_11),
        .I2(inst_n_8),
        .O(\addr_reg[2]_i_45_n_0 ));
  CARRY4 \addr_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\NLW_addr_reg[2]_i_7_CO_UNCONNECTED [3:2],\addr_reg[2]_i_7_n_2 ,\addr_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_addr_reg[2]_i_7_O_UNCONNECTED [3],\addr_reg[2]_i_7_n_5 ,\addr_reg[2]_i_7_n_6 ,\addr_reg[2]_i_7_n_7 }),
        .S({1'b0,\addr_reg[2]_i_8_n_0 ,\addr_reg[2]_i_9_n_0 ,inst_n_156}));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_8 
       (.I0(inst_n_156),
        .I1(inst_n_154),
        .O(\addr_reg[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_reg[2]_i_80 
       (.I0(inst_n_31),
        .I1(inst_n_12),
        .I2(inst_n_9),
        .O(\addr_reg[2]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_reg[2]_i_83 
       (.I0(inst_n_14),
        .I1(inst_n_13),
        .I2(inst_n_10),
        .O(\addr_reg[2]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_9 
       (.I0(inst_n_155),
        .O(\addr_reg[2]_i_9_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 inst
       (.CO(inst_n_27),
        .DI(vga_to_hdmi_i_2457_n_0),
        .O({inst_n_8,inst_n_9,inst_n_10}),
        .S({vga_to_hdmi_i_2589_n_0,vga_to_hdmi_i_2590_n_0}),
        .S_AXI_ARREADY(axi_arready),
        .S_AXI_AWREADY(axi_awready),
        .S_AXI_WREADY(axi_wready),
        .\addr_reg[2]_i_108 ({\addr_reg[2]_i_161_n_0 ,\addr_reg[2]_i_162_n_0 }),
        .\addr_reg[2]_i_11 (\addr_reg[2]_i_42_n_0 ),
        .\addr_reg[2]_i_126 (inst_n_14),
        .\addr_reg[2]_i_16 ({inst_n_154,inst_n_155,inst_n_156}),
        .\addr_reg[2]_i_17 (\addr_reg[2]_i_80_n_0 ),
        .\addr_reg[2]_i_17_0 (\addr_reg[2]_i_45_n_0 ),
        .\addr_reg[2]_i_17_1 (\addr_reg[2]_i_83_n_0 ),
        .\addr_reg[2]_i_184 ({inst_n_75,inst_n_76,inst_n_77}),
        .\addr_reg[2]_i_62 (inst_n_33),
        .\addr_reg[2]_i_71 (\addr_reg[2]_i_138_n_0 ),
        .\addr_reg[2]_i_71_0 (\addr_reg[2]_i_143_n_0 ),
        .\addr_reg[2]_i_85 ({inst_n_30,inst_n_31}),
        .\addr_reg[2]_i_85_0 (inst_n_32),
        .\addr_reg[4]_i_3 ({\addr_reg[2]_i_7_n_5 ,\addr_reg[2]_i_7_n_6 ,\addr_reg[2]_i_7_n_7 }),
        .axi_aclk(axi_aclk),
        .axi_araddr(axi_araddr[8:2]),
        .axi_aresetn(axi_aresetn),
        .axi_arvalid(axi_arvalid),
        .axi_awaddr(axi_awaddr[14:2]),
        .axi_awvalid(axi_awvalid),
        .axi_bready(axi_bready),
        .axi_bvalid(axi_bvalid),
        .axi_rdata(axi_rdata),
        .axi_rready(axi_rready),
        .axi_rvalid(axi_rvalid),
        .axi_wdata(axi_wdata),
        .axi_wstrb(axi_wstrb),
        .axi_wvalid(axi_wvalid),
        .\hc_reg[0]_rep ({inst_n_45,inst_n_46,inst_n_47}),
        .\hc_reg[0]_rep__0 ({inst_n_143,inst_n_144,inst_n_145}),
        .\hc_reg[2] ({inst_n_57,inst_n_58,inst_n_59}),
        .\hc_reg[2]_0 ({inst_n_65,inst_n_66,inst_n_67}),
        .\hc_reg[2]_1 ({inst_n_119,inst_n_120,inst_n_121}),
        .\hc_reg[2]_2 ({inst_n_134,inst_n_135,inst_n_136}),
        .\hc_reg[3] ({inst_n_42,inst_n_43,inst_n_44}),
        .\hc_reg[3]_0 (inst_n_55),
        .\hc_reg[3]_1 (inst_n_64),
        .\hc_reg[3]_2 (inst_n_108),
        .\hc_reg[3]_3 ({inst_n_122,inst_n_123,inst_n_124,inst_n_125}),
        .\hc_reg[3]_4 ({inst_n_127,inst_n_128}),
        .\hc_reg[3]_5 ({inst_n_137,inst_n_138}),
        .\hc_reg[3]_6 (inst_n_149),
        .hdmi_clk_n(hdmi_clk_n),
        .hdmi_clk_p(hdmi_clk_p),
        .hdmi_tx_n(hdmi_tx_n),
        .hdmi_tx_p(hdmi_tx_p),
        .\vc_reg[0] ({inst_n_11,inst_n_12,inst_n_13}),
        .\vc_reg[0]_0 ({inst_n_19,inst_n_20,inst_n_21,inst_n_22}),
        .\vc_reg[2] ({inst_n_36,inst_n_37,inst_n_38}),
        .\vc_reg[2]_0 ({inst_n_72,inst_n_73,inst_n_74}),
        .\vc_reg[3] ({inst_n_15,inst_n_16,inst_n_17,inst_n_18}),
        .\vc_reg[3]_0 (inst_n_29),
        .\vc_reg[3]_1 (inst_n_34),
        .\vc_reg[3]_2 (inst_n_35),
        .\vc_reg[3]_3 (inst_n_71),
        .\vc_reg[3]_4 (inst_n_82),
        .\vc_reg[3]_5 (inst_n_153),
        .vga_to_hdmi_i_1069_0(inst_n_110),
        .vga_to_hdmi_i_1665(vga_to_hdmi_i_1972_n_0),
        .vga_to_hdmi_i_1670({inst_n_150,inst_n_151,inst_n_152}),
        .vga_to_hdmi_i_1677({inst_n_49,inst_n_50}),
        .vga_to_hdmi_i_1679(inst_n_56),
        .vga_to_hdmi_i_1687({inst_n_78,inst_n_79,inst_n_80,inst_n_81}),
        .vga_to_hdmi_i_1689(vga_to_hdmi_i_2039_n_0),
        .vga_to_hdmi_i_1697({inst_n_83,inst_n_84,inst_n_85,inst_n_86}),
        .vga_to_hdmi_i_1726({vga_to_hdmi_i_2103_n_0,vga_to_hdmi_i_2104_n_0,vga_to_hdmi_i_2105_n_0}),
        .vga_to_hdmi_i_1726_0({vga_to_hdmi_i_2108_n_0,vga_to_hdmi_i_2109_n_0}),
        .vga_to_hdmi_i_1855(vga_to_hdmi_i_2124_n_0),
        .vga_to_hdmi_i_1855_0(vga_to_hdmi_i_1974_n_0),
        .vga_to_hdmi_i_1855_1(vga_to_hdmi_i_2127_n_0),
        .vga_to_hdmi_i_1870({vga_to_hdmi_i_2003_n_4,vga_to_hdmi_i_2003_n_5,vga_to_hdmi_i_2003_n_6,vga_to_hdmi_i_2003_n_7}),
        .vga_to_hdmi_i_1878(vga_to_hdmi_i_2003_n_0),
        .vga_to_hdmi_i_1878_0({vga_to_hdmi_i_2006_n_0,vga_to_hdmi_i_2007_n_0,vga_to_hdmi_i_2008_n_0}),
        .vga_to_hdmi_i_1884(vga_to_hdmi_i_2168_n_0),
        .vga_to_hdmi_i_1884_0(vga_to_hdmi_i_2166_n_0),
        .vga_to_hdmi_i_1884_1(vga_to_hdmi_i_2042_n_0),
        .vga_to_hdmi_i_1884_2(vga_to_hdmi_i_2170_n_0),
        .vga_to_hdmi_i_1953({vga_to_hdmi_i_2227_n_0,vga_to_hdmi_i_2228_n_0,vga_to_hdmi_i_2229_n_0}),
        .vga_to_hdmi_i_1953_0({vga_to_hdmi_i_2232_n_0,vga_to_hdmi_i_2233_n_0}),
        .vga_to_hdmi_i_1961({inst_n_146,inst_n_147}),
        .vga_to_hdmi_i_1985(inst_n_54),
        .vga_to_hdmi_i_1994({vga_to_hdmi_i_2143_n_4,vga_to_hdmi_i_2143_n_5,vga_to_hdmi_i_2143_n_6,vga_to_hdmi_i_2143_n_7}),
        .vga_to_hdmi_i_2011({inst_n_103,inst_n_104,inst_n_105}),
        .vga_to_hdmi_i_2046(inst_n_28),
        .vga_to_hdmi_i_2101(inst_n_148),
        .vga_to_hdmi_i_2102(vga_to_hdmi_i_2374_n_0),
        .vga_to_hdmi_i_2102_0(vga_to_hdmi_i_2379_n_0),
        .vga_to_hdmi_i_2115(vga_to_hdmi_i_2404_n_0),
        .vga_to_hdmi_i_2115_0(vga_to_hdmi_i_2409_n_0),
        .vga_to_hdmi_i_2129({inst_n_51,inst_n_52}),
        .vga_to_hdmi_i_2129_0(inst_n_53),
        .vga_to_hdmi_i_2134({vga_to_hdmi_i_2289_n_4,vga_to_hdmi_i_2289_n_5,vga_to_hdmi_i_2289_n_6,vga_to_hdmi_i_2289_n_7}),
        .vga_to_hdmi_i_2154({inst_n_99,inst_n_100,inst_n_101,inst_n_102}),
        .vga_to_hdmi_i_2157(vga_to_hdmi_i_2462_n_0),
        .vga_to_hdmi_i_2172({inst_n_25,inst_n_26}),
        .vga_to_hdmi_i_2190_0({vga_to_hdmi_i_2343_n_0,vga_to_hdmi_i_2344_n_0}),
        .vga_to_hdmi_i_2225({vga_to_hdmi_i_2509_n_0,vga_to_hdmi_i_2510_n_0}),
        .vga_to_hdmi_i_223({vga_to_hdmi_i_1036_n_5,vga_to_hdmi_i_1036_n_6,vga_to_hdmi_i_1036_n_7}),
        .vga_to_hdmi_i_223_0(vga_to_hdmi_i_1039_n_7),
        .vga_to_hdmi_i_223_1({vga_to_hdmi_i_1042_n_4,vga_to_hdmi_i_1042_n_5,vga_to_hdmi_i_1042_n_6,vga_to_hdmi_i_1042_n_7}),
        .vga_to_hdmi_i_2250(inst_n_139),
        .vga_to_hdmi_i_2254({vga_to_hdmi_i_2536_n_0,vga_to_hdmi_i_2537_n_0}),
        .vga_to_hdmi_i_2272(inst_n_48),
        .vga_to_hdmi_i_2280({vga_to_hdmi_i_2432_n_4,vga_to_hdmi_i_2432_n_5,vga_to_hdmi_i_2432_n_6,vga_to_hdmi_i_2432_n_7}),
        .vga_to_hdmi_i_2302({inst_n_95,inst_n_96,inst_n_97,inst_n_98}),
        .vga_to_hdmi_i_2330({inst_n_23,inst_n_24}),
        .vga_to_hdmi_i_2358(inst_n_109),
        .vga_to_hdmi_i_2382(inst_n_142),
        .vga_to_hdmi_i_2392(inst_n_131),
        .vga_to_hdmi_i_2392_0({inst_n_132,inst_n_133}),
        .vga_to_hdmi_i_2400({inst_n_129,inst_n_130}),
        .vga_to_hdmi_i_2423({vga_to_hdmi_i_2564_n_4,vga_to_hdmi_i_2564_n_5,vga_to_hdmi_i_2564_n_6,vga_to_hdmi_i_2564_n_7}),
        .vga_to_hdmi_i_2444({inst_n_91,inst_n_92,inst_n_93,inst_n_94}),
        .vga_to_hdmi_i_248({vga_to_hdmi_i_1104_n_5,vga_to_hdmi_i_1104_n_6,vga_to_hdmi_i_1104_n_7}),
        .vga_to_hdmi_i_2491({inst_n_106,inst_n_107}),
        .vga_to_hdmi_i_2510({vga_to_hdmi_i_2635_n_0,vga_to_hdmi_i_2636_n_0}),
        .vga_to_hdmi_i_2512({vga_to_hdmi_i_2702_n_0,vga_to_hdmi_i_2703_n_0,vga_to_hdmi_i_2704_n_0,vga_to_hdmi_i_2705_n_0}),
        .vga_to_hdmi_i_2527({inst_n_140,inst_n_141}),
        .vga_to_hdmi_i_2555({vga_to_hdmi_i_2671_n_4,vga_to_hdmi_i_2671_n_5,vga_to_hdmi_i_2671_n_6,vga_to_hdmi_i_2671_n_7}),
        .vga_to_hdmi_i_2575({inst_n_87,inst_n_88,inst_n_89,inst_n_90}),
        .vga_to_hdmi_i_2631({vga_to_hdmi_i_2726_n_0,vga_to_hdmi_i_2727_n_0}),
        .vga_to_hdmi_i_2636({inst_n_60,inst_n_61,inst_n_62,inst_n_63}),
        .vga_to_hdmi_i_2650(inst_n_126),
        .vga_to_hdmi_i_2655({inst_n_68,inst_n_69,inst_n_70}),
        .vga_to_hdmi_i_2688({inst_n_39,inst_n_40,inst_n_41}),
        .vga_to_hdmi_i_2707({inst_n_113,inst_n_114,inst_n_115,inst_n_116}),
        .vga_to_hdmi_i_2707_0({inst_n_117,inst_n_118}),
        .vga_to_hdmi_i_2733({inst_n_111,inst_n_112}),
        .vga_to_hdmi_i_80({vga_to_hdmi_i_487_n_5,vga_to_hdmi_i_487_n_6,vga_to_hdmi_i_487_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1024
       (.I0(inst_n_152),
        .I1(inst_n_150),
        .O(vga_to_hdmi_i_1024_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1025
       (.I0(inst_n_151),
        .O(vga_to_hdmi_i_1025_n_0));
  CARRY4 vga_to_hdmi_i_1036
       (.CI(inst_n_110),
        .CO({NLW_vga_to_hdmi_i_1036_CO_UNCONNECTED[3:2],vga_to_hdmi_i_1036_n_2,vga_to_hdmi_i_1036_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_vga_to_hdmi_i_1036_O_UNCONNECTED[3],vga_to_hdmi_i_1036_n_5,vga_to_hdmi_i_1036_n_6,vga_to_hdmi_i_1036_n_7}),
        .S({1'b0,inst_n_56,inst_n_49,inst_n_50}));
  CARRY4 vga_to_hdmi_i_1039
       (.CI(vga_to_hdmi_i_1042_n_0),
        .CO(NLW_vga_to_hdmi_i_1039_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_vga_to_hdmi_i_1039_O_UNCONNECTED[3:1],vga_to_hdmi_i_1039_n_7}),
        .S({1'b0,1'b0,1'b0,inst_n_81}));
  CARRY4 vga_to_hdmi_i_1042
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_1042_n_0,vga_to_hdmi_i_1042_n_1,vga_to_hdmi_i_1042_n_2,vga_to_hdmi_i_1042_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({vga_to_hdmi_i_1042_n_4,vga_to_hdmi_i_1042_n_5,vga_to_hdmi_i_1042_n_6,vga_to_hdmi_i_1042_n_7}),
        .S({inst_n_83,inst_n_84,inst_n_85,vga_to_hdmi_i_1688_n_0}));
  CARRY4 vga_to_hdmi_i_1104
       (.CI(1'b0),
        .CO({NLW_vga_to_hdmi_i_1104_CO_UNCONNECTED[3:2],vga_to_hdmi_i_1104_n_2,vga_to_hdmi_i_1104_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({NLW_vga_to_hdmi_i_1104_O_UNCONNECTED[3],vga_to_hdmi_i_1104_n_5,vga_to_hdmi_i_1104_n_6,vga_to_hdmi_i_1104_n_7}),
        .S({1'b0,vga_to_hdmi_i_1724_n_0,vga_to_hdmi_i_1725_n_0,inst_n_147}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1688
       (.I0(inst_n_86),
        .O(vga_to_hdmi_i_1688_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1724
       (.I0(inst_n_147),
        .I1(inst_n_148),
        .O(vga_to_hdmi_i_1724_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1725
       (.I0(inst_n_146),
        .O(vga_to_hdmi_i_1725_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_1972
       (.I0(inst_n_53),
        .I1(inst_n_55),
        .I2(inst_n_54),
        .O(vga_to_hdmi_i_1972_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_1974
       (.I0(inst_n_51),
        .I1(inst_n_45),
        .I2(inst_n_42),
        .O(vga_to_hdmi_i_1974_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2003
       (.CI(vga_to_hdmi_i_2143_n_0),
        .CO({vga_to_hdmi_i_2003_n_0,vga_to_hdmi_i_2003_n_1,vga_to_hdmi_i_2003_n_2,vga_to_hdmi_i_2003_n_3}),
        .CYINIT(1'b0),
        .DI({inst_n_101,inst_n_102,inst_n_95,inst_n_96}),
        .O({vga_to_hdmi_i_2003_n_4,vga_to_hdmi_i_2003_n_5,vga_to_hdmi_i_2003_n_6,vga_to_hdmi_i_2003_n_7}),
        .S({vga_to_hdmi_i_2145_n_0,vga_to_hdmi_i_2146_n_0,vga_to_hdmi_i_2147_n_0,vga_to_hdmi_i_2148_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2006
       (.I0(inst_n_105),
        .I1(inst_n_103),
        .O(vga_to_hdmi_i_2006_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2007
       (.I0(inst_n_99),
        .I1(inst_n_104),
        .O(vga_to_hdmi_i_2007_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2008
       (.I0(inst_n_100),
        .I1(inst_n_105),
        .O(vga_to_hdmi_i_2008_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2039
       (.I0(inst_n_27),
        .I1(inst_n_29),
        .I2(inst_n_28),
        .O(vga_to_hdmi_i_2039_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2042
       (.I0(inst_n_25),
        .I1(inst_n_19),
        .I2(inst_n_15),
        .O(vga_to_hdmi_i_2042_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_2103
       (.I0(inst_n_143),
        .I1(inst_n_139),
        .I2(inst_n_131),
        .O(vga_to_hdmi_i_2103_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_2104
       (.I0(inst_n_144),
        .I1(inst_n_137),
        .I2(inst_n_132),
        .O(vga_to_hdmi_i_2104_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_2105
       (.I0(inst_n_145),
        .I1(inst_n_138),
        .I2(inst_n_133),
        .O(vga_to_hdmi_i_2105_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2108
       (.I0(inst_n_143),
        .I1(inst_n_139),
        .I2(inst_n_131),
        .I3(vga_to_hdmi_i_2104_n_0),
        .O(vga_to_hdmi_i_2108_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2109
       (.I0(inst_n_144),
        .I1(inst_n_137),
        .I2(inst_n_132),
        .I3(vga_to_hdmi_i_2105_n_0),
        .O(vga_to_hdmi_i_2109_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2124
       (.I0(inst_n_52),
        .I1(inst_n_46),
        .I2(inst_n_43),
        .O(vga_to_hdmi_i_2124_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2127
       (.I0(inst_n_48),
        .I1(inst_n_47),
        .I2(inst_n_44),
        .O(vga_to_hdmi_i_2127_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2143
       (.CI(vga_to_hdmi_i_2289_n_0),
        .CO({vga_to_hdmi_i_2143_n_0,vga_to_hdmi_i_2143_n_1,vga_to_hdmi_i_2143_n_2,vga_to_hdmi_i_2143_n_3}),
        .CYINIT(1'b0),
        .DI({inst_n_97,inst_n_98,inst_n_91,inst_n_92}),
        .O({vga_to_hdmi_i_2143_n_4,vga_to_hdmi_i_2143_n_5,vga_to_hdmi_i_2143_n_6,vga_to_hdmi_i_2143_n_7}),
        .S({vga_to_hdmi_i_2291_n_0,vga_to_hdmi_i_2292_n_0,vga_to_hdmi_i_2293_n_0,vga_to_hdmi_i_2294_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2145
       (.I0(inst_n_101),
        .I1(inst_n_99),
        .O(vga_to_hdmi_i_2145_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2146
       (.I0(inst_n_102),
        .I1(inst_n_100),
        .O(vga_to_hdmi_i_2146_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2147
       (.I0(inst_n_95),
        .I1(inst_n_101),
        .O(vga_to_hdmi_i_2147_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2148
       (.I0(inst_n_96),
        .I1(inst_n_102),
        .O(vga_to_hdmi_i_2148_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2166
       (.I0(inst_n_26),
        .I1(inst_n_20),
        .I2(inst_n_16),
        .O(vga_to_hdmi_i_2166_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2168
       (.I0(inst_n_23),
        .I1(inst_n_21),
        .I2(inst_n_17),
        .O(vga_to_hdmi_i_2168_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2170
       (.I0(inst_n_24),
        .I1(inst_n_22),
        .I2(inst_n_18),
        .O(vga_to_hdmi_i_2170_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_2227
       (.I0(inst_n_142),
        .I1(inst_n_134),
        .I2(inst_n_129),
        .O(vga_to_hdmi_i_2227_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_2228
       (.I0(inst_n_140),
        .I1(inst_n_135),
        .I2(inst_n_130),
        .O(vga_to_hdmi_i_2228_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    vga_to_hdmi_i_2229
       (.I0(inst_n_141),
        .I1(inst_n_136),
        .I2(inst_n_127),
        .O(vga_to_hdmi_i_2229_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2232
       (.I0(inst_n_142),
        .I1(inst_n_134),
        .I2(inst_n_129),
        .I3(vga_to_hdmi_i_2228_n_0),
        .O(vga_to_hdmi_i_2232_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2233
       (.I0(inst_n_140),
        .I1(inst_n_135),
        .I2(inst_n_130),
        .I3(vga_to_hdmi_i_2229_n_0),
        .O(vga_to_hdmi_i_2233_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2289
       (.CI(vga_to_hdmi_i_2432_n_0),
        .CO({vga_to_hdmi_i_2289_n_0,vga_to_hdmi_i_2289_n_1,vga_to_hdmi_i_2289_n_2,vga_to_hdmi_i_2289_n_3}),
        .CYINIT(1'b0),
        .DI({inst_n_93,inst_n_94,inst_n_87,inst_n_88}),
        .O({vga_to_hdmi_i_2289_n_4,vga_to_hdmi_i_2289_n_5,vga_to_hdmi_i_2289_n_6,vga_to_hdmi_i_2289_n_7}),
        .S({vga_to_hdmi_i_2434_n_0,vga_to_hdmi_i_2435_n_0,vga_to_hdmi_i_2436_n_0,vga_to_hdmi_i_2437_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2291
       (.I0(inst_n_97),
        .I1(inst_n_95),
        .O(vga_to_hdmi_i_2291_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2292
       (.I0(inst_n_98),
        .I1(inst_n_96),
        .O(vga_to_hdmi_i_2292_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2293
       (.I0(inst_n_91),
        .I1(inst_n_97),
        .O(vga_to_hdmi_i_2293_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2294
       (.I0(inst_n_92),
        .I1(inst_n_98),
        .O(vga_to_hdmi_i_2294_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2343
       (.I0(inst_n_106),
        .I1(inst_n_109),
        .O(vga_to_hdmi_i_2343_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2344
       (.I0(inst_n_107),
        .I1(inst_n_108),
        .O(vga_to_hdmi_i_2344_n_0));
  (* HLUTNM = "lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2374
       (.I0(inst_n_60),
        .I1(inst_n_128),
        .O(vga_to_hdmi_i_2374_n_0));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    vga_to_hdmi_i_2379
       (.I0(inst_n_60),
        .I1(inst_n_128),
        .I2(inst_n_57),
        .I3(inst_n_61),
        .O(vga_to_hdmi_i_2379_n_0));
  (* HLUTNM = "lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2404
       (.I0(inst_n_149),
        .I1(inst_n_68),
        .O(vga_to_hdmi_i_2404_n_0));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    vga_to_hdmi_i_2409
       (.I0(inst_n_149),
        .I1(inst_n_68),
        .I2(inst_n_69),
        .I3(inst_n_65),
        .O(vga_to_hdmi_i_2409_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2432
       (.CI(vga_to_hdmi_i_2564_n_0),
        .CO({vga_to_hdmi_i_2432_n_0,vga_to_hdmi_i_2432_n_1,vga_to_hdmi_i_2432_n_2,vga_to_hdmi_i_2432_n_3}),
        .CYINIT(1'b0),
        .DI({inst_n_89,inst_n_90,inst_n_78,inst_n_79}),
        .O({vga_to_hdmi_i_2432_n_4,vga_to_hdmi_i_2432_n_5,vga_to_hdmi_i_2432_n_6,vga_to_hdmi_i_2432_n_7}),
        .S({vga_to_hdmi_i_2565_n_0,vga_to_hdmi_i_2566_n_0,vga_to_hdmi_i_2567_n_0,vga_to_hdmi_i_2568_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2434
       (.I0(inst_n_93),
        .I1(inst_n_91),
        .O(vga_to_hdmi_i_2434_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2435
       (.I0(inst_n_94),
        .I1(inst_n_92),
        .O(vga_to_hdmi_i_2435_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2436
       (.I0(inst_n_87),
        .I1(inst_n_93),
        .O(vga_to_hdmi_i_2436_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2437
       (.I0(inst_n_88),
        .I1(inst_n_94),
        .O(vga_to_hdmi_i_2437_n_0));
  (* HLUTNM = "lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2457
       (.I0(inst_n_82),
        .I1(inst_n_39),
        .O(vga_to_hdmi_i_2457_n_0));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    vga_to_hdmi_i_2462
       (.I0(inst_n_82),
        .I1(inst_n_39),
        .I2(inst_n_40),
        .I3(inst_n_36),
        .O(vga_to_hdmi_i_2462_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2509
       (.I0(inst_n_58),
        .I1(inst_n_62),
        .I2(inst_n_61),
        .I3(inst_n_57),
        .O(vga_to_hdmi_i_2509_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2510
       (.I0(inst_n_59),
        .I1(inst_n_63),
        .I2(inst_n_62),
        .I3(inst_n_58),
        .O(vga_to_hdmi_i_2510_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2536
       (.I0(inst_n_70),
        .I1(inst_n_66),
        .I2(inst_n_65),
        .I3(inst_n_69),
        .O(vga_to_hdmi_i_2536_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2537
       (.I0(inst_n_64),
        .I1(inst_n_67),
        .I2(inst_n_66),
        .I3(inst_n_70),
        .O(vga_to_hdmi_i_2537_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2564
       (.CI(vga_to_hdmi_i_2671_n_0),
        .CO({vga_to_hdmi_i_2564_n_0,vga_to_hdmi_i_2564_n_1,vga_to_hdmi_i_2564_n_2,vga_to_hdmi_i_2564_n_3}),
        .CYINIT(1'b0),
        .DI({inst_n_80,inst_n_81,inst_n_83,inst_n_84}),
        .O({vga_to_hdmi_i_2564_n_4,vga_to_hdmi_i_2564_n_5,vga_to_hdmi_i_2564_n_6,vga_to_hdmi_i_2564_n_7}),
        .S({vga_to_hdmi_i_2672_n_0,vga_to_hdmi_i_2673_n_0,vga_to_hdmi_i_2674_n_0,vga_to_hdmi_i_2675_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2565
       (.I0(inst_n_89),
        .I1(inst_n_87),
        .O(vga_to_hdmi_i_2565_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2566
       (.I0(inst_n_90),
        .I1(inst_n_88),
        .O(vga_to_hdmi_i_2566_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2567
       (.I0(inst_n_78),
        .I1(inst_n_89),
        .O(vga_to_hdmi_i_2567_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2568
       (.I0(inst_n_79),
        .I1(inst_n_90),
        .O(vga_to_hdmi_i_2568_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2589
       (.I0(inst_n_41),
        .I1(inst_n_37),
        .I2(inst_n_36),
        .I3(inst_n_40),
        .O(vga_to_hdmi_i_2589_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2590
       (.I0(inst_n_35),
        .I1(inst_n_38),
        .I2(inst_n_37),
        .I3(inst_n_41),
        .O(vga_to_hdmi_i_2590_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2635
       (.I0(inst_n_117),
        .I1(inst_n_126),
        .O(vga_to_hdmi_i_2635_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2636
       (.I0(inst_n_118),
        .I1(inst_n_122),
        .O(vga_to_hdmi_i_2636_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2671
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2671_n_0,vga_to_hdmi_i_2671_n_1,vga_to_hdmi_i_2671_n_2,vga_to_hdmi_i_2671_n_3}),
        .CYINIT(1'b0),
        .DI({inst_n_85,inst_n_86,1'b0,1'b1}),
        .O({vga_to_hdmi_i_2671_n_4,vga_to_hdmi_i_2671_n_5,vga_to_hdmi_i_2671_n_6,vga_to_hdmi_i_2671_n_7}),
        .S({vga_to_hdmi_i_2718_n_0,vga_to_hdmi_i_2719_n_0,vga_to_hdmi_i_2720_n_0,inst_n_86}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2672
       (.I0(inst_n_80),
        .I1(inst_n_78),
        .O(vga_to_hdmi_i_2672_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2673
       (.I0(inst_n_81),
        .I1(inst_n_79),
        .O(vga_to_hdmi_i_2673_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2674
       (.I0(inst_n_83),
        .I1(inst_n_80),
        .O(vga_to_hdmi_i_2674_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2675
       (.I0(inst_n_84),
        .I1(inst_n_81),
        .O(vga_to_hdmi_i_2675_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2702
       (.I0(inst_n_113),
        .I1(inst_n_123),
        .O(vga_to_hdmi_i_2702_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2703
       (.I0(inst_n_114),
        .I1(inst_n_124),
        .O(vga_to_hdmi_i_2703_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2704
       (.I0(inst_n_115),
        .I1(inst_n_125),
        .O(vga_to_hdmi_i_2704_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2705
       (.I0(inst_n_116),
        .I1(inst_n_119),
        .O(vga_to_hdmi_i_2705_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2718
       (.I0(inst_n_85),
        .I1(inst_n_83),
        .O(vga_to_hdmi_i_2718_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2719
       (.I0(inst_n_86),
        .I1(inst_n_84),
        .O(vga_to_hdmi_i_2719_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2720
       (.I0(inst_n_85),
        .O(vga_to_hdmi_i_2720_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2726
       (.I0(inst_n_111),
        .I1(inst_n_120),
        .O(vga_to_hdmi_i_2726_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2727
       (.I0(inst_n_112),
        .I1(inst_n_121),
        .O(vga_to_hdmi_i_2727_n_0));
  CARRY4 vga_to_hdmi_i_487
       (.CI(1'b0),
        .CO({NLW_vga_to_hdmi_i_487_CO_UNCONNECTED[3:2],vga_to_hdmi_i_487_n_2,vga_to_hdmi_i_487_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({NLW_vga_to_hdmi_i_487_O_UNCONNECTED[3],vga_to_hdmi_i_487_n_5,vga_to_hdmi_i_487_n_6,vga_to_hdmi_i_487_n_7}),
        .S({1'b0,vga_to_hdmi_i_1024_n_0,vga_to_hdmi_i_1025_n_0,inst_n_152}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_number
   (\index_reg[3]_i_2 ,
    D,
    \text_blk_reg[3]_i_2 );
  output [3:0]\index_reg[3]_i_2 ;
  input [3:0]D;
  input [0:0]\text_blk_reg[3]_i_2 ;

  wire [3:0]D;
  wire [3:0]\index_reg[3]_i_2 ;
  wire [0:0]\text_blk_reg[3]_i_2 ;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.CLR(1'b0),
        .D(D[0]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2 [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.CLR(1'b0),
        .D(D[1]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2 [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.CLR(1'b0),
        .D(D[2]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2 [2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.CLR(1'b0),
        .D(D[3]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2 [3]));
endmodule

(* ORIG_REF_NAME = "number" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_number_0
   (\index_reg[3]_i_2__0 ,
    D,
    \text_blk_reg[3]_i_2 );
  output [3:0]\index_reg[3]_i_2__0 ;
  input [3:0]D;
  input [0:0]\text_blk_reg[3]_i_2 ;

  wire [3:0]D;
  wire [3:0]\index_reg[3]_i_2__0 ;
  wire [0:0]\text_blk_reg[3]_i_2 ;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.CLR(1'b0),
        .D(D[0]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2__0 [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.CLR(1'b0),
        .D(D[1]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2__0 [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.CLR(1'b0),
        .D(D[2]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2__0 [2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.CLR(1'b0),
        .D(D[3]),
        .G(\text_blk_reg[3]_i_2 ),
        .GE(1'b1),
        .Q(\index_reg[3]_i_2__0 [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1
   (iob_data_out,
    pix_clkx5,
    pix_clk,
    datain,
    AR);
  output iob_data_out;
  input pix_clkx5;
  input pix_clk;
  input [9:0]datain;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]datain;
  wire iob_data_out;
  wire pix_clk;
  wire pix_clkx5;
  wire slave_shift_out1;
  wire slave_shift_out2;
  wire NLW_oserdes_m_OFB_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT1_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT2_UNCONNECTED;
  wire NLW_oserdes_m_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_m_TFB_UNCONNECTED;
  wire NLW_oserdes_m_TQ_UNCONNECTED;
  wire NLW_oserdes_s_OFB_UNCONNECTED;
  wire NLW_oserdes_s_OQ_UNCONNECTED;
  wire NLW_oserdes_s_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_s_TFB_UNCONNECTED;
  wire NLW_oserdes_s_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_m
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(datain[0]),
        .D2(datain[1]),
        .D3(datain[2]),
        .D4(datain[3]),
        .D5(datain[4]),
        .D6(datain[5]),
        .D7(datain[6]),
        .D8(datain[7]),
        .OCE(1'b1),
        .OFB(NLW_oserdes_m_OFB_UNCONNECTED),
        .OQ(iob_data_out),
        .RST(AR),
        .SHIFTIN1(slave_shift_out1),
        .SHIFTIN2(slave_shift_out2),
        .SHIFTOUT1(NLW_oserdes_m_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_oserdes_m_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_m_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_m_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_m_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_s
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(datain[8]),
        .D4(datain[9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_oserdes_s_OFB_UNCONNECTED),
        .OQ(NLW_oserdes_s_OQ_UNCONNECTED),
        .RST(AR),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(slave_shift_out1),
        .SHIFTOUT2(slave_shift_out2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_s_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_s_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_s_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "serdes_10_to_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1
   (iob_data_out,
    pix_clkx5,
    pix_clk,
    AR);
  output iob_data_out;
  input pix_clkx5;
  input pix_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire iob_data_out;
  wire pix_clk;
  wire pix_clkx5;
  wire slave_shift_out1;
  wire slave_shift_out2;
  wire NLW_oserdes_m_OFB_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT1_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT2_UNCONNECTED;
  wire NLW_oserdes_m_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_m_TFB_UNCONNECTED;
  wire NLW_oserdes_m_TQ_UNCONNECTED;
  wire NLW_oserdes_s_OFB_UNCONNECTED;
  wire NLW_oserdes_s_OQ_UNCONNECTED;
  wire NLW_oserdes_s_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_s_TFB_UNCONNECTED;
  wire NLW_oserdes_s_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_m
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b1),
        .D7(1'b1),
        .D8(1'b1),
        .OCE(1'b1),
        .OFB(NLW_oserdes_m_OFB_UNCONNECTED),
        .OQ(iob_data_out),
        .RST(AR),
        .SHIFTIN1(slave_shift_out1),
        .SHIFTIN2(slave_shift_out2),
        .SHIFTOUT1(NLW_oserdes_m_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_oserdes_m_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_m_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_m_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_m_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_s
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b1),
        .D4(1'b1),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_oserdes_s_OFB_UNCONNECTED),
        .OQ(NLW_oserdes_s_OQ_UNCONNECTED),
        .RST(AR),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(slave_shift_out1),
        .SHIFTOUT2(slave_shift_out2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_s_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_s_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_s_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "serdes_10_to_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2
   (iob_data_out,
    pix_clkx5,
    pix_clk,
    datain,
    AR);
  output iob_data_out;
  input pix_clkx5;
  input pix_clk;
  input [9:0]datain;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]datain;
  wire iob_data_out;
  wire pix_clk;
  wire pix_clkx5;
  wire slave_shift_out1;
  wire slave_shift_out2;
  wire NLW_oserdes_m_OFB_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT1_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT2_UNCONNECTED;
  wire NLW_oserdes_m_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_m_TFB_UNCONNECTED;
  wire NLW_oserdes_m_TQ_UNCONNECTED;
  wire NLW_oserdes_s_OFB_UNCONNECTED;
  wire NLW_oserdes_s_OQ_UNCONNECTED;
  wire NLW_oserdes_s_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_s_TFB_UNCONNECTED;
  wire NLW_oserdes_s_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_m
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(datain[0]),
        .D2(datain[1]),
        .D3(datain[2]),
        .D4(datain[3]),
        .D5(datain[4]),
        .D6(datain[5]),
        .D7(datain[6]),
        .D8(datain[7]),
        .OCE(1'b1),
        .OFB(NLW_oserdes_m_OFB_UNCONNECTED),
        .OQ(iob_data_out),
        .RST(AR),
        .SHIFTIN1(slave_shift_out1),
        .SHIFTIN2(slave_shift_out2),
        .SHIFTOUT1(NLW_oserdes_m_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_oserdes_m_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_m_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_m_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_m_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_s
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(datain[8]),
        .D4(datain[9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_oserdes_s_OFB_UNCONNECTED),
        .OQ(NLW_oserdes_s_OQ_UNCONNECTED),
        .RST(AR),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(slave_shift_out1),
        .SHIFTOUT2(slave_shift_out2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_s_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_s_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_s_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "serdes_10_to_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3
   (iob_data_out,
    pix_clkx5,
    pix_clk,
    datain,
    AR);
  output iob_data_out;
  input pix_clkx5;
  input pix_clk;
  input [9:0]datain;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]datain;
  wire iob_data_out;
  wire pix_clk;
  wire pix_clkx5;
  wire slave_shift_out1;
  wire slave_shift_out2;
  wire NLW_oserdes_m_OFB_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT1_UNCONNECTED;
  wire NLW_oserdes_m_SHIFTOUT2_UNCONNECTED;
  wire NLW_oserdes_m_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_m_TFB_UNCONNECTED;
  wire NLW_oserdes_m_TQ_UNCONNECTED;
  wire NLW_oserdes_s_OFB_UNCONNECTED;
  wire NLW_oserdes_s_OQ_UNCONNECTED;
  wire NLW_oserdes_s_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdes_s_TFB_UNCONNECTED;
  wire NLW_oserdes_s_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_m
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(datain[0]),
        .D2(datain[1]),
        .D3(datain[2]),
        .D4(datain[3]),
        .D5(datain[4]),
        .D6(datain[5]),
        .D7(datain[6]),
        .D8(datain[7]),
        .OCE(1'b1),
        .OFB(NLW_oserdes_m_OFB_UNCONNECTED),
        .OQ(iob_data_out),
        .RST(AR),
        .SHIFTIN1(slave_shift_out1),
        .SHIFTIN2(slave_shift_out2),
        .SHIFTOUT1(NLW_oserdes_m_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_oserdes_m_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_m_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_m_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_m_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdes_s
       (.CLK(pix_clkx5),
        .CLKDIV(pix_clk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(datain[8]),
        .D4(datain[9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_oserdes_s_OFB_UNCONNECTED),
        .OQ(NLW_oserdes_s_OQ_UNCONNECTED),
        .RST(AR),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(slave_shift_out1),
        .SHIFTOUT2(slave_shift_out2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdes_s_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_oserdes_s_TFB_UNCONNECTED),
        .TQ(NLW_oserdes_s_TQ_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay
   (data_o,
    pix_clk,
    data_i);
  output [37:0]data_o;
  input pix_clk;
  input [6:0]data_i;

  wire [6:0]data_i;
  wire [37:0]data_o;
  wire pix_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[0].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[0].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[10].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[10].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[11].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[11].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[14].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[14].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[15].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[15].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[16].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[16].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[17].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[17].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[18].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[18].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[19].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[19].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[1].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[1].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[0]),
        .Q(data_o[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[20].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[20].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[3]),
        .Q(data_o[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[21].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[21].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[3]),
        .Q(data_o[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[22].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[22].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[3]),
        .Q(data_o[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[23].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[23].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[3]),
        .Q(data_o[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[24].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[24].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[25].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[25].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[26].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[26].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[27].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[27].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[28].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[28].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[4]),
        .Q(data_o[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[29].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[29].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[5]),
        .Q(data_o[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[2].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[2].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[1]),
        .Q(data_o[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[30].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[30].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[4]),
        .Q(data_o[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[31].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[31].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[5]),
        .Q(data_o[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[32].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[32].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[33].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[33].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[34].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[34].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[35].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[35].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[36].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[36].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[6]),
        .Q(data_o[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[37].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[37].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[6]),
        .Q(data_o[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[38].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[38].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[6]),
        .Q(data_o[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[39].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[39].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[6]),
        .Q(data_o[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[3].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[3].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(data_i[2]),
        .Q(data_o[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[4].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[4].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[5].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[5].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[6].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[6].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[7].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[7].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[8].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[8].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl " *) 
  (* srl_name = "\inst/vga_to_hdmi /\inst/srldly_0/srl[9].srl16_i " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \srl[9].srl16_i 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(pix_clk),
        .D(1'b0),
        .Q(data_o[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timer
   (\index_reg[3]_i_1_0 ,
    \seconds_reg[11]_0 ,
    \seconds_reg[11]_1 ,
    \index_reg[3]_i_1__0_0 ,
    \seconds_reg[3]_0 ,
    \seconds_reg[3]_1 ,
    \seconds_reg[3]_2 ,
    \seconds_reg[3]_3 ,
    \hc_reg[8] ,
    \seconds_reg[3]_4 ,
    \hc_reg[9] ,
    \seconds_reg[11]_2 ,
    \index_reg[3]_i_7_0 ,
    text_blk0,
    \text_addr_reg[6]_i_4 ,
    text_blk11_out,
    text_blk14_out,
    clk_out2,
    axi_aresetn);
  output [2:0]\index_reg[3]_i_1_0 ;
  output [1:0]\seconds_reg[11]_0 ;
  output [0:0]\seconds_reg[11]_1 ;
  output [1:0]\index_reg[3]_i_1__0_0 ;
  output \seconds_reg[3]_0 ;
  output \seconds_reg[3]_1 ;
  output [0:0]\seconds_reg[3]_2 ;
  output \seconds_reg[3]_3 ;
  output \hc_reg[8] ;
  output [0:0]\seconds_reg[3]_4 ;
  output \hc_reg[9] ;
  output [0:0]\seconds_reg[11]_2 ;
  output [0:0]\index_reg[3]_i_7_0 ;
  input text_blk0;
  input [1:0]\text_addr_reg[6]_i_4 ;
  input text_blk11_out;
  input text_blk14_out;
  input clk_out2;
  input axi_aresetn;

  wire axi_aresetn;
  wire clk_out2;
  wire [20:0]count_1hz;
  wire count_1hz0_carry__0_n_0;
  wire count_1hz0_carry__0_n_1;
  wire count_1hz0_carry__0_n_2;
  wire count_1hz0_carry__0_n_3;
  wire count_1hz0_carry__0_n_4;
  wire count_1hz0_carry__0_n_5;
  wire count_1hz0_carry__0_n_6;
  wire count_1hz0_carry__0_n_7;
  wire count_1hz0_carry__1_n_0;
  wire count_1hz0_carry__1_n_1;
  wire count_1hz0_carry__1_n_2;
  wire count_1hz0_carry__1_n_3;
  wire count_1hz0_carry__1_n_4;
  wire count_1hz0_carry__1_n_5;
  wire count_1hz0_carry__1_n_6;
  wire count_1hz0_carry__1_n_7;
  wire count_1hz0_carry__2_n_0;
  wire count_1hz0_carry__2_n_1;
  wire count_1hz0_carry__2_n_2;
  wire count_1hz0_carry__2_n_3;
  wire count_1hz0_carry__2_n_4;
  wire count_1hz0_carry__2_n_5;
  wire count_1hz0_carry__2_n_6;
  wire count_1hz0_carry__2_n_7;
  wire count_1hz0_carry__3_n_1;
  wire count_1hz0_carry__3_n_2;
  wire count_1hz0_carry__3_n_3;
  wire count_1hz0_carry__3_n_4;
  wire count_1hz0_carry__3_n_5;
  wire count_1hz0_carry__3_n_6;
  wire count_1hz0_carry__3_n_7;
  wire count_1hz0_carry_n_0;
  wire count_1hz0_carry_n_1;
  wire count_1hz0_carry_n_2;
  wire count_1hz0_carry_n_3;
  wire count_1hz0_carry_n_4;
  wire count_1hz0_carry_n_5;
  wire count_1hz0_carry_n_6;
  wire count_1hz0_carry_n_7;
  wire \count_1hz[0]_i_1_n_0 ;
  wire \count_1hz[20]_i_10_n_0 ;
  wire \count_1hz[20]_i_11_n_0 ;
  wire \count_1hz[20]_i_12_n_0 ;
  wire \count_1hz[20]_i_13_n_0 ;
  wire \count_1hz[20]_i_14_n_0 ;
  wire \count_1hz[20]_i_15_n_0 ;
  wire \count_1hz[20]_i_16_n_0 ;
  wire \count_1hz[20]_i_17_n_0 ;
  wire \count_1hz[20]_i_18_n_0 ;
  wire \count_1hz[20]_i_1_n_0 ;
  wire \count_1hz[20]_i_2_n_0 ;
  wire \count_1hz[20]_i_3_n_0 ;
  wire \count_1hz[20]_i_4_n_0 ;
  wire \count_1hz[20]_i_5_n_0 ;
  wire \count_1hz[20]_i_6_n_0 ;
  wire \count_1hz[20]_i_7_n_0 ;
  wire \count_1hz[20]_i_8_n_0 ;
  wire \count_1hz[20]_i_9_n_0 ;
  wire [20:0]count_60hz;
  wire count_60hz0_carry__0_n_0;
  wire count_60hz0_carry__0_n_1;
  wire count_60hz0_carry__0_n_2;
  wire count_60hz0_carry__0_n_3;
  wire count_60hz0_carry__0_n_4;
  wire count_60hz0_carry__0_n_5;
  wire count_60hz0_carry__0_n_6;
  wire count_60hz0_carry__0_n_7;
  wire count_60hz0_carry__1_n_0;
  wire count_60hz0_carry__1_n_1;
  wire count_60hz0_carry__1_n_2;
  wire count_60hz0_carry__1_n_3;
  wire count_60hz0_carry__1_n_4;
  wire count_60hz0_carry__1_n_5;
  wire count_60hz0_carry__1_n_6;
  wire count_60hz0_carry__1_n_7;
  wire count_60hz0_carry__2_n_0;
  wire count_60hz0_carry__2_n_1;
  wire count_60hz0_carry__2_n_2;
  wire count_60hz0_carry__2_n_3;
  wire count_60hz0_carry__2_n_4;
  wire count_60hz0_carry__2_n_5;
  wire count_60hz0_carry__2_n_6;
  wire count_60hz0_carry__2_n_7;
  wire count_60hz0_carry__3_n_1;
  wire count_60hz0_carry__3_n_2;
  wire count_60hz0_carry__3_n_3;
  wire count_60hz0_carry__3_n_4;
  wire count_60hz0_carry__3_n_5;
  wire count_60hz0_carry__3_n_6;
  wire count_60hz0_carry__3_n_7;
  wire count_60hz0_carry_n_0;
  wire count_60hz0_carry_n_1;
  wire count_60hz0_carry_n_2;
  wire count_60hz0_carry_n_3;
  wire count_60hz0_carry_n_4;
  wire count_60hz0_carry_n_5;
  wire count_60hz0_carry_n_6;
  wire count_60hz0_carry_n_7;
  wire \count_60hz[0]_i_1_n_0 ;
  wire \count_60hz[10]_i_1_n_0 ;
  wire \count_60hz[11]_i_1_n_0 ;
  wire \count_60hz[12]_i_1_n_0 ;
  wire \count_60hz[13]_i_1_n_0 ;
  wire \count_60hz[14]_i_1_n_0 ;
  wire \count_60hz[15]_i_1_n_0 ;
  wire \count_60hz[16]_i_1_n_0 ;
  wire \count_60hz[17]_i_1_n_0 ;
  wire \count_60hz[18]_i_1_n_0 ;
  wire \count_60hz[19]_i_1_n_0 ;
  wire \count_60hz[1]_i_1_n_0 ;
  wire \count_60hz[20]_i_10_n_0 ;
  wire \count_60hz[20]_i_11_n_0 ;
  wire \count_60hz[20]_i_12_n_0 ;
  wire \count_60hz[20]_i_13_n_0 ;
  wire \count_60hz[20]_i_14_n_0 ;
  wire \count_60hz[20]_i_2_n_0 ;
  wire \count_60hz[20]_i_3_n_0 ;
  wire \count_60hz[20]_i_4_n_0 ;
  wire \count_60hz[20]_i_5_n_0 ;
  wire \count_60hz[20]_i_6_n_0 ;
  wire \count_60hz[20]_i_7_n_0 ;
  wire \count_60hz[20]_i_8_n_0 ;
  wire \count_60hz[20]_i_9_n_0 ;
  wire \count_60hz[2]_i_1_n_0 ;
  wire \count_60hz[3]_i_1_n_0 ;
  wire \count_60hz[4]_i_1_n_0 ;
  wire \count_60hz[5]_i_1_n_0 ;
  wire \count_60hz[6]_i_1_n_0 ;
  wire \count_60hz[7]_i_1_n_0 ;
  wire \count_60hz[8]_i_1_n_0 ;
  wire \count_60hz[9]_i_1_n_0 ;
  wire count_60hz_0;
  wire \hc_reg[8] ;
  wire \hc_reg[9] ;
  wire \index_reg[0]_i_2__0_n_0 ;
  wire \index_reg[0]_i_2_n_0 ;
  wire [2:0]\index_reg[3]_i_1_0 ;
  wire [1:0]\index_reg[3]_i_1__0_0 ;
  wire \index_reg[3]_i_3__0_n_0 ;
  wire \index_reg[3]_i_3_n_0 ;
  wire \index_reg[3]_i_5_n_0 ;
  wire \index_reg[3]_i_6_n_0 ;
  wire [0:0]\index_reg[3]_i_7_0 ;
  wire m11__18_carry__0_i_1_n_0;
  wire m11__18_carry__0_i_2_n_0;
  wire m11__18_carry__0_i_3_n_0;
  wire m11__18_carry__0_i_4_n_0;
  wire m11__18_carry__0_n_0;
  wire m11__18_carry__0_n_1;
  wire m11__18_carry__0_n_2;
  wire m11__18_carry__0_n_3;
  wire m11__18_carry__0_n_4;
  wire m11__18_carry__0_n_5;
  wire m11__18_carry__0_n_6;
  wire m11__18_carry__0_n_7;
  wire m11__18_carry__1_i_1_n_0;
  wire m11__18_carry__1_i_2_n_0;
  wire m11__18_carry__1_n_3;
  wire m11__18_carry__1_n_6;
  wire m11__18_carry__1_n_7;
  wire m11__18_carry_i_1_n_0;
  wire m11__18_carry_i_2_n_0;
  wire m11__18_carry_i_3_n_0;
  wire m11__18_carry_n_0;
  wire m11__18_carry_n_1;
  wire m11__18_carry_n_2;
  wire m11__18_carry_n_3;
  wire m11__18_carry_n_4;
  wire m11__18_carry_n_5;
  wire m11__18_carry_n_6;
  wire m11__18_carry_n_7;
  wire m11__40_carry__0_i_1_n_0;
  wire m11__40_carry__0_i_2_n_0;
  wire m11__40_carry__0_i_3_n_0;
  wire m11__40_carry__0_i_4_n_0;
  wire m11__40_carry__0_i_5_n_0;
  wire m11__40_carry__0_i_6_n_0;
  wire m11__40_carry__0_i_7_n_0;
  wire m11__40_carry__0_i_8_n_0;
  wire m11__40_carry__0_n_0;
  wire m11__40_carry__0_n_1;
  wire m11__40_carry__0_n_2;
  wire m11__40_carry__0_n_3;
  wire m11__40_carry__1_i_1_n_0;
  wire m11__40_carry__1_i_2_n_0;
  wire m11__40_carry__1_n_3;
  wire m11__40_carry_i_1_n_0;
  wire m11__40_carry_i_2_n_0;
  wire m11__40_carry_i_3_n_0;
  wire m11__40_carry_i_4_n_0;
  wire m11__40_carry_i_5_n_0;
  wire m11__40_carry_i_6_n_0;
  wire m11__40_carry_i_7_n_0;
  wire m11__40_carry_i_8_n_0;
  wire m11__40_carry_n_0;
  wire m11__40_carry_n_1;
  wire m11__40_carry_n_2;
  wire m11__40_carry_n_3;
  wire m11_carry__0_i_1_n_0;
  wire m11_carry__0_i_2_n_0;
  wire m11_carry__0_i_3_n_0;
  wire m11_carry__0_i_4_n_0;
  wire m11_carry__0_n_0;
  wire m11_carry__0_n_1;
  wire m11_carry__0_n_2;
  wire m11_carry__0_n_3;
  wire m11_carry__0_n_4;
  wire m11_carry__1_i_1_n_0;
  wire m11_carry__1_n_0;
  wire m11_carry__1_n_1;
  wire m11_carry__1_n_2;
  wire m11_carry__1_n_3;
  wire m11_carry__1_n_4;
  wire m11_carry__1_n_5;
  wire m11_carry__1_n_6;
  wire m11_carry__1_n_7;
  wire m11_carry__2_n_2;
  wire m11_carry__2_n_7;
  wire m11_carry_i_1_n_0;
  wire m11_carry_i_2_n_0;
  wire m11_carry_i_3_n_0;
  wire m11_carry_n_0;
  wire m11_carry_n_1;
  wire m11_carry_n_2;
  wire m11_carry_n_3;
  wire [2:2]min1;
  wire [2:1]min10;
  wire [1:0]p_0_in;
  wire s101__15_carry__0_i_1_n_0;
  wire s101__15_carry__0_n_7;
  wire s101__15_carry_i_1_n_0;
  wire s101__15_carry_i_2_n_0;
  wire s101__15_carry_i_3_n_0;
  wire s101__15_carry_n_0;
  wire s101__15_carry_n_1;
  wire s101__15_carry_n_2;
  wire s101__15_carry_n_3;
  wire s101__15_carry_n_4;
  wire s101__15_carry_n_5;
  wire s101__15_carry_n_6;
  wire s101__15_carry_n_7;
  wire s101__24_carry__0_i_1_n_0;
  wire s101__24_carry__0_i_2_n_0;
  wire s101__24_carry__0_i_3_n_0;
  wire s101__24_carry__0_n_2;
  wire s101__24_carry__0_n_3;
  wire s101__24_carry__0_n_5;
  wire s101__24_carry__0_n_6;
  wire s101__24_carry__0_n_7;
  wire s101__24_carry_i_1_n_0;
  wire s101__24_carry_i_2_n_0;
  wire s101__24_carry_i_3_n_0;
  wire s101__24_carry_i_4_n_0;
  wire s101__24_carry_n_0;
  wire s101__24_carry_n_1;
  wire s101__24_carry_n_2;
  wire s101__24_carry_n_3;
  wire s101__24_carry_n_4;
  wire s101__24_carry_n_5;
  wire s101_carry__0_i_1_n_0;
  wire s101_carry__0_i_2_n_0;
  wire s101_carry__0_i_3_n_0;
  wire s101_carry__0_i_4_n_0;
  wire s101_carry__0_n_0;
  wire s101_carry__0_n_1;
  wire s101_carry__0_n_2;
  wire s101_carry__0_n_3;
  wire s101_carry__0_n_4;
  wire s101_carry__1_i_1_n_0;
  wire s101_carry__1_n_1;
  wire s101_carry__1_n_2;
  wire s101_carry__1_n_3;
  wire s101_carry__1_n_4;
  wire s101_carry__1_n_5;
  wire s101_carry__1_n_6;
  wire s101_carry__1_n_7;
  wire s101_carry_i_1_n_0;
  wire s101_carry_i_2_n_0;
  wire s101_carry_i_3_n_0;
  wire s101_carry_n_0;
  wire s101_carry_n_1;
  wire s101_carry_n_2;
  wire s101_carry_n_3;
  wire [2:0]sec1;
  wire [2:2]sec10;
  wire seconds;
  wire \seconds[0]_i_1_n_0 ;
  wire \seconds[0]_i_4_n_0 ;
  wire \seconds[0]_i_5_n_0 ;
  wire \seconds[0]_i_6_n_0 ;
  wire \seconds[0]_i_7_n_0 ;
  wire \seconds[0]_i_8_n_0 ;
  wire [11:0]seconds_reg;
  wire \seconds_reg[0]_i_3_n_0 ;
  wire \seconds_reg[0]_i_3_n_1 ;
  wire \seconds_reg[0]_i_3_n_2 ;
  wire \seconds_reg[0]_i_3_n_3 ;
  wire \seconds_reg[0]_i_3_n_4 ;
  wire \seconds_reg[0]_i_3_n_5 ;
  wire \seconds_reg[0]_i_3_n_6 ;
  wire \seconds_reg[0]_i_3_n_7 ;
  wire [1:0]\seconds_reg[11]_0 ;
  wire [0:0]\seconds_reg[11]_1 ;
  wire [0:0]\seconds_reg[11]_2 ;
  wire \seconds_reg[3]_0 ;
  wire \seconds_reg[3]_1 ;
  wire [0:0]\seconds_reg[3]_2 ;
  wire \seconds_reg[3]_3 ;
  wire [0:0]\seconds_reg[3]_4 ;
  wire \seconds_reg[4]_i_1_n_0 ;
  wire \seconds_reg[4]_i_1_n_1 ;
  wire \seconds_reg[4]_i_1_n_2 ;
  wire \seconds_reg[4]_i_1_n_3 ;
  wire \seconds_reg[4]_i_1_n_4 ;
  wire \seconds_reg[4]_i_1_n_5 ;
  wire \seconds_reg[4]_i_1_n_6 ;
  wire \seconds_reg[4]_i_1_n_7 ;
  wire \seconds_reg[8]_i_1_n_1 ;
  wire \seconds_reg[8]_i_1_n_2 ;
  wire \seconds_reg[8]_i_1_n_3 ;
  wire \seconds_reg[8]_i_1_n_4 ;
  wire \seconds_reg[8]_i_1_n_5 ;
  wire \seconds_reg[8]_i_1_n_6 ;
  wire \seconds_reg[8]_i_1_n_7 ;
  wire [1:0]\text_addr_reg[6]_i_4 ;
  wire text_blk0;
  wire text_blk11_out;
  wire text_blk14_out;
  wire [3:3]NLW_count_1hz0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_count_60hz0_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_m11__18_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_m11__18_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_m11__40_carry_O_UNCONNECTED;
  wire [3:0]NLW_m11__40_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_m11__40_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_m11__40_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_m11_carry_O_UNCONNECTED;
  wire [2:0]NLW_m11_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_m11_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_m11_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_s101__15_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_s101__15_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_s101__24_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_s101__24_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_s101_carry_O_UNCONNECTED;
  wire [2:0]NLW_s101_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_s101_carry__1_CO_UNCONNECTED;
  wire [3:3]\NLW_seconds_reg[8]_i_1_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_1hz0_carry
       (.CI(1'b0),
        .CO({count_1hz0_carry_n_0,count_1hz0_carry_n_1,count_1hz0_carry_n_2,count_1hz0_carry_n_3}),
        .CYINIT(count_1hz[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_1hz0_carry_n_4,count_1hz0_carry_n_5,count_1hz0_carry_n_6,count_1hz0_carry_n_7}),
        .S(count_1hz[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_1hz0_carry__0
       (.CI(count_1hz0_carry_n_0),
        .CO({count_1hz0_carry__0_n_0,count_1hz0_carry__0_n_1,count_1hz0_carry__0_n_2,count_1hz0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_1hz0_carry__0_n_4,count_1hz0_carry__0_n_5,count_1hz0_carry__0_n_6,count_1hz0_carry__0_n_7}),
        .S(count_1hz[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_1hz0_carry__1
       (.CI(count_1hz0_carry__0_n_0),
        .CO({count_1hz0_carry__1_n_0,count_1hz0_carry__1_n_1,count_1hz0_carry__1_n_2,count_1hz0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_1hz0_carry__1_n_4,count_1hz0_carry__1_n_5,count_1hz0_carry__1_n_6,count_1hz0_carry__1_n_7}),
        .S(count_1hz[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_1hz0_carry__2
       (.CI(count_1hz0_carry__1_n_0),
        .CO({count_1hz0_carry__2_n_0,count_1hz0_carry__2_n_1,count_1hz0_carry__2_n_2,count_1hz0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_1hz0_carry__2_n_4,count_1hz0_carry__2_n_5,count_1hz0_carry__2_n_6,count_1hz0_carry__2_n_7}),
        .S(count_1hz[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_1hz0_carry__3
       (.CI(count_1hz0_carry__2_n_0),
        .CO({NLW_count_1hz0_carry__3_CO_UNCONNECTED[3],count_1hz0_carry__3_n_1,count_1hz0_carry__3_n_2,count_1hz0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_1hz0_carry__3_n_4,count_1hz0_carry__3_n_5,count_1hz0_carry__3_n_6,count_1hz0_carry__3_n_7}),
        .S(count_1hz[20:17]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \count_1hz[0]_i_1 
       (.I0(\count_1hz[20]_i_3_n_0 ),
        .I1(\count_1hz[20]_i_4_n_0 ),
        .I2(\count_1hz[20]_i_5_n_0 ),
        .I3(\count_1hz[20]_i_6_n_0 ),
        .I4(count_1hz[0]),
        .O(\count_1hz[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \count_1hz[20]_i_1 
       (.I0(\count_1hz[20]_i_2_n_0 ),
        .I1(\count_1hz[20]_i_3_n_0 ),
        .I2(\count_1hz[20]_i_4_n_0 ),
        .I3(\count_1hz[20]_i_5_n_0 ),
        .I4(\count_1hz[20]_i_6_n_0 ),
        .O(\count_1hz[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \count_1hz[20]_i_10 
       (.I0(count_60hz[10]),
        .I1(count_60hz[7]),
        .I2(count_60hz[1]),
        .I3(count_60hz[3]),
        .I4(\count_1hz[20]_i_18_n_0 ),
        .O(\count_1hz[20]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \count_1hz[20]_i_11 
       (.I0(count_60hz[18]),
        .I1(count_60hz[0]),
        .I2(count_60hz[2]),
        .I3(count_60hz[20]),
        .I4(count_60hz[9]),
        .O(\count_1hz[20]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hEA000000)) 
    \count_1hz[20]_i_12 
       (.I0(count_60hz[20]),
        .I1(count_60hz[18]),
        .I2(count_60hz[19]),
        .I3(count_60hz[17]),
        .I4(count_60hz[16]),
        .O(\count_1hz[20]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h002A0000)) 
    \count_1hz[20]_i_13 
       (.I0(count_60hz[14]),
        .I1(count_60hz[13]),
        .I2(count_60hz[12]),
        .I3(count_60hz[11]),
        .I4(count_60hz[10]),
        .O(\count_1hz[20]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h000000C4)) 
    \count_1hz[20]_i_14 
       (.I0(count_60hz[6]),
        .I1(count_60hz[8]),
        .I2(count_60hz[7]),
        .I3(count_60hz[4]),
        .I4(count_60hz[5]),
        .O(\count_1hz[20]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_1hz[20]_i_15 
       (.I0(count_1hz[8]),
        .I1(count_1hz[13]),
        .I2(count_1hz[16]),
        .I3(count_1hz[2]),
        .I4(count_1hz[7]),
        .O(\count_1hz[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \count_1hz[20]_i_16 
       (.I0(count_1hz[6]),
        .I1(count_1hz[9]),
        .I2(count_1hz[3]),
        .I3(count_1hz[0]),
        .I4(count_1hz[15]),
        .I5(count_1hz[12]),
        .O(\count_1hz[20]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \count_1hz[20]_i_17 
       (.I0(count_60hz[16]),
        .I1(count_60hz[17]),
        .O(\count_1hz[20]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \count_1hz[20]_i_18 
       (.I0(count_60hz[19]),
        .I1(count_60hz[15]),
        .I2(count_60hz[12]),
        .I3(count_60hz[11]),
        .O(\count_1hz[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
    \count_1hz[20]_i_2 
       (.I0(\count_1hz[20]_i_7_n_0 ),
        .I1(\count_1hz[20]_i_8_n_0 ),
        .I2(axi_aresetn),
        .I3(\count_1hz[20]_i_9_n_0 ),
        .I4(\count_1hz[20]_i_10_n_0 ),
        .I5(\count_1hz[20]_i_11_n_0 ),
        .O(\count_1hz[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000002020)) 
    \count_1hz[20]_i_3 
       (.I0(count_60hz[19]),
        .I1(count_60hz[20]),
        .I2(\seconds[0]_i_4_n_0 ),
        .I3(count_60hz[0]),
        .I4(count_60hz[2]),
        .I5(count_60hz[1]),
        .O(\count_1hz[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000888800000000)) 
    \count_1hz[20]_i_4 
       (.I0(count_60hz[13]),
        .I1(count_60hz[14]),
        .I2(count_60hz[16]),
        .I3(count_60hz[15]),
        .I4(count_60hz[17]),
        .I5(\count_1hz[20]_i_12_n_0 ),
        .O(\count_1hz[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000022200000000)) 
    \count_1hz[20]_i_5 
       (.I0(count_60hz[8]),
        .I1(count_60hz[7]),
        .I2(count_60hz[9]),
        .I3(count_60hz[10]),
        .I4(count_60hz[11]),
        .I5(\count_1hz[20]_i_13_n_0 ),
        .O(\count_1hz[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0022000200000000)) 
    \count_1hz[20]_i_6 
       (.I0(count_60hz[1]),
        .I1(count_60hz[2]),
        .I2(count_60hz[3]),
        .I3(count_60hz[5]),
        .I4(count_60hz[4]),
        .I5(\count_1hz[20]_i_14_n_0 ),
        .O(\count_1hz[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \count_1hz[20]_i_7 
       (.I0(count_1hz[11]),
        .I1(count_1hz[1]),
        .I2(count_1hz[14]),
        .I3(count_1hz[10]),
        .I4(\count_1hz[20]_i_15_n_0 ),
        .I5(count_1hz[4]),
        .O(\count_1hz[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \count_1hz[20]_i_8 
       (.I0(\count_1hz[20]_i_16_n_0 ),
        .I1(count_1hz[18]),
        .I2(count_1hz[5]),
        .I3(count_1hz[17]),
        .I4(count_1hz[19]),
        .I5(count_1hz[20]),
        .O(\count_1hz[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \count_1hz[20]_i_9 
       (.I0(count_60hz[6]),
        .I1(count_60hz[8]),
        .I2(count_60hz[5]),
        .I3(count_60hz[4]),
        .I4(\count_1hz[20]_i_17_n_0 ),
        .I5(\count_60hz[20]_i_10_n_0 ),
        .O(\count_1hz[20]_i_9_n_0 ));
  FDRE \count_1hz_reg[0] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(\count_1hz[0]_i_1_n_0 ),
        .Q(count_1hz[0]),
        .R(1'b0));
  FDRE \count_1hz_reg[10] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__1_n_6),
        .Q(count_1hz[10]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[11] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__1_n_5),
        .Q(count_1hz[11]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[12] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__1_n_4),
        .Q(count_1hz[12]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[13] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__2_n_7),
        .Q(count_1hz[13]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[14] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__2_n_6),
        .Q(count_1hz[14]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[15] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__2_n_5),
        .Q(count_1hz[15]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[16] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__2_n_4),
        .Q(count_1hz[16]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[17] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__3_n_7),
        .Q(count_1hz[17]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[18] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__3_n_6),
        .Q(count_1hz[18]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[19] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__3_n_5),
        .Q(count_1hz[19]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[1] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry_n_7),
        .Q(count_1hz[1]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[20] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__3_n_4),
        .Q(count_1hz[20]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[2] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry_n_6),
        .Q(count_1hz[2]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[3] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry_n_5),
        .Q(count_1hz[3]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[4] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry_n_4),
        .Q(count_1hz[4]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[5] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__0_n_7),
        .Q(count_1hz[5]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[6] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__0_n_6),
        .Q(count_1hz[6]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[7] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__0_n_5),
        .Q(count_1hz[7]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[8] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__0_n_4),
        .Q(count_1hz[8]),
        .R(\count_1hz[20]_i_1_n_0 ));
  FDRE \count_1hz_reg[9] 
       (.C(clk_out2),
        .CE(\count_1hz[20]_i_2_n_0 ),
        .D(count_1hz0_carry__1_n_7),
        .Q(count_1hz[9]),
        .R(\count_1hz[20]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_60hz0_carry
       (.CI(1'b0),
        .CO({count_60hz0_carry_n_0,count_60hz0_carry_n_1,count_60hz0_carry_n_2,count_60hz0_carry_n_3}),
        .CYINIT(count_60hz[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_60hz0_carry_n_4,count_60hz0_carry_n_5,count_60hz0_carry_n_6,count_60hz0_carry_n_7}),
        .S(count_60hz[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_60hz0_carry__0
       (.CI(count_60hz0_carry_n_0),
        .CO({count_60hz0_carry__0_n_0,count_60hz0_carry__0_n_1,count_60hz0_carry__0_n_2,count_60hz0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_60hz0_carry__0_n_4,count_60hz0_carry__0_n_5,count_60hz0_carry__0_n_6,count_60hz0_carry__0_n_7}),
        .S(count_60hz[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_60hz0_carry__1
       (.CI(count_60hz0_carry__0_n_0),
        .CO({count_60hz0_carry__1_n_0,count_60hz0_carry__1_n_1,count_60hz0_carry__1_n_2,count_60hz0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_60hz0_carry__1_n_4,count_60hz0_carry__1_n_5,count_60hz0_carry__1_n_6,count_60hz0_carry__1_n_7}),
        .S(count_60hz[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_60hz0_carry__2
       (.CI(count_60hz0_carry__1_n_0),
        .CO({count_60hz0_carry__2_n_0,count_60hz0_carry__2_n_1,count_60hz0_carry__2_n_2,count_60hz0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_60hz0_carry__2_n_4,count_60hz0_carry__2_n_5,count_60hz0_carry__2_n_6,count_60hz0_carry__2_n_7}),
        .S(count_60hz[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count_60hz0_carry__3
       (.CI(count_60hz0_carry__2_n_0),
        .CO({NLW_count_60hz0_carry__3_CO_UNCONNECTED[3],count_60hz0_carry__3_n_1,count_60hz0_carry__3_n_2,count_60hz0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({count_60hz0_carry__3_n_4,count_60hz0_carry__3_n_5,count_60hz0_carry__3_n_6,count_60hz0_carry__3_n_7}),
        .S(count_60hz[20:17]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count_60hz[0]_i_1 
       (.I0(\count_60hz[20]_i_5_n_0 ),
        .I1(count_60hz[0]),
        .O(\count_60hz[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[10]_i_1 
       (.I0(count_60hz0_carry__1_n_6),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[11]_i_1 
       (.I0(count_60hz0_carry__1_n_5),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[12]_i_1 
       (.I0(count_60hz0_carry__1_n_4),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[13]_i_1 
       (.I0(count_60hz0_carry__2_n_7),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[14]_i_1 
       (.I0(count_60hz0_carry__2_n_6),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[15]_i_1 
       (.I0(count_60hz0_carry__2_n_5),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[16]_i_1 
       (.I0(count_60hz0_carry__2_n_4),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[17]_i_1 
       (.I0(count_60hz0_carry__3_n_7),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[18]_i_1 
       (.I0(count_60hz0_carry__3_n_6),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[19]_i_1 
       (.I0(count_60hz0_carry__3_n_5),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[1]_i_1 
       (.I0(count_60hz0_carry_n_7),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \count_60hz[20]_i_1 
       (.I0(count_1hz[20]),
        .I1(count_1hz[19]),
        .I2(count_1hz[18]),
        .I3(axi_aresetn),
        .I4(\count_60hz[20]_i_4_n_0 ),
        .O(count_60hz_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \count_60hz[20]_i_10 
       (.I0(count_60hz[13]),
        .I1(count_60hz[14]),
        .O(\count_60hz[20]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \count_60hz[20]_i_11 
       (.I0(count_60hz[6]),
        .I1(count_60hz[8]),
        .O(\count_60hz[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_60hz[20]_i_12 
       (.I0(count_60hz[7]),
        .I1(count_60hz[9]),
        .I2(count_60hz[12]),
        .I3(count_60hz[3]),
        .I4(\count_60hz[20]_i_13_n_0 ),
        .I5(\count_60hz[20]_i_14_n_0 ),
        .O(\count_60hz[20]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count_60hz[20]_i_13 
       (.I0(count_60hz[5]),
        .I1(count_60hz[4]),
        .O(\count_60hz[20]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_60hz[20]_i_14 
       (.I0(count_60hz[0]),
        .I1(count_60hz[2]),
        .O(\count_60hz[20]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_60hz[20]_i_2 
       (.I0(count_1hz[18]),
        .I1(\count_60hz[20]_i_4_n_0 ),
        .I2(count_1hz[19]),
        .I3(count_1hz[20]),
        .O(\count_60hz[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[20]_i_3 
       (.I0(count_60hz0_carry__3_n_4),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \count_60hz[20]_i_4 
       (.I0(\count_60hz[20]_i_6_n_0 ),
        .I1(count_1hz[5]),
        .I2(count_1hz[17]),
        .I3(\count_60hz[20]_i_7_n_0 ),
        .I4(\count_60hz[20]_i_8_n_0 ),
        .I5(\count_1hz[20]_i_7_n_0 ),
        .O(\count_60hz[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_60hz[20]_i_5 
       (.I0(\count_60hz[20]_i_9_n_0 ),
        .I1(count_60hz[20]),
        .I2(count_60hz[11]),
        .I3(\count_60hz[20]_i_10_n_0 ),
        .I4(\count_60hz[20]_i_11_n_0 ),
        .I5(\count_60hz[20]_i_12_n_0 ),
        .O(\count_60hz[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \count_60hz[20]_i_6 
       (.I0(count_1hz[14]),
        .I1(count_1hz[12]),
        .I2(count_1hz[13]),
        .I3(count_1hz[17]),
        .I4(count_1hz[15]),
        .I5(count_1hz[16]),
        .O(\count_60hz[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5151FF51FF51FF51)) 
    \count_60hz[20]_i_7 
       (.I0(count_1hz[8]),
        .I1(count_1hz[6]),
        .I2(count_1hz[7]),
        .I3(count_1hz[5]),
        .I4(count_1hz[4]),
        .I5(count_1hz[3]),
        .O(\count_60hz[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \count_60hz[20]_i_8 
       (.I0(count_1hz[2]),
        .I1(count_1hz[0]),
        .I2(count_1hz[1]),
        .I3(count_1hz[11]),
        .I4(count_1hz[9]),
        .I5(count_1hz[10]),
        .O(\count_60hz[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \count_60hz[20]_i_9 
       (.I0(count_60hz[15]),
        .I1(count_60hz[1]),
        .I2(count_60hz[18]),
        .I3(count_60hz[10]),
        .I4(\count_1hz[20]_i_17_n_0 ),
        .I5(count_60hz[19]),
        .O(\count_60hz[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[2]_i_1 
       (.I0(count_60hz0_carry_n_6),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[3]_i_1 
       (.I0(count_60hz0_carry_n_5),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[4]_i_1 
       (.I0(count_60hz0_carry_n_4),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[5]_i_1 
       (.I0(count_60hz0_carry__0_n_7),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[6]_i_1 
       (.I0(count_60hz0_carry__0_n_6),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[7]_i_1 
       (.I0(count_60hz0_carry__0_n_5),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[8]_i_1 
       (.I0(count_60hz0_carry__0_n_4),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_60hz[9]_i_1 
       (.I0(count_60hz0_carry__1_n_7),
        .I1(\count_60hz[20]_i_5_n_0 ),
        .O(\count_60hz[9]_i_1_n_0 ));
  FDRE \count_60hz_reg[0] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[0]_i_1_n_0 ),
        .Q(count_60hz[0]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[10] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[10]_i_1_n_0 ),
        .Q(count_60hz[10]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[11] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[11]_i_1_n_0 ),
        .Q(count_60hz[11]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[12] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[12]_i_1_n_0 ),
        .Q(count_60hz[12]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[13] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[13]_i_1_n_0 ),
        .Q(count_60hz[13]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[14] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[14]_i_1_n_0 ),
        .Q(count_60hz[14]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[15] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[15]_i_1_n_0 ),
        .Q(count_60hz[15]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[16] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[16]_i_1_n_0 ),
        .Q(count_60hz[16]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[17] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[17]_i_1_n_0 ),
        .Q(count_60hz[17]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[18] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[18]_i_1_n_0 ),
        .Q(count_60hz[18]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[19] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[19]_i_1_n_0 ),
        .Q(count_60hz[19]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[1] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[1]_i_1_n_0 ),
        .Q(count_60hz[1]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[20] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[20]_i_3_n_0 ),
        .Q(count_60hz[20]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[2] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[2]_i_1_n_0 ),
        .Q(count_60hz[2]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[3] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[3]_i_1_n_0 ),
        .Q(count_60hz[3]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[4] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[4]_i_1_n_0 ),
        .Q(count_60hz[4]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[5] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[5]_i_1_n_0 ),
        .Q(count_60hz[5]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[6] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[6]_i_1_n_0 ),
        .Q(count_60hz[6]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[7] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[7]_i_1_n_0 ),
        .Q(count_60hz[7]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[8] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[8]_i_1_n_0 ),
        .Q(count_60hz[8]),
        .R(count_60hz_0));
  FDRE \count_60hz_reg[9] 
       (.C(clk_out2),
        .CE(\count_60hz[20]_i_2_n_0 ),
        .D(\count_60hz[9]_i_1_n_0 ),
        .Q(count_60hz[9]),
        .R(count_60hz_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \index_reg[0]_i_1 
       (.I0(\index_reg[0]_i_2__0_n_0 ),
        .I1(m11_carry__0_n_4),
        .O(\index_reg[3]_i_1_0 [0]));
  LUT6 #(
    .INIT(64'h7E145614D795D781)) 
    \index_reg[0]_i_1__0 
       (.I0(\index_reg[0]_i_2_n_0 ),
        .I1(\index_reg[3]_i_3_n_0 ),
        .I2(min10[2]),
        .I3(min10[1]),
        .I4(\index_reg[3]_i_6_n_0 ),
        .I5(\index_reg[3]_i_5_n_0 ),
        .O(\seconds_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h629DE662)) 
    \index_reg[0]_i_2 
       (.I0(m11_carry__1_n_4),
        .I1(m11_carry__2_n_2),
        .I2(m11_carry__2_n_7),
        .I3(m11_carry__1_n_5),
        .I4(\index_reg[3]_i_3__0_n_0 ),
        .O(\index_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \index_reg[0]_i_2__0 
       (.I0(seconds_reg[11]),
        .I1(m11__18_carry__1_n_6),
        .I2(m11__40_carry__1_n_3),
        .O(\index_reg[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \index_reg[1]_i_1 
       (.I0(\index_reg[3]_i_6_n_0 ),
        .I1(\seconds_reg[11]_0 [0]),
        .I2(\seconds_reg[11]_1 ),
        .O(\index_reg[3]_i_1_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \index_reg[1]_i_1__0 
       (.I0(min10[1]),
        .I1(\seconds_reg[11]_0 [1]),
        .O(\index_reg[3]_i_1__0_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \index_reg[2]_i_1 
       (.I0(min1),
        .I1(\seconds_reg[11]_1 ),
        .O(\index_reg[3]_i_1_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \index_reg[2]_i_1__0 
       (.I0(min10[2]),
        .I1(\seconds_reg[11]_0 [1]),
        .O(\index_reg[3]_i_1__0_0 [1]));
  LUT6 #(
    .INIT(64'h04A2FB5DFB5D04A2)) 
    \index_reg[2]_i_2 
       (.I0(\seconds_reg[11]_0 [0]),
        .I1(m11_carry__0_n_4),
        .I2(\index_reg[0]_i_2__0_n_0 ),
        .I3(m11_carry__1_n_7),
        .I4(min10[1]),
        .I5(m11_carry__1_n_6),
        .O(min1));
  LUT6 #(
    .INIT(64'h96693C699696963C)) 
    \index_reg[3]_i_1 
       (.I0(\seconds_reg[11]_0 [0]),
        .I1(\index_reg[3]_i_3_n_0 ),
        .I2(min10[2]),
        .I3(\index_reg[3]_i_5_n_0 ),
        .I4(\index_reg[3]_i_6_n_0 ),
        .I5(min10[1]),
        .O(\seconds_reg[11]_1 ));
  LUT5 #(
    .INIT(32'hA2AA8A88)) 
    \index_reg[3]_i_1__0 
       (.I0(m11_carry__2_n_2),
        .I1(m11_carry__1_n_4),
        .I2(\index_reg[3]_i_3__0_n_0 ),
        .I3(m11_carry__1_n_5),
        .I4(m11_carry__2_n_7),
        .O(\seconds_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hD75555D7)) 
    \index_reg[3]_i_2 
       (.I0(\seconds_reg[11]_1 ),
        .I1(\seconds_reg[11]_0 [0]),
        .I2(\index_reg[3]_i_6_n_0 ),
        .I3(min10[1]),
        .I4(\index_reg[3]_i_5_n_0 ),
        .O(\seconds_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \index_reg[3]_i_2__0 
       (.I0(\seconds_reg[11]_0 [1]),
        .I1(min10[2]),
        .I2(min10[1]),
        .O(\index_reg[3]_i_7_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \index_reg[3]_i_3 
       (.I0(m11_carry__0_n_4),
        .I1(m11_carry__1_n_7),
        .I2(m11_carry__1_n_6),
        .I3(\index_reg[0]_i_2__0_n_0 ),
        .I4(m11_carry__1_n_5),
        .O(\index_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFFFFFFFFFFFFF)) 
    \index_reg[3]_i_3__0 
       (.I0(m11__40_carry__1_n_3),
        .I1(m11__18_carry__1_n_6),
        .I2(seconds_reg[11]),
        .I3(m11_carry__1_n_6),
        .I4(m11_carry__1_n_7),
        .I5(m11_carry__0_n_4),
        .O(\index_reg[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h9A180A9A)) 
    \index_reg[3]_i_4 
       (.I0(m11_carry__2_n_7),
        .I1(m11_carry__1_n_4),
        .I2(m11_carry__2_n_2),
        .I3(m11_carry__1_n_5),
        .I4(\index_reg[3]_i_3__0_n_0 ),
        .O(min10[2]));
  LUT6 #(
    .INIT(64'hDDFDFFFF22020000)) 
    \index_reg[3]_i_5 
       (.I0(m11_carry__1_n_7),
        .I1(m11__40_carry__1_n_3),
        .I2(m11__18_carry__1_n_6),
        .I3(seconds_reg[11]),
        .I4(m11_carry__0_n_4),
        .I5(m11_carry__1_n_6),
        .O(\index_reg[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFF75008A)) 
    \index_reg[3]_i_6 
       (.I0(m11_carry__0_n_4),
        .I1(seconds_reg[11]),
        .I2(m11__18_carry__1_n_6),
        .I3(m11__40_carry__1_n_3),
        .I4(m11_carry__1_n_7),
        .O(\index_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2DF24FB424D20DB0)) 
    \index_reg[3]_i_7 
       (.I0(\index_reg[3]_i_3__0_n_0 ),
        .I1(m11_carry__1_n_5),
        .I2(m11_carry__2_n_2),
        .I3(m11_carry__1_n_4),
        .I4(m11_carry__2_n_7),
        .I5(\index_reg[3]_i_5_n_0 ),
        .O(min10[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m11__18_carry
       (.CI(1'b0),
        .CO({m11__18_carry_n_0,m11__18_carry_n_1,m11__18_carry_n_2,m11__18_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({m11__18_carry_n_4,m11__18_carry_n_5,m11__18_carry_n_6,m11__18_carry_n_7}),
        .S({m11__18_carry_i_1_n_0,m11__18_carry_i_2_n_0,m11__18_carry_i_3_n_0,m11_carry__0_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m11__18_carry__0
       (.CI(m11__18_carry_n_0),
        .CO({m11__18_carry__0_n_0,m11__18_carry__0_n_1,m11__18_carry__0_n_2,m11__18_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m11_carry__1_n_5,m11_carry__1_n_6,m11_carry__1_n_7,m11_carry__0_n_4}),
        .O({m11__18_carry__0_n_4,m11__18_carry__0_n_5,m11__18_carry__0_n_6,m11__18_carry__0_n_7}),
        .S({m11__18_carry__0_i_1_n_0,m11__18_carry__0_i_2_n_0,m11__18_carry__0_i_3_n_0,m11__18_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    m11__18_carry__0_i_1
       (.I0(m11_carry__1_n_5),
        .O(m11__18_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    m11__18_carry__0_i_2
       (.I0(m11_carry__1_n_6),
        .I1(m11_carry__2_n_2),
        .O(m11__18_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    m11__18_carry__0_i_3
       (.I0(m11_carry__1_n_7),
        .I1(m11_carry__2_n_7),
        .O(m11__18_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    m11__18_carry__0_i_4
       (.I0(m11_carry__0_n_4),
        .I1(m11_carry__1_n_4),
        .O(m11__18_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m11__18_carry__1
       (.CI(m11__18_carry__0_n_0),
        .CO({NLW_m11__18_carry__1_CO_UNCONNECTED[3:1],m11__18_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m11_carry__1_n_4}),
        .O({NLW_m11__18_carry__1_O_UNCONNECTED[3:2],m11__18_carry__1_n_6,m11__18_carry__1_n_7}),
        .S({1'b0,1'b0,m11__18_carry__1_i_1_n_0,m11__18_carry__1_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    m11__18_carry__1_i_1
       (.I0(m11_carry__2_n_7),
        .O(m11__18_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    m11__18_carry__1_i_2
       (.I0(m11_carry__1_n_4),
        .O(m11__18_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    m11__18_carry_i_1
       (.I0(m11_carry__1_n_5),
        .O(m11__18_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    m11__18_carry_i_2
       (.I0(m11_carry__1_n_6),
        .O(m11__18_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    m11__18_carry_i_3
       (.I0(m11_carry__1_n_7),
        .O(m11__18_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m11__40_carry
       (.CI(1'b0),
        .CO({m11__40_carry_n_0,m11__40_carry_n_1,m11__40_carry_n_2,m11__40_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m11__40_carry_i_1_n_0,m11__40_carry_i_2_n_0,m11__40_carry_i_3_n_0,m11__40_carry_i_4_n_0}),
        .O(NLW_m11__40_carry_O_UNCONNECTED[3:0]),
        .S({m11__40_carry_i_5_n_0,m11__40_carry_i_6_n_0,m11__40_carry_i_7_n_0,m11__40_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m11__40_carry__0
       (.CI(m11__40_carry_n_0),
        .CO({m11__40_carry__0_n_0,m11__40_carry__0_n_1,m11__40_carry__0_n_2,m11__40_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m11__40_carry__0_i_1_n_0,m11__40_carry__0_i_2_n_0,m11__40_carry__0_i_3_n_0,m11__40_carry__0_i_4_n_0}),
        .O(NLW_m11__40_carry__0_O_UNCONNECTED[3:0]),
        .S({m11__40_carry__0_i_5_n_0,m11__40_carry__0_i_6_n_0,m11__40_carry__0_i_7_n_0,m11__40_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    m11__40_carry__0_i_1
       (.I0(m11__18_carry__0_n_4),
        .I1(seconds_reg[9]),
        .O(m11__40_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m11__40_carry__0_i_2
       (.I0(m11__18_carry__0_n_5),
        .I1(seconds_reg[8]),
        .O(m11__40_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m11__40_carry__0_i_3
       (.I0(m11__18_carry__0_n_6),
        .I1(seconds_reg[7]),
        .O(m11__40_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m11__40_carry__0_i_4
       (.I0(m11__18_carry__0_n_7),
        .I1(seconds_reg[6]),
        .O(m11__40_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    m11__40_carry__0_i_5
       (.I0(seconds_reg[9]),
        .I1(m11__18_carry__0_n_4),
        .I2(m11__18_carry__1_n_7),
        .I3(seconds_reg[10]),
        .O(m11__40_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    m11__40_carry__0_i_6
       (.I0(seconds_reg[8]),
        .I1(m11__18_carry__0_n_5),
        .I2(m11__18_carry__0_n_4),
        .I3(seconds_reg[9]),
        .O(m11__40_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    m11__40_carry__0_i_7
       (.I0(seconds_reg[7]),
        .I1(m11__18_carry__0_n_6),
        .I2(m11__18_carry__0_n_5),
        .I3(seconds_reg[8]),
        .O(m11__40_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    m11__40_carry__0_i_8
       (.I0(seconds_reg[6]),
        .I1(m11__18_carry__0_n_7),
        .I2(m11__18_carry__0_n_6),
        .I3(seconds_reg[7]),
        .O(m11__40_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 m11__40_carry__1
       (.CI(m11__40_carry__0_n_0),
        .CO({NLW_m11__40_carry__1_CO_UNCONNECTED[3:1],m11__40_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m11__40_carry__1_i_1_n_0}),
        .O(NLW_m11__40_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,m11__40_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    m11__40_carry__1_i_1
       (.I0(m11__18_carry__1_n_7),
        .I1(seconds_reg[10]),
        .O(m11__40_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    m11__40_carry__1_i_2
       (.I0(seconds_reg[10]),
        .I1(m11__18_carry__1_n_7),
        .I2(m11__18_carry__1_n_6),
        .I3(seconds_reg[11]),
        .O(m11__40_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    m11__40_carry_i_1
       (.I0(m11__18_carry_n_4),
        .I1(seconds_reg[5]),
        .O(m11__40_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    m11__40_carry_i_2
       (.I0(m11__18_carry_n_5),
        .I1(seconds_reg[4]),
        .O(m11__40_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    m11__40_carry_i_3
       (.I0(m11__18_carry_n_6),
        .I1(seconds_reg[3]),
        .O(m11__40_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    m11__40_carry_i_4
       (.I0(m11__18_carry_n_7),
        .I1(seconds_reg[2]),
        .O(m11__40_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    m11__40_carry_i_5
       (.I0(seconds_reg[5]),
        .I1(m11__18_carry_n_4),
        .I2(m11__18_carry__0_n_7),
        .I3(seconds_reg[6]),
        .O(m11__40_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    m11__40_carry_i_6
       (.I0(seconds_reg[4]),
        .I1(m11__18_carry_n_5),
        .I2(m11__18_carry_n_4),
        .I3(seconds_reg[5]),
        .O(m11__40_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    m11__40_carry_i_7
       (.I0(seconds_reg[3]),
        .I1(m11__18_carry_n_6),
        .I2(m11__18_carry_n_5),
        .I3(seconds_reg[4]),
        .O(m11__40_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    m11__40_carry_i_8
       (.I0(seconds_reg[2]),
        .I1(m11__18_carry_n_7),
        .I2(m11__18_carry_n_6),
        .I3(seconds_reg[3]),
        .O(m11__40_carry_i_8_n_0));
  CARRY4 m11_carry
       (.CI(1'b0),
        .CO({m11_carry_n_0,m11_carry_n_1,m11_carry_n_2,m11_carry_n_3}),
        .CYINIT(1'b0),
        .DI({seconds_reg[6:4],1'b0}),
        .O(NLW_m11_carry_O_UNCONNECTED[3:0]),
        .S({m11_carry_i_1_n_0,m11_carry_i_2_n_0,m11_carry_i_3_n_0,seconds_reg[3]}));
  CARRY4 m11_carry__0
       (.CI(m11_carry_n_0),
        .CO({m11_carry__0_n_0,m11_carry__0_n_1,m11_carry__0_n_2,m11_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(seconds_reg[10:7]),
        .O({m11_carry__0_n_4,NLW_m11_carry__0_O_UNCONNECTED[2:0]}),
        .S({m11_carry__0_i_1_n_0,m11_carry__0_i_2_n_0,m11_carry__0_i_3_n_0,m11_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry__0_i_1
       (.I0(seconds_reg[10]),
        .I1(seconds_reg[6]),
        .O(m11_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry__0_i_2
       (.I0(seconds_reg[9]),
        .I1(seconds_reg[5]),
        .O(m11_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry__0_i_3
       (.I0(seconds_reg[8]),
        .I1(seconds_reg[4]),
        .O(m11_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry__0_i_4
       (.I0(seconds_reg[7]),
        .I1(seconds_reg[3]),
        .O(m11_carry__0_i_4_n_0));
  CARRY4 m11_carry__1
       (.CI(m11_carry__0_n_0),
        .CO({m11_carry__1_n_0,m11_carry__1_n_1,m11_carry__1_n_2,m11_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,seconds_reg[11]}),
        .O({m11_carry__1_n_4,m11_carry__1_n_5,m11_carry__1_n_6,m11_carry__1_n_7}),
        .S({seconds_reg[10:8],m11_carry__1_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry__1_i_1
       (.I0(seconds_reg[11]),
        .I1(seconds_reg[7]),
        .O(m11_carry__1_i_1_n_0));
  CARRY4 m11_carry__2
       (.CI(m11_carry__1_n_0),
        .CO({NLW_m11_carry__2_CO_UNCONNECTED[3:2],m11_carry__2_n_2,NLW_m11_carry__2_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m11_carry__2_O_UNCONNECTED[3:1],m11_carry__2_n_7}),
        .S({1'b0,1'b0,1'b1,seconds_reg[11]}));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry_i_1
       (.I0(seconds_reg[6]),
        .I1(seconds_reg[2]),
        .O(m11_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry_i_2
       (.I0(seconds_reg[5]),
        .I1(seconds_reg[1]),
        .O(m11_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    m11_carry_i_3
       (.I0(seconds_reg[4]),
        .I1(seconds_reg[0]),
        .O(m11_carry_i_3_n_0));
  CARRY4 s101__15_carry
       (.CI(1'b0),
        .CO({s101__15_carry_n_0,s101__15_carry_n_1,s101__15_carry_n_2,s101__15_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({s101__15_carry_n_4,s101__15_carry_n_5,s101__15_carry_n_6,s101__15_carry_n_7}),
        .S({s101__15_carry_i_1_n_0,s101__15_carry_i_2_n_0,s101__15_carry_i_3_n_0,s101_carry__0_n_4}));
  CARRY4 s101__15_carry__0
       (.CI(s101__15_carry_n_0),
        .CO(NLW_s101__15_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_s101__15_carry__0_O_UNCONNECTED[3:1],s101__15_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,s101__15_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    s101__15_carry__0_i_1
       (.I0(s101_carry__0_n_4),
        .I1(s101_carry__1_n_4),
        .O(s101__15_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s101__15_carry_i_1
       (.I0(s101_carry__1_n_5),
        .O(s101__15_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s101__15_carry_i_2
       (.I0(s101_carry__1_n_6),
        .O(s101__15_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s101__15_carry_i_3
       (.I0(s101_carry__1_n_7),
        .O(s101__15_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s101__24_carry
       (.CI(1'b0),
        .CO({s101__24_carry_n_0,s101__24_carry_n_1,s101__24_carry_n_2,s101__24_carry_n_3}),
        .CYINIT(1'b1),
        .DI(seconds_reg[3:0]),
        .O({s101__24_carry_n_4,s101__24_carry_n_5,p_0_in}),
        .S({s101__24_carry_i_1_n_0,s101__24_carry_i_2_n_0,s101__24_carry_i_3_n_0,s101__24_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s101__24_carry__0
       (.CI(s101__24_carry_n_0),
        .CO({NLW_s101__24_carry__0_CO_UNCONNECTED[3:2],s101__24_carry__0_n_2,s101__24_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,seconds_reg[5:4]}),
        .O({NLW_s101__24_carry__0_O_UNCONNECTED[3],s101__24_carry__0_n_5,s101__24_carry__0_n_6,s101__24_carry__0_n_7}),
        .S({1'b0,s101__24_carry__0_i_1_n_0,s101__24_carry__0_i_2_n_0,s101__24_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    s101__24_carry__0_i_1
       (.I0(seconds_reg[6]),
        .I1(s101__15_carry__0_n_7),
        .O(s101__24_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    s101__24_carry__0_i_2
       (.I0(seconds_reg[5]),
        .I1(s101__15_carry_n_4),
        .O(s101__24_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    s101__24_carry__0_i_3
       (.I0(seconds_reg[4]),
        .I1(s101__15_carry_n_5),
        .O(s101__24_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    s101__24_carry_i_1
       (.I0(seconds_reg[3]),
        .I1(s101__15_carry_n_6),
        .O(s101__24_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    s101__24_carry_i_2
       (.I0(seconds_reg[2]),
        .I1(s101__15_carry_n_7),
        .O(s101__24_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s101__24_carry_i_3
       (.I0(seconds_reg[1]),
        .O(s101__24_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s101__24_carry_i_4
       (.I0(seconds_reg[0]),
        .O(s101__24_carry_i_4_n_0));
  CARRY4 s101_carry
       (.CI(1'b0),
        .CO({s101_carry_n_0,s101_carry_n_1,s101_carry_n_2,s101_carry_n_3}),
        .CYINIT(1'b0),
        .DI({seconds_reg[6:4],1'b0}),
        .O(NLW_s101_carry_O_UNCONNECTED[3:0]),
        .S({s101_carry_i_1_n_0,s101_carry_i_2_n_0,s101_carry_i_3_n_0,seconds_reg[3]}));
  CARRY4 s101_carry__0
       (.CI(s101_carry_n_0),
        .CO({s101_carry__0_n_0,s101_carry__0_n_1,s101_carry__0_n_2,s101_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(seconds_reg[10:7]),
        .O({s101_carry__0_n_4,NLW_s101_carry__0_O_UNCONNECTED[2:0]}),
        .S({s101_carry__0_i_1_n_0,s101_carry__0_i_2_n_0,s101_carry__0_i_3_n_0,s101_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry__0_i_1
       (.I0(seconds_reg[10]),
        .I1(seconds_reg[6]),
        .O(s101_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry__0_i_2
       (.I0(seconds_reg[9]),
        .I1(seconds_reg[5]),
        .O(s101_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry__0_i_3
       (.I0(seconds_reg[8]),
        .I1(seconds_reg[4]),
        .O(s101_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry__0_i_4
       (.I0(seconds_reg[7]),
        .I1(seconds_reg[3]),
        .O(s101_carry__0_i_4_n_0));
  CARRY4 s101_carry__1
       (.CI(s101_carry__0_n_0),
        .CO({NLW_s101_carry__1_CO_UNCONNECTED[3],s101_carry__1_n_1,s101_carry__1_n_2,s101_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,seconds_reg[11]}),
        .O({s101_carry__1_n_4,s101_carry__1_n_5,s101_carry__1_n_6,s101_carry__1_n_7}),
        .S({seconds_reg[10:8],s101_carry__1_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry__1_i_1
       (.I0(seconds_reg[11]),
        .I1(seconds_reg[7]),
        .O(s101_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry_i_1
       (.I0(seconds_reg[6]),
        .I1(seconds_reg[2]),
        .O(s101_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry_i_2
       (.I0(seconds_reg[5]),
        .I1(seconds_reg[1]),
        .O(s101_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    s101_carry_i_3
       (.I0(seconds_reg[4]),
        .I1(seconds_reg[0]),
        .O(s101_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \seconds[0]_i_1 
       (.I0(\seconds[0]_i_4_n_0 ),
        .I1(axi_aresetn),
        .O(\seconds[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \seconds[0]_i_2 
       (.I0(count_1hz[18]),
        .I1(\count_60hz[20]_i_4_n_0 ),
        .I2(count_1hz[19]),
        .I3(count_1hz[20]),
        .O(seconds));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \seconds[0]_i_4 
       (.I0(\seconds[0]_i_6_n_0 ),
        .I1(count_1hz[15]),
        .I2(\seconds[0]_i_7_n_0 ),
        .I3(count_1hz[17]),
        .I4(count_1hz[18]),
        .O(\seconds[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seconds[0]_i_5 
       (.I0(seconds_reg[0]),
        .O(\seconds[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \seconds[0]_i_6 
       (.I0(\seconds[0]_i_8_n_0 ),
        .I1(count_1hz[9]),
        .I2(count_1hz[12]),
        .I3(count_1hz[20]),
        .I4(count_1hz[0]),
        .O(\seconds[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \seconds[0]_i_7 
       (.I0(\count_1hz[20]_i_15_n_0 ),
        .I1(count_1hz[10]),
        .I2(count_1hz[14]),
        .I3(count_1hz[1]),
        .I4(count_1hz[11]),
        .O(\seconds[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \seconds[0]_i_8 
       (.I0(count_1hz[6]),
        .I1(count_1hz[19]),
        .I2(count_1hz[5]),
        .I3(count_1hz[3]),
        .I4(count_1hz[4]),
        .O(\seconds[0]_i_8_n_0 ));
  FDRE \seconds_reg[0] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[0]_i_3_n_7 ),
        .Q(seconds_reg[0]),
        .R(\seconds[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seconds_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\seconds_reg[0]_i_3_n_0 ,\seconds_reg[0]_i_3_n_1 ,\seconds_reg[0]_i_3_n_2 ,\seconds_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seconds_reg[0]_i_3_n_4 ,\seconds_reg[0]_i_3_n_5 ,\seconds_reg[0]_i_3_n_6 ,\seconds_reg[0]_i_3_n_7 }),
        .S({seconds_reg[3:1],\seconds[0]_i_5_n_0 }));
  FDRE \seconds_reg[10] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[8]_i_1_n_5 ),
        .Q(seconds_reg[10]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[11] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[8]_i_1_n_4 ),
        .Q(seconds_reg[11]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[1] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[0]_i_3_n_6 ),
        .Q(seconds_reg[1]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[2] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[0]_i_3_n_5 ),
        .Q(seconds_reg[2]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[3] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[0]_i_3_n_4 ),
        .Q(seconds_reg[3]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[4] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[4]_i_1_n_7 ),
        .Q(seconds_reg[4]),
        .R(\seconds[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seconds_reg[4]_i_1 
       (.CI(\seconds_reg[0]_i_3_n_0 ),
        .CO({\seconds_reg[4]_i_1_n_0 ,\seconds_reg[4]_i_1_n_1 ,\seconds_reg[4]_i_1_n_2 ,\seconds_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seconds_reg[4]_i_1_n_4 ,\seconds_reg[4]_i_1_n_5 ,\seconds_reg[4]_i_1_n_6 ,\seconds_reg[4]_i_1_n_7 }),
        .S(seconds_reg[7:4]));
  FDRE \seconds_reg[5] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[4]_i_1_n_6 ),
        .Q(seconds_reg[5]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[6] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[4]_i_1_n_5 ),
        .Q(seconds_reg[6]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[7] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[4]_i_1_n_4 ),
        .Q(seconds_reg[7]),
        .R(\seconds[0]_i_1_n_0 ));
  FDRE \seconds_reg[8] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[8]_i_1_n_7 ),
        .Q(seconds_reg[8]),
        .R(\seconds[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seconds_reg[8]_i_1 
       (.CI(\seconds_reg[4]_i_1_n_0 ),
        .CO({\NLW_seconds_reg[8]_i_1_CO_UNCONNECTED [3],\seconds_reg[8]_i_1_n_1 ,\seconds_reg[8]_i_1_n_2 ,\seconds_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seconds_reg[8]_i_1_n_4 ,\seconds_reg[8]_i_1_n_5 ,\seconds_reg[8]_i_1_n_6 ,\seconds_reg[8]_i_1_n_7 }),
        .S(seconds_reg[11:8]));
  FDRE \seconds_reg[9] 
       (.C(clk_out2),
        .CE(seconds),
        .D(\seconds_reg[8]_i_1_n_6 ),
        .Q(seconds_reg[9]),
        .R(\seconds[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \text_addr_reg[4]_i_5 
       (.I0(p_0_in[0]),
        .I1(text_blk0),
        .I2(\text_addr_reg[6]_i_4 [0]),
        .I3(text_blk11_out),
        .I4(sec1[0]),
        .O(\seconds_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFF2F2000002F20)) 
    \text_addr_reg[6]_i_5 
       (.I0(sec10),
        .I1(\seconds_reg[3]_4 ),
        .I2(text_blk0),
        .I3(\text_addr_reg[6]_i_4 [1]),
        .I4(text_blk11_out),
        .I5(sec1[2]),
        .O(\hc_reg[8] ));
  LUT4 #(
    .INIT(16'h3022)) 
    \text_blk_reg[0]_i_3 
       (.I0(p_0_in[0]),
        .I1(text_blk14_out),
        .I2(sec1[0]),
        .I3(text_blk11_out),
        .O(\seconds_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h2FD24BF40BD042B4)) 
    \text_blk_reg[0]_i_5 
       (.I0(s101__24_carry__0_n_5),
        .I1(s101__24_carry__0_n_7),
        .I2(s101__24_carry__0_n_6),
        .I3(s101__24_carry_n_4),
        .I4(s101__24_carry_n_5),
        .I5(p_0_in[1]),
        .O(sec1[0]));
  LUT6 #(
    .INIT(64'hA24559A29A24459A)) 
    \text_blk_reg[1]_i_4 
       (.I0(p_0_in[1]),
        .I1(s101__24_carry__0_n_5),
        .I2(s101__24_carry__0_n_7),
        .I3(s101__24_carry__0_n_6),
        .I4(s101__24_carry_n_4),
        .I5(s101__24_carry_n_5),
        .O(\seconds_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h4F100E30)) 
    \text_blk_reg[1]_i_5 
       (.I0(s101__24_carry_n_5),
        .I1(s101__24_carry_n_4),
        .I2(s101__24_carry__0_n_6),
        .I3(s101__24_carry__0_n_7),
        .I4(s101__24_carry__0_n_5),
        .O(\seconds_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h0F000202)) 
    \text_blk_reg[2]_i_3 
       (.I0(sec10),
        .I1(\seconds_reg[3]_4 ),
        .I2(text_blk14_out),
        .I3(sec1[2]),
        .I4(text_blk11_out),
        .O(\hc_reg[9] ));
  LUT6 #(
    .INIT(64'h068C31631831C68C)) 
    \text_blk_reg[2]_i_6 
       (.I0(p_0_in[1]),
        .I1(s101__24_carry_n_5),
        .I2(s101__24_carry_n_4),
        .I3(s101__24_carry__0_n_6),
        .I4(s101__24_carry__0_n_7),
        .I5(s101__24_carry__0_n_5),
        .O(sec10));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h22AAA888)) 
    \text_blk_reg[2]_i_7 
       (.I0(s101__24_carry__0_n_6),
        .I1(s101__24_carry_n_4),
        .I2(s101__24_carry__0_n_5),
        .I3(s101__24_carry_n_5),
        .I4(s101__24_carry__0_n_7),
        .O(sec1[2]));
  LUT6 #(
    .INIT(64'h2018412004821804)) 
    \text_blk_reg[3]_i_5 
       (.I0(s101__24_carry_n_5),
        .I1(s101__24_carry_n_4),
        .I2(s101__24_carry__0_n_6),
        .I3(s101__24_carry__0_n_7),
        .I4(s101__24_carry__0_n_5),
        .I5(p_0_in[1]),
        .O(\seconds_reg[3]_4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller
   (hsync,
    vsync,
    green,
    Red15_out,
    addr0,
    Q,
    \hc_reg[0]_rep__0_0 ,
    D,
    text_blk123_out,
    \hc_reg[9]_0 ,
    text_blk118_out,
    text_blk113_out,
    text_blk0,
    text_blk11_out,
    text_blk14_out,
    \vc_reg[3]_0 ,
    \vc_reg[0]_0 ,
    \addr_reg[2]_i_126_0 ,
    \vc_reg[3]_1 ,
    \vc_reg[0]_1 ,
    vga_to_hdmi_i_2330_0,
    vga_to_hdmi_i_2172_0,
    vga_to_hdmi_i_2172_1,
    vga_to_hdmi_i_2046_0,
    \vc_reg[3]_2 ,
    \addr_reg[2]_i_85_0 ,
    \addr_reg[2]_i_85_1 ,
    \addr_reg[2]_i_62_0 ,
    \vc_reg[3]_3 ,
    \vc_reg[3]_4 ,
    \vc_reg[2]_0 ,
    vga_to_hdmi_i_2688_0,
    \hc_reg[3]_0 ,
    \hc_reg[0]_rep_0 ,
    vga_to_hdmi_i_2272_0,
    vga_to_hdmi_i_1677_0,
    vga_to_hdmi_i_1060_0,
    C__0,
    vga_to_hdmi_i_2129_0,
    vga_to_hdmi_i_2129_1,
    vga_to_hdmi_i_1985_0,
    \hc_reg[3]_1 ,
    \hc_reg[2]_0 ,
    vga_to_hdmi_i_2489,
    \hc_reg[2]_1 ,
    vga_to_hdmi_i_2344,
    \hc_reg[2]_2 ,
    vga_to_hdmi_i_2636,
    \hc_reg[3]_2 ,
    \hc_reg[2]_3 ,
    vga_to_hdmi_i_2655_0,
    \vc_reg[3]_5 ,
    \vc_reg[2]_1 ,
    \addr_reg[2]_i_184_0 ,
    \hc_reg[3]_3 ,
    \hc_reg[0]_0 ,
    \hc_reg[8]_0 ,
    \hc_reg[8]_1 ,
    \hc_reg[8]_2 ,
    \hc_reg[8]_3 ,
    \hc_reg[8]_4 ,
    \hc_reg[8]_5 ,
    \hc_reg[8]_6 ,
    DI,
    vga_to_hdmi_i_1687_0,
    \vc_reg[3]_6 ,
    vga_to_hdmi_i_1697_0,
    vga_to_hdmi_i_2575_0,
    vga_to_hdmi_i_2444_0,
    vga_to_hdmi_i_2302_0,
    vga_to_hdmi_i_2154_0,
    vga_to_hdmi_i_2011_0,
    vga_to_hdmi_i_2623_0,
    vga_to_hdmi_i_2491_0,
    vga_to_hdmi_i_2491_1,
    \hc_reg[2]_4 ,
    \hc_reg[3]_4 ,
    vga_to_hdmi_i_2358_0,
    \hc_reg[3]_5 ,
    vga_to_hdmi_i_2086_0,
    vga_to_hdmi_i_2074_0,
    vga_to_hdmi_i_2074_1,
    \hc_reg[2]_5 ,
    \hc_reg[3]_6 ,
    vga_to_hdmi_i_1924_0,
    vga_to_hdmi_i_2206_0,
    vga_to_hdmi_i_2063_0,
    \hc_reg[0]_rep__0_1 ,
    vga_to_hdmi_i_504_0,
    vga_to_hdmi_i_495_0,
    vga_to_hdmi_i_2733_0,
    vga_to_hdmi_i_2707_0,
    vga_to_hdmi_i_2707_1,
    \hc_reg[2]_6 ,
    \hc_reg[3]_7 ,
    vga_to_hdmi_i_2650_0,
    \hc_reg[3]_8 ,
    vga_to_hdmi_i_2400_0,
    vga_to_hdmi_i_2392_0,
    vga_to_hdmi_i_2392_1,
    \hc_reg[2]_7 ,
    \hc_reg[3]_9 ,
    vga_to_hdmi_i_2250_0,
    vga_to_hdmi_i_2527_0,
    vga_to_hdmi_i_2382_0,
    \hc_reg[0]_rep__0_2 ,
    vga_to_hdmi_i_1961_0,
    vga_to_hdmi_i_2101_0,
    \hc_reg[0]_rep__0_3 ,
    \hc_reg[3]_10 ,
    vga_to_hdmi_i_1670_0,
    \vc_reg[3]_7 ,
    \addr_reg[2]_i_16_0 ,
    \vc_reg[0]_2 ,
    \vc_reg[0]_3 ,
    \hc_reg[9]_1 ,
    E,
    Red3,
    vga_to_hdmi_i_98,
    \hc_reg[2]_8 ,
    vde,
    clk_out1,
    reset_ah,
    Red13_out,
    p_1_in__0,
    Red1,
    \srl[30].srl16_i ,
    CO,
    Red4,
    O,
    \text_addr_reg[10]_i_1_0 ,
    \text_blk_reg[2] ,
    vga_to_hdmi_i_1884_0,
    vga_to_hdmi_i_1884_1,
    vga_to_hdmi_i_1884_2,
    vga_to_hdmi_i_1689_0,
    \addr_reg[2]_i_17_0 ,
    \addr_reg[2]_i_17_1 ,
    \addr_reg[2]_i_11_0 ,
    vga_to_hdmi_i_223_0,
    vga_to_hdmi_i_225_0,
    vga_to_hdmi_i_1855_0,
    vga_to_hdmi_i_1855_1,
    vga_to_hdmi_i_1665_0,
    Red2,
    Red3__0,
    \text_blk_reg[3]_i_1_0 ,
    \text_blk_reg[3]_i_1_1 ,
    \text_addr_reg[7]_i_4_0 ,
    \text_addr_reg[6]_i_2_0 ,
    \text_addr_reg[5]_i_3_0 ,
    \text_blk_reg[1]_i_1_0 ,
    \text_addr_reg[4]_i_2_0 ,
    \text_blk_reg[0] ,
    vga_to_hdmi_i_223_1,
    S,
    vga_to_hdmi_i_2157_0,
    vga_to_hdmi_i_2157_1,
    vga_to_hdmi_i_1878_0,
    vga_to_hdmi_i_1878_1,
    vga_to_hdmi_i_2339_0,
    vga_to_hdmi_i_2191_0,
    vga_to_hdmi_i_2190,
    vga_to_hdmi_i_1895_0,
    vga_to_hdmi_i_1895_1,
    vga_to_hdmi_i_1698_0,
    vga_to_hdmi_i_1698_1,
    vga_to_hdmi_i_1052_0,
    vga_to_hdmi_i_1052_1,
    vga_to_hdmi_i_507_0,
    vga_to_hdmi_i_2219_0,
    vga_to_hdmi_i_2219_1,
    vga_to_hdmi_i_2631_0,
    vga_to_hdmi_i_2512_0,
    vga_to_hdmi_i_2510,
    vga_to_hdmi_i_2225_0,
    vga_to_hdmi_i_2102_0,
    vga_to_hdmi_i_2102_1,
    vga_to_hdmi_i_1953_0,
    vga_to_hdmi_i_1953_1,
    vga_to_hdmi_i_1726_0,
    vga_to_hdmi_i_1726_1,
    vga_to_hdmi_i_2254_0,
    vga_to_hdmi_i_2115_0,
    vga_to_hdmi_i_2115_1,
    \addr_reg[2]_i_108_0 ,
    \addr_reg[2]_i_71_0 ,
    \addr_reg[2]_i_71_1 ,
    vga_to_hdmi_i_2555_0,
    vga_to_hdmi_i_1884_3,
    vga_to_hdmi_i_2359_0,
    vga_to_hdmi_i_223_2,
    vga_to_hdmi_i_1855_2,
    \addr_reg[2]_i_17_2 ,
    \addr_reg[4]_i_3_0 ,
    vga_to_hdmi_i_80_0,
    vga_to_hdmi_i_248_0,
    vga_to_hdmi_i_1870_0,
    vga_to_hdmi_i_1994_0,
    vga_to_hdmi_i_2134_0,
    vga_to_hdmi_i_2280_0,
    vga_to_hdmi_i_2423_0,
    vga_to_hdmi_i_2211_0);
  output hsync;
  output vsync;
  output [0:0]green;
  output Red15_out;
  output addr0;
  output [2:0]Q;
  output [4:0]\hc_reg[0]_rep__0_0 ;
  output [10:0]D;
  output text_blk123_out;
  output [6:0]\hc_reg[9]_0 ;
  output text_blk118_out;
  output text_blk113_out;
  output text_blk0;
  output text_blk11_out;
  output text_blk14_out;
  output [2:0]\vc_reg[3]_0 ;
  output [2:0]\vc_reg[0]_0 ;
  output [0:0]\addr_reg[2]_i_126_0 ;
  output [3:0]\vc_reg[3]_1 ;
  output [3:0]\vc_reg[0]_1 ;
  output [1:0]vga_to_hdmi_i_2330_0;
  output [1:0]vga_to_hdmi_i_2172_0;
  output [0:0]vga_to_hdmi_i_2172_1;
  output [0:0]vga_to_hdmi_i_2046_0;
  output [0:0]\vc_reg[3]_2 ;
  output [1:0]\addr_reg[2]_i_85_0 ;
  output [0:0]\addr_reg[2]_i_85_1 ;
  output [0:0]\addr_reg[2]_i_62_0 ;
  output [0:0]\vc_reg[3]_3 ;
  output [0:0]\vc_reg[3]_4 ;
  output [2:0]\vc_reg[2]_0 ;
  output [2:0]vga_to_hdmi_i_2688_0;
  output [2:0]\hc_reg[3]_0 ;
  output [2:0]\hc_reg[0]_rep_0 ;
  output [0:0]vga_to_hdmi_i_2272_0;
  output [3:0]vga_to_hdmi_i_1677_0;
  output [1:0]vga_to_hdmi_i_1060_0;
  output [0:0]C__0;
  output [1:0]vga_to_hdmi_i_2129_0;
  output [0:0]vga_to_hdmi_i_2129_1;
  output [0:0]vga_to_hdmi_i_1985_0;
  output [0:0]\hc_reg[3]_1 ;
  output [0:0]\hc_reg[2]_0 ;
  output [0:0]vga_to_hdmi_i_2489;
  output [2:0]\hc_reg[2]_1 ;
  output [3:0]vga_to_hdmi_i_2344;
  output [2:0]\hc_reg[2]_2 ;
  output [3:0]vga_to_hdmi_i_2636;
  output [0:0]\hc_reg[3]_2 ;
  output [2:0]\hc_reg[2]_3 ;
  output [2:0]vga_to_hdmi_i_2655_0;
  output [0:0]\vc_reg[3]_5 ;
  output [2:0]\vc_reg[2]_1 ;
  output [2:0]\addr_reg[2]_i_184_0 ;
  output \hc_reg[3]_3 ;
  output \hc_reg[0]_0 ;
  output \hc_reg[8]_0 ;
  output \hc_reg[8]_1 ;
  output \hc_reg[8]_2 ;
  output \hc_reg[8]_3 ;
  output \hc_reg[8]_4 ;
  output \hc_reg[8]_5 ;
  output \hc_reg[8]_6 ;
  output [1:0]DI;
  output [3:0]vga_to_hdmi_i_1687_0;
  output [0:0]\vc_reg[3]_6 ;
  output [3:0]vga_to_hdmi_i_1697_0;
  output [3:0]vga_to_hdmi_i_2575_0;
  output [3:0]vga_to_hdmi_i_2444_0;
  output [3:0]vga_to_hdmi_i_2302_0;
  output [3:0]vga_to_hdmi_i_2154_0;
  output [2:0]vga_to_hdmi_i_2011_0;
  output [1:0]vga_to_hdmi_i_2623_0;
  output [3:0]vga_to_hdmi_i_2491_0;
  output [1:0]vga_to_hdmi_i_2491_1;
  output [2:0]\hc_reg[2]_4 ;
  output [3:0]\hc_reg[3]_4 ;
  output [0:0]vga_to_hdmi_i_2358_0;
  output [1:0]\hc_reg[3]_5 ;
  output [2:0]vga_to_hdmi_i_2086_0;
  output [0:0]vga_to_hdmi_i_2074_0;
  output [1:0]vga_to_hdmi_i_2074_1;
  output [2:0]\hc_reg[2]_5 ;
  output [2:0]\hc_reg[3]_6 ;
  output [0:0]vga_to_hdmi_i_1924_0;
  output [1:0]vga_to_hdmi_i_2206_0;
  output [0:0]vga_to_hdmi_i_2063_0;
  output [3:0]\hc_reg[0]_rep__0_1 ;
  output [3:0]vga_to_hdmi_i_504_0;
  output [1:0]vga_to_hdmi_i_495_0;
  output [1:0]vga_to_hdmi_i_2733_0;
  output [3:0]vga_to_hdmi_i_2707_0;
  output [1:0]vga_to_hdmi_i_2707_1;
  output [2:0]\hc_reg[2]_6 ;
  output [3:0]\hc_reg[3]_7 ;
  output [0:0]vga_to_hdmi_i_2650_0;
  output [1:0]\hc_reg[3]_8 ;
  output [1:0]vga_to_hdmi_i_2400_0;
  output [0:0]vga_to_hdmi_i_2392_0;
  output [1:0]vga_to_hdmi_i_2392_1;
  output [2:0]\hc_reg[2]_7 ;
  output [1:0]\hc_reg[3]_9 ;
  output [0:0]vga_to_hdmi_i_2250_0;
  output [1:0]vga_to_hdmi_i_2527_0;
  output [0:0]vga_to_hdmi_i_2382_0;
  output [2:0]\hc_reg[0]_rep__0_2 ;
  output [1:0]vga_to_hdmi_i_1961_0;
  output [0:0]vga_to_hdmi_i_2101_0;
  output [2:0]\hc_reg[0]_rep__0_3 ;
  output [0:0]\hc_reg[3]_10 ;
  output [2:0]vga_to_hdmi_i_1670_0;
  output [0:0]\vc_reg[3]_7 ;
  output [2:0]\addr_reg[2]_i_16_0 ;
  output [3:0]\vc_reg[0]_2 ;
  output [1:0]\vc_reg[0]_3 ;
  output [0:0]\hc_reg[9]_1 ;
  output [0:0]E;
  output [0:0]Red3;
  output vga_to_hdmi_i_98;
  output \hc_reg[2]_8 ;
  output vde;
  input clk_out1;
  input reset_ah;
  input Red13_out;
  input p_1_in__0;
  input Red1;
  input \srl[30].srl16_i ;
  input [0:0]CO;
  input [1:0]Red4;
  input [1:0]O;
  input [6:0]\text_addr_reg[10]_i_1_0 ;
  input \text_blk_reg[2] ;
  input vga_to_hdmi_i_1884_0;
  input vga_to_hdmi_i_1884_1;
  input vga_to_hdmi_i_1884_2;
  input vga_to_hdmi_i_1689_0;
  input \addr_reg[2]_i_17_0 ;
  input \addr_reg[2]_i_17_1 ;
  input \addr_reg[2]_i_11_0 ;
  input [2:0]vga_to_hdmi_i_223_0;
  input [3:0]vga_to_hdmi_i_225_0;
  input vga_to_hdmi_i_1855_0;
  input vga_to_hdmi_i_1855_1;
  input vga_to_hdmi_i_1665_0;
  input Red2;
  input Red3__0;
  input [3:0]\text_blk_reg[3]_i_1_0 ;
  input [3:0]\text_blk_reg[3]_i_1_1 ;
  input [0:0]\text_addr_reg[7]_i_4_0 ;
  input \text_addr_reg[6]_i_2_0 ;
  input \text_addr_reg[5]_i_3_0 ;
  input [0:0]\text_blk_reg[1]_i_1_0 ;
  input \text_addr_reg[4]_i_2_0 ;
  input \text_blk_reg[0] ;
  input [0:0]vga_to_hdmi_i_223_1;
  input [1:0]S;
  input [0:0]vga_to_hdmi_i_2157_0;
  input [0:0]vga_to_hdmi_i_2157_1;
  input [0:0]vga_to_hdmi_i_1878_0;
  input [2:0]vga_to_hdmi_i_1878_1;
  input [1:0]vga_to_hdmi_i_2339_0;
  input [3:0]vga_to_hdmi_i_2191_0;
  input [1:0]vga_to_hdmi_i_2190;
  input [2:0]vga_to_hdmi_i_1895_0;
  input [0:0]vga_to_hdmi_i_1895_1;
  input [0:0]vga_to_hdmi_i_1698_0;
  input [2:0]vga_to_hdmi_i_1698_1;
  input [1:0]vga_to_hdmi_i_1052_0;
  input [3:0]vga_to_hdmi_i_1052_1;
  input [2:0]vga_to_hdmi_i_507_0;
  input [0:0]vga_to_hdmi_i_2219_0;
  input [0:0]vga_to_hdmi_i_2219_1;
  input [1:0]vga_to_hdmi_i_2631_0;
  input [3:0]vga_to_hdmi_i_2512_0;
  input [1:0]vga_to_hdmi_i_2510;
  input [1:0]vga_to_hdmi_i_2225_0;
  input [0:0]vga_to_hdmi_i_2102_0;
  input [0:0]vga_to_hdmi_i_2102_1;
  input [2:0]vga_to_hdmi_i_1953_0;
  input [1:0]vga_to_hdmi_i_1953_1;
  input [2:0]vga_to_hdmi_i_1726_0;
  input [1:0]vga_to_hdmi_i_1726_1;
  input [1:0]vga_to_hdmi_i_2254_0;
  input [0:0]vga_to_hdmi_i_2115_0;
  input [0:0]vga_to_hdmi_i_2115_1;
  input [1:0]\addr_reg[2]_i_108_0 ;
  input [0:0]\addr_reg[2]_i_71_0 ;
  input [0:0]\addr_reg[2]_i_71_1 ;
  input [3:0]vga_to_hdmi_i_2555_0;
  input vga_to_hdmi_i_1884_3;
  input [3:0]vga_to_hdmi_i_2359_0;
  input [3:0]vga_to_hdmi_i_223_2;
  input vga_to_hdmi_i_1855_2;
  input \addr_reg[2]_i_17_2 ;
  input [2:0]\addr_reg[4]_i_3_0 ;
  input [2:0]vga_to_hdmi_i_80_0;
  input [2:0]vga_to_hdmi_i_248_0;
  input [3:0]vga_to_hdmi_i_1870_0;
  input [3:0]vga_to_hdmi_i_1994_0;
  input [3:0]vga_to_hdmi_i_2134_0;
  input [3:0]vga_to_hdmi_i_2280_0;
  input [3:0]vga_to_hdmi_i_2423_0;
  input [3:0]vga_to_hdmi_i_2211_0;

  wire [0:0]CO;
  wire [0:0]C__0;
  wire [10:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [2:0]Q;
  wire Red1;
  wire Red13_out;
  wire Red15_out;
  wire Red2;
  wire [0:0]Red3;
  wire Red3__0;
  wire [1:0]Red4;
  wire [1:0]S;
  wire addr0;
  wire \addr_reg[2]_i_101_n_0 ;
  wire \addr_reg[2]_i_102_n_0 ;
  wire \addr_reg[2]_i_103_n_0 ;
  wire \addr_reg[2]_i_104_n_0 ;
  wire \addr_reg[2]_i_105_n_0 ;
  wire \addr_reg[2]_i_106_n_0 ;
  wire [1:0]\addr_reg[2]_i_108_0 ;
  wire \addr_reg[2]_i_108_n_0 ;
  wire \addr_reg[2]_i_108_n_1 ;
  wire \addr_reg[2]_i_108_n_2 ;
  wire \addr_reg[2]_i_108_n_3 ;
  wire \addr_reg[2]_i_109_n_0 ;
  wire \addr_reg[2]_i_10_n_2 ;
  wire \addr_reg[2]_i_10_n_3 ;
  wire \addr_reg[2]_i_110_n_0 ;
  wire \addr_reg[2]_i_111_n_0 ;
  wire \addr_reg[2]_i_112_n_0 ;
  wire \addr_reg[2]_i_113_n_0 ;
  wire \addr_reg[2]_i_114_n_0 ;
  wire \addr_reg[2]_i_115_n_0 ;
  wire \addr_reg[2]_i_116_n_0 ;
  wire \addr_reg[2]_i_117_n_1 ;
  wire \addr_reg[2]_i_117_n_3 ;
  wire \addr_reg[2]_i_117_n_6 ;
  wire \addr_reg[2]_i_117_n_7 ;
  wire \addr_reg[2]_i_118_n_0 ;
  wire \addr_reg[2]_i_118_n_1 ;
  wire \addr_reg[2]_i_118_n_2 ;
  wire \addr_reg[2]_i_118_n_3 ;
  wire \addr_reg[2]_i_118_n_4 ;
  wire \addr_reg[2]_i_118_n_5 ;
  wire \addr_reg[2]_i_118_n_6 ;
  wire \addr_reg[2]_i_118_n_7 ;
  wire \addr_reg[2]_i_119_n_0 ;
  wire \addr_reg[2]_i_119_n_1 ;
  wire \addr_reg[2]_i_119_n_2 ;
  wire \addr_reg[2]_i_119_n_3 ;
  wire \addr_reg[2]_i_119_n_4 ;
  wire \addr_reg[2]_i_119_n_5 ;
  wire \addr_reg[2]_i_119_n_6 ;
  wire \addr_reg[2]_i_119_n_7 ;
  wire \addr_reg[2]_i_11_0 ;
  wire \addr_reg[2]_i_11_n_0 ;
  wire \addr_reg[2]_i_11_n_1 ;
  wire \addr_reg[2]_i_11_n_2 ;
  wire \addr_reg[2]_i_11_n_3 ;
  wire \addr_reg[2]_i_120_n_0 ;
  wire \addr_reg[2]_i_121_n_0 ;
  wire \addr_reg[2]_i_122_n_0 ;
  wire \addr_reg[2]_i_123_n_0 ;
  wire \addr_reg[2]_i_124_n_0 ;
  wire \addr_reg[2]_i_125_n_0 ;
  wire [0:0]\addr_reg[2]_i_126_0 ;
  wire \addr_reg[2]_i_126_n_0 ;
  wire \addr_reg[2]_i_127_n_0 ;
  wire \addr_reg[2]_i_128_n_0 ;
  wire \addr_reg[2]_i_12_n_0 ;
  wire \addr_reg[2]_i_130_n_0 ;
  wire \addr_reg[2]_i_131_n_0 ;
  wire \addr_reg[2]_i_132_n_0 ;
  wire \addr_reg[2]_i_133_n_0 ;
  wire \addr_reg[2]_i_134_n_0 ;
  wire \addr_reg[2]_i_135_n_0 ;
  wire \addr_reg[2]_i_135_n_1 ;
  wire \addr_reg[2]_i_135_n_2 ;
  wire \addr_reg[2]_i_135_n_3 ;
  wire \addr_reg[2]_i_136_n_0 ;
  wire \addr_reg[2]_i_137_n_0 ;
  wire \addr_reg[2]_i_139_n_0 ;
  wire \addr_reg[2]_i_13_n_0 ;
  wire \addr_reg[2]_i_140_n_0 ;
  wire \addr_reg[2]_i_141_n_0 ;
  wire \addr_reg[2]_i_142_n_0 ;
  wire \addr_reg[2]_i_144_n_0 ;
  wire \addr_reg[2]_i_144_n_1 ;
  wire \addr_reg[2]_i_144_n_2 ;
  wire \addr_reg[2]_i_144_n_3 ;
  wire \addr_reg[2]_i_144_n_4 ;
  wire \addr_reg[2]_i_144_n_5 ;
  wire \addr_reg[2]_i_144_n_6 ;
  wire \addr_reg[2]_i_145_n_1 ;
  wire \addr_reg[2]_i_145_n_3 ;
  wire \addr_reg[2]_i_145_n_6 ;
  wire \addr_reg[2]_i_145_n_7 ;
  wire \addr_reg[2]_i_146_n_0 ;
  wire \addr_reg[2]_i_146_n_1 ;
  wire \addr_reg[2]_i_146_n_2 ;
  wire \addr_reg[2]_i_146_n_3 ;
  wire \addr_reg[2]_i_146_n_4 ;
  wire \addr_reg[2]_i_146_n_5 ;
  wire \addr_reg[2]_i_146_n_6 ;
  wire \addr_reg[2]_i_147_n_0 ;
  wire \addr_reg[2]_i_148_n_0 ;
  wire \addr_reg[2]_i_149_n_0 ;
  wire \addr_reg[2]_i_14_n_0 ;
  wire \addr_reg[2]_i_150_n_0 ;
  wire \addr_reg[2]_i_151_n_0 ;
  wire \addr_reg[2]_i_152_n_0 ;
  wire \addr_reg[2]_i_153_n_0 ;
  wire \addr_reg[2]_i_154_n_0 ;
  wire \addr_reg[2]_i_155_n_0 ;
  wire \addr_reg[2]_i_156_n_0 ;
  wire \addr_reg[2]_i_157_n_0 ;
  wire \addr_reg[2]_i_158_n_0 ;
  wire \addr_reg[2]_i_159_n_0 ;
  wire \addr_reg[2]_i_15_n_0 ;
  wire \addr_reg[2]_i_160_n_0 ;
  wire \addr_reg[2]_i_163_n_0 ;
  wire \addr_reg[2]_i_164_n_0 ;
  wire \addr_reg[2]_i_165_n_0 ;
  wire \addr_reg[2]_i_165_n_1 ;
  wire \addr_reg[2]_i_165_n_2 ;
  wire \addr_reg[2]_i_165_n_3 ;
  wire \addr_reg[2]_i_165_n_4 ;
  wire \addr_reg[2]_i_166_n_0 ;
  wire \addr_reg[2]_i_166_n_1 ;
  wire \addr_reg[2]_i_166_n_2 ;
  wire \addr_reg[2]_i_166_n_3 ;
  wire \addr_reg[2]_i_167_n_0 ;
  wire \addr_reg[2]_i_168_n_0 ;
  wire \addr_reg[2]_i_169_n_0 ;
  wire [2:0]\addr_reg[2]_i_16_0 ;
  wire \addr_reg[2]_i_16_n_0 ;
  wire \addr_reg[2]_i_170_n_0 ;
  wire \addr_reg[2]_i_171_n_0 ;
  wire \addr_reg[2]_i_172_n_0 ;
  wire \addr_reg[2]_i_173_n_0 ;
  wire \addr_reg[2]_i_174_n_0 ;
  wire \addr_reg[2]_i_175_n_0 ;
  wire \addr_reg[2]_i_176_n_0 ;
  wire \addr_reg[2]_i_177_n_0 ;
  wire \addr_reg[2]_i_178_n_0 ;
  wire \addr_reg[2]_i_179_n_0 ;
  wire \addr_reg[2]_i_17_0 ;
  wire \addr_reg[2]_i_17_1 ;
  wire \addr_reg[2]_i_17_2 ;
  wire \addr_reg[2]_i_17_n_0 ;
  wire \addr_reg[2]_i_17_n_1 ;
  wire \addr_reg[2]_i_17_n_2 ;
  wire \addr_reg[2]_i_17_n_3 ;
  wire \addr_reg[2]_i_180_n_0 ;
  wire \addr_reg[2]_i_180_n_1 ;
  wire \addr_reg[2]_i_180_n_2 ;
  wire \addr_reg[2]_i_180_n_3 ;
  wire \addr_reg[2]_i_180_n_5 ;
  wire \addr_reg[2]_i_180_n_6 ;
  wire \addr_reg[2]_i_181_n_0 ;
  wire \addr_reg[2]_i_182_n_0 ;
  wire \addr_reg[2]_i_183_n_0 ;
  wire [2:0]\addr_reg[2]_i_184_0 ;
  wire \addr_reg[2]_i_184_n_0 ;
  wire \addr_reg[2]_i_185_n_0 ;
  wire \addr_reg[2]_i_186_n_0 ;
  wire \addr_reg[2]_i_187_n_0 ;
  wire \addr_reg[2]_i_188_n_0 ;
  wire \addr_reg[2]_i_189_n_0 ;
  wire \addr_reg[2]_i_18_n_0 ;
  wire \addr_reg[2]_i_190_n_0 ;
  wire \addr_reg[2]_i_191_n_0 ;
  wire \addr_reg[2]_i_192_n_0 ;
  wire \addr_reg[2]_i_192_n_1 ;
  wire \addr_reg[2]_i_192_n_2 ;
  wire \addr_reg[2]_i_192_n_3 ;
  wire \addr_reg[2]_i_193_n_0 ;
  wire \addr_reg[2]_i_194_n_0 ;
  wire \addr_reg[2]_i_195_n_0 ;
  wire \addr_reg[2]_i_196_n_0 ;
  wire \addr_reg[2]_i_197_n_0 ;
  wire \addr_reg[2]_i_198_n_0 ;
  wire \addr_reg[2]_i_199_n_0 ;
  wire \addr_reg[2]_i_19_n_0 ;
  wire \addr_reg[2]_i_1_n_0 ;
  wire \addr_reg[2]_i_1_n_1 ;
  wire \addr_reg[2]_i_1_n_2 ;
  wire \addr_reg[2]_i_1_n_3 ;
  wire \addr_reg[2]_i_200_n_0 ;
  wire \addr_reg[2]_i_201_n_0 ;
  wire \addr_reg[2]_i_202_n_0 ;
  wire \addr_reg[2]_i_203_n_0 ;
  wire \addr_reg[2]_i_20_n_0 ;
  wire \addr_reg[2]_i_21_n_0 ;
  wire \addr_reg[2]_i_22_n_0 ;
  wire \addr_reg[2]_i_23_n_0 ;
  wire \addr_reg[2]_i_24_n_0 ;
  wire \addr_reg[2]_i_25_n_0 ;
  wire \addr_reg[2]_i_26_n_1 ;
  wire \addr_reg[2]_i_26_n_3 ;
  wire \addr_reg[2]_i_26_n_6 ;
  wire \addr_reg[2]_i_26_n_7 ;
  wire \addr_reg[2]_i_27_n_2 ;
  wire \addr_reg[2]_i_27_n_3 ;
  wire \addr_reg[2]_i_27_n_5 ;
  wire \addr_reg[2]_i_27_n_6 ;
  wire \addr_reg[2]_i_27_n_7 ;
  wire \addr_reg[2]_i_28_n_0 ;
  wire \addr_reg[2]_i_29_n_0 ;
  wire \addr_reg[2]_i_29_n_1 ;
  wire \addr_reg[2]_i_29_n_2 ;
  wire \addr_reg[2]_i_29_n_3 ;
  wire \addr_reg[2]_i_29_n_4 ;
  wire \addr_reg[2]_i_29_n_5 ;
  wire \addr_reg[2]_i_29_n_6 ;
  wire \addr_reg[2]_i_2_n_0 ;
  wire \addr_reg[2]_i_30_n_0 ;
  wire \addr_reg[2]_i_30_n_1 ;
  wire \addr_reg[2]_i_30_n_2 ;
  wire \addr_reg[2]_i_30_n_3 ;
  wire \addr_reg[2]_i_30_n_4 ;
  wire \addr_reg[2]_i_30_n_5 ;
  wire \addr_reg[2]_i_30_n_6 ;
  wire \addr_reg[2]_i_31_n_0 ;
  wire \addr_reg[2]_i_32_n_0 ;
  wire \addr_reg[2]_i_32_n_1 ;
  wire \addr_reg[2]_i_32_n_2 ;
  wire \addr_reg[2]_i_32_n_3 ;
  wire \addr_reg[2]_i_33_n_0 ;
  wire \addr_reg[2]_i_34_n_0 ;
  wire \addr_reg[2]_i_35_n_0 ;
  wire \addr_reg[2]_i_36_n_0 ;
  wire \addr_reg[2]_i_37_n_0 ;
  wire \addr_reg[2]_i_38_n_0 ;
  wire \addr_reg[2]_i_39_n_0 ;
  wire \addr_reg[2]_i_40_n_0 ;
  wire \addr_reg[2]_i_41_n_3 ;
  wire \addr_reg[2]_i_43_n_0 ;
  wire \addr_reg[2]_i_43_n_1 ;
  wire \addr_reg[2]_i_43_n_2 ;
  wire \addr_reg[2]_i_43_n_3 ;
  wire \addr_reg[2]_i_43_n_7 ;
  wire \addr_reg[2]_i_44_n_0 ;
  wire \addr_reg[2]_i_44_n_1 ;
  wire \addr_reg[2]_i_44_n_2 ;
  wire \addr_reg[2]_i_44_n_3 ;
  wire \addr_reg[2]_i_46_n_0 ;
  wire \addr_reg[2]_i_47_n_0 ;
  wire \addr_reg[2]_i_48_n_0 ;
  wire \addr_reg[2]_i_49_n_0 ;
  wire \addr_reg[2]_i_4_n_0 ;
  wire \addr_reg[2]_i_50_n_0 ;
  wire \addr_reg[2]_i_51_n_0 ;
  wire \addr_reg[2]_i_52_n_0 ;
  wire \addr_reg[2]_i_53_n_0 ;
  wire \addr_reg[2]_i_54_n_0 ;
  wire \addr_reg[2]_i_55_n_0 ;
  wire \addr_reg[2]_i_56_n_0 ;
  wire \addr_reg[2]_i_57_n_0 ;
  wire \addr_reg[2]_i_58_n_0 ;
  wire \addr_reg[2]_i_59_n_0 ;
  wire \addr_reg[2]_i_5_n_0 ;
  wire \addr_reg[2]_i_60_n_0 ;
  wire \addr_reg[2]_i_61_n_0 ;
  wire [0:0]\addr_reg[2]_i_62_0 ;
  wire \addr_reg[2]_i_62_n_0 ;
  wire \addr_reg[2]_i_63_n_0 ;
  wire \addr_reg[2]_i_64_n_0 ;
  wire \addr_reg[2]_i_65_n_0 ;
  wire \addr_reg[2]_i_66_n_0 ;
  wire \addr_reg[2]_i_67_n_0 ;
  wire \addr_reg[2]_i_68_n_0 ;
  wire \addr_reg[2]_i_69_n_0 ;
  wire \addr_reg[2]_i_6_n_0 ;
  wire \addr_reg[2]_i_70_n_0 ;
  wire [0:0]\addr_reg[2]_i_71_0 ;
  wire [0:0]\addr_reg[2]_i_71_1 ;
  wire \addr_reg[2]_i_71_n_0 ;
  wire \addr_reg[2]_i_71_n_1 ;
  wire \addr_reg[2]_i_71_n_2 ;
  wire \addr_reg[2]_i_71_n_3 ;
  wire \addr_reg[2]_i_72_n_0 ;
  wire \addr_reg[2]_i_73_n_0 ;
  wire \addr_reg[2]_i_74_n_0 ;
  wire \addr_reg[2]_i_75_n_0 ;
  wire \addr_reg[2]_i_76_n_0 ;
  wire \addr_reg[2]_i_77_n_0 ;
  wire \addr_reg[2]_i_78_n_0 ;
  wire \addr_reg[2]_i_79_n_0 ;
  wire \addr_reg[2]_i_81_n_0 ;
  wire \addr_reg[2]_i_81_n_1 ;
  wire \addr_reg[2]_i_81_n_2 ;
  wire \addr_reg[2]_i_81_n_3 ;
  wire \addr_reg[2]_i_81_n_5 ;
  wire \addr_reg[2]_i_81_n_6 ;
  wire \addr_reg[2]_i_81_n_7 ;
  wire \addr_reg[2]_i_82_n_0 ;
  wire \addr_reg[2]_i_82_n_1 ;
  wire \addr_reg[2]_i_82_n_2 ;
  wire \addr_reg[2]_i_82_n_3 ;
  wire \addr_reg[2]_i_82_n_4 ;
  wire \addr_reg[2]_i_82_n_5 ;
  wire \addr_reg[2]_i_82_n_6 ;
  wire \addr_reg[2]_i_84_n_0 ;
  wire [1:0]\addr_reg[2]_i_85_0 ;
  wire [0:0]\addr_reg[2]_i_85_1 ;
  wire \addr_reg[2]_i_85_n_0 ;
  wire \addr_reg[2]_i_86_n_0 ;
  wire \addr_reg[2]_i_87_n_0 ;
  wire \addr_reg[2]_i_88_n_0 ;
  wire \addr_reg[2]_i_89_n_0 ;
  wire \addr_reg[2]_i_90_n_0 ;
  wire \addr_reg[2]_i_91_n_0 ;
  wire \addr_reg[2]_i_92_n_0 ;
  wire \addr_reg[2]_i_93_n_0 ;
  wire \addr_reg[2]_i_94_n_0 ;
  wire \addr_reg[2]_i_95_n_0 ;
  wire \addr_reg[2]_i_96_n_0 ;
  wire \addr_reg[2]_i_97_n_0 ;
  wire \addr_reg[2]_i_98_n_0 ;
  wire \addr_reg[2]_i_99_n_0 ;
  wire \addr_reg[4]_i_10_n_0 ;
  wire \addr_reg[4]_i_11_n_0 ;
  wire [2:0]\addr_reg[4]_i_3_0 ;
  wire \addr_reg[4]_i_3_n_3 ;
  wire \addr_reg[4]_i_5_n_0 ;
  wire \addr_reg[4]_i_6_n_0 ;
  wire \addr_reg[4]_i_8_n_0 ;
  wire \addr_reg[4]_i_9_n_0 ;
  wire clk_out1;
  wire [5:1]\color_instance/C ;
  wire \color_instance/Red44_in ;
  wire \color_instance/Red4__0 ;
  wire [19:2]\color_instance/Red6 ;
  wire [19:0]\color_instance/addr1 ;
  wire \color_instance/addr225_in ;
  wire [3:3]\color_instance/p_1_out ;
  wire [6:0]\color_instance/p_6_out ;
  wire \color_instance/text_blk110_out ;
  wire \color_instance/text_blk17_out ;
  wire \color_instance/text_blk29_in ;
  wire \color_instance/text_blk3 ;
  wire \color_instance/text_blk316_in ;
  wire \color_instance/text_blk322_in ;
  wire [9:3]drawX;
  wire [9:0]drawY;
  wire [0:0]green;
  wire [9:0]hc;
  wire \hc[0]_rep_i_1__0_n_0 ;
  wire \hc[0]_rep_i_1_n_0 ;
  wire \hc[1]_i_1_n_0 ;
  wire \hc[9]_i_2_n_0 ;
  wire \hc_reg[0]_0 ;
  wire [2:0]\hc_reg[0]_rep_0 ;
  wire [4:0]\hc_reg[0]_rep__0_0 ;
  wire [3:0]\hc_reg[0]_rep__0_1 ;
  wire [2:0]\hc_reg[0]_rep__0_2 ;
  wire [2:0]\hc_reg[0]_rep__0_3 ;
  wire \hc_reg[0]_rep__0_n_0 ;
  wire \hc_reg[0]_rep_n_0 ;
  wire \hc_reg[1]_rep_n_0 ;
  wire [0:0]\hc_reg[2]_0 ;
  wire [2:0]\hc_reg[2]_1 ;
  wire [2:0]\hc_reg[2]_2 ;
  wire [2:0]\hc_reg[2]_3 ;
  wire [2:0]\hc_reg[2]_4 ;
  wire [2:0]\hc_reg[2]_5 ;
  wire [2:0]\hc_reg[2]_6 ;
  wire [2:0]\hc_reg[2]_7 ;
  wire \hc_reg[2]_8 ;
  wire [2:0]\hc_reg[3]_0 ;
  wire [0:0]\hc_reg[3]_1 ;
  wire [0:0]\hc_reg[3]_10 ;
  wire [0:0]\hc_reg[3]_2 ;
  wire \hc_reg[3]_3 ;
  wire [3:0]\hc_reg[3]_4 ;
  wire [1:0]\hc_reg[3]_5 ;
  wire [2:0]\hc_reg[3]_6 ;
  wire [3:0]\hc_reg[3]_7 ;
  wire [1:0]\hc_reg[3]_8 ;
  wire [1:0]\hc_reg[3]_9 ;
  wire \hc_reg[8]_0 ;
  wire \hc_reg[8]_1 ;
  wire \hc_reg[8]_2 ;
  wire \hc_reg[8]_3 ;
  wire \hc_reg[8]_4 ;
  wire \hc_reg[8]_5 ;
  wire \hc_reg[8]_6 ;
  wire [6:0]\hc_reg[9]_0 ;
  wire [0:0]\hc_reg[9]_1 ;
  wire hs_i_1_n_0;
  wire hs_i_2_n_0;
  wire hsync;
  wire p_1_in__0;
  wire reset_ah;
  wire \srl[30].srl16_i ;
  wire \text_addr_reg[10]_i_10_n_0 ;
  wire \text_addr_reg[10]_i_13_n_0 ;
  wire \text_addr_reg[10]_i_14_n_0 ;
  wire \text_addr_reg[10]_i_15_n_0 ;
  wire \text_addr_reg[10]_i_16_n_0 ;
  wire \text_addr_reg[10]_i_18_n_0 ;
  wire \text_addr_reg[10]_i_19_n_0 ;
  wire [6:0]\text_addr_reg[10]_i_1_0 ;
  wire \text_addr_reg[10]_i_20_n_0 ;
  wire \text_addr_reg[10]_i_21_n_0 ;
  wire \text_addr_reg[10]_i_22_n_0 ;
  wire \text_addr_reg[10]_i_24_n_0 ;
  wire \text_addr_reg[10]_i_25_n_0 ;
  wire \text_addr_reg[10]_i_26_n_0 ;
  wire \text_addr_reg[10]_i_27_n_0 ;
  wire \text_addr_reg[10]_i_28_n_0 ;
  wire \text_addr_reg[10]_i_29_n_0 ;
  wire \text_addr_reg[10]_i_30_n_0 ;
  wire \text_addr_reg[10]_i_31_n_0 ;
  wire \text_addr_reg[10]_i_33_n_0 ;
  wire \text_addr_reg[10]_i_34_n_0 ;
  wire \text_addr_reg[10]_i_35_n_0 ;
  wire \text_addr_reg[10]_i_36_n_0 ;
  wire \text_addr_reg[10]_i_37_n_0 ;
  wire \text_addr_reg[10]_i_38_n_0 ;
  wire \text_addr_reg[10]_i_4_n_0 ;
  wire \text_addr_reg[10]_i_8_n_0 ;
  wire \text_addr_reg[4]_i_2_0 ;
  wire \text_addr_reg[4]_i_2_n_0 ;
  wire \text_addr_reg[4]_i_4_n_0 ;
  wire \text_addr_reg[5]_i_3_0 ;
  wire \text_addr_reg[5]_i_3_n_0 ;
  wire \text_addr_reg[5]_i_4_n_0 ;
  wire \text_addr_reg[5]_i_5_n_0 ;
  wire \text_addr_reg[6]_i_2_0 ;
  wire \text_addr_reg[6]_i_2_n_0 ;
  wire \text_addr_reg[6]_i_4_n_0 ;
  wire \text_addr_reg[7]_i_2_n_0 ;
  wire [0:0]\text_addr_reg[7]_i_4_0 ;
  wire \text_addr_reg[7]_i_4_n_0 ;
  wire \text_addr_reg[7]_i_5_n_0 ;
  wire \text_addr_reg[7]_i_6_n_0 ;
  wire \text_addr_reg[8]_i_2_n_0 ;
  wire \text_addr_reg[8]_i_4_n_0 ;
  wire \text_addr_reg[9]_i_3_n_0 ;
  wire \text_addr_reg[9]_i_4_n_0 ;
  wire \text_addr_reg[9]_i_8_n_0 ;
  wire \text_addr_reg[9]_i_9_n_0 ;
  wire text_blk0;
  wire text_blk113_out;
  wire text_blk118_out;
  wire text_blk11_out;
  wire text_blk123_out;
  wire text_blk14_out;
  wire \text_blk_reg[0] ;
  wire \text_blk_reg[0]_i_2_n_0 ;
  wire \text_blk_reg[0]_i_4_n_0 ;
  wire [0:0]\text_blk_reg[1]_i_1_0 ;
  wire \text_blk_reg[1]_i_2_n_0 ;
  wire \text_blk_reg[1]_i_3_n_0 ;
  wire \text_blk_reg[2] ;
  wire \text_blk_reg[2]_i_2_n_0 ;
  wire \text_blk_reg[2]_i_4_n_0 ;
  wire \text_blk_reg[2]_i_5_n_0 ;
  wire [3:0]\text_blk_reg[3]_i_1_0 ;
  wire [3:0]\text_blk_reg[3]_i_1_1 ;
  wire \text_blk_reg[3]_i_2_n_0 ;
  wire \text_blk_reg[3]_i_3_n_0 ;
  wire \text_blk_reg[4]_i_2_n_0 ;
  wire \text_blk_reg[6]_i_3_n_0 ;
  wire \text_blk_reg[6]_i_4_n_0 ;
  wire \text_blk_reg[6]_i_5_n_0 ;
  wire \text_blk_reg[6]_i_6_n_0 ;
  wire \text_blk_reg[6]_i_7_n_0 ;
  wire \text_blk_reg[6]_i_8_n_0 ;
  wire \text_blk_reg[6]_i_9_n_0 ;
  wire vc;
  wire \vc[0]_i_1_n_0 ;
  wire \vc[1]_i_1_n_0 ;
  wire \vc[2]_i_1_n_0 ;
  wire \vc[3]_i_1_n_0 ;
  wire \vc[3]_i_2_n_0 ;
  wire \vc[4]_i_1_n_0 ;
  wire \vc[5]_i_1_n_0 ;
  wire \vc[6]_i_1_n_0 ;
  wire \vc[7]_i_1_n_0 ;
  wire \vc[8]_i_1_n_0 ;
  wire \vc[8]_i_2_n_0 ;
  wire \vc[9]_i_2_n_0 ;
  wire \vc[9]_i_3_n_0 ;
  wire \vc[9]_i_4_n_0 ;
  wire [2:0]\vc_reg[0]_0 ;
  wire [3:0]\vc_reg[0]_1 ;
  wire [3:0]\vc_reg[0]_2 ;
  wire [1:0]\vc_reg[0]_3 ;
  wire [2:0]\vc_reg[2]_0 ;
  wire [2:0]\vc_reg[2]_1 ;
  wire [2:0]\vc_reg[3]_0 ;
  wire [3:0]\vc_reg[3]_1 ;
  wire [0:0]\vc_reg[3]_2 ;
  wire [0:0]\vc_reg[3]_3 ;
  wire [0:0]\vc_reg[3]_4 ;
  wire [0:0]\vc_reg[3]_5 ;
  wire [0:0]\vc_reg[3]_6 ;
  wire [0:0]\vc_reg[3]_7 ;
  wire vde;
  wire vga_to_hdmi_i_1026_n_2;
  wire vga_to_hdmi_i_1026_n_3;
  wire vga_to_hdmi_i_1035_n_0;
  wire vga_to_hdmi_i_1035_n_1;
  wire vga_to_hdmi_i_1035_n_2;
  wire vga_to_hdmi_i_1035_n_3;
  wire vga_to_hdmi_i_1037_n_0;
  wire vga_to_hdmi_i_1040_n_0;
  wire vga_to_hdmi_i_1041_n_0;
  wire vga_to_hdmi_i_1041_n_1;
  wire vga_to_hdmi_i_1041_n_2;
  wire vga_to_hdmi_i_1041_n_3;
  wire vga_to_hdmi_i_1043_n_0;
  wire vga_to_hdmi_i_1043_n_1;
  wire vga_to_hdmi_i_1043_n_2;
  wire vga_to_hdmi_i_1043_n_3;
  wire [1:0]vga_to_hdmi_i_1052_0;
  wire [3:0]vga_to_hdmi_i_1052_1;
  wire vga_to_hdmi_i_1052_n_0;
  wire vga_to_hdmi_i_1052_n_1;
  wire vga_to_hdmi_i_1052_n_2;
  wire vga_to_hdmi_i_1052_n_3;
  wire vga_to_hdmi_i_1053_n_0;
  wire vga_to_hdmi_i_1054_n_0;
  wire vga_to_hdmi_i_1055_n_0;
  wire vga_to_hdmi_i_1056_n_0;
  wire vga_to_hdmi_i_1057_n_0;
  wire vga_to_hdmi_i_1058_n_0;
  wire vga_to_hdmi_i_1059_n_0;
  wire [1:0]vga_to_hdmi_i_1060_0;
  wire vga_to_hdmi_i_1060_n_0;
  wire vga_to_hdmi_i_1061_n_0;
  wire vga_to_hdmi_i_1061_n_1;
  wire vga_to_hdmi_i_1061_n_2;
  wire vga_to_hdmi_i_1061_n_3;
  wire vga_to_hdmi_i_1062_n_0;
  wire vga_to_hdmi_i_1063_n_0;
  wire vga_to_hdmi_i_1064_n_0;
  wire vga_to_hdmi_i_1065_n_0;
  wire vga_to_hdmi_i_1066_n_1;
  wire vga_to_hdmi_i_1066_n_3;
  wire vga_to_hdmi_i_1066_n_6;
  wire vga_to_hdmi_i_1067_n_0;
  wire vga_to_hdmi_i_1068_n_0;
  wire vga_to_hdmi_i_1102_n_0;
  wire vga_to_hdmi_i_1103_n_0;
  wire vga_to_hdmi_i_14_n_0;
  wire vga_to_hdmi_i_1665_0;
  wire vga_to_hdmi_i_1665_n_0;
  wire vga_to_hdmi_i_1665_n_1;
  wire vga_to_hdmi_i_1665_n_2;
  wire vga_to_hdmi_i_1665_n_3;
  wire vga_to_hdmi_i_1666_n_0;
  wire vga_to_hdmi_i_1667_n_0;
  wire vga_to_hdmi_i_1668_n_0;
  wire vga_to_hdmi_i_1669_n_0;
  wire [2:0]vga_to_hdmi_i_1670_0;
  wire vga_to_hdmi_i_1670_n_0;
  wire vga_to_hdmi_i_1671_n_0;
  wire vga_to_hdmi_i_1672_n_0;
  wire vga_to_hdmi_i_1673_n_0;
  wire vga_to_hdmi_i_1674_n_0;
  wire vga_to_hdmi_i_1675_n_0;
  wire vga_to_hdmi_i_1676_n_0;
  wire [3:0]vga_to_hdmi_i_1677_0;
  wire vga_to_hdmi_i_1677_n_0;
  wire vga_to_hdmi_i_1678_n_0;
  wire vga_to_hdmi_i_1679_n_0;
  wire vga_to_hdmi_i_1680_n_0;
  wire vga_to_hdmi_i_1680_n_1;
  wire vga_to_hdmi_i_1680_n_2;
  wire vga_to_hdmi_i_1680_n_3;
  wire vga_to_hdmi_i_1681_n_0;
  wire vga_to_hdmi_i_1682_n_7;
  wire vga_to_hdmi_i_1683_n_0;
  wire vga_to_hdmi_i_1684_n_0;
  wire vga_to_hdmi_i_1685_n_0;
  wire vga_to_hdmi_i_1686_n_0;
  wire [3:0]vga_to_hdmi_i_1687_0;
  wire vga_to_hdmi_i_1687_n_0;
  wire vga_to_hdmi_i_1689_0;
  wire vga_to_hdmi_i_1689_n_0;
  wire vga_to_hdmi_i_1689_n_1;
  wire vga_to_hdmi_i_1689_n_2;
  wire vga_to_hdmi_i_1689_n_3;
  wire vga_to_hdmi_i_1690_n_0;
  wire vga_to_hdmi_i_1691_n_0;
  wire vga_to_hdmi_i_1692_n_0;
  wire vga_to_hdmi_i_1693_n_0;
  wire vga_to_hdmi_i_1694_n_0;
  wire vga_to_hdmi_i_1695_n_0;
  wire vga_to_hdmi_i_1696_n_0;
  wire [3:0]vga_to_hdmi_i_1697_0;
  wire vga_to_hdmi_i_1697_n_0;
  wire [0:0]vga_to_hdmi_i_1698_0;
  wire [2:0]vga_to_hdmi_i_1698_1;
  wire vga_to_hdmi_i_1698_n_0;
  wire vga_to_hdmi_i_1698_n_1;
  wire vga_to_hdmi_i_1698_n_2;
  wire vga_to_hdmi_i_1698_n_3;
  wire vga_to_hdmi_i_1703_n_0;
  wire vga_to_hdmi_i_1707_n_0;
  wire vga_to_hdmi_i_1707_n_1;
  wire vga_to_hdmi_i_1707_n_2;
  wire vga_to_hdmi_i_1707_n_3;
  wire vga_to_hdmi_i_1707_n_4;
  wire vga_to_hdmi_i_1707_n_5;
  wire vga_to_hdmi_i_1707_n_6;
  wire vga_to_hdmi_i_1707_n_7;
  wire vga_to_hdmi_i_1708_n_1;
  wire vga_to_hdmi_i_1708_n_3;
  wire vga_to_hdmi_i_1708_n_6;
  wire vga_to_hdmi_i_1708_n_7;
  wire vga_to_hdmi_i_1709_n_0;
  wire vga_to_hdmi_i_1710_n_0;
  wire vga_to_hdmi_i_1710_n_1;
  wire vga_to_hdmi_i_1710_n_2;
  wire vga_to_hdmi_i_1710_n_3;
  wire vga_to_hdmi_i_1710_n_4;
  wire vga_to_hdmi_i_1710_n_5;
  wire vga_to_hdmi_i_1710_n_6;
  wire vga_to_hdmi_i_1711_n_0;
  wire vga_to_hdmi_i_1711_n_1;
  wire vga_to_hdmi_i_1711_n_2;
  wire vga_to_hdmi_i_1711_n_3;
  wire vga_to_hdmi_i_1711_n_4;
  wire vga_to_hdmi_i_1711_n_5;
  wire vga_to_hdmi_i_1711_n_6;
  wire vga_to_hdmi_i_1711_n_7;
  wire vga_to_hdmi_i_1712_n_0;
  wire vga_to_hdmi_i_1712_n_1;
  wire vga_to_hdmi_i_1712_n_2;
  wire vga_to_hdmi_i_1712_n_3;
  wire vga_to_hdmi_i_1713_n_0;
  wire vga_to_hdmi_i_1714_n_0;
  wire vga_to_hdmi_i_1715_n_0;
  wire vga_to_hdmi_i_1716_n_0;
  wire vga_to_hdmi_i_1717_n_0;
  wire vga_to_hdmi_i_1718_n_0;
  wire vga_to_hdmi_i_1719_n_0;
  wire vga_to_hdmi_i_1720_n_0;
  wire vga_to_hdmi_i_1721_n_1;
  wire vga_to_hdmi_i_1721_n_3;
  wire vga_to_hdmi_i_1721_n_6;
  wire vga_to_hdmi_i_1722_n_0;
  wire vga_to_hdmi_i_1722_n_1;
  wire vga_to_hdmi_i_1722_n_2;
  wire vga_to_hdmi_i_1722_n_3;
  wire vga_to_hdmi_i_1722_n_7;
  wire vga_to_hdmi_i_1723_n_0;
  wire [2:0]vga_to_hdmi_i_1726_0;
  wire [1:0]vga_to_hdmi_i_1726_1;
  wire vga_to_hdmi_i_1726_n_0;
  wire vga_to_hdmi_i_1726_n_1;
  wire vga_to_hdmi_i_1726_n_2;
  wire vga_to_hdmi_i_1726_n_3;
  wire vga_to_hdmi_i_1855_0;
  wire vga_to_hdmi_i_1855_1;
  wire vga_to_hdmi_i_1855_2;
  wire vga_to_hdmi_i_1855_n_0;
  wire vga_to_hdmi_i_1855_n_1;
  wire vga_to_hdmi_i_1855_n_2;
  wire vga_to_hdmi_i_1855_n_3;
  wire vga_to_hdmi_i_1856_n_0;
  wire vga_to_hdmi_i_1857_n_0;
  wire vga_to_hdmi_i_1858_n_0;
  wire vga_to_hdmi_i_1859_n_0;
  wire vga_to_hdmi_i_1860_n_0;
  wire vga_to_hdmi_i_1861_n_0;
  wire vga_to_hdmi_i_1862_n_0;
  wire vga_to_hdmi_i_1863_n_0;
  wire vga_to_hdmi_i_1864_n_1;
  wire vga_to_hdmi_i_1864_n_3;
  wire vga_to_hdmi_i_1864_n_6;
  wire vga_to_hdmi_i_1864_n_7;
  wire vga_to_hdmi_i_1865_n_2;
  wire vga_to_hdmi_i_1865_n_3;
  wire vga_to_hdmi_i_1865_n_5;
  wire vga_to_hdmi_i_1865_n_6;
  wire vga_to_hdmi_i_1865_n_7;
  wire vga_to_hdmi_i_1866_n_0;
  wire vga_to_hdmi_i_1866_n_1;
  wire vga_to_hdmi_i_1866_n_2;
  wire vga_to_hdmi_i_1866_n_3;
  wire vga_to_hdmi_i_1866_n_4;
  wire vga_to_hdmi_i_1866_n_5;
  wire vga_to_hdmi_i_1866_n_6;
  wire vga_to_hdmi_i_1867_n_0;
  wire vga_to_hdmi_i_1867_n_1;
  wire vga_to_hdmi_i_1867_n_2;
  wire vga_to_hdmi_i_1867_n_3;
  wire vga_to_hdmi_i_1867_n_4;
  wire vga_to_hdmi_i_1867_n_5;
  wire vga_to_hdmi_i_1867_n_6;
  wire vga_to_hdmi_i_1868_n_0;
  wire vga_to_hdmi_i_1869_n_3;
  wire [3:0]vga_to_hdmi_i_1870_0;
  wire vga_to_hdmi_i_1870_n_0;
  wire vga_to_hdmi_i_1870_n_1;
  wire vga_to_hdmi_i_1870_n_2;
  wire vga_to_hdmi_i_1870_n_3;
  wire vga_to_hdmi_i_1871_n_0;
  wire vga_to_hdmi_i_1872_n_0;
  wire vga_to_hdmi_i_1873_n_0;
  wire vga_to_hdmi_i_1874_n_0;
  wire vga_to_hdmi_i_1875_n_0;
  wire vga_to_hdmi_i_1876_n_0;
  wire vga_to_hdmi_i_1877_n_0;
  wire [0:0]vga_to_hdmi_i_1878_0;
  wire [2:0]vga_to_hdmi_i_1878_1;
  wire vga_to_hdmi_i_1878_n_0;
  wire vga_to_hdmi_i_1879_n_0;
  wire vga_to_hdmi_i_1879_n_1;
  wire vga_to_hdmi_i_1879_n_2;
  wire vga_to_hdmi_i_1879_n_3;
  wire vga_to_hdmi_i_1879_n_4;
  wire vga_to_hdmi_i_1879_n_5;
  wire vga_to_hdmi_i_1879_n_6;
  wire vga_to_hdmi_i_1879_n_7;
  wire vga_to_hdmi_i_1880_n_2;
  wire vga_to_hdmi_i_1880_n_3;
  wire vga_to_hdmi_i_1881_n_0;
  wire vga_to_hdmi_i_1881_n_1;
  wire vga_to_hdmi_i_1881_n_2;
  wire vga_to_hdmi_i_1881_n_3;
  wire vga_to_hdmi_i_1881_n_4;
  wire vga_to_hdmi_i_1881_n_5;
  wire vga_to_hdmi_i_1881_n_6;
  wire vga_to_hdmi_i_1881_n_7;
  wire vga_to_hdmi_i_1882_n_1;
  wire vga_to_hdmi_i_1882_n_3;
  wire vga_to_hdmi_i_1882_n_6;
  wire vga_to_hdmi_i_1882_n_7;
  wire vga_to_hdmi_i_1883_n_0;
  wire vga_to_hdmi_i_1883_n_1;
  wire vga_to_hdmi_i_1883_n_2;
  wire vga_to_hdmi_i_1883_n_3;
  wire vga_to_hdmi_i_1883_n_4;
  wire vga_to_hdmi_i_1883_n_5;
  wire vga_to_hdmi_i_1883_n_6;
  wire vga_to_hdmi_i_1883_n_7;
  wire vga_to_hdmi_i_1884_0;
  wire vga_to_hdmi_i_1884_1;
  wire vga_to_hdmi_i_1884_2;
  wire vga_to_hdmi_i_1884_3;
  wire vga_to_hdmi_i_1884_n_0;
  wire vga_to_hdmi_i_1884_n_1;
  wire vga_to_hdmi_i_1884_n_2;
  wire vga_to_hdmi_i_1884_n_3;
  wire vga_to_hdmi_i_1885_n_0;
  wire vga_to_hdmi_i_1886_n_0;
  wire vga_to_hdmi_i_1887_n_0;
  wire vga_to_hdmi_i_1888_n_0;
  wire vga_to_hdmi_i_1889_n_0;
  wire vga_to_hdmi_i_1890_n_0;
  wire vga_to_hdmi_i_1891_n_0;
  wire vga_to_hdmi_i_1892_n_0;
  wire vga_to_hdmi_i_1893_n_0;
  wire vga_to_hdmi_i_1893_n_1;
  wire vga_to_hdmi_i_1893_n_2;
  wire vga_to_hdmi_i_1893_n_3;
  wire vga_to_hdmi_i_1893_n_4;
  wire vga_to_hdmi_i_1893_n_5;
  wire vga_to_hdmi_i_1893_n_6;
  wire vga_to_hdmi_i_1894_n_0;
  wire vga_to_hdmi_i_1894_n_1;
  wire vga_to_hdmi_i_1894_n_2;
  wire vga_to_hdmi_i_1894_n_3;
  wire vga_to_hdmi_i_1894_n_4;
  wire vga_to_hdmi_i_1894_n_5;
  wire vga_to_hdmi_i_1894_n_6;
  wire [2:0]vga_to_hdmi_i_1895_0;
  wire [0:0]vga_to_hdmi_i_1895_1;
  wire vga_to_hdmi_i_1895_n_0;
  wire vga_to_hdmi_i_1895_n_1;
  wire vga_to_hdmi_i_1895_n_2;
  wire vga_to_hdmi_i_1895_n_3;
  wire vga_to_hdmi_i_1896_n_0;
  wire vga_to_hdmi_i_1900_n_0;
  wire vga_to_hdmi_i_1901_n_0;
  wire vga_to_hdmi_i_1904_n_0;
  wire vga_to_hdmi_i_1904_n_1;
  wire vga_to_hdmi_i_1904_n_2;
  wire vga_to_hdmi_i_1904_n_3;
  wire vga_to_hdmi_i_1905_n_3;
  wire vga_to_hdmi_i_1906_n_0;
  wire vga_to_hdmi_i_1906_n_1;
  wire vga_to_hdmi_i_1906_n_2;
  wire vga_to_hdmi_i_1906_n_3;
  wire vga_to_hdmi_i_1906_n_7;
  wire vga_to_hdmi_i_1907_n_0;
  wire vga_to_hdmi_i_1907_n_1;
  wire vga_to_hdmi_i_1907_n_2;
  wire vga_to_hdmi_i_1907_n_3;
  wire vga_to_hdmi_i_1907_n_5;
  wire vga_to_hdmi_i_1908_n_0;
  wire vga_to_hdmi_i_1909_n_0;
  wire vga_to_hdmi_i_1910_n_0;
  wire vga_to_hdmi_i_1911_n_0;
  wire vga_to_hdmi_i_1912_n_0;
  wire vga_to_hdmi_i_1913_n_0;
  wire vga_to_hdmi_i_1914_n_0;
  wire vga_to_hdmi_i_1915_n_0;
  wire vga_to_hdmi_i_1916_n_0;
  wire vga_to_hdmi_i_1917_n_0;
  wire vga_to_hdmi_i_1918_n_0;
  wire vga_to_hdmi_i_1919_n_0;
  wire vga_to_hdmi_i_1920_n_0;
  wire vga_to_hdmi_i_1921_n_0;
  wire vga_to_hdmi_i_1922_n_0;
  wire vga_to_hdmi_i_1923_n_0;
  wire [0:0]vga_to_hdmi_i_1924_0;
  wire vga_to_hdmi_i_1924_n_0;
  wire vga_to_hdmi_i_1925_n_0;
  wire vga_to_hdmi_i_1926_n_0;
  wire vga_to_hdmi_i_1927_n_0;
  wire vga_to_hdmi_i_1928_n_0;
  wire vga_to_hdmi_i_1929_n_0;
  wire vga_to_hdmi_i_192_n_0;
  wire vga_to_hdmi_i_1930_n_0;
  wire vga_to_hdmi_i_1931_n_0;
  wire vga_to_hdmi_i_1932_n_0;
  wire vga_to_hdmi_i_1933_n_0;
  wire vga_to_hdmi_i_1933_n_1;
  wire vga_to_hdmi_i_1933_n_2;
  wire vga_to_hdmi_i_1933_n_3;
  wire vga_to_hdmi_i_1934_n_0;
  wire vga_to_hdmi_i_1935_n_0;
  wire vga_to_hdmi_i_1936_n_0;
  wire vga_to_hdmi_i_1937_n_0;
  wire vga_to_hdmi_i_1938_n_0;
  wire vga_to_hdmi_i_1939_n_0;
  wire vga_to_hdmi_i_193_n_0;
  wire vga_to_hdmi_i_1940_n_0;
  wire vga_to_hdmi_i_1941_n_0;
  wire vga_to_hdmi_i_1942_n_1;
  wire vga_to_hdmi_i_1942_n_3;
  wire vga_to_hdmi_i_1942_n_6;
  wire vga_to_hdmi_i_1942_n_7;
  wire vga_to_hdmi_i_1943_n_0;
  wire vga_to_hdmi_i_1944_n_0;
  wire vga_to_hdmi_i_1945_n_0;
  wire vga_to_hdmi_i_1946_n_0;
  wire vga_to_hdmi_i_1947_n_0;
  wire vga_to_hdmi_i_1948_n_0;
  wire vga_to_hdmi_i_1949_n_0;
  wire vga_to_hdmi_i_194_n_0;
  wire vga_to_hdmi_i_1950_n_0;
  wire vga_to_hdmi_i_1951_n_0;
  wire [2:0]vga_to_hdmi_i_1953_0;
  wire [1:0]vga_to_hdmi_i_1953_1;
  wire vga_to_hdmi_i_1953_n_0;
  wire vga_to_hdmi_i_1953_n_1;
  wire vga_to_hdmi_i_1953_n_2;
  wire vga_to_hdmi_i_1953_n_3;
  wire vga_to_hdmi_i_1954_n_0;
  wire vga_to_hdmi_i_1955_n_0;
  wire vga_to_hdmi_i_1956_n_0;
  wire vga_to_hdmi_i_1957_n_0;
  wire vga_to_hdmi_i_1958_n_0;
  wire vga_to_hdmi_i_1959_n_0;
  wire vga_to_hdmi_i_195_n_0;
  wire vga_to_hdmi_i_1960_n_0;
  wire [1:0]vga_to_hdmi_i_1961_0;
  wire vga_to_hdmi_i_1961_n_0;
  wire vga_to_hdmi_i_1962_n_0;
  wire vga_to_hdmi_i_1962_n_1;
  wire vga_to_hdmi_i_1962_n_2;
  wire vga_to_hdmi_i_1962_n_3;
  wire vga_to_hdmi_i_1963_n_0;
  wire vga_to_hdmi_i_1964_n_0;
  wire vga_to_hdmi_i_1965_n_0;
  wire vga_to_hdmi_i_1966_n_0;
  wire vga_to_hdmi_i_1967_n_0;
  wire vga_to_hdmi_i_1968_n_0;
  wire vga_to_hdmi_i_1969_n_0;
  wire vga_to_hdmi_i_196_n_0;
  wire vga_to_hdmi_i_1970_n_0;
  wire vga_to_hdmi_i_1971_n_3;
  wire vga_to_hdmi_i_1973_n_0;
  wire vga_to_hdmi_i_1973_n_1;
  wire vga_to_hdmi_i_1973_n_2;
  wire vga_to_hdmi_i_1973_n_3;
  wire vga_to_hdmi_i_1973_n_7;
  wire vga_to_hdmi_i_1975_n_0;
  wire vga_to_hdmi_i_1976_n_0;
  wire vga_to_hdmi_i_1977_n_0;
  wire vga_to_hdmi_i_1978_n_0;
  wire vga_to_hdmi_i_1979_n_0;
  wire vga_to_hdmi_i_197_n_0;
  wire vga_to_hdmi_i_1980_n_0;
  wire vga_to_hdmi_i_1981_n_0;
  wire vga_to_hdmi_i_1982_n_0;
  wire vga_to_hdmi_i_1983_n_0;
  wire vga_to_hdmi_i_1984_n_0;
  wire [0:0]vga_to_hdmi_i_1985_0;
  wire vga_to_hdmi_i_1985_n_0;
  wire vga_to_hdmi_i_1986_n_0;
  wire vga_to_hdmi_i_1987_n_0;
  wire vga_to_hdmi_i_1988_n_0;
  wire vga_to_hdmi_i_1989_n_0;
  wire vga_to_hdmi_i_198_n_0;
  wire vga_to_hdmi_i_1990_n_0;
  wire vga_to_hdmi_i_1991_n_0;
  wire vga_to_hdmi_i_1992_n_0;
  wire vga_to_hdmi_i_1993_n_0;
  wire [3:0]vga_to_hdmi_i_1994_0;
  wire vga_to_hdmi_i_1994_n_0;
  wire vga_to_hdmi_i_1994_n_1;
  wire vga_to_hdmi_i_1994_n_2;
  wire vga_to_hdmi_i_1994_n_3;
  wire vga_to_hdmi_i_1995_n_0;
  wire vga_to_hdmi_i_1996_n_0;
  wire vga_to_hdmi_i_1997_n_0;
  wire vga_to_hdmi_i_1998_n_0;
  wire vga_to_hdmi_i_1999_n_0;
  wire vga_to_hdmi_i_199_n_0;
  wire vga_to_hdmi_i_2000_n_0;
  wire vga_to_hdmi_i_2001_n_0;
  wire vga_to_hdmi_i_2002_n_0;
  wire vga_to_hdmi_i_2004_n_0;
  wire vga_to_hdmi_i_2004_n_1;
  wire vga_to_hdmi_i_2004_n_2;
  wire vga_to_hdmi_i_2004_n_3;
  wire vga_to_hdmi_i_2005_n_0;
  wire vga_to_hdmi_i_2009_n_2;
  wire vga_to_hdmi_i_2009_n_7;
  wire vga_to_hdmi_i_200_n_0;
  wire vga_to_hdmi_i_2010_n_0;
  wire [2:0]vga_to_hdmi_i_2011_0;
  wire vga_to_hdmi_i_2011_n_0;
  wire vga_to_hdmi_i_2012_n_0;
  wire vga_to_hdmi_i_2013_n_0;
  wire vga_to_hdmi_i_2014_n_0;
  wire vga_to_hdmi_i_2015_n_0;
  wire vga_to_hdmi_i_2016_n_0;
  wire vga_to_hdmi_i_2017_n_0;
  wire vga_to_hdmi_i_2018_n_0;
  wire vga_to_hdmi_i_2019_n_0;
  wire vga_to_hdmi_i_201_n_0;
  wire vga_to_hdmi_i_2020_n_0;
  wire vga_to_hdmi_i_2021_n_0;
  wire vga_to_hdmi_i_2022_n_0;
  wire vga_to_hdmi_i_2023_n_0;
  wire vga_to_hdmi_i_2024_n_0;
  wire vga_to_hdmi_i_2025_n_0;
  wire vga_to_hdmi_i_2026_n_0;
  wire vga_to_hdmi_i_2027_n_0;
  wire vga_to_hdmi_i_2028_n_0;
  wire vga_to_hdmi_i_2029_n_0;
  wire vga_to_hdmi_i_2029_n_1;
  wire vga_to_hdmi_i_2029_n_2;
  wire vga_to_hdmi_i_2029_n_3;
  wire vga_to_hdmi_i_202_n_0;
  wire vga_to_hdmi_i_2030_n_0;
  wire vga_to_hdmi_i_2031_n_0;
  wire vga_to_hdmi_i_2032_n_0;
  wire vga_to_hdmi_i_2033_n_0;
  wire vga_to_hdmi_i_2034_n_0;
  wire vga_to_hdmi_i_2035_n_0;
  wire vga_to_hdmi_i_2036_n_0;
  wire vga_to_hdmi_i_2037_n_0;
  wire vga_to_hdmi_i_2038_n_3;
  wire vga_to_hdmi_i_203_n_0;
  wire vga_to_hdmi_i_2040_n_0;
  wire vga_to_hdmi_i_2040_n_1;
  wire vga_to_hdmi_i_2040_n_2;
  wire vga_to_hdmi_i_2040_n_3;
  wire vga_to_hdmi_i_2041_n_0;
  wire vga_to_hdmi_i_2041_n_1;
  wire vga_to_hdmi_i_2041_n_2;
  wire vga_to_hdmi_i_2041_n_3;
  wire vga_to_hdmi_i_2043_n_0;
  wire vga_to_hdmi_i_2044_n_0;
  wire vga_to_hdmi_i_2045_n_0;
  wire [0:0]vga_to_hdmi_i_2046_0;
  wire vga_to_hdmi_i_2046_n_0;
  wire vga_to_hdmi_i_2047_n_0;
  wire vga_to_hdmi_i_2048_n_0;
  wire vga_to_hdmi_i_2049_n_0;
  wire vga_to_hdmi_i_204_n_0;
  wire vga_to_hdmi_i_2050_n_0;
  wire vga_to_hdmi_i_2051_n_0;
  wire vga_to_hdmi_i_2052_n_0;
  wire vga_to_hdmi_i_2052_n_1;
  wire vga_to_hdmi_i_2052_n_2;
  wire vga_to_hdmi_i_2052_n_3;
  wire vga_to_hdmi_i_2053_n_0;
  wire vga_to_hdmi_i_2054_n_0;
  wire vga_to_hdmi_i_2056_n_0;
  wire vga_to_hdmi_i_2057_n_0;
  wire vga_to_hdmi_i_2058_n_0;
  wire vga_to_hdmi_i_2059_n_0;
  wire vga_to_hdmi_i_2062_n_0;
  wire vga_to_hdmi_i_2062_n_1;
  wire vga_to_hdmi_i_2062_n_2;
  wire vga_to_hdmi_i_2062_n_3;
  wire [0:0]vga_to_hdmi_i_2063_0;
  wire vga_to_hdmi_i_2063_n_0;
  wire vga_to_hdmi_i_2063_n_1;
  wire vga_to_hdmi_i_2063_n_2;
  wire vga_to_hdmi_i_2063_n_3;
  wire vga_to_hdmi_i_2063_n_6;
  wire vga_to_hdmi_i_2063_n_7;
  wire vga_to_hdmi_i_2064_n_0;
  wire vga_to_hdmi_i_2064_n_1;
  wire vga_to_hdmi_i_2064_n_2;
  wire vga_to_hdmi_i_2064_n_3;
  wire vga_to_hdmi_i_2064_n_5;
  wire vga_to_hdmi_i_2064_n_6;
  wire vga_to_hdmi_i_2066_n_0;
  wire vga_to_hdmi_i_2067_n_0;
  wire vga_to_hdmi_i_2068_n_0;
  wire vga_to_hdmi_i_2069_n_0;
  wire vga_to_hdmi_i_2070_n_0;
  wire vga_to_hdmi_i_2071_n_0;
  wire vga_to_hdmi_i_2072_n_0;
  wire vga_to_hdmi_i_2073_n_0;
  wire [0:0]vga_to_hdmi_i_2074_0;
  wire [1:0]vga_to_hdmi_i_2074_1;
  wire vga_to_hdmi_i_2074_n_0;
  wire vga_to_hdmi_i_2075_n_0;
  wire vga_to_hdmi_i_2076_n_0;
  wire vga_to_hdmi_i_2077_n_0;
  wire vga_to_hdmi_i_2078_n_0;
  wire vga_to_hdmi_i_2079_n_0;
  wire vga_to_hdmi_i_2080_n_0;
  wire vga_to_hdmi_i_2081_n_0;
  wire vga_to_hdmi_i_2082_n_0;
  wire vga_to_hdmi_i_2083_n_0;
  wire vga_to_hdmi_i_2084_n_0;
  wire vga_to_hdmi_i_2085_n_0;
  wire [2:0]vga_to_hdmi_i_2086_0;
  wire vga_to_hdmi_i_2086_n_0;
  wire vga_to_hdmi_i_2087_n_0;
  wire vga_to_hdmi_i_2088_n_0;
  wire vga_to_hdmi_i_2089_n_0;
  wire vga_to_hdmi_i_2089_n_1;
  wire vga_to_hdmi_i_2089_n_2;
  wire vga_to_hdmi_i_2089_n_3;
  wire vga_to_hdmi_i_2090_n_0;
  wire vga_to_hdmi_i_2091_n_0;
  wire vga_to_hdmi_i_2092_n_0;
  wire vga_to_hdmi_i_2093_n_0;
  wire vga_to_hdmi_i_2094_n_0;
  wire vga_to_hdmi_i_2095_n_0;
  wire vga_to_hdmi_i_2096_n_0;
  wire vga_to_hdmi_i_2097_n_0;
  wire vga_to_hdmi_i_2099_n_0;
  wire [0:0]vga_to_hdmi_i_2101_0;
  wire vga_to_hdmi_i_2101_n_0;
  wire [0:0]vga_to_hdmi_i_2102_0;
  wire [0:0]vga_to_hdmi_i_2102_1;
  wire vga_to_hdmi_i_2102_n_0;
  wire vga_to_hdmi_i_2102_n_1;
  wire vga_to_hdmi_i_2102_n_2;
  wire vga_to_hdmi_i_2102_n_3;
  wire vga_to_hdmi_i_2106_n_0;
  wire vga_to_hdmi_i_2107_n_0;
  wire vga_to_hdmi_i_2110_n_0;
  wire vga_to_hdmi_i_2111_n_0;
  wire vga_to_hdmi_i_2111_n_1;
  wire vga_to_hdmi_i_2111_n_2;
  wire vga_to_hdmi_i_2111_n_3;
  wire vga_to_hdmi_i_2111_n_4;
  wire vga_to_hdmi_i_2111_n_5;
  wire vga_to_hdmi_i_2111_n_6;
  wire vga_to_hdmi_i_2111_n_7;
  wire vga_to_hdmi_i_2112_n_1;
  wire vga_to_hdmi_i_2112_n_3;
  wire vga_to_hdmi_i_2112_n_6;
  wire vga_to_hdmi_i_2112_n_7;
  wire vga_to_hdmi_i_2113_n_0;
  wire vga_to_hdmi_i_2113_n_1;
  wire vga_to_hdmi_i_2113_n_2;
  wire vga_to_hdmi_i_2113_n_3;
  wire vga_to_hdmi_i_2113_n_4;
  wire vga_to_hdmi_i_2113_n_5;
  wire vga_to_hdmi_i_2113_n_6;
  wire vga_to_hdmi_i_2114_n_3;
  wire vga_to_hdmi_i_2114_n_6;
  wire vga_to_hdmi_i_2114_n_7;
  wire [0:0]vga_to_hdmi_i_2115_0;
  wire [0:0]vga_to_hdmi_i_2115_1;
  wire vga_to_hdmi_i_2115_n_0;
  wire vga_to_hdmi_i_2115_n_1;
  wire vga_to_hdmi_i_2115_n_2;
  wire vga_to_hdmi_i_2115_n_3;
  wire vga_to_hdmi_i_2116_n_0;
  wire vga_to_hdmi_i_2117_n_0;
  wire vga_to_hdmi_i_2118_n_0;
  wire vga_to_hdmi_i_2119_n_0;
  wire vga_to_hdmi_i_2120_n_0;
  wire vga_to_hdmi_i_2121_n_0;
  wire vga_to_hdmi_i_2122_n_0;
  wire vga_to_hdmi_i_2123_n_0;
  wire vga_to_hdmi_i_2125_n_0;
  wire vga_to_hdmi_i_2125_n_1;
  wire vga_to_hdmi_i_2125_n_2;
  wire vga_to_hdmi_i_2125_n_3;
  wire vga_to_hdmi_i_2125_n_5;
  wire vga_to_hdmi_i_2125_n_6;
  wire vga_to_hdmi_i_2125_n_7;
  wire vga_to_hdmi_i_2126_n_0;
  wire vga_to_hdmi_i_2126_n_1;
  wire vga_to_hdmi_i_2126_n_2;
  wire vga_to_hdmi_i_2126_n_3;
  wire vga_to_hdmi_i_2126_n_4;
  wire vga_to_hdmi_i_2126_n_5;
  wire vga_to_hdmi_i_2126_n_6;
  wire vga_to_hdmi_i_2128_n_0;
  wire [1:0]vga_to_hdmi_i_2129_0;
  wire [0:0]vga_to_hdmi_i_2129_1;
  wire vga_to_hdmi_i_2129_n_0;
  wire vga_to_hdmi_i_2130_n_0;
  wire vga_to_hdmi_i_2131_n_0;
  wire vga_to_hdmi_i_2132_n_0;
  wire vga_to_hdmi_i_2133_n_0;
  wire [3:0]vga_to_hdmi_i_2134_0;
  wire vga_to_hdmi_i_2134_n_0;
  wire vga_to_hdmi_i_2134_n_1;
  wire vga_to_hdmi_i_2134_n_2;
  wire vga_to_hdmi_i_2134_n_3;
  wire vga_to_hdmi_i_2135_n_0;
  wire vga_to_hdmi_i_2136_n_0;
  wire vga_to_hdmi_i_2137_n_0;
  wire vga_to_hdmi_i_2138_n_0;
  wire vga_to_hdmi_i_2139_n_0;
  wire vga_to_hdmi_i_213_n_0;
  wire vga_to_hdmi_i_2140_n_0;
  wire vga_to_hdmi_i_2141_n_0;
  wire vga_to_hdmi_i_2142_n_0;
  wire vga_to_hdmi_i_2144_n_0;
  wire vga_to_hdmi_i_2144_n_1;
  wire vga_to_hdmi_i_2144_n_2;
  wire vga_to_hdmi_i_2144_n_3;
  wire vga_to_hdmi_i_2149_n_0;
  wire vga_to_hdmi_i_214_n_0;
  wire vga_to_hdmi_i_2150_n_0;
  wire vga_to_hdmi_i_2150_n_1;
  wire vga_to_hdmi_i_2150_n_2;
  wire vga_to_hdmi_i_2150_n_3;
  wire vga_to_hdmi_i_2150_n_4;
  wire vga_to_hdmi_i_2150_n_5;
  wire vga_to_hdmi_i_2150_n_6;
  wire vga_to_hdmi_i_2150_n_7;
  wire vga_to_hdmi_i_2151_n_0;
  wire vga_to_hdmi_i_2152_n_0;
  wire vga_to_hdmi_i_2153_n_0;
  wire [3:0]vga_to_hdmi_i_2154_0;
  wire vga_to_hdmi_i_2154_n_0;
  wire vga_to_hdmi_i_2155_n_0;
  wire vga_to_hdmi_i_2156_n_0;
  wire [0:0]vga_to_hdmi_i_2157_0;
  wire [0:0]vga_to_hdmi_i_2157_1;
  wire vga_to_hdmi_i_2157_n_0;
  wire vga_to_hdmi_i_2157_n_1;
  wire vga_to_hdmi_i_2157_n_2;
  wire vga_to_hdmi_i_2157_n_3;
  wire vga_to_hdmi_i_2158_n_0;
  wire vga_to_hdmi_i_2159_n_0;
  wire vga_to_hdmi_i_215_n_0;
  wire vga_to_hdmi_i_2160_n_0;
  wire vga_to_hdmi_i_2161_n_0;
  wire vga_to_hdmi_i_2162_n_0;
  wire vga_to_hdmi_i_2163_n_0;
  wire vga_to_hdmi_i_2164_n_0;
  wire vga_to_hdmi_i_2165_n_0;
  wire vga_to_hdmi_i_2167_n_0;
  wire vga_to_hdmi_i_2167_n_1;
  wire vga_to_hdmi_i_2167_n_2;
  wire vga_to_hdmi_i_2167_n_3;
  wire vga_to_hdmi_i_2167_n_6;
  wire vga_to_hdmi_i_2167_n_7;
  wire vga_to_hdmi_i_2169_n_0;
  wire vga_to_hdmi_i_2169_n_1;
  wire vga_to_hdmi_i_2169_n_2;
  wire vga_to_hdmi_i_2169_n_3;
  wire vga_to_hdmi_i_2169_n_4;
  wire vga_to_hdmi_i_2169_n_5;
  wire vga_to_hdmi_i_2169_n_6;
  wire vga_to_hdmi_i_216_n_0;
  wire vga_to_hdmi_i_2171_n_0;
  wire [1:0]vga_to_hdmi_i_2172_0;
  wire [0:0]vga_to_hdmi_i_2172_1;
  wire vga_to_hdmi_i_2172_n_0;
  wire vga_to_hdmi_i_2173_n_0;
  wire vga_to_hdmi_i_2174_n_0;
  wire vga_to_hdmi_i_2175_n_0;
  wire vga_to_hdmi_i_2176_n_0;
  wire vga_to_hdmi_i_2177_n_0;
  wire vga_to_hdmi_i_2178_n_0;
  wire vga_to_hdmi_i_2179_n_0;
  wire vga_to_hdmi_i_217_n_0;
  wire vga_to_hdmi_i_2180_n_0;
  wire vga_to_hdmi_i_2181_n_0;
  wire vga_to_hdmi_i_2182_n_0;
  wire vga_to_hdmi_i_2183_n_0;
  wire vga_to_hdmi_i_2184_n_0;
  wire vga_to_hdmi_i_2185_n_0;
  wire vga_to_hdmi_i_2186_n_0;
  wire vga_to_hdmi_i_2187_n_0;
  wire [1:0]vga_to_hdmi_i_2190;
  wire [3:0]vga_to_hdmi_i_2191_0;
  wire vga_to_hdmi_i_2191_n_0;
  wire vga_to_hdmi_i_2192_n_0;
  wire vga_to_hdmi_i_2192_n_1;
  wire vga_to_hdmi_i_2192_n_2;
  wire vga_to_hdmi_i_2192_n_3;
  wire vga_to_hdmi_i_2193_n_0;
  wire vga_to_hdmi_i_2193_n_1;
  wire vga_to_hdmi_i_2193_n_2;
  wire vga_to_hdmi_i_2193_n_3;
  wire vga_to_hdmi_i_2194_n_0;
  wire vga_to_hdmi_i_2195_n_0;
  wire vga_to_hdmi_i_2196_n_0;
  wire vga_to_hdmi_i_2197_n_0;
  wire vga_to_hdmi_i_2198_n_0;
  wire vga_to_hdmi_i_2199_n_0;
  wire vga_to_hdmi_i_219_n_0;
  wire vga_to_hdmi_i_2200_n_0;
  wire vga_to_hdmi_i_2201_n_1;
  wire vga_to_hdmi_i_2201_n_3;
  wire vga_to_hdmi_i_2201_n_6;
  wire vga_to_hdmi_i_2201_n_7;
  wire vga_to_hdmi_i_2202_n_0;
  wire vga_to_hdmi_i_2202_n_1;
  wire vga_to_hdmi_i_2202_n_2;
  wire vga_to_hdmi_i_2202_n_3;
  wire vga_to_hdmi_i_2202_n_4;
  wire vga_to_hdmi_i_2202_n_5;
  wire vga_to_hdmi_i_2202_n_6;
  wire vga_to_hdmi_i_2203_n_0;
  wire vga_to_hdmi_i_2204_n_0;
  wire vga_to_hdmi_i_2205_n_0;
  wire [1:0]vga_to_hdmi_i_2206_0;
  wire vga_to_hdmi_i_2206_n_0;
  wire vga_to_hdmi_i_2207_n_0;
  wire vga_to_hdmi_i_2208_n_0;
  wire vga_to_hdmi_i_2209_n_0;
  wire vga_to_hdmi_i_220_n_0;
  wire vga_to_hdmi_i_2210_n_0;
  wire [3:0]vga_to_hdmi_i_2211_0;
  wire vga_to_hdmi_i_2211_n_0;
  wire vga_to_hdmi_i_2211_n_1;
  wire vga_to_hdmi_i_2211_n_2;
  wire vga_to_hdmi_i_2211_n_3;
  wire vga_to_hdmi_i_2212_n_0;
  wire vga_to_hdmi_i_2213_n_0;
  wire vga_to_hdmi_i_2214_n_0;
  wire vga_to_hdmi_i_2215_n_0;
  wire vga_to_hdmi_i_2216_n_0;
  wire vga_to_hdmi_i_2217_n_0;
  wire vga_to_hdmi_i_2218_n_0;
  wire [0:0]vga_to_hdmi_i_2219_0;
  wire [0:0]vga_to_hdmi_i_2219_1;
  wire vga_to_hdmi_i_2219_n_0;
  wire [1:0]vga_to_hdmi_i_2225_0;
  wire vga_to_hdmi_i_2225_n_0;
  wire vga_to_hdmi_i_2225_n_1;
  wire vga_to_hdmi_i_2225_n_2;
  wire vga_to_hdmi_i_2225_n_3;
  wire vga_to_hdmi_i_2226_n_0;
  wire vga_to_hdmi_i_2230_n_0;
  wire vga_to_hdmi_i_2231_n_0;
  wire vga_to_hdmi_i_2234_n_0;
  wire vga_to_hdmi_i_2234_n_1;
  wire vga_to_hdmi_i_2234_n_2;
  wire vga_to_hdmi_i_2234_n_3;
  wire vga_to_hdmi_i_2235_n_3;
  wire vga_to_hdmi_i_2236_n_0;
  wire vga_to_hdmi_i_2236_n_1;
  wire vga_to_hdmi_i_2236_n_2;
  wire vga_to_hdmi_i_2236_n_3;
  wire vga_to_hdmi_i_2236_n_6;
  wire vga_to_hdmi_i_2236_n_7;
  wire vga_to_hdmi_i_2237_n_0;
  wire vga_to_hdmi_i_2237_n_1;
  wire vga_to_hdmi_i_2237_n_2;
  wire vga_to_hdmi_i_2237_n_3;
  wire vga_to_hdmi_i_2237_n_4;
  wire vga_to_hdmi_i_2237_n_5;
  wire vga_to_hdmi_i_2238_n_0;
  wire vga_to_hdmi_i_2239_n_0;
  wire [2:0]vga_to_hdmi_i_223_0;
  wire [0:0]vga_to_hdmi_i_223_1;
  wire [3:0]vga_to_hdmi_i_223_2;
  wire vga_to_hdmi_i_223_n_3;
  wire vga_to_hdmi_i_2240_n_0;
  wire vga_to_hdmi_i_2241_n_0;
  wire vga_to_hdmi_i_2242_n_0;
  wire vga_to_hdmi_i_2243_n_0;
  wire vga_to_hdmi_i_2244_n_0;
  wire vga_to_hdmi_i_2245_n_0;
  wire vga_to_hdmi_i_2246_n_0;
  wire vga_to_hdmi_i_2247_n_0;
  wire vga_to_hdmi_i_2248_n_0;
  wire vga_to_hdmi_i_2249_n_0;
  wire [0:0]vga_to_hdmi_i_2250_0;
  wire vga_to_hdmi_i_2250_n_0;
  wire vga_to_hdmi_i_2251_n_0;
  wire vga_to_hdmi_i_2252_n_0;
  wire vga_to_hdmi_i_2253_n_0;
  wire [1:0]vga_to_hdmi_i_2254_0;
  wire vga_to_hdmi_i_2254_n_0;
  wire vga_to_hdmi_i_2254_n_1;
  wire vga_to_hdmi_i_2254_n_2;
  wire vga_to_hdmi_i_2254_n_3;
  wire vga_to_hdmi_i_2255_n_0;
  wire vga_to_hdmi_i_2256_n_0;
  wire vga_to_hdmi_i_2257_n_0;
  wire vga_to_hdmi_i_2258_n_0;
  wire vga_to_hdmi_i_2259_n_0;
  wire [3:0]vga_to_hdmi_i_225_0;
  wire vga_to_hdmi_i_225_n_0;
  wire vga_to_hdmi_i_225_n_1;
  wire vga_to_hdmi_i_225_n_2;
  wire vga_to_hdmi_i_225_n_3;
  wire vga_to_hdmi_i_2260_n_0;
  wire vga_to_hdmi_i_2261_n_0;
  wire vga_to_hdmi_i_2262_n_0;
  wire vga_to_hdmi_i_2263_n_1;
  wire vga_to_hdmi_i_2263_n_3;
  wire vga_to_hdmi_i_2263_n_6;
  wire vga_to_hdmi_i_2263_n_7;
  wire vga_to_hdmi_i_2264_n_0;
  wire vga_to_hdmi_i_2264_n_1;
  wire vga_to_hdmi_i_2264_n_2;
  wire vga_to_hdmi_i_2264_n_3;
  wire vga_to_hdmi_i_2264_n_4;
  wire vga_to_hdmi_i_2264_n_5;
  wire vga_to_hdmi_i_2264_n_6;
  wire vga_to_hdmi_i_2264_n_7;
  wire vga_to_hdmi_i_2265_n_0;
  wire vga_to_hdmi_i_2265_n_1;
  wire vga_to_hdmi_i_2265_n_2;
  wire vga_to_hdmi_i_2265_n_3;
  wire vga_to_hdmi_i_2265_n_4;
  wire vga_to_hdmi_i_2265_n_5;
  wire vga_to_hdmi_i_2265_n_6;
  wire vga_to_hdmi_i_2265_n_7;
  wire vga_to_hdmi_i_2266_n_0;
  wire vga_to_hdmi_i_2267_n_0;
  wire vga_to_hdmi_i_2268_n_0;
  wire vga_to_hdmi_i_2269_n_0;
  wire vga_to_hdmi_i_2270_n_0;
  wire vga_to_hdmi_i_2271_n_0;
  wire [0:0]vga_to_hdmi_i_2272_0;
  wire vga_to_hdmi_i_2272_n_0;
  wire vga_to_hdmi_i_2273_n_0;
  wire vga_to_hdmi_i_2274_n_0;
  wire vga_to_hdmi_i_2276_n_0;
  wire vga_to_hdmi_i_2277_n_0;
  wire vga_to_hdmi_i_2278_n_0;
  wire vga_to_hdmi_i_2279_n_0;
  wire [3:0]vga_to_hdmi_i_2280_0;
  wire vga_to_hdmi_i_2280_n_0;
  wire vga_to_hdmi_i_2280_n_1;
  wire vga_to_hdmi_i_2280_n_2;
  wire vga_to_hdmi_i_2280_n_3;
  wire vga_to_hdmi_i_2281_n_0;
  wire vga_to_hdmi_i_2282_n_0;
  wire vga_to_hdmi_i_2283_n_0;
  wire vga_to_hdmi_i_2284_n_0;
  wire vga_to_hdmi_i_2285_n_0;
  wire vga_to_hdmi_i_2286_n_0;
  wire vga_to_hdmi_i_2287_n_0;
  wire vga_to_hdmi_i_2288_n_0;
  wire vga_to_hdmi_i_2290_n_0;
  wire vga_to_hdmi_i_2290_n_1;
  wire vga_to_hdmi_i_2290_n_2;
  wire vga_to_hdmi_i_2290_n_3;
  wire vga_to_hdmi_i_2295_n_0;
  wire vga_to_hdmi_i_2296_n_0;
  wire vga_to_hdmi_i_2297_n_0;
  wire vga_to_hdmi_i_2298_n_0;
  wire vga_to_hdmi_i_2299_n_0;
  wire vga_to_hdmi_i_2300_n_0;
  wire vga_to_hdmi_i_2301_n_0;
  wire [3:0]vga_to_hdmi_i_2302_0;
  wire vga_to_hdmi_i_2302_n_0;
  wire vga_to_hdmi_i_2303_n_0;
  wire vga_to_hdmi_i_2303_n_1;
  wire vga_to_hdmi_i_2303_n_2;
  wire vga_to_hdmi_i_2303_n_3;
  wire vga_to_hdmi_i_2303_n_4;
  wire vga_to_hdmi_i_2303_n_5;
  wire vga_to_hdmi_i_2303_n_6;
  wire vga_to_hdmi_i_2303_n_7;
  wire vga_to_hdmi_i_2304_n_0;
  wire vga_to_hdmi_i_2305_n_0;
  wire vga_to_hdmi_i_2306_n_0;
  wire vga_to_hdmi_i_2307_n_0;
  wire vga_to_hdmi_i_2308_n_0;
  wire vga_to_hdmi_i_2309_n_0;
  wire vga_to_hdmi_i_2310_n_0;
  wire vga_to_hdmi_i_2311_n_0;
  wire vga_to_hdmi_i_2312_n_0;
  wire vga_to_hdmi_i_2312_n_1;
  wire vga_to_hdmi_i_2312_n_2;
  wire vga_to_hdmi_i_2312_n_3;
  wire vga_to_hdmi_i_2313_n_0;
  wire vga_to_hdmi_i_2314_n_0;
  wire vga_to_hdmi_i_2315_n_0;
  wire vga_to_hdmi_i_2316_n_0;
  wire vga_to_hdmi_i_2317_n_0;
  wire vga_to_hdmi_i_2318_n_0;
  wire vga_to_hdmi_i_2319_n_0;
  wire vga_to_hdmi_i_2320_n_0;
  wire vga_to_hdmi_i_2321_n_1;
  wire vga_to_hdmi_i_2321_n_3;
  wire vga_to_hdmi_i_2321_n_6;
  wire vga_to_hdmi_i_2321_n_7;
  wire vga_to_hdmi_i_2322_n_0;
  wire vga_to_hdmi_i_2322_n_1;
  wire vga_to_hdmi_i_2322_n_2;
  wire vga_to_hdmi_i_2322_n_3;
  wire vga_to_hdmi_i_2322_n_4;
  wire vga_to_hdmi_i_2322_n_5;
  wire vga_to_hdmi_i_2322_n_6;
  wire vga_to_hdmi_i_2322_n_7;
  wire vga_to_hdmi_i_2323_n_0;
  wire vga_to_hdmi_i_2323_n_1;
  wire vga_to_hdmi_i_2323_n_2;
  wire vga_to_hdmi_i_2323_n_3;
  wire vga_to_hdmi_i_2323_n_4;
  wire vga_to_hdmi_i_2323_n_5;
  wire vga_to_hdmi_i_2323_n_6;
  wire vga_to_hdmi_i_2323_n_7;
  wire vga_to_hdmi_i_2324_n_0;
  wire vga_to_hdmi_i_2325_n_0;
  wire vga_to_hdmi_i_2326_n_0;
  wire vga_to_hdmi_i_2327_n_0;
  wire vga_to_hdmi_i_2328_n_0;
  wire vga_to_hdmi_i_2329_n_0;
  wire [1:0]vga_to_hdmi_i_2330_0;
  wire vga_to_hdmi_i_2330_n_0;
  wire vga_to_hdmi_i_2331_n_0;
  wire vga_to_hdmi_i_2332_n_0;
  wire vga_to_hdmi_i_2333_n_0;
  wire vga_to_hdmi_i_2334_n_0;
  wire vga_to_hdmi_i_2335_n_0;
  wire vga_to_hdmi_i_2336_n_0;
  wire vga_to_hdmi_i_2337_n_0;
  wire vga_to_hdmi_i_2338_n_0;
  wire vga_to_hdmi_i_2338_n_1;
  wire vga_to_hdmi_i_2338_n_2;
  wire vga_to_hdmi_i_2338_n_3;
  wire [1:0]vga_to_hdmi_i_2339_0;
  wire vga_to_hdmi_i_2339_n_0;
  wire vga_to_hdmi_i_2339_n_1;
  wire vga_to_hdmi_i_2339_n_2;
  wire vga_to_hdmi_i_2339_n_3;
  wire vga_to_hdmi_i_2339_n_5;
  wire vga_to_hdmi_i_2340_n_3;
  wire vga_to_hdmi_i_2341_n_0;
  wire vga_to_hdmi_i_2342_n_0;
  wire [3:0]vga_to_hdmi_i_2344;
  wire vga_to_hdmi_i_2345_n_0;
  wire vga_to_hdmi_i_2346_n_0;
  wire vga_to_hdmi_i_2347_n_0;
  wire vga_to_hdmi_i_2348_n_0;
  wire vga_to_hdmi_i_2349_n_0;
  wire vga_to_hdmi_i_2350_n_0;
  wire vga_to_hdmi_i_2351_n_0;
  wire vga_to_hdmi_i_2352_n_0;
  wire vga_to_hdmi_i_2353_n_0;
  wire vga_to_hdmi_i_2354_n_0;
  wire vga_to_hdmi_i_2354_n_1;
  wire vga_to_hdmi_i_2354_n_2;
  wire vga_to_hdmi_i_2354_n_3;
  wire vga_to_hdmi_i_2355_n_0;
  wire vga_to_hdmi_i_2356_n_0;
  wire vga_to_hdmi_i_2357_n_0;
  wire [0:0]vga_to_hdmi_i_2358_0;
  wire vga_to_hdmi_i_2358_n_0;
  wire [3:0]vga_to_hdmi_i_2359_0;
  wire vga_to_hdmi_i_2359_n_0;
  wire vga_to_hdmi_i_2359_n_1;
  wire vga_to_hdmi_i_2359_n_2;
  wire vga_to_hdmi_i_2359_n_3;
  wire vga_to_hdmi_i_2360_n_0;
  wire vga_to_hdmi_i_2361_n_0;
  wire vga_to_hdmi_i_2362_n_0;
  wire vga_to_hdmi_i_2363_n_0;
  wire vga_to_hdmi_i_2364_n_0;
  wire vga_to_hdmi_i_2365_n_0;
  wire vga_to_hdmi_i_2366_n_0;
  wire vga_to_hdmi_i_2367_n_0;
  wire vga_to_hdmi_i_2371_n_0;
  wire vga_to_hdmi_i_2371_n_1;
  wire vga_to_hdmi_i_2371_n_2;
  wire vga_to_hdmi_i_2371_n_3;
  wire vga_to_hdmi_i_2372_n_0;
  wire vga_to_hdmi_i_2373_n_0;
  wire vga_to_hdmi_i_2375_n_0;
  wire vga_to_hdmi_i_2376_n_0;
  wire vga_to_hdmi_i_2377_n_0;
  wire vga_to_hdmi_i_2378_n_0;
  wire vga_to_hdmi_i_2381_n_0;
  wire vga_to_hdmi_i_2381_n_1;
  wire vga_to_hdmi_i_2381_n_2;
  wire vga_to_hdmi_i_2381_n_3;
  wire [0:0]vga_to_hdmi_i_2382_0;
  wire vga_to_hdmi_i_2382_n_0;
  wire vga_to_hdmi_i_2382_n_1;
  wire vga_to_hdmi_i_2382_n_2;
  wire vga_to_hdmi_i_2382_n_3;
  wire vga_to_hdmi_i_2382_n_6;
  wire vga_to_hdmi_i_2382_n_7;
  wire vga_to_hdmi_i_2383_n_0;
  wire vga_to_hdmi_i_2383_n_1;
  wire vga_to_hdmi_i_2383_n_2;
  wire vga_to_hdmi_i_2383_n_3;
  wire vga_to_hdmi_i_2383_n_5;
  wire vga_to_hdmi_i_2383_n_6;
  wire vga_to_hdmi_i_2384_n_0;
  wire vga_to_hdmi_i_2385_n_0;
  wire vga_to_hdmi_i_2386_n_0;
  wire vga_to_hdmi_i_2387_n_0;
  wire vga_to_hdmi_i_2388_n_0;
  wire vga_to_hdmi_i_2389_n_0;
  wire vga_to_hdmi_i_2390_n_0;
  wire vga_to_hdmi_i_2391_n_0;
  wire [0:0]vga_to_hdmi_i_2392_0;
  wire [1:0]vga_to_hdmi_i_2392_1;
  wire vga_to_hdmi_i_2392_n_0;
  wire vga_to_hdmi_i_2393_n_0;
  wire vga_to_hdmi_i_2394_n_0;
  wire vga_to_hdmi_i_2395_n_0;
  wire vga_to_hdmi_i_2396_n_0;
  wire vga_to_hdmi_i_2397_n_0;
  wire vga_to_hdmi_i_2398_n_0;
  wire vga_to_hdmi_i_2399_n_0;
  wire [1:0]vga_to_hdmi_i_2400_0;
  wire vga_to_hdmi_i_2400_n_0;
  wire vga_to_hdmi_i_2401_n_0;
  wire vga_to_hdmi_i_2401_n_1;
  wire vga_to_hdmi_i_2401_n_2;
  wire vga_to_hdmi_i_2401_n_3;
  wire vga_to_hdmi_i_2402_n_0;
  wire vga_to_hdmi_i_2403_n_0;
  wire vga_to_hdmi_i_2405_n_0;
  wire vga_to_hdmi_i_2406_n_0;
  wire vga_to_hdmi_i_2407_n_0;
  wire vga_to_hdmi_i_2408_n_0;
  wire vga_to_hdmi_i_2410_n_0;
  wire vga_to_hdmi_i_2410_n_1;
  wire vga_to_hdmi_i_2410_n_2;
  wire vga_to_hdmi_i_2410_n_3;
  wire vga_to_hdmi_i_2410_n_4;
  wire vga_to_hdmi_i_2410_n_5;
  wire vga_to_hdmi_i_2410_n_6;
  wire vga_to_hdmi_i_2411_n_1;
  wire vga_to_hdmi_i_2411_n_3;
  wire vga_to_hdmi_i_2411_n_6;
  wire vga_to_hdmi_i_2411_n_7;
  wire vga_to_hdmi_i_2412_n_0;
  wire vga_to_hdmi_i_2412_n_1;
  wire vga_to_hdmi_i_2412_n_2;
  wire vga_to_hdmi_i_2412_n_3;
  wire vga_to_hdmi_i_2412_n_4;
  wire vga_to_hdmi_i_2412_n_5;
  wire vga_to_hdmi_i_2412_n_6;
  wire vga_to_hdmi_i_2413_n_0;
  wire vga_to_hdmi_i_2414_n_0;
  wire vga_to_hdmi_i_2415_n_0;
  wire vga_to_hdmi_i_2416_n_0;
  wire vga_to_hdmi_i_2417_n_0;
  wire vga_to_hdmi_i_2418_n_0;
  wire vga_to_hdmi_i_2419_n_0;
  wire vga_to_hdmi_i_2420_n_0;
  wire vga_to_hdmi_i_2421_n_0;
  wire vga_to_hdmi_i_2422_n_0;
  wire [3:0]vga_to_hdmi_i_2423_0;
  wire vga_to_hdmi_i_2423_n_0;
  wire vga_to_hdmi_i_2423_n_1;
  wire vga_to_hdmi_i_2423_n_2;
  wire vga_to_hdmi_i_2423_n_3;
  wire vga_to_hdmi_i_2424_n_0;
  wire vga_to_hdmi_i_2425_n_0;
  wire vga_to_hdmi_i_2426_n_0;
  wire vga_to_hdmi_i_2427_n_0;
  wire vga_to_hdmi_i_2428_n_0;
  wire vga_to_hdmi_i_2429_n_0;
  wire vga_to_hdmi_i_2430_n_0;
  wire vga_to_hdmi_i_2431_n_0;
  wire vga_to_hdmi_i_2433_n_0;
  wire vga_to_hdmi_i_2433_n_1;
  wire vga_to_hdmi_i_2433_n_2;
  wire vga_to_hdmi_i_2433_n_3;
  wire vga_to_hdmi_i_2438_n_0;
  wire vga_to_hdmi_i_2439_n_0;
  wire vga_to_hdmi_i_2440_n_0;
  wire vga_to_hdmi_i_2441_n_0;
  wire vga_to_hdmi_i_2442_n_0;
  wire vga_to_hdmi_i_2443_n_0;
  wire [3:0]vga_to_hdmi_i_2444_0;
  wire vga_to_hdmi_i_2444_n_0;
  wire vga_to_hdmi_i_2445_n_0;
  wire vga_to_hdmi_i_2445_n_1;
  wire vga_to_hdmi_i_2445_n_2;
  wire vga_to_hdmi_i_2445_n_3;
  wire vga_to_hdmi_i_2445_n_4;
  wire vga_to_hdmi_i_2445_n_5;
  wire vga_to_hdmi_i_2445_n_6;
  wire vga_to_hdmi_i_2445_n_7;
  wire vga_to_hdmi_i_2446_n_0;
  wire vga_to_hdmi_i_2447_n_0;
  wire vga_to_hdmi_i_2448_n_0;
  wire vga_to_hdmi_i_2449_n_0;
  wire vga_to_hdmi_i_2450_n_0;
  wire vga_to_hdmi_i_2451_n_0;
  wire vga_to_hdmi_i_2452_n_0;
  wire vga_to_hdmi_i_2453_n_0;
  wire vga_to_hdmi_i_2454_n_0;
  wire vga_to_hdmi_i_2454_n_1;
  wire vga_to_hdmi_i_2454_n_2;
  wire vga_to_hdmi_i_2454_n_3;
  wire vga_to_hdmi_i_2455_n_0;
  wire vga_to_hdmi_i_2456_n_0;
  wire vga_to_hdmi_i_2458_n_0;
  wire vga_to_hdmi_i_2459_n_0;
  wire vga_to_hdmi_i_2460_n_0;
  wire vga_to_hdmi_i_2461_n_0;
  wire vga_to_hdmi_i_2463_n_0;
  wire vga_to_hdmi_i_2463_n_1;
  wire vga_to_hdmi_i_2463_n_2;
  wire vga_to_hdmi_i_2463_n_3;
  wire vga_to_hdmi_i_2463_n_4;
  wire vga_to_hdmi_i_2463_n_5;
  wire vga_to_hdmi_i_2463_n_6;
  wire vga_to_hdmi_i_2464_n_1;
  wire vga_to_hdmi_i_2464_n_3;
  wire vga_to_hdmi_i_2464_n_6;
  wire vga_to_hdmi_i_2464_n_7;
  wire vga_to_hdmi_i_2465_n_0;
  wire vga_to_hdmi_i_2465_n_1;
  wire vga_to_hdmi_i_2465_n_2;
  wire vga_to_hdmi_i_2465_n_3;
  wire vga_to_hdmi_i_2465_n_4;
  wire vga_to_hdmi_i_2465_n_5;
  wire vga_to_hdmi_i_2465_n_6;
  wire vga_to_hdmi_i_2466_n_0;
  wire vga_to_hdmi_i_2466_n_1;
  wire vga_to_hdmi_i_2466_n_2;
  wire vga_to_hdmi_i_2466_n_3;
  wire vga_to_hdmi_i_2466_n_7;
  wire vga_to_hdmi_i_2467_n_0;
  wire vga_to_hdmi_i_2468_n_0;
  wire vga_to_hdmi_i_2469_n_0;
  wire vga_to_hdmi_i_2470_n_0;
  wire vga_to_hdmi_i_2471_n_0;
  wire vga_to_hdmi_i_2472_n_0;
  wire vga_to_hdmi_i_2473_n_0;
  wire vga_to_hdmi_i_2474_n_0;
  wire vga_to_hdmi_i_2475_n_0;
  wire vga_to_hdmi_i_2476_n_0;
  wire vga_to_hdmi_i_2477_n_0;
  wire vga_to_hdmi_i_2478_n_0;
  wire vga_to_hdmi_i_2479_n_0;
  wire vga_to_hdmi_i_2480_n_0;
  wire vga_to_hdmi_i_2481_n_0;
  wire vga_to_hdmi_i_2482_n_0;
  wire vga_to_hdmi_i_2483_n_0;
  wire vga_to_hdmi_i_2484_n_0;
  wire vga_to_hdmi_i_2484_n_1;
  wire vga_to_hdmi_i_2484_n_2;
  wire vga_to_hdmi_i_2484_n_3;
  wire vga_to_hdmi_i_2485_n_0;
  wire vga_to_hdmi_i_2485_n_1;
  wire vga_to_hdmi_i_2485_n_2;
  wire vga_to_hdmi_i_2485_n_3;
  wire [0:0]vga_to_hdmi_i_2489;
  wire [2:0]vga_to_hdmi_i_248_0;
  wire vga_to_hdmi_i_248_n_1;
  wire vga_to_hdmi_i_248_n_2;
  wire vga_to_hdmi_i_248_n_3;
  wire vga_to_hdmi_i_2490_n_0;
  wire [3:0]vga_to_hdmi_i_2491_0;
  wire [1:0]vga_to_hdmi_i_2491_1;
  wire vga_to_hdmi_i_2491_n_0;
  wire vga_to_hdmi_i_2492_n_0;
  wire vga_to_hdmi_i_2492_n_1;
  wire vga_to_hdmi_i_2492_n_2;
  wire vga_to_hdmi_i_2492_n_3;
  wire vga_to_hdmi_i_2493_n_0;
  wire vga_to_hdmi_i_2494_n_0;
  wire vga_to_hdmi_i_2495_n_0;
  wire vga_to_hdmi_i_2496_n_0;
  wire vga_to_hdmi_i_2497_n_0;
  wire vga_to_hdmi_i_2498_n_0;
  wire vga_to_hdmi_i_2499_n_0;
  wire vga_to_hdmi_i_249_n_0;
  wire vga_to_hdmi_i_249_n_1;
  wire vga_to_hdmi_i_249_n_2;
  wire vga_to_hdmi_i_249_n_3;
  wire vga_to_hdmi_i_2500_n_0;
  wire vga_to_hdmi_i_2501_n_0;
  wire vga_to_hdmi_i_2502_n_0;
  wire vga_to_hdmi_i_2503_n_0;
  wire vga_to_hdmi_i_2504_n_0;
  wire vga_to_hdmi_i_2505_n_0;
  wire vga_to_hdmi_i_2506_n_0;
  wire vga_to_hdmi_i_2507_n_0;
  wire vga_to_hdmi_i_2508_n_0;
  wire [1:0]vga_to_hdmi_i_2510;
  wire vga_to_hdmi_i_2511_n_0;
  wire [3:0]vga_to_hdmi_i_2512_0;
  wire vga_to_hdmi_i_2512_n_0;
  wire vga_to_hdmi_i_2513_n_0;
  wire vga_to_hdmi_i_2513_n_1;
  wire vga_to_hdmi_i_2513_n_2;
  wire vga_to_hdmi_i_2513_n_3;
  wire vga_to_hdmi_i_2514_n_0;
  wire vga_to_hdmi_i_2514_n_1;
  wire vga_to_hdmi_i_2514_n_2;
  wire vga_to_hdmi_i_2514_n_3;
  wire vga_to_hdmi_i_2515_n_0;
  wire vga_to_hdmi_i_2516_n_0;
  wire vga_to_hdmi_i_2517_n_0;
  wire vga_to_hdmi_i_2518_n_0;
  wire vga_to_hdmi_i_2519_n_0;
  wire vga_to_hdmi_i_2520_n_0;
  wire vga_to_hdmi_i_2521_n_0;
  wire vga_to_hdmi_i_2522_n_1;
  wire vga_to_hdmi_i_2522_n_3;
  wire vga_to_hdmi_i_2522_n_6;
  wire vga_to_hdmi_i_2522_n_7;
  wire vga_to_hdmi_i_2523_n_0;
  wire vga_to_hdmi_i_2523_n_1;
  wire vga_to_hdmi_i_2523_n_2;
  wire vga_to_hdmi_i_2523_n_3;
  wire vga_to_hdmi_i_2523_n_4;
  wire vga_to_hdmi_i_2523_n_5;
  wire vga_to_hdmi_i_2523_n_6;
  wire vga_to_hdmi_i_2524_n_0;
  wire vga_to_hdmi_i_2525_n_0;
  wire vga_to_hdmi_i_2526_n_0;
  wire [1:0]vga_to_hdmi_i_2527_0;
  wire vga_to_hdmi_i_2527_n_0;
  wire vga_to_hdmi_i_2528_n_0;
  wire vga_to_hdmi_i_2529_n_0;
  wire vga_to_hdmi_i_2530_n_0;
  wire vga_to_hdmi_i_2531_n_0;
  wire vga_to_hdmi_i_2532_n_0;
  wire vga_to_hdmi_i_2533_n_0;
  wire vga_to_hdmi_i_2534_n_0;
  wire vga_to_hdmi_i_2535_n_0;
  wire vga_to_hdmi_i_2538_n_0;
  wire vga_to_hdmi_i_2539_n_0;
  wire vga_to_hdmi_i_2540_n_0;
  wire vga_to_hdmi_i_2540_n_1;
  wire vga_to_hdmi_i_2540_n_2;
  wire vga_to_hdmi_i_2540_n_3;
  wire vga_to_hdmi_i_2540_n_4;
  wire vga_to_hdmi_i_2541_n_0;
  wire vga_to_hdmi_i_2541_n_1;
  wire vga_to_hdmi_i_2541_n_2;
  wire vga_to_hdmi_i_2541_n_3;
  wire vga_to_hdmi_i_2542_n_0;
  wire vga_to_hdmi_i_2543_n_0;
  wire vga_to_hdmi_i_2544_n_0;
  wire vga_to_hdmi_i_2545_n_0;
  wire vga_to_hdmi_i_2546_n_0;
  wire vga_to_hdmi_i_2547_n_0;
  wire vga_to_hdmi_i_2548_n_0;
  wire vga_to_hdmi_i_2549_n_0;
  wire vga_to_hdmi_i_2550_n_0;
  wire vga_to_hdmi_i_2551_n_0;
  wire vga_to_hdmi_i_2552_n_0;
  wire vga_to_hdmi_i_2553_n_0;
  wire vga_to_hdmi_i_2554_n_0;
  wire [3:0]vga_to_hdmi_i_2555_0;
  wire vga_to_hdmi_i_2555_n_0;
  wire vga_to_hdmi_i_2555_n_1;
  wire vga_to_hdmi_i_2555_n_2;
  wire vga_to_hdmi_i_2555_n_3;
  wire vga_to_hdmi_i_2556_n_0;
  wire vga_to_hdmi_i_2557_n_0;
  wire vga_to_hdmi_i_2558_n_0;
  wire vga_to_hdmi_i_2559_n_0;
  wire vga_to_hdmi_i_2560_n_0;
  wire vga_to_hdmi_i_2561_n_0;
  wire vga_to_hdmi_i_2562_n_0;
  wire vga_to_hdmi_i_2563_n_0;
  wire vga_to_hdmi_i_2569_n_0;
  wire vga_to_hdmi_i_2570_n_0;
  wire vga_to_hdmi_i_2571_n_0;
  wire vga_to_hdmi_i_2572_n_0;
  wire vga_to_hdmi_i_2573_n_0;
  wire vga_to_hdmi_i_2574_n_0;
  wire [3:0]vga_to_hdmi_i_2575_0;
  wire vga_to_hdmi_i_2575_n_0;
  wire vga_to_hdmi_i_2576_n_0;
  wire vga_to_hdmi_i_2576_n_1;
  wire vga_to_hdmi_i_2576_n_2;
  wire vga_to_hdmi_i_2576_n_3;
  wire vga_to_hdmi_i_2576_n_4;
  wire vga_to_hdmi_i_2576_n_5;
  wire vga_to_hdmi_i_2576_n_6;
  wire vga_to_hdmi_i_2576_n_7;
  wire vga_to_hdmi_i_2577_n_0;
  wire vga_to_hdmi_i_2578_n_0;
  wire vga_to_hdmi_i_2579_n_0;
  wire vga_to_hdmi_i_2580_n_0;
  wire vga_to_hdmi_i_2581_n_0;
  wire vga_to_hdmi_i_2582_n_0;
  wire vga_to_hdmi_i_2583_n_0;
  wire vga_to_hdmi_i_2584_n_0;
  wire vga_to_hdmi_i_2585_n_0;
  wire vga_to_hdmi_i_2586_n_0;
  wire vga_to_hdmi_i_2587_n_0;
  wire vga_to_hdmi_i_2588_n_0;
  wire vga_to_hdmi_i_2591_n_0;
  wire vga_to_hdmi_i_2592_n_0;
  wire vga_to_hdmi_i_2593_n_0;
  wire vga_to_hdmi_i_2593_n_1;
  wire vga_to_hdmi_i_2593_n_2;
  wire vga_to_hdmi_i_2593_n_3;
  wire vga_to_hdmi_i_2593_n_4;
  wire vga_to_hdmi_i_2594_n_0;
  wire vga_to_hdmi_i_2594_n_1;
  wire vga_to_hdmi_i_2594_n_2;
  wire vga_to_hdmi_i_2594_n_3;
  wire vga_to_hdmi_i_2595_n_0;
  wire vga_to_hdmi_i_2596_n_0;
  wire vga_to_hdmi_i_2597_n_0;
  wire vga_to_hdmi_i_2598_n_0;
  wire vga_to_hdmi_i_2599_n_0;
  wire vga_to_hdmi_i_2600_n_0;
  wire vga_to_hdmi_i_2601_n_0;
  wire vga_to_hdmi_i_2602_n_0;
  wire vga_to_hdmi_i_2603_n_0;
  wire vga_to_hdmi_i_2604_n_0;
  wire vga_to_hdmi_i_2605_n_0;
  wire vga_to_hdmi_i_2606_n_0;
  wire vga_to_hdmi_i_2607_n_0;
  wire vga_to_hdmi_i_2608_n_0;
  wire vga_to_hdmi_i_2609_n_0;
  wire vga_to_hdmi_i_2610_n_0;
  wire vga_to_hdmi_i_2611_n_0;
  wire vga_to_hdmi_i_2612_n_0;
  wire vga_to_hdmi_i_2613_n_0;
  wire vga_to_hdmi_i_2614_n_0;
  wire vga_to_hdmi_i_2615_n_0;
  wire vga_to_hdmi_i_2615_n_1;
  wire vga_to_hdmi_i_2615_n_2;
  wire vga_to_hdmi_i_2615_n_3;
  wire vga_to_hdmi_i_2615_n_5;
  wire vga_to_hdmi_i_2615_n_6;
  wire vga_to_hdmi_i_2618_n_0;
  wire vga_to_hdmi_i_2619_n_0;
  wire vga_to_hdmi_i_2620_n_0;
  wire vga_to_hdmi_i_2621_n_0;
  wire vga_to_hdmi_i_2622_n_0;
  wire [1:0]vga_to_hdmi_i_2623_0;
  wire vga_to_hdmi_i_2623_n_0;
  wire vga_to_hdmi_i_2624_n_0;
  wire vga_to_hdmi_i_2625_n_0;
  wire vga_to_hdmi_i_2626_n_0;
  wire vga_to_hdmi_i_2627_n_0;
  wire vga_to_hdmi_i_2628_n_0;
  wire vga_to_hdmi_i_2629_n_0;
  wire vga_to_hdmi_i_2630_n_0;
  wire [1:0]vga_to_hdmi_i_2631_0;
  wire vga_to_hdmi_i_2631_n_0;
  wire vga_to_hdmi_i_2631_n_1;
  wire vga_to_hdmi_i_2631_n_2;
  wire vga_to_hdmi_i_2631_n_3;
  wire vga_to_hdmi_i_2631_n_4;
  wire vga_to_hdmi_i_2631_n_5;
  wire vga_to_hdmi_i_2632_n_3;
  wire vga_to_hdmi_i_2633_n_0;
  wire vga_to_hdmi_i_2634_n_0;
  wire [3:0]vga_to_hdmi_i_2636;
  wire vga_to_hdmi_i_2637_n_0;
  wire vga_to_hdmi_i_2638_n_0;
  wire vga_to_hdmi_i_2639_n_0;
  wire vga_to_hdmi_i_2640_n_0;
  wire vga_to_hdmi_i_2641_n_0;
  wire vga_to_hdmi_i_2642_n_0;
  wire vga_to_hdmi_i_2643_n_0;
  wire vga_to_hdmi_i_2644_n_0;
  wire vga_to_hdmi_i_2645_n_0;
  wire vga_to_hdmi_i_2646_n_0;
  wire vga_to_hdmi_i_2646_n_1;
  wire vga_to_hdmi_i_2646_n_2;
  wire vga_to_hdmi_i_2646_n_3;
  wire vga_to_hdmi_i_2647_n_0;
  wire vga_to_hdmi_i_2648_n_0;
  wire vga_to_hdmi_i_2649_n_0;
  wire [0:0]vga_to_hdmi_i_2650_0;
  wire vga_to_hdmi_i_2650_n_0;
  wire vga_to_hdmi_i_2651_n_0;
  wire vga_to_hdmi_i_2651_n_1;
  wire vga_to_hdmi_i_2651_n_2;
  wire vga_to_hdmi_i_2651_n_3;
  wire vga_to_hdmi_i_2651_n_5;
  wire vga_to_hdmi_i_2651_n_6;
  wire vga_to_hdmi_i_2652_n_0;
  wire vga_to_hdmi_i_2653_n_0;
  wire vga_to_hdmi_i_2654_n_0;
  wire [2:0]vga_to_hdmi_i_2655_0;
  wire vga_to_hdmi_i_2655_n_0;
  wire vga_to_hdmi_i_2656_n_0;
  wire vga_to_hdmi_i_2657_n_0;
  wire vga_to_hdmi_i_2658_n_0;
  wire vga_to_hdmi_i_2659_n_0;
  wire vga_to_hdmi_i_2660_n_0;
  wire vga_to_hdmi_i_2661_n_0;
  wire vga_to_hdmi_i_2662_n_0;
  wire vga_to_hdmi_i_2663_n_0;
  wire vga_to_hdmi_i_2664_n_0;
  wire vga_to_hdmi_i_2665_n_0;
  wire vga_to_hdmi_i_2666_n_0;
  wire vga_to_hdmi_i_2667_n_0;
  wire vga_to_hdmi_i_2668_n_0;
  wire vga_to_hdmi_i_2669_n_0;
  wire vga_to_hdmi_i_2670_n_0;
  wire vga_to_hdmi_i_2676_n_0;
  wire vga_to_hdmi_i_2677_n_0;
  wire vga_to_hdmi_i_2678_n_0;
  wire vga_to_hdmi_i_2679_n_0;
  wire vga_to_hdmi_i_2680_n_0;
  wire vga_to_hdmi_i_2681_n_0;
  wire vga_to_hdmi_i_2682_n_0;
  wire vga_to_hdmi_i_2683_n_0;
  wire vga_to_hdmi_i_2684_n_0;
  wire vga_to_hdmi_i_2684_n_1;
  wire vga_to_hdmi_i_2684_n_2;
  wire vga_to_hdmi_i_2684_n_3;
  wire vga_to_hdmi_i_2684_n_5;
  wire vga_to_hdmi_i_2684_n_6;
  wire vga_to_hdmi_i_2685_n_0;
  wire vga_to_hdmi_i_2686_n_0;
  wire vga_to_hdmi_i_2687_n_0;
  wire [2:0]vga_to_hdmi_i_2688_0;
  wire vga_to_hdmi_i_2688_n_0;
  wire vga_to_hdmi_i_2689_n_0;
  wire vga_to_hdmi_i_2690_n_0;
  wire vga_to_hdmi_i_2691_n_0;
  wire vga_to_hdmi_i_2692_n_0;
  wire vga_to_hdmi_i_2693_n_0;
  wire vga_to_hdmi_i_2694_n_0;
  wire vga_to_hdmi_i_2695_n_0;
  wire vga_to_hdmi_i_2696_n_0;
  wire vga_to_hdmi_i_2697_n_0;
  wire vga_to_hdmi_i_2698_n_0;
  wire vga_to_hdmi_i_2699_n_0;
  wire vga_to_hdmi_i_2700_n_0;
  wire vga_to_hdmi_i_2700_n_1;
  wire vga_to_hdmi_i_2700_n_2;
  wire vga_to_hdmi_i_2700_n_3;
  wire vga_to_hdmi_i_2701_n_0;
  wire vga_to_hdmi_i_2701_n_1;
  wire vga_to_hdmi_i_2701_n_2;
  wire vga_to_hdmi_i_2701_n_3;
  wire vga_to_hdmi_i_2706_n_0;
  wire [3:0]vga_to_hdmi_i_2707_0;
  wire [1:0]vga_to_hdmi_i_2707_1;
  wire vga_to_hdmi_i_2707_n_0;
  wire vga_to_hdmi_i_2708_n_0;
  wire vga_to_hdmi_i_2708_n_1;
  wire vga_to_hdmi_i_2708_n_2;
  wire vga_to_hdmi_i_2708_n_3;
  wire vga_to_hdmi_i_2709_n_0;
  wire vga_to_hdmi_i_2710_n_0;
  wire vga_to_hdmi_i_2711_n_0;
  wire vga_to_hdmi_i_2712_n_0;
  wire vga_to_hdmi_i_2713_n_0;
  wire vga_to_hdmi_i_2713_n_1;
  wire vga_to_hdmi_i_2713_n_2;
  wire vga_to_hdmi_i_2713_n_3;
  wire vga_to_hdmi_i_2714_n_0;
  wire vga_to_hdmi_i_2715_n_0;
  wire vga_to_hdmi_i_2716_n_0;
  wire vga_to_hdmi_i_2717_n_0;
  wire vga_to_hdmi_i_2721_n_0;
  wire vga_to_hdmi_i_2722_n_0;
  wire vga_to_hdmi_i_2723_n_0;
  wire vga_to_hdmi_i_2724_n_0;
  wire vga_to_hdmi_i_2725_n_0;
  wire vga_to_hdmi_i_2725_n_1;
  wire vga_to_hdmi_i_2725_n_2;
  wire vga_to_hdmi_i_2725_n_3;
  wire vga_to_hdmi_i_2725_n_5;
  wire vga_to_hdmi_i_2725_n_6;
  wire vga_to_hdmi_i_2728_n_0;
  wire vga_to_hdmi_i_2729_n_0;
  wire vga_to_hdmi_i_2730_n_0;
  wire vga_to_hdmi_i_2731_n_0;
  wire vga_to_hdmi_i_2732_n_0;
  wire [1:0]vga_to_hdmi_i_2733_0;
  wire vga_to_hdmi_i_2733_n_0;
  wire vga_to_hdmi_i_2734_n_0;
  wire vga_to_hdmi_i_2735_n_0;
  wire vga_to_hdmi_i_2736_n_0;
  wire vga_to_hdmi_i_2737_n_0;
  wire vga_to_hdmi_i_2738_n_0;
  wire vga_to_hdmi_i_2739_n_0;
  wire vga_to_hdmi_i_2740_n_0;
  wire vga_to_hdmi_i_2741_n_0;
  wire vga_to_hdmi_i_2742_n_0;
  wire vga_to_hdmi_i_2743_n_0;
  wire vga_to_hdmi_i_2744_n_0;
  wire vga_to_hdmi_i_2745_n_0;
  wire vga_to_hdmi_i_2746_n_0;
  wire vga_to_hdmi_i_2747_n_0;
  wire vga_to_hdmi_i_2748_n_0;
  wire vga_to_hdmi_i_2748_n_1;
  wire vga_to_hdmi_i_2748_n_2;
  wire vga_to_hdmi_i_2748_n_3;
  wire vga_to_hdmi_i_2749_n_0;
  wire vga_to_hdmi_i_2750_n_0;
  wire vga_to_hdmi_i_2751_n_0;
  wire vga_to_hdmi_i_2752_n_0;
  wire vga_to_hdmi_i_2753_n_0;
  wire vga_to_hdmi_i_2754_n_0;
  wire vga_to_hdmi_i_2755_n_0;
  wire vga_to_hdmi_i_2756_n_0;
  wire vga_to_hdmi_i_2757_n_0;
  wire vga_to_hdmi_i_2758_n_0;
  wire vga_to_hdmi_i_2759_n_0;
  wire vga_to_hdmi_i_460_n_0;
  wire vga_to_hdmi_i_461_n_0;
  wire vga_to_hdmi_i_462_n_0;
  wire vga_to_hdmi_i_463_n_0;
  wire vga_to_hdmi_i_464_n_0;
  wire vga_to_hdmi_i_465_n_0;
  wire vga_to_hdmi_i_466_n_0;
  wire vga_to_hdmi_i_467_n_0;
  wire vga_to_hdmi_i_468_n_0;
  wire vga_to_hdmi_i_494_n_0;
  wire [1:0]vga_to_hdmi_i_495_0;
  wire vga_to_hdmi_i_495_n_0;
  wire vga_to_hdmi_i_501_n_0;
  wire vga_to_hdmi_i_502_n_0;
  wire vga_to_hdmi_i_503_n_0;
  wire [3:0]vga_to_hdmi_i_504_0;
  wire [2:0]vga_to_hdmi_i_507_0;
  wire vga_to_hdmi_i_507_n_0;
  wire vga_to_hdmi_i_507_n_1;
  wire vga_to_hdmi_i_507_n_2;
  wire vga_to_hdmi_i_507_n_3;
  wire vga_to_hdmi_i_508_n_2;
  wire vga_to_hdmi_i_508_n_3;
  wire vga_to_hdmi_i_509_n_1;
  wire vga_to_hdmi_i_509_n_3;
  wire vga_to_hdmi_i_509_n_6;
  wire vga_to_hdmi_i_510_n_0;
  wire vga_to_hdmi_i_553_n_0;
  wire vga_to_hdmi_i_554_n_0;
  wire vga_to_hdmi_i_555_n_0;
  wire vga_to_hdmi_i_556_n_0;
  wire vga_to_hdmi_i_557_n_0;
  wire vga_to_hdmi_i_558_n_0;
  wire vga_to_hdmi_i_559_n_0;
  wire vga_to_hdmi_i_560_n_0;
  wire vga_to_hdmi_i_67_n_0;
  wire vga_to_hdmi_i_68_n_0;
  wire vga_to_hdmi_i_69_n_0;
  wire vga_to_hdmi_i_70_n_0;
  wire vga_to_hdmi_i_71_n_0;
  wire vga_to_hdmi_i_72_n_0;
  wire vga_to_hdmi_i_79_n_0;
  wire vga_to_hdmi_i_79_n_1;
  wire vga_to_hdmi_i_79_n_2;
  wire vga_to_hdmi_i_79_n_3;
  wire vga_to_hdmi_i_79_n_4;
  wire vga_to_hdmi_i_79_n_5;
  wire vga_to_hdmi_i_79_n_6;
  wire [2:0]vga_to_hdmi_i_80_0;
  wire vga_to_hdmi_i_80_n_3;
  wire vga_to_hdmi_i_80_n_6;
  wire vga_to_hdmi_i_80_n_7;
  wire vga_to_hdmi_i_95_n_0;
  wire vga_to_hdmi_i_98;
  wire vs_i_1_n_0;
  wire vs_i_2_n_0;
  wire vsync;
  wire [3:2]\NLW_addr_reg[2]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_108_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_reg[2]_i_117_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_reg[2]_i_117_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_135_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_reg[2]_i_144_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_reg[2]_i_145_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_reg[2]_i_145_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_reg[2]_i_166_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_17_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_reg[2]_i_180_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_192_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_reg[2]_i_26_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_reg[2]_i_26_O_UNCONNECTED ;
  wire [3:2]\NLW_addr_reg[2]_i_27_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_reg[2]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_reg[2]_i_41_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_reg[2]_i_41_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_reg[2]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[2]_i_71_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_reg[2]_i_82_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:2]NLW_vga_to_hdmi_i_1026_CO_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_1026_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1038_CO_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1038_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1052_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1061_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1066_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1066_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1665_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1680_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1682_CO_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1682_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1689_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1698_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1708_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1708_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1712_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1721_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1721_O_UNCONNECTED;
  wire [1:0]NLW_vga_to_hdmi_i_1726_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1855_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1864_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1864_O_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1865_CO_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_1865_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1869_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1869_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1870_O_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1880_CO_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_1880_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1882_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1882_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1884_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1895_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1905_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1905_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1933_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1942_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1942_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1952_CO_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1952_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1953_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1962_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_1971_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_1971_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_1994_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2009_CO_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2009_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2029_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2038_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2038_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2052_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2061_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2061_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2062_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2089_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2102_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2112_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2112_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2114_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2114_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2115_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2126_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2134_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2157_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2169_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2193_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2201_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2201_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2211_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2225_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_223_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_223_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2234_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2235_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2235_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2254_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2263_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2263_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2280_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2312_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2321_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2321_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2338_O_UNCONNECTED;
  wire [1:0]NLW_vga_to_hdmi_i_2339_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2340_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2340_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2359_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2371_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2380_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2380_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2381_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2401_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2410_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2411_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2411_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2423_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2454_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2463_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2464_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2464_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2466_O_UNCONNECTED;
  wire [3:3]NLW_vga_to_hdmi_i_248_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2484_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2492_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2514_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2522_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2522_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2541_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2555_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2594_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2615_O_UNCONNECTED;
  wire [1:0]NLW_vga_to_hdmi_i_2631_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_2632_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_2632_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2651_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2684_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2700_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2708_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2713_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_2725_O_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_2748_O_UNCONNECTED;
  wire [1:0]NLW_vga_to_hdmi_i_507_O_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_508_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_508_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_509_CO_UNCONNECTED;
  wire [3:0]NLW_vga_to_hdmi_i_509_O_UNCONNECTED;
  wire [0:0]NLW_vga_to_hdmi_i_79_O_UNCONNECTED;
  wire [3:1]NLW_vga_to_hdmi_i_80_CO_UNCONNECTED;
  wire [3:2]NLW_vga_to_hdmi_i_80_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_1_n_0 ,\addr_reg[2]_i_1_n_1 ,\addr_reg[2]_i_1_n_2 ,\addr_reg[2]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_reg[2]_i_2_n_0 ,1'b1,1'b1,\color_instance/addr1 [0]}),
        .O(\vc_reg[0]_2 ),
        .S({\addr_reg[2]_i_4_n_0 ,\addr_reg[2]_i_5_n_0 ,\addr_reg[2]_i_6_n_0 ,drawY[0]}));
  CARRY4 \addr_reg[2]_i_10 
       (.CI(\addr_reg[2]_i_11_n_0 ),
        .CO({\NLW_addr_reg[2]_i_10_CO_UNCONNECTED [3:2],\addr_reg[2]_i_10_n_2 ,\addr_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\addr_reg[2]_i_12_n_0 ,\addr_reg[2]_i_13_n_0 }),
        .O({\NLW_addr_reg[2]_i_10_O_UNCONNECTED [3],\addr_reg[2]_i_16_0 }),
        .S({1'b0,\addr_reg[2]_i_14_n_0 ,\addr_reg[2]_i_15_n_0 ,\addr_reg[2]_i_16_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_100 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .O(\color_instance/addr1 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \addr_reg[2]_i_101 
       (.I0(drawY[8]),
        .I1(drawY[6]),
        .I2(\addr_reg[2]_i_54_n_0 ),
        .I3(drawY[7]),
        .I4(drawY[9]),
        .O(\addr_reg[2]_i_101_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \addr_reg[2]_i_102 
       (.I0(drawY[8]),
        .I1(drawY[6]),
        .I2(\addr_reg[2]_i_54_n_0 ),
        .I3(drawY[7]),
        .I4(drawY[9]),
        .O(\addr_reg[2]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \addr_reg[2]_i_103 
       (.I0(drawY[6]),
        .I1(\addr_reg[2]_i_54_n_0 ),
        .I2(drawY[7]),
        .O(\addr_reg[2]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_reg[2]_i_104 
       (.I0(drawY[2]),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .I3(drawY[3]),
        .I4(drawY[4]),
        .O(\addr_reg[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h00DFFFFFFF200000)) 
    \addr_reg[2]_i_105 
       (.I0(drawY[2]),
        .I1(\addr_reg[2]_i_134_n_0 ),
        .I2(drawY[3]),
        .I3(drawY[4]),
        .I4(drawY[5]),
        .I5(drawY[6]),
        .O(\addr_reg[2]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \addr_reg[2]_i_106 
       (.I0(drawY[7]),
        .I1(\addr_reg[2]_i_54_n_0 ),
        .I2(drawY[6]),
        .I3(drawY[8]),
        .O(\addr_reg[2]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_107 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(\color_instance/addr1 [3]));
  CARRY4 \addr_reg[2]_i_108 
       (.CI(\addr_reg[2]_i_135_n_0 ),
        .CO({\addr_reg[2]_i_108_n_0 ,\addr_reg[2]_i_108_n_1 ,\addr_reg[2]_i_108_n_2 ,\addr_reg[2]_i_108_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_136_n_0 ,\addr_reg[2]_i_137_n_0 ,\addr_reg[2]_i_71_0 ,\addr_reg[2]_i_139_n_0 }),
        .O(\NLW_addr_reg[2]_i_108_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_140_n_0 ,\addr_reg[2]_i_141_n_0 ,\addr_reg[2]_i_142_n_0 ,\addr_reg[2]_i_71_1 }));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'hA382)) 
    \addr_reg[2]_i_109 
       (.I0(\addr_reg[2]_i_119_n_5 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_118_n_7 ),
        .I3(\addr_reg[2]_i_144_n_4 ),
        .O(\addr_reg[2]_i_109_n_0 ));
  CARRY4 \addr_reg[2]_i_11 
       (.CI(\addr_reg[2]_i_17_n_0 ),
        .CO({\addr_reg[2]_i_11_n_0 ,\addr_reg[2]_i_11_n_1 ,\addr_reg[2]_i_11_n_2 ,\addr_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_18_n_0 ,\addr_reg[2]_i_19_n_0 ,\addr_reg[2]_i_20_n_0 ,\addr_reg[2]_i_21_n_0 }),
        .O(\NLW_addr_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_22_n_0 ,\addr_reg[2]_i_23_n_0 ,\addr_reg[2]_i_24_n_0 ,\addr_reg[2]_i_25_n_0 }));
  LUT5 #(
    .INIT(32'hEB828282)) 
    \addr_reg[2]_i_110 
       (.I0(\addr_reg[2]_i_119_n_6 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_144_n_4 ),
        .I3(\addr_reg[2]_i_144_n_5 ),
        .I4(\addr_reg[2]_i_145_n_1 ),
        .O(\addr_reg[2]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \addr_reg[2]_i_111 
       (.I0(\addr_reg[2]_i_119_n_7 ),
        .I1(\addr_reg[2]_i_145_n_1 ),
        .I2(\addr_reg[2]_i_144_n_5 ),
        .I3(\addr_reg[2]_i_144_n_6 ),
        .I4(\addr_reg[2]_i_145_n_6 ),
        .O(\addr_reg[2]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h28BEBE2828282828)) 
    \addr_reg[2]_i_112 
       (.I0(\addr_reg[2]_i_146_n_4 ),
        .I1(\addr_reg[2]_i_145_n_6 ),
        .I2(\addr_reg[2]_i_144_n_6 ),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(\addr_reg[2]_i_145_n_7 ),
        .O(\addr_reg[2]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h9966669996696996)) 
    \addr_reg[2]_i_113 
       (.I0(\addr_reg[2]_i_109_n_0 ),
        .I1(drawY[0]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_118_n_6 ),
        .I4(\addr_reg[2]_i_119_n_4 ),
        .I5(\addr_reg[2]_i_118_n_7 ),
        .O(\addr_reg[2]_i_113_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT5 #(
    .INIT(32'hA5965A69)) 
    \addr_reg[2]_i_114 
       (.I0(\addr_reg[2]_i_119_n_5 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_118_n_7 ),
        .I3(\addr_reg[2]_i_144_n_4 ),
        .I4(\addr_reg[2]_i_110_n_0 ),
        .O(\addr_reg[2]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    \addr_reg[2]_i_115 
       (.I0(\addr_reg[2]_i_111_n_0 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_144_n_4 ),
        .I3(\addr_reg[2]_i_119_n_6 ),
        .I4(\addr_reg[2]_i_145_n_1 ),
        .I5(\addr_reg[2]_i_144_n_5 ),
        .O(\addr_reg[2]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \addr_reg[2]_i_116 
       (.I0(\addr_reg[2]_i_112_n_0 ),
        .I1(\addr_reg[2]_i_145_n_1 ),
        .I2(\addr_reg[2]_i_144_n_5 ),
        .I3(\addr_reg[2]_i_119_n_7 ),
        .I4(\addr_reg[2]_i_145_n_6 ),
        .I5(\addr_reg[2]_i_144_n_6 ),
        .O(\addr_reg[2]_i_116_n_0 ));
  CARRY4 \addr_reg[2]_i_117 
       (.CI(\addr_reg[2]_i_119_n_0 ),
        .CO({\NLW_addr_reg[2]_i_117_CO_UNCONNECTED [3],\addr_reg[2]_i_117_n_1 ,\NLW_addr_reg[2]_i_117_CO_UNCONNECTED [1],\addr_reg[2]_i_117_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\addr_reg[2]_i_147_n_0 ,\addr_reg[2]_i_47_n_0 }),
        .O({\NLW_addr_reg[2]_i_117_O_UNCONNECTED [3:2],\addr_reg[2]_i_117_n_6 ,\addr_reg[2]_i_117_n_7 }),
        .S({1'b0,1'b1,1'b0,\addr_reg[2]_i_148_n_0 }));
  CARRY4 \addr_reg[2]_i_118 
       (.CI(\addr_reg[2]_i_144_n_0 ),
        .CO({\addr_reg[2]_i_118_n_0 ,\addr_reg[2]_i_118_n_1 ,\addr_reg[2]_i_118_n_2 ,\addr_reg[2]_i_118_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({\addr_reg[2]_i_118_n_4 ,\addr_reg[2]_i_118_n_5 ,\addr_reg[2]_i_118_n_6 ,\addr_reg[2]_i_118_n_7 }),
        .S({\addr_reg[2]_i_149_n_0 ,\addr_reg[2]_i_150_n_0 ,\addr_reg[2]_i_151_n_0 ,\addr_reg[2]_i_152_n_0 }));
  CARRY4 \addr_reg[2]_i_119 
       (.CI(\addr_reg[2]_i_146_n_0 ),
        .CO({\addr_reg[2]_i_119_n_0 ,\addr_reg[2]_i_119_n_1 ,\addr_reg[2]_i_119_n_2 ,\addr_reg[2]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({\addr_reg[2]_i_119_n_4 ,\addr_reg[2]_i_119_n_5 ,\addr_reg[2]_i_119_n_6 ,\addr_reg[2]_i_119_n_7 }),
        .S({\addr_reg[2]_i_153_n_0 ,\addr_reg[2]_i_154_n_0 ,\addr_reg[2]_i_155_n_0 ,\addr_reg[2]_i_156_n_0 }));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    \addr_reg[2]_i_12 
       (.I0(\addr_reg[2]_i_26_n_7 ),
        .I1(\addr_reg[2]_i_27_n_7 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_29_n_4 ),
        .I4(\addr_reg[2]_i_30_n_4 ),
        .O(\addr_reg[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \addr_reg[2]_i_120 
       (.I0(\addr_reg[2]_i_81_n_7 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_82_n_5 ),
        .O(\addr_reg[2]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7D14)) 
    \addr_reg[2]_i_121 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(\addr_reg[2]_i_118_n_5 ),
        .O(\addr_reg[2]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_122 
       (.I0(\addr_reg[2]_i_118_n_5 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .O(\addr_reg[2]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_123 
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_124 
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_125 
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \addr_reg[2]_i_126 
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_127 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_128 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(\addr_reg[2]_i_128_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_reg[2]_i_129 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(\color_instance/addr1 [2]));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    \addr_reg[2]_i_13 
       (.I0(\addr_reg[2]_i_29_n_4 ),
        .I1(\addr_reg[2]_i_30_n_4 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_29_n_5 ),
        .I4(\addr_reg[2]_i_30_n_5 ),
        .O(\addr_reg[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    \addr_reg[2]_i_130 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(\addr_reg[2]_i_130_n_0 ));
  LUT4 #(
    .INIT(16'h655A)) 
    \addr_reg[2]_i_131 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(\addr_reg[2]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_132 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_133 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\addr_reg[2]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addr_reg[2]_i_134 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\addr_reg[2]_i_134_n_0 ));
  CARRY4 \addr_reg[2]_i_135 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_135_n_0 ,\addr_reg[2]_i_135_n_1 ,\addr_reg[2]_i_135_n_2 ,\addr_reg[2]_i_135_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_157_n_0 ,\addr_reg[2]_i_158_n_0 ,\addr_reg[2]_i_159_n_0 ,\addr_reg[2]_i_160_n_0 }),
        .O(\NLW_addr_reg[2]_i_135_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_108_0 ,\addr_reg[2]_i_163_n_0 ,\addr_reg[2]_i_164_n_0 }));
  LUT5 #(
    .INIT(32'h8B2E8228)) 
    \addr_reg[2]_i_136 
       (.I0(\addr_reg[2]_i_146_n_5 ),
        .I1(\addr_reg[2]_i_145_n_7 ),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(\addr_reg[2]_i_165_n_4 ),
        .O(\addr_reg[2]_i_136_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \addr_reg[2]_i_137 
       (.I0(\addr_reg[2]_i_146_n_6 ),
        .I1(\addr_reg[2]_i_165_n_4 ),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_137_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \addr_reg[2]_i_139 
       (.I0(\addr_reg[2]_i_184_0 [1]),
        .I1(\vc_reg[2]_1 [2]),
        .O(\addr_reg[2]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hC33C966996693CC3)) 
    \addr_reg[2]_i_14 
       (.I0(\addr_reg[2]_i_31_n_0 ),
        .I1(\addr_reg[2]_i_26_n_1 ),
        .I2(\addr_reg[2]_i_27_n_5 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_27_n_6 ),
        .I5(\addr_reg[2]_i_26_n_6 ),
        .O(\addr_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \addr_reg[2]_i_140 
       (.I0(\addr_reg[2]_i_136_n_0 ),
        .I1(\addr_reg[2]_i_145_n_6 ),
        .I2(\addr_reg[2]_i_144_n_6 ),
        .I3(\addr_reg[2]_i_146_n_4 ),
        .I4(\addr_reg[2]_i_145_n_7 ),
        .I5(\vc[1]_i_1_n_0 ),
        .O(\addr_reg[2]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'h9966669996696996)) 
    \addr_reg[2]_i_141 
       (.I0(\addr_reg[2]_i_137_n_0 ),
        .I1(\addr_reg[2]_i_145_n_7 ),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(\addr_reg[2]_i_146_n_5 ),
        .I5(\addr_reg[2]_i_165_n_4 ),
        .O(\addr_reg[2]_i_141_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_142 
       (.I0(\addr_reg[2]_i_146_n_6 ),
        .I1(\addr_reg[2]_i_165_n_4 ),
        .I2(drawY[0]),
        .I3(\addr_reg[2]_i_71_0 ),
        .O(\addr_reg[2]_i_142_n_0 ));
  CARRY4 \addr_reg[2]_i_144 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_144_n_0 ,\addr_reg[2]_i_144_n_1 ,\addr_reg[2]_i_144_n_2 ,\addr_reg[2]_i_144_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_167_n_0 ,\addr_reg[2]_i_168_n_0 ,\addr_reg[2]_i_169_n_0 ,1'b0}),
        .O({\addr_reg[2]_i_144_n_4 ,\addr_reg[2]_i_144_n_5 ,\addr_reg[2]_i_144_n_6 ,\NLW_addr_reg[2]_i_144_O_UNCONNECTED [0]}),
        .S({\addr_reg[2]_i_170_n_0 ,\addr_reg[2]_i_171_n_0 ,\addr_reg[2]_i_172_n_0 ,\addr_reg[2]_i_173_n_0 }));
  CARRY4 \addr_reg[2]_i_145 
       (.CI(\addr_reg[2]_i_165_n_0 ),
        .CO({\NLW_addr_reg[2]_i_145_CO_UNCONNECTED [3],\addr_reg[2]_i_145_n_1 ,\NLW_addr_reg[2]_i_145_CO_UNCONNECTED [1],\addr_reg[2]_i_145_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\addr_reg[2]_i_174_n_0 ,\addr_reg[2]_i_47_n_0 }),
        .O({\NLW_addr_reg[2]_i_145_O_UNCONNECTED [3:2],\addr_reg[2]_i_145_n_6 ,\addr_reg[2]_i_145_n_7 }),
        .S({1'b0,1'b1,1'b0,\addr_reg[2]_i_175_n_0 }));
  CARRY4 \addr_reg[2]_i_146 
       (.CI(\addr_reg[2]_i_166_n_0 ),
        .CO({\addr_reg[2]_i_146_n_0 ,\addr_reg[2]_i_146_n_1 ,\addr_reg[2]_i_146_n_2 ,\addr_reg[2]_i_146_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({\addr_reg[2]_i_146_n_4 ,\addr_reg[2]_i_146_n_5 ,\addr_reg[2]_i_146_n_6 ,\vc_reg[3]_7 }),
        .S({\addr_reg[2]_i_176_n_0 ,\addr_reg[2]_i_177_n_0 ,\addr_reg[2]_i_178_n_0 ,\addr_reg[2]_i_179_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_147 
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_147_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_148 
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_149 
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_15 
       (.I0(\addr_reg[2]_i_12_n_0 ),
        .I1(\addr_reg[2]_i_26_n_6 ),
        .I2(\addr_reg[2]_i_27_n_6 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_27_n_7 ),
        .I5(\addr_reg[2]_i_26_n_7 ),
        .O(\addr_reg[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_150 
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \addr_reg[2]_i_151 
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(\addr_reg[2]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    \addr_reg[2]_i_152 
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(\addr_reg[2]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_153 
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_153_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_154 
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_154_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_155 
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_155_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \addr_reg[2]_i_156 
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \addr_reg[2]_i_157 
       (.I0(\addr_reg[2]_i_184_0 [0]),
        .I1(\vc_reg[2]_1 [1]),
        .O(\addr_reg[2]_i_157_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \addr_reg[2]_i_158 
       (.I0(\vc_reg[3]_5 ),
        .I1(\vc_reg[2]_1 [0]),
        .O(\addr_reg[2]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \addr_reg[2]_i_159 
       (.I0(\addr_reg[2]_i_180_n_5 ),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .O(\addr_reg[2]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_16 
       (.I0(\addr_reg[2]_i_13_n_0 ),
        .I1(\addr_reg[2]_i_26_n_7 ),
        .I2(\addr_reg[2]_i_27_n_7 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_30_n_4 ),
        .I5(\addr_reg[2]_i_29_n_4 ),
        .O(\addr_reg[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_reg[2]_i_160 
       (.I0(\addr_reg[2]_i_180_n_6 ),
        .I1(drawY[0]),
        .O(\addr_reg[2]_i_160_n_0 ));
  LUT5 #(
    .INIT(32'h28D7D728)) 
    \addr_reg[2]_i_163 
       (.I0(\addr_reg[2]_i_180_n_5 ),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .I3(\vc_reg[2]_1 [0]),
        .I4(\vc_reg[3]_5 ),
        .O(\addr_reg[2]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_reg[2]_i_164 
       (.I0(\addr_reg[2]_i_180_n_6 ),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .I3(\addr_reg[2]_i_180_n_5 ),
        .O(\addr_reg[2]_i_164_n_0 ));
  CARRY4 \addr_reg[2]_i_165 
       (.CI(\addr_reg[2]_i_180_n_0 ),
        .CO({\addr_reg[2]_i_165_n_0 ,\addr_reg[2]_i_165_n_1 ,\addr_reg[2]_i_165_n_2 ,\addr_reg[2]_i_165_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({\addr_reg[2]_i_165_n_4 ,\addr_reg[2]_i_184_0 }),
        .S({\addr_reg[2]_i_181_n_0 ,\addr_reg[2]_i_182_n_0 ,\addr_reg[2]_i_183_n_0 ,\addr_reg[2]_i_184_n_0 }));
  CARRY4 \addr_reg[2]_i_166 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_166_n_0 ,\addr_reg[2]_i_166_n_1 ,\addr_reg[2]_i_166_n_2 ,\addr_reg[2]_i_166_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_185_n_0 ,\addr_reg[2]_i_186_n_0 ,\addr_reg[2]_i_187_n_0 ,1'b0}),
        .O({\vc_reg[2]_1 ,\NLW_addr_reg[2]_i_166_O_UNCONNECTED [0]}),
        .S({\addr_reg[2]_i_188_n_0 ,\addr_reg[2]_i_189_n_0 ,\addr_reg[2]_i_190_n_0 ,\addr_reg[2]_i_191_n_0 }));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_167 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_168 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(\addr_reg[2]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_reg[2]_i_169 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(\addr_reg[2]_i_169_n_0 ));
  CARRY4 \addr_reg[2]_i_17 
       (.CI(\addr_reg[2]_i_32_n_0 ),
        .CO({\addr_reg[2]_i_17_n_0 ,\addr_reg[2]_i_17_n_1 ,\addr_reg[2]_i_17_n_2 ,\addr_reg[2]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_33_n_0 ,\addr_reg[2]_i_34_n_0 ,\addr_reg[2]_i_35_n_0 ,\addr_reg[2]_i_36_n_0 }),
        .O(\NLW_addr_reg[2]_i_17_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_37_n_0 ,\addr_reg[2]_i_38_n_0 ,\addr_reg[2]_i_39_n_0 ,\addr_reg[2]_i_40_n_0 }));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    \addr_reg[2]_i_170 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(\addr_reg[2]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h655A)) 
    \addr_reg[2]_i_171 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(\addr_reg[2]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_172 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_172_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_173 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\addr_reg[2]_i_173_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_174 
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_174_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_175 
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_176 
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_176_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_177 
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_177_n_0 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \addr_reg[2]_i_178 
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(\addr_reg[2]_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    \addr_reg[2]_i_179 
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(\addr_reg[2]_i_179_n_0 ));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    \addr_reg[2]_i_18 
       (.I0(\addr_reg[2]_i_29_n_5 ),
        .I1(\addr_reg[2]_i_30_n_5 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_29_n_6 ),
        .I4(\addr_reg[2]_i_30_n_6 ),
        .O(\addr_reg[2]_i_18_n_0 ));
  CARRY4 \addr_reg[2]_i_180 
       (.CI(\addr_reg[2]_i_192_n_0 ),
        .CO({\addr_reg[2]_i_180_n_0 ,\addr_reg[2]_i_180_n_1 ,\addr_reg[2]_i_180_n_2 ,\addr_reg[2]_i_180_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({\vc_reg[3]_5 ,\addr_reg[2]_i_180_n_5 ,\addr_reg[2]_i_180_n_6 ,\NLW_addr_reg[2]_i_180_O_UNCONNECTED [0]}),
        .S({\addr_reg[2]_i_193_n_0 ,\addr_reg[2]_i_194_n_0 ,\addr_reg[2]_i_195_n_0 ,\addr_reg[2]_i_196_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_181 
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_181_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_182 
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_182_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_183 
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_183_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \addr_reg[2]_i_184 
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_184_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_185 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_185_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_186 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(\addr_reg[2]_i_186_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_reg[2]_i_187 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(\addr_reg[2]_i_187_n_0 ));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    \addr_reg[2]_i_188 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(\addr_reg[2]_i_188_n_0 ));
  LUT4 #(
    .INIT(16'h655A)) 
    \addr_reg[2]_i_189 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(\addr_reg[2]_i_189_n_0 ));
  LUT6 #(
    .INIT(64'h6F6F6F096F090909)) 
    \addr_reg[2]_i_19 
       (.I0(\addr_reg[2]_i_29_n_6 ),
        .I1(\addr_reg[2]_i_30_n_6 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_85_1 ),
        .I4(\addr_reg[2]_i_62_0 ),
        .I5(\vc_reg[3]_3 ),
        .O(\addr_reg[2]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_190 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_190_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_191 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\addr_reg[2]_i_191_n_0 ));
  CARRY4 \addr_reg[2]_i_192 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_192_n_0 ,\addr_reg[2]_i_192_n_1 ,\addr_reg[2]_i_192_n_2 ,\addr_reg[2]_i_192_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_197_n_0 ,\addr_reg[2]_i_198_n_0 ,\addr_reg[2]_i_199_n_0 ,1'b0}),
        .O(\NLW_addr_reg[2]_i_192_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_200_n_0 ,\addr_reg[2]_i_201_n_0 ,\addr_reg[2]_i_202_n_0 ,\addr_reg[2]_i_203_n_0 }));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_193 
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_194 
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_194_n_0 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \addr_reg[2]_i_195 
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(\addr_reg[2]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    \addr_reg[2]_i_196 
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(\addr_reg[2]_i_196_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_197 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_197_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_198 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(\addr_reg[2]_i_198_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_reg[2]_i_199 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(\addr_reg[2]_i_199_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_reg[2]_i_2 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(\addr_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \addr_reg[2]_i_20 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\addr_reg[2]_i_11_0 ),
        .I2(\addr_reg[2]_i_85_0 [1]),
        .I3(\vc_reg[3]_0 [2]),
        .I4(\vc_reg[0]_0 [2]),
        .O(\addr_reg[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    \addr_reg[2]_i_200 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(\addr_reg[2]_i_200_n_0 ));
  LUT4 #(
    .INIT(16'h655A)) 
    \addr_reg[2]_i_201 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(\addr_reg[2]_i_201_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \addr_reg[2]_i_202 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_202_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_203 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\addr_reg[2]_i_203_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \addr_reg[2]_i_21 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\addr_reg[2]_i_17_1 ),
        .I2(\addr_reg[2]_i_85_0 [0]),
        .I3(\vc_reg[3]_0 [1]),
        .I4(\vc_reg[0]_0 [1]),
        .O(\addr_reg[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_22 
       (.I0(\addr_reg[2]_i_18_n_0 ),
        .I1(\addr_reg[2]_i_29_n_4 ),
        .I2(\addr_reg[2]_i_30_n_4 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_30_n_5 ),
        .I5(\addr_reg[2]_i_29_n_5 ),
        .O(\addr_reg[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_23 
       (.I0(\addr_reg[2]_i_19_n_0 ),
        .I1(\addr_reg[2]_i_29_n_5 ),
        .I2(\addr_reg[2]_i_30_n_5 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_30_n_6 ),
        .I5(\addr_reg[2]_i_29_n_6 ),
        .O(\addr_reg[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \addr_reg[2]_i_24 
       (.I0(\vc_reg[3]_3 ),
        .I1(\addr_reg[2]_i_62_0 ),
        .I2(\addr_reg[2]_i_85_1 ),
        .I3(\addr_reg[2]_i_20_n_0 ),
        .I4(\addr_reg[2]_i_29_n_6 ),
        .I5(\addr_reg[2]_i_30_n_6 ),
        .O(\addr_reg[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \addr_reg[2]_i_25 
       (.I0(\addr_reg[2]_i_21_n_0 ),
        .I1(\addr_reg[2]_i_11_0 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_0 [2]),
        .I4(\vc_reg[3]_0 [2]),
        .I5(\addr_reg[2]_i_85_0 [1]),
        .O(\addr_reg[2]_i_25_n_0 ));
  CARRY4 \addr_reg[2]_i_26 
       (.CI(\addr_reg[2]_i_29_n_0 ),
        .CO({\NLW_addr_reg[2]_i_26_CO_UNCONNECTED [3],\addr_reg[2]_i_26_n_1 ,\NLW_addr_reg[2]_i_26_CO_UNCONNECTED [1],\addr_reg[2]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\addr_reg[2]_i_46_n_0 ,\addr_reg[2]_i_47_n_0 }),
        .O({\NLW_addr_reg[2]_i_26_O_UNCONNECTED [3:2],\addr_reg[2]_i_26_n_6 ,\addr_reg[2]_i_26_n_7 }),
        .S({1'b0,1'b1,1'b0,\addr_reg[2]_i_48_n_0 }));
  CARRY4 \addr_reg[2]_i_27 
       (.CI(\addr_reg[2]_i_30_n_0 ),
        .CO({\NLW_addr_reg[2]_i_27_CO_UNCONNECTED [3:2],\addr_reg[2]_i_27_n_2 ,\addr_reg[2]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\addr_reg[2]_i_49_n_0 ,\addr_reg[2]_i_50_n_0 }),
        .O({\NLW_addr_reg[2]_i_27_O_UNCONNECTED [3],\addr_reg[2]_i_27_n_5 ,\addr_reg[2]_i_27_n_6 ,\addr_reg[2]_i_27_n_7 }),
        .S({1'b0,\addr_reg[2]_i_51_n_0 ,\addr_reg[2]_i_52_n_0 ,\addr_reg[2]_i_53_n_0 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \addr_reg[2]_i_28 
       (.I0(drawY[8]),
        .I1(drawY[6]),
        .I2(\addr_reg[2]_i_54_n_0 ),
        .I3(drawY[7]),
        .I4(drawY[9]),
        .O(\addr_reg[2]_i_28_n_0 ));
  CARRY4 \addr_reg[2]_i_29 
       (.CI(\addr_reg[2]_i_43_n_0 ),
        .CO({\addr_reg[2]_i_29_n_0 ,\addr_reg[2]_i_29_n_1 ,\addr_reg[2]_i_29_n_2 ,\addr_reg[2]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({\addr_reg[2]_i_29_n_4 ,\addr_reg[2]_i_29_n_5 ,\addr_reg[2]_i_29_n_6 ,\addr_reg[2]_i_62_0 }),
        .S({\addr_reg[2]_i_59_n_0 ,\addr_reg[2]_i_60_n_0 ,\addr_reg[2]_i_61_n_0 ,\addr_reg[2]_i_62_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_3 
       (.I0(drawY[0]),
        .O(\color_instance/addr1 [0]));
  CARRY4 \addr_reg[2]_i_30 
       (.CI(\addr_reg[2]_i_44_n_0 ),
        .CO({\addr_reg[2]_i_30_n_0 ,\addr_reg[2]_i_30_n_1 ,\addr_reg[2]_i_30_n_2 ,\addr_reg[2]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_63_n_0 ,\addr_reg[2]_i_64_n_0 ,\addr_reg[2]_i_65_n_0 ,\addr_reg[2]_i_66_n_0 }),
        .O({\addr_reg[2]_i_30_n_4 ,\addr_reg[2]_i_30_n_5 ,\addr_reg[2]_i_30_n_6 ,\vc_reg[3]_3 }),
        .S({\addr_reg[2]_i_67_n_0 ,\addr_reg[2]_i_68_n_0 ,\addr_reg[2]_i_69_n_0 ,\addr_reg[2]_i_70_n_0 }));
  LUT3 #(
    .INIT(8'h8E)) 
    \addr_reg[2]_i_31 
       (.I0(\addr_reg[2]_i_27_n_7 ),
        .I1(\addr_reg[2]_i_26_n_7 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .O(\addr_reg[2]_i_31_n_0 ));
  CARRY4 \addr_reg[2]_i_32 
       (.CI(\addr_reg[2]_i_71_n_0 ),
        .CO({\addr_reg[2]_i_32_n_0 ,\addr_reg[2]_i_32_n_1 ,\addr_reg[2]_i_32_n_2 ,\addr_reg[2]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_72_n_0 ,\addr_reg[2]_i_73_n_0 ,\addr_reg[2]_i_74_n_0 ,\addr_reg[2]_i_75_n_0 }),
        .O(\NLW_addr_reg[2]_i_32_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_76_n_0 ,\addr_reg[2]_i_77_n_0 ,\addr_reg[2]_i_78_n_0 ,\addr_reg[2]_i_79_n_0 }));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \addr_reg[2]_i_33 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\addr_reg[2]_i_17_0 ),
        .I2(\addr_reg[2]_i_126_0 ),
        .I3(\vc_reg[3]_0 [0]),
        .I4(\vc_reg[0]_0 [0]),
        .O(\addr_reg[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hD77D555555554114)) 
    \addr_reg[2]_i_34 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\vc_reg[3]_0 [0]),
        .I2(\vc_reg[0]_0 [0]),
        .I3(\addr_reg[2]_i_126_0 ),
        .I4(\addr_reg[2]_i_81_n_5 ),
        .I5(\addr_reg[2]_i_43_n_7 ),
        .O(\addr_reg[2]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h7B333321)) 
    \addr_reg[2]_i_35 
       (.I0(\addr_reg[2]_i_43_n_7 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_81_n_5 ),
        .I3(\addr_reg[2]_i_81_n_6 ),
        .I4(\addr_reg[2]_i_82_n_4 ),
        .O(\addr_reg[2]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h7B333321)) 
    \addr_reg[2]_i_36 
       (.I0(\addr_reg[2]_i_82_n_4 ),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(\addr_reg[2]_i_81_n_6 ),
        .I3(\addr_reg[2]_i_81_n_7 ),
        .I4(\addr_reg[2]_i_82_n_5 ),
        .O(\addr_reg[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \addr_reg[2]_i_37 
       (.I0(\addr_reg[2]_i_33_n_0 ),
        .I1(\addr_reg[2]_i_17_1 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_0 [1]),
        .I4(\vc_reg[3]_0 [1]),
        .I5(\addr_reg[2]_i_85_0 [0]),
        .O(\addr_reg[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \addr_reg[2]_i_38 
       (.I0(\addr_reg[2]_i_34_n_0 ),
        .I1(\addr_reg[2]_i_17_0 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_0 [0]),
        .I4(\vc_reg[3]_0 [0]),
        .I5(\addr_reg[2]_i_126_0 ),
        .O(\addr_reg[2]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h96666669)) 
    \addr_reg[2]_i_39 
       (.I0(\addr_reg[2]_i_35_n_0 ),
        .I1(\addr_reg[2]_i_17_2 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_43_n_7 ),
        .I4(\addr_reg[2]_i_81_n_5 ),
        .O(\addr_reg[2]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \addr_reg[2]_i_4 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(\addr_reg[4]_i_3_0 [0]),
        .O(\addr_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_40 
       (.I0(\addr_reg[2]_i_36_n_0 ),
        .I1(\addr_reg[2]_i_43_n_7 ),
        .I2(\addr_reg[2]_i_81_n_5 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_82_n_4 ),
        .I5(\addr_reg[2]_i_81_n_6 ),
        .O(\addr_reg[2]_i_40_n_0 ));
  CARRY4 \addr_reg[2]_i_41 
       (.CI(\addr_reg[2]_i_81_n_0 ),
        .CO({\NLW_addr_reg[2]_i_41_CO_UNCONNECTED [3],\addr_reg[2]_i_85_1 ,\NLW_addr_reg[2]_i_41_CO_UNCONNECTED [1],\addr_reg[2]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\addr_reg[2]_i_84_n_0 ,\addr_reg[2]_i_47_n_0 }),
        .O({\NLW_addr_reg[2]_i_41_O_UNCONNECTED [3:2],\addr_reg[2]_i_85_0 }),
        .S({1'b0,1'b1,1'b0,\addr_reg[2]_i_85_n_0 }));
  CARRY4 \addr_reg[2]_i_43 
       (.CI(\addr_reg[2]_i_82_n_0 ),
        .CO({\addr_reg[2]_i_43_n_0 ,\addr_reg[2]_i_43_n_1 ,\addr_reg[2]_i_43_n_2 ,\addr_reg[2]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({\vc_reg[3]_0 ,\addr_reg[2]_i_43_n_7 }),
        .S({\addr_reg[2]_i_90_n_0 ,\addr_reg[2]_i_91_n_0 ,\addr_reg[2]_i_92_n_0 ,\addr_reg[2]_i_93_n_0 }));
  CARRY4 \addr_reg[2]_i_44 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_44_n_0 ,\addr_reg[2]_i_44_n_1 ,\addr_reg[2]_i_44_n_2 ,\addr_reg[2]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_94_n_0 ,\addr_reg[2]_i_95_n_0 ,\addr_reg[2]_i_96_n_0 ,1'b0}),
        .O({\vc_reg[0]_0 ,\NLW_addr_reg[2]_i_44_O_UNCONNECTED [0]}),
        .S({\addr_reg[2]_i_97_n_0 ,\addr_reg[2]_i_98_n_0 ,\addr_reg[2]_i_99_n_0 ,\color_instance/addr1 [19]}));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_46 
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_46_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_47 
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_48 
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \addr_reg[2]_i_49 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \addr_reg[2]_i_5 
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(\addr_reg[2]_i_5_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \addr_reg[2]_i_50 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .O(\addr_reg[2]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h861E79E1)) 
    \addr_reg[2]_i_51 
       (.I0(drawY[6]),
        .I1(\addr_reg[2]_i_54_n_0 ),
        .I2(drawY[7]),
        .I3(drawY[8]),
        .I4(drawY[9]),
        .O(\addr_reg[2]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \addr_reg[2]_i_52 
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_105_n_0 ),
        .I4(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \addr_reg[2]_i_53 
       (.I0(\addr_reg[2]_i_50_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \addr_reg[2]_i_54 
       (.I0(drawY[5]),
        .I1(drawY[4]),
        .I2(drawY[3]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(drawY[2]),
        .O(\addr_reg[2]_i_54_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \addr_reg[2]_i_55 
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_55_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \addr_reg[2]_i_56 
       (.I0(\addr_reg[2]_i_105_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_56_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \addr_reg[2]_i_57 
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_57_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \addr_reg[2]_i_58 
       (.I0(\addr_reg[2]_i_104_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_58_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_59 
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(\addr_reg[2]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_6 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .O(\addr_reg[2]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_60 
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(\addr_reg[2]_i_56_n_0 ),
        .O(\addr_reg[2]_i_60_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_61 
       (.I0(\addr_reg[2]_i_105_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(\addr_reg[2]_i_57_n_0 ),
        .O(\addr_reg[2]_i_61_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \addr_reg[2]_i_62 
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_102_n_0 ),
        .I3(\addr_reg[2]_i_58_n_0 ),
        .O(\addr_reg[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h7DDDDDDD14444444)) 
    \addr_reg[2]_i_63 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[3]),
        .I2(drawY[2]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(\color_instance/addr1 [5]),
        .O(\addr_reg[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h54443DDD14447DDD)) 
    \addr_reg[2]_i_64 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[4]),
        .I5(drawY[3]),
        .O(\addr_reg[2]_i_64_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h3D547D14)) 
    \addr_reg[2]_i_65 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(drawY[3]),
        .I4(drawY[2]),
        .O(\addr_reg[2]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h695A5AA5)) 
    \addr_reg[2]_i_66 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .O(\addr_reg[2]_i_66_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_67 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_63_n_0 ),
        .O(\addr_reg[2]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_68 
       (.I0(\addr_reg[2]_i_64_n_0 ),
        .I1(\color_instance/addr1 [3]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\color_instance/addr1 [5]),
        .O(\addr_reg[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \addr_reg[2]_i_69 
       (.I0(\addr_reg[2]_i_65_n_0 ),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(\addr_reg[2]_i_28_n_0 ),
        .I5(\addr_reg[2]_i_104_n_0 ),
        .O(\addr_reg[2]_i_69_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h53AC936C)) 
    \addr_reg[2]_i_70 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(drawY[3]),
        .I4(drawY[2]),
        .O(\addr_reg[2]_i_70_n_0 ));
  CARRY4 \addr_reg[2]_i_71 
       (.CI(\addr_reg[2]_i_108_n_0 ),
        .CO({\addr_reg[2]_i_71_n_0 ,\addr_reg[2]_i_71_n_1 ,\addr_reg[2]_i_71_n_2 ,\addr_reg[2]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_109_n_0 ,\addr_reg[2]_i_110_n_0 ,\addr_reg[2]_i_111_n_0 ,\addr_reg[2]_i_112_n_0 }),
        .O(\NLW_addr_reg[2]_i_71_O_UNCONNECTED [3:0]),
        .S({\addr_reg[2]_i_113_n_0 ,\addr_reg[2]_i_114_n_0 ,\addr_reg[2]_i_115_n_0 ,\addr_reg[2]_i_116_n_0 }));
  LUT6 #(
    .INIT(64'hBEEB2E8B2E8B2882)) 
    \addr_reg[2]_i_72 
       (.I0(\addr_reg[2]_i_117_n_1 ),
        .I1(\addr_reg[2]_i_82_n_5 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_81_n_7 ),
        .I4(\addr_reg[2]_i_118_n_4 ),
        .I5(\addr_reg[2]_i_82_n_6 ),
        .O(\addr_reg[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hBEEB2E8B2E8B2882)) 
    \addr_reg[2]_i_73 
       (.I0(\addr_reg[2]_i_117_n_6 ),
        .I1(\addr_reg[2]_i_82_n_6 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_118_n_4 ),
        .I4(\addr_reg[2]_i_118_n_5 ),
        .I5(\vc[1]_i_1_n_0 ),
        .O(\addr_reg[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h8BBE2EEB822E288B)) 
    \addr_reg[2]_i_74 
       (.I0(\addr_reg[2]_i_117_n_7 ),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_118_n_5 ),
        .I5(\addr_reg[2]_i_118_n_6 ),
        .O(\addr_reg[2]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h8B2E8228)) 
    \addr_reg[2]_i_75 
       (.I0(\addr_reg[2]_i_119_n_4 ),
        .I1(drawY[0]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_118_n_6 ),
        .I4(\addr_reg[2]_i_118_n_7 ),
        .O(\addr_reg[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_76 
       (.I0(\addr_reg[2]_i_72_n_0 ),
        .I1(\addr_reg[2]_i_82_n_4 ),
        .I2(\addr_reg[2]_i_81_n_6 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_82_n_5 ),
        .I5(\addr_reg[2]_i_81_n_7 ),
        .O(\addr_reg[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \addr_reg[2]_i_77 
       (.I0(\addr_reg[2]_i_73_n_0 ),
        .I1(\addr_reg[2]_i_120_n_0 ),
        .I2(\addr_reg[2]_i_117_n_1 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(\addr_reg[2]_i_82_n_6 ),
        .I5(\addr_reg[2]_i_118_n_4 ),
        .O(\addr_reg[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \addr_reg[2]_i_78 
       (.I0(\addr_reg[2]_i_74_n_0 ),
        .I1(\addr_reg[2]_i_82_n_6 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_118_n_4 ),
        .I4(\addr_reg[2]_i_117_n_6 ),
        .I5(\addr_reg[2]_i_121_n_0 ),
        .O(\addr_reg[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \addr_reg[2]_i_79 
       (.I0(\addr_reg[2]_i_75_n_0 ),
        .I1(\addr_reg[2]_i_122_n_0 ),
        .I2(\addr_reg[2]_i_117_n_7 ),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_118_n_6 ),
        .O(\addr_reg[2]_i_79_n_0 ));
  CARRY4 \addr_reg[2]_i_81 
       (.CI(\addr_reg[2]_i_118_n_0 ),
        .CO({\addr_reg[2]_i_81_n_0 ,\addr_reg[2]_i_81_n_1 ,\addr_reg[2]_i_81_n_2 ,\addr_reg[2]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({\addr_reg[2]_i_126_0 ,\addr_reg[2]_i_81_n_5 ,\addr_reg[2]_i_81_n_6 ,\addr_reg[2]_i_81_n_7 }),
        .S({\addr_reg[2]_i_123_n_0 ,\addr_reg[2]_i_124_n_0 ,\addr_reg[2]_i_125_n_0 ,\addr_reg[2]_i_126_n_0 }));
  CARRY4 \addr_reg[2]_i_82 
       (.CI(1'b0),
        .CO({\addr_reg[2]_i_82_n_0 ,\addr_reg[2]_i_82_n_1 ,\addr_reg[2]_i_82_n_2 ,\addr_reg[2]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_127_n_0 ,\addr_reg[2]_i_128_n_0 ,\color_instance/addr1 [2],1'b0}),
        .O({\addr_reg[2]_i_82_n_4 ,\addr_reg[2]_i_82_n_5 ,\addr_reg[2]_i_82_n_6 ,\NLW_addr_reg[2]_i_82_O_UNCONNECTED [0]}),
        .S({\addr_reg[2]_i_130_n_0 ,\addr_reg[2]_i_131_n_0 ,\addr_reg[2]_i_132_n_0 ,\addr_reg[2]_i_133_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_84 
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(\addr_reg[2]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[2]_i_85 
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(\addr_reg[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA0000FFFF6AAA)) 
    \addr_reg[2]_i_86 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(\color_instance/addr1 [5]),
        .I5(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h055050509FF5F5F5)) 
    \addr_reg[2]_i_87 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(\addr_reg[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h0AA06FFA6FFA0AA0)) 
    \addr_reg[2]_i_88 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(drawY[5]),
        .I5(drawY[4]),
        .O(\addr_reg[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h5669966999966996)) 
    \addr_reg[2]_i_89 
       (.I0(drawY[5]),
        .I1(drawY[4]),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(drawY[2]),
        .I5(drawY[3]),
        .O(\addr_reg[2]_i_89_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_90 
       (.I0(\addr_reg[2]_i_104_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_106_n_0 ),
        .I3(\addr_reg[2]_i_86_n_0 ),
        .O(\addr_reg[2]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \addr_reg[2]_i_91 
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(\addr_reg[2]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \addr_reg[2]_i_92 
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(\addr_reg[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    \addr_reg[2]_i_93 
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(\addr_reg[2]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_94 
       (.I0(drawY[0]),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .O(\addr_reg[2]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_95 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\addr_reg[2]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_reg[2]_i_96 
       (.I0(drawY[0]),
        .O(\addr_reg[2]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \addr_reg[2]_i_97 
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(\addr_reg[2]_i_97_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \addr_reg[2]_i_98 
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .O(\addr_reg[2]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[2]_i_99 
       (.I0(drawY[0]),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .O(\addr_reg[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \addr_reg[4]_i_10 
       (.I0(drawY[5]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[3]),
        .I5(drawY[4]),
        .O(\addr_reg[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \addr_reg[4]_i_11 
       (.I0(drawX[4]),
        .I1(drawX[5]),
        .O(\addr_reg[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \addr_reg[4]_i_12 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .I5(drawY[5]),
        .O(\color_instance/addr1 [5]));
  LUT6 #(
    .INIT(64'h00000000AAA80000)) 
    \addr_reg[4]_i_2 
       (.I0(\color_instance/addr225_in ),
        .I1(drawX[7]),
        .I2(drawX[8]),
        .I3(\addr_reg[4]_i_5_n_0 ),
        .I4(\addr_reg[4]_i_6_n_0 ),
        .I5(drawX[9]),
        .O(addr0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_reg[4]_i_3 
       (.CI(\addr_reg[2]_i_1_n_0 ),
        .CO({\NLW_addr_reg[4]_i_3_CO_UNCONNECTED [3:1],\addr_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\color_instance/addr1 [4]}),
        .O({\NLW_addr_reg[4]_i_3_O_UNCONNECTED [3:2],\vc_reg[0]_3 }),
        .S({1'b0,1'b0,\addr_reg[4]_i_8_n_0 ,\addr_reg[4]_i_9_n_0 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \addr_reg[4]_i_4 
       (.I0(drawY[6]),
        .I1(drawY[9]),
        .I2(\addr_reg[4]_i_10_n_0 ),
        .I3(drawY[7]),
        .I4(drawY[8]),
        .O(\color_instance/addr225_in ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_reg[4]_i_5 
       (.I0(Q[2]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(drawX[6]),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\addr_reg[4]_i_11_n_0 ),
        .O(\addr_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077777FFF)) 
    \addr_reg[4]_i_6 
       (.I0(drawY[7]),
        .I1(drawY[8]),
        .I2(drawY[4]),
        .I3(drawY[5]),
        .I4(drawY[6]),
        .I5(drawY[9]),
        .O(\addr_reg[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \addr_reg[4]_i_7 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(\color_instance/addr1 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_reg[4]_i_8 
       (.I0(\color_instance/addr1 [5]),
        .I1(\addr_reg[4]_i_3_0 [2]),
        .O(\addr_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \addr_reg[4]_i_9 
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .I5(\addr_reg[4]_i_3_0 [1]),
        .O(\addr_reg[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hc[0]_i_1 
       (.I0(Q[0]),
        .O(hc[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \hc[0]_rep_i_1 
       (.I0(Q[0]),
        .O(\hc[0]_rep_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hc[0]_rep_i_1__0 
       (.I0(Q[0]),
        .O(\hc[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hc[1]_i_1 
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(\hc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hc[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(hc[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hc[3]_i_1 
       (.I0(Q[2]),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(drawX[3]),
        .O(hc[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hc[4]_i_1 
       (.I0(drawX[3]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .I3(Q[2]),
        .I4(drawX[4]),
        .O(hc[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA55515555)) 
    \hc[5]_i_1 
       (.I0(\hc[9]_i_2_n_0 ),
        .I1(drawX[8]),
        .I2(drawX[7]),
        .I3(drawX[6]),
        .I4(drawX[9]),
        .I5(drawX[5]),
        .O(hc[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \hc[6]_i_1 
       (.I0(drawX[5]),
        .I1(\hc[9]_i_2_n_0 ),
        .I2(drawX[6]),
        .O(hc[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \hc[7]_i_1 
       (.I0(drawX[6]),
        .I1(\hc[9]_i_2_n_0 ),
        .I2(drawX[5]),
        .I3(drawX[7]),
        .O(hc[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCC3CCCCCC4)) 
    \hc[8]_i_1 
       (.I0(drawX[9]),
        .I1(drawX[8]),
        .I2(drawX[5]),
        .I3(drawX[6]),
        .I4(drawX[7]),
        .I5(\hc[9]_i_2_n_0 ),
        .O(hc[8]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAA2)) 
    \hc[9]_i_1 
       (.I0(drawX[9]),
        .I1(drawX[8]),
        .I2(\hc[9]_i_2_n_0 ),
        .I3(drawX[5]),
        .I4(drawX[7]),
        .I5(drawX[6]),
        .O(hc[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hc[9]_i_2 
       (.I0(drawX[3]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(Q[2]),
        .I4(drawX[4]),
        .O(\hc[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "hc_reg[0]" *) 
  FDCE \hc_reg[0] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[0]),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "hc_reg[0]" *) 
  FDCE \hc_reg[0]_rep 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(\hc[0]_rep_i_1_n_0 ),
        .Q(\hc_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "hc_reg[0]" *) 
  FDCE \hc_reg[0]_rep__0 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(\hc[0]_rep_i_1__0_n_0 ),
        .Q(\hc_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "hc_reg[1]" *) 
  FDCE \hc_reg[1] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(\hc[1]_i_1_n_0 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "hc_reg[1]" *) 
  FDCE \hc_reg[1]_rep 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(\hc[1]_i_1_n_0 ),
        .Q(\hc_reg[1]_rep_n_0 ));
  FDCE \hc_reg[2] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[2]),
        .Q(Q[2]));
  FDCE \hc_reg[3] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[3]),
        .Q(drawX[3]));
  FDCE \hc_reg[4] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[4]),
        .Q(drawX[4]));
  FDCE \hc_reg[5] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[5]),
        .Q(drawX[5]));
  FDCE \hc_reg[6] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[6]),
        .Q(drawX[6]));
  FDCE \hc_reg[7] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[7]),
        .Q(drawX[7]));
  FDCE \hc_reg[8] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[8]),
        .Q(drawX[8]));
  FDCE \hc_reg[9] 
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hc[9]),
        .Q(drawX[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF81FFFFFF)) 
    hs_i_1
       (.I0(drawX[5]),
        .I1(drawX[6]),
        .I2(hs_i_2_n_0),
        .I3(drawX[7]),
        .I4(drawX[9]),
        .I5(drawX[8]),
        .O(hs_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    hs_i_2
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(Q[2]),
        .O(hs_i_2_n_0));
  FDCE hs_reg
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(hs_i_1_n_0),
        .Q(hsync));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \text_addr_reg[0]_i_1 
       (.I0(text_blk123_out),
        .I1(text_blk118_out),
        .I2(drawY[0]),
        .O(D[0]));
  MUXF7 \text_addr_reg[10]_i_1 
       (.I0(\text_addr_reg[10]_i_4_n_0 ),
        .I1(\color_instance/p_6_out [6]),
        .O(D[10]),
        .S(text_blk123_out));
  LUT6 #(
    .INIT(64'hFDDDFDDDFDDDDDDD)) 
    \text_addr_reg[10]_i_10 
       (.I0(\text_addr_reg[10]_i_25_n_0 ),
        .I1(\text_addr_reg[10]_i_26_n_0 ),
        .I2(drawY[4]),
        .I3(drawY[3]),
        .I4(drawY[2]),
        .I5(drawY[1]),
        .O(\text_addr_reg[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008888888)) 
    \text_addr_reg[10]_i_11 
       (.I0(\text_addr_reg[10]_i_27_n_0 ),
        .I1(drawX[9]),
        .I2(Q[2]),
        .I3(drawX[3]),
        .I4(\addr_reg[4]_i_11_n_0 ),
        .I5(\text_addr_reg[10]_i_28_n_0 ),
        .O(text_blk11_out));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \text_addr_reg[10]_i_12 
       (.I0(\text_addr_reg[10]_i_18_n_0 ),
        .I1(\text_addr_reg[10]_i_29_n_0 ),
        .I2(\addr_reg[4]_i_11_n_0 ),
        .I3(drawX[8]),
        .I4(drawX[9]),
        .I5(\color_instance/text_blk3 ),
        .O(text_blk0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \text_addr_reg[10]_i_13 
       (.I0(\color_instance/text_blk17_out ),
        .I1(text_blk14_out),
        .I2(\color_instance/text_blk110_out ),
        .O(\text_addr_reg[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDDDDFFF)) 
    \text_addr_reg[10]_i_14 
       (.I0(drawX[8]),
        .I1(drawX[9]),
        .I2(\text_blk_reg[6]_i_9_n_0 ),
        .I3(drawX[5]),
        .I4(drawX[6]),
        .I5(drawX[7]),
        .O(\text_addr_reg[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFBFFFFFF)) 
    \text_addr_reg[10]_i_15 
       (.I0(drawX[9]),
        .I1(drawX[8]),
        .I2(drawX[7]),
        .I3(drawX[6]),
        .I4(drawX[5]),
        .I5(\text_blk_reg[6]_i_9_n_0 ),
        .O(\text_addr_reg[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFBFFFFFF)) 
    \text_addr_reg[10]_i_16 
       (.I0(drawX[9]),
        .I1(drawX[8]),
        .I2(drawX[7]),
        .I3(\text_blk_reg[6]_i_9_n_0 ),
        .I4(drawX[5]),
        .I5(drawX[6]),
        .O(\text_addr_reg[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \text_addr_reg[10]_i_17 
       (.I0(drawY[8]),
        .I1(drawY[7]),
        .I2(\text_addr_reg[10]_i_30_n_0 ),
        .I3(drawY[5]),
        .I4(drawY[9]),
        .O(\color_instance/text_blk316_in ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \text_addr_reg[10]_i_18 
       (.I0(drawX[6]),
        .I1(drawX[7]),
        .O(\text_addr_reg[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \text_addr_reg[10]_i_19 
       (.I0(\text_addr_reg[10]_i_28_n_0 ),
        .I1(drawX[9]),
        .I2(drawY[8]),
        .I3(drawY[9]),
        .I4(\text_addr_reg[10]_i_31_n_0 ),
        .I5(drawY[7]),
        .O(\text_addr_reg[10]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \text_addr_reg[10]_i_2 
       (.I0(text_blk118_out),
        .I1(text_blk113_out),
        .I2(text_blk123_out),
        .I3(addr0),
        .O(E));
  LUT6 #(
    .INIT(64'h5555555555577777)) 
    \text_addr_reg[10]_i_20 
       (.I0(\color_instance/text_blk29_in ),
        .I1(drawY[9]),
        .I2(drawY[6]),
        .I3(\text_addr_reg[10]_i_33_n_0 ),
        .I4(drawY[7]),
        .I5(drawY[8]),
        .O(\text_addr_reg[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h777F7F7F7F7F7F7F)) 
    \text_addr_reg[10]_i_21 
       (.I0(drawY[4]),
        .I1(drawY[5]),
        .I2(drawY[3]),
        .I3(drawY[2]),
        .I4(drawY[1]),
        .I5(drawY[0]),
        .O(\text_addr_reg[10]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \text_addr_reg[10]_i_22 
       (.I0(drawY[8]),
        .I1(drawY[9]),
        .O(\text_addr_reg[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h11111115FFFFFFFF)) 
    \text_addr_reg[10]_i_23 
       (.I0(\text_addr_reg[10]_i_34_n_0 ),
        .I1(drawX[6]),
        .I2(drawX[4]),
        .I3(drawX[5]),
        .I4(\text_addr_reg[10]_i_35_n_0 ),
        .I5(drawX[9]),
        .O(\color_instance/text_blk3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \text_addr_reg[10]_i_24 
       (.I0(drawX[5]),
        .I1(drawX[4]),
        .I2(Q[2]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(drawX[3]),
        .O(\text_addr_reg[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555FF7F)) 
    \text_addr_reg[10]_i_25 
       (.I0(drawX[8]),
        .I1(drawX[5]),
        .I2(drawX[6]),
        .I3(\text_addr_reg[10]_i_36_n_0 ),
        .I4(drawX[7]),
        .I5(drawX[9]),
        .O(\text_addr_reg[10]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \text_addr_reg[10]_i_26 
       (.I0(drawY[5]),
        .I1(drawY[8]),
        .I2(drawY[9]),
        .I3(drawY[6]),
        .I4(drawY[7]),
        .O(\text_addr_reg[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAAA)) 
    \text_addr_reg[10]_i_27 
       (.I0(\text_addr_reg[10]_i_18_n_0 ),
        .I1(drawX[4]),
        .I2(drawX[3]),
        .I3(Q[2]),
        .I4(drawX[5]),
        .I5(drawX[8]),
        .O(\text_addr_reg[10]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \text_addr_reg[10]_i_28 
       (.I0(drawX[6]),
        .I1(drawX[7]),
        .I2(drawX[8]),
        .O(\text_addr_reg[10]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \text_addr_reg[10]_i_29 
       (.I0(Q[2]),
        .I1(drawX[3]),
        .O(\text_addr_reg[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \text_addr_reg[10]_i_3 
       (.I0(drawY[5]),
        .I1(drawY[6]),
        .I2(drawY[4]),
        .I3(\text_addr_reg[10]_i_8_n_0 ),
        .I4(\color_instance/text_blk322_in ),
        .I5(\text_addr_reg[10]_i_10_n_0 ),
        .O(text_blk123_out));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \text_addr_reg[10]_i_30 
       (.I0(drawY[6]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[3]),
        .I5(drawY[4]),
        .O(\text_addr_reg[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \text_addr_reg[10]_i_31 
       (.I0(drawY[5]),
        .I1(drawY[3]),
        .I2(drawY[4]),
        .I3(\text_addr_reg[10]_i_37_n_0 ),
        .I4(drawY[0]),
        .I5(drawY[6]),
        .O(\text_addr_reg[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \text_addr_reg[10]_i_32 
       (.I0(drawX[9]),
        .I1(\text_addr_reg[10]_i_18_n_0 ),
        .I2(Q[2]),
        .I3(\text_addr_reg[10]_i_38_n_0 ),
        .I4(drawX[8]),
        .I5(drawX[5]),
        .O(\color_instance/text_blk29_in ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \text_addr_reg[10]_i_33 
       (.I0(drawY[5]),
        .I1(drawY[4]),
        .I2(drawY[2]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[3]),
        .O(\text_addr_reg[10]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \text_addr_reg[10]_i_34 
       (.I0(drawX[8]),
        .I1(drawX[7]),
        .O(\text_addr_reg[10]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \text_addr_reg[10]_i_35 
       (.I0(Q[2]),
        .I1(drawX[3]),
        .O(\text_addr_reg[10]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0000007F)) 
    \text_addr_reg[10]_i_36 
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[4]),
        .I4(drawX[3]),
        .O(\text_addr_reg[10]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \text_addr_reg[10]_i_37 
       (.I0(drawY[1]),
        .I1(drawY[2]),
        .O(\text_addr_reg[10]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \text_addr_reg[10]_i_38 
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .O(\text_addr_reg[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hCC44CC44CC44CF44)) 
    \text_addr_reg[10]_i_4 
       (.I0(\text_addr_reg[9]_i_3_n_0 ),
        .I1(text_blk118_out),
        .I2(text_blk11_out),
        .I3(\text_addr_reg[10]_i_1_0 [6]),
        .I4(text_blk0),
        .I5(\text_addr_reg[10]_i_13_n_0 ),
        .O(\text_addr_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1055)) 
    \text_addr_reg[10]_i_5 
       (.I0(\text_addr_reg[10]_i_14_n_0 ),
        .I1(\text_addr_reg[10]_i_15_n_0 ),
        .I2(\text_blk_reg[6]_i_5_n_0 ),
        .I3(\text_blk_reg[6]_i_4_n_0 ),
        .I4(\text_addr_reg[10]_i_1_0 [6]),
        .I5(\text_addr_reg[10]_i_16_n_0 ),
        .O(\color_instance/p_6_out [6]));
  LUT6 #(
    .INIT(64'h0000000088888880)) 
    \text_addr_reg[10]_i_6 
       (.I0(\color_instance/text_blk316_in ),
        .I1(drawX[9]),
        .I2(drawX[8]),
        .I3(drawX[5]),
        .I4(\text_addr_reg[10]_i_18_n_0 ),
        .I5(\text_addr_reg[10]_i_19_n_0 ),
        .O(text_blk118_out));
  LUT6 #(
    .INIT(64'h0000115100000000)) 
    \text_addr_reg[10]_i_7 
       (.I0(\text_addr_reg[10]_i_20_n_0 ),
        .I1(drawY[7]),
        .I2(\text_addr_reg[10]_i_21_n_0 ),
        .I3(drawY[6]),
        .I4(\text_addr_reg[10]_i_22_n_0 ),
        .I5(\color_instance/text_blk3 ),
        .O(text_blk113_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    \text_addr_reg[10]_i_8 
       (.I0(drawY[8]),
        .I1(drawY[7]),
        .I2(drawY[3]),
        .I3(drawY[1]),
        .I4(drawY[2]),
        .I5(drawY[9]),
        .O(\text_addr_reg[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \text_addr_reg[10]_i_9 
       (.I0(drawX[9]),
        .I1(drawX[6]),
        .I2(\text_addr_reg[10]_i_24_n_0 ),
        .I3(drawX[7]),
        .I4(drawX[8]),
        .O(\color_instance/text_blk322_in ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h40BF)) 
    \text_addr_reg[1]_i_1 
       (.I0(text_blk123_out),
        .I1(drawY[0]),
        .I2(text_blk118_out),
        .I3(drawY[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFA4505BA)) 
    \text_addr_reg[2]_i_1 
       (.I0(text_blk123_out),
        .I1(drawY[0]),
        .I2(text_blk118_out),
        .I3(drawY[1]),
        .I4(drawY[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h555050EAAAAFAF15)) 
    \text_addr_reg[3]_i_1 
       (.I0(text_blk123_out),
        .I1(drawY[0]),
        .I2(text_blk118_out),
        .I3(drawY[2]),
        .I4(drawY[1]),
        .I5(drawY[3]),
        .O(D[3]));
  MUXF7 \text_addr_reg[4]_i_1 
       (.I0(\text_addr_reg[4]_i_2_n_0 ),
        .I1(\color_instance/p_6_out [0]),
        .O(D[4]),
        .S(text_blk123_out));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \text_addr_reg[4]_i_2 
       (.I0(\text_addr_reg[10]_i_1_0 [0]),
        .I1(\text_addr_reg[9]_i_3_n_0 ),
        .I2(drawX[3]),
        .I3(drawX[4]),
        .I4(text_blk118_out),
        .I5(\text_addr_reg[4]_i_4_n_0 ),
        .O(\text_addr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1055)) 
    \text_addr_reg[4]_i_3 
       (.I0(\text_addr_reg[10]_i_14_n_0 ),
        .I1(\text_addr_reg[10]_i_15_n_0 ),
        .I2(\text_blk_reg[6]_i_5_n_0 ),
        .I3(\text_blk_reg[6]_i_4_n_0 ),
        .I4(\text_addr_reg[10]_i_1_0 [0]),
        .I5(\text_addr_reg[10]_i_16_n_0 ),
        .O(\color_instance/p_6_out [0]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \text_addr_reg[4]_i_4 
       (.I0(\text_addr_reg[4]_i_2_0 ),
        .I1(\text_addr_reg[10]_i_13_n_0 ),
        .I2(\text_blk_reg[3]_i_1_0 [0]),
        .I3(\color_instance/text_blk17_out ),
        .I4(\color_instance/text_blk110_out ),
        .I5(\text_blk_reg[3]_i_1_1 [0]),
        .O(\text_addr_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \text_addr_reg[5]_i_1 
       (.I0(\color_instance/p_6_out [1]),
        .I1(text_blk123_out),
        .I2(\text_addr_reg[9]_i_3_n_0 ),
        .I3(\text_addr_reg[10]_i_1_0 [1]),
        .I4(text_blk118_out),
        .I5(\text_addr_reg[5]_i_3_n_0 ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \text_addr_reg[5]_i_2 
       (.I0(\text_addr_reg[10]_i_1_0 [1]),
        .I1(\text_addr_reg[10]_i_14_n_0 ),
        .I2(\text_addr_reg[5]_i_4_n_0 ),
        .O(\color_instance/p_6_out [1]));
  LUT6 #(
    .INIT(64'hFFFEFF3200FE0032)) 
    \text_addr_reg[5]_i_3 
       (.I0(\text_addr_reg[5]_i_5_n_0 ),
        .I1(\color_instance/text_blk17_out ),
        .I2(text_blk14_out),
        .I3(\color_instance/text_blk110_out ),
        .I4(\text_blk_reg[3]_i_1_0 [1]),
        .I5(\text_blk_reg[3]_i_1_1 [1]),
        .O(\text_addr_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7B080B0B3B0B3)) 
    \text_addr_reg[5]_i_4 
       (.I0(\text_addr_reg[10]_i_15_n_0 ),
        .I1(\text_blk_reg[6]_i_4_n_0 ),
        .I2(\text_addr_reg[10]_i_1_0 [1]),
        .I3(\text_addr_reg[10]_i_16_n_0 ),
        .I4(\text_blk_reg[6]_i_5_n_0 ),
        .I5(\color_instance/Red6 [3]),
        .O(\text_addr_reg[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \text_addr_reg[5]_i_5 
       (.I0(text_blk0),
        .I1(\text_addr_reg[5]_i_3_0 ),
        .I2(\text_addr_reg[10]_i_1_0 [1]),
        .I3(text_blk11_out),
        .I4(\text_blk_reg[1]_i_1_0 ),
        .O(\text_addr_reg[5]_i_5_n_0 ));
  MUXF7 \text_addr_reg[6]_i_1 
       (.I0(\text_addr_reg[6]_i_2_n_0 ),
        .I1(\color_instance/p_6_out [2]),
        .O(D[6]),
        .S(text_blk123_out));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \text_addr_reg[6]_i_2 
       (.I0(\text_addr_reg[10]_i_1_0 [2]),
        .I1(\text_addr_reg[9]_i_3_n_0 ),
        .I2(drawX[4]),
        .I3(drawX[3]),
        .I4(text_blk118_out),
        .I5(\text_addr_reg[6]_i_4_n_0 ),
        .O(\text_addr_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1055)) 
    \text_addr_reg[6]_i_3 
       (.I0(\text_addr_reg[10]_i_14_n_0 ),
        .I1(\text_addr_reg[10]_i_15_n_0 ),
        .I2(\text_blk_reg[2]_i_4_n_0 ),
        .I3(\text_blk_reg[6]_i_4_n_0 ),
        .I4(\text_addr_reg[10]_i_1_0 [2]),
        .I5(\text_addr_reg[10]_i_16_n_0 ),
        .O(\color_instance/p_6_out [2]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \text_addr_reg[6]_i_4 
       (.I0(\text_addr_reg[6]_i_2_0 ),
        .I1(\text_addr_reg[10]_i_13_n_0 ),
        .I2(\text_blk_reg[3]_i_1_0 [2]),
        .I3(\color_instance/text_blk17_out ),
        .I4(\color_instance/text_blk110_out ),
        .I5(\text_blk_reg[3]_i_1_1 [2]),
        .O(\text_addr_reg[6]_i_4_n_0 ));
  MUXF7 \text_addr_reg[7]_i_1 
       (.I0(\text_addr_reg[7]_i_2_n_0 ),
        .I1(\color_instance/p_6_out [3]),
        .O(D[7]),
        .S(text_blk123_out));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \text_addr_reg[7]_i_2 
       (.I0(\text_addr_reg[10]_i_1_0 [3]),
        .I1(\text_addr_reg[9]_i_3_n_0 ),
        .I2(drawX[3]),
        .I3(drawX[4]),
        .I4(text_blk118_out),
        .I5(\text_addr_reg[7]_i_4_n_0 ),
        .O(\text_addr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEF00EF05FF10FA10)) 
    \text_addr_reg[7]_i_3 
       (.I0(\text_addr_reg[10]_i_14_n_0 ),
        .I1(\text_addr_reg[10]_i_15_n_0 ),
        .I2(\text_blk_reg[6]_i_4_n_0 ),
        .I3(\text_addr_reg[10]_i_1_0 [3]),
        .I4(\text_addr_reg[10]_i_16_n_0 ),
        .I5(\text_addr_reg[7]_i_5_n_0 ),
        .O(\color_instance/p_6_out [3]));
  LUT6 #(
    .INIT(64'hFFFEFF3200FE0032)) 
    \text_addr_reg[7]_i_4 
       (.I0(\text_addr_reg[7]_i_6_n_0 ),
        .I1(\color_instance/text_blk17_out ),
        .I2(text_blk14_out),
        .I3(\color_instance/text_blk110_out ),
        .I4(\text_blk_reg[3]_i_1_0 [3]),
        .I5(\text_blk_reg[3]_i_1_1 [3]),
        .O(\text_addr_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hEAAABFFF)) 
    \text_addr_reg[7]_i_5 
       (.I0(drawX[4]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .I3(Q[2]),
        .I4(drawX[3]),
        .O(\text_addr_reg[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3022)) 
    \text_addr_reg[7]_i_6 
       (.I0(\text_addr_reg[10]_i_1_0 [3]),
        .I1(text_blk11_out),
        .I2(\text_addr_reg[7]_i_4_0 ),
        .I3(text_blk0),
        .O(\text_addr_reg[7]_i_6_n_0 ));
  MUXF7 \text_addr_reg[8]_i_1 
       (.I0(\text_addr_reg[8]_i_2_n_0 ),
        .I1(\color_instance/p_6_out [4]),
        .O(D[8]),
        .S(text_blk123_out));
  LUT6 #(
    .INIT(64'h888BFFFF888B0000)) 
    \text_addr_reg[8]_i_2 
       (.I0(\text_addr_reg[10]_i_1_0 [4]),
        .I1(\text_addr_reg[9]_i_3_n_0 ),
        .I2(drawX[4]),
        .I3(drawX[3]),
        .I4(text_blk118_out),
        .I5(\text_addr_reg[8]_i_4_n_0 ),
        .O(\text_addr_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEAA10001000)) 
    \text_addr_reg[8]_i_3 
       (.I0(\text_addr_reg[10]_i_14_n_0 ),
        .I1(\text_addr_reg[10]_i_15_n_0 ),
        .I2(\text_blk_reg[2]_i_4_n_0 ),
        .I3(\text_blk_reg[6]_i_4_n_0 ),
        .I4(\text_addr_reg[10]_i_16_n_0 ),
        .I5(\text_addr_reg[10]_i_1_0 [4]),
        .O(\color_instance/p_6_out [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \text_addr_reg[8]_i_4 
       (.I0(text_blk0),
        .I1(\text_addr_reg[10]_i_1_0 [4]),
        .I2(text_blk11_out),
        .I3(\color_instance/text_blk17_out ),
        .I4(text_blk14_out),
        .I5(\color_instance/text_blk110_out ),
        .O(\text_addr_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \text_addr_reg[9]_i_1 
       (.I0(\color_instance/p_6_out [5]),
        .I1(text_blk123_out),
        .I2(\text_addr_reg[9]_i_3_n_0 ),
        .I3(\text_addr_reg[10]_i_1_0 [5]),
        .I4(text_blk118_out),
        .I5(\text_addr_reg[9]_i_4_n_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hEFEA0000)) 
    \text_addr_reg[9]_i_2 
       (.I0(\text_addr_reg[10]_i_14_n_0 ),
        .I1(\text_addr_reg[10]_i_15_n_0 ),
        .I2(\text_blk_reg[6]_i_4_n_0 ),
        .I3(\text_addr_reg[10]_i_16_n_0 ),
        .I4(\text_addr_reg[10]_i_1_0 [5]),
        .O(\color_instance/p_6_out [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \text_addr_reg[9]_i_3 
       (.I0(drawX[9]),
        .I1(drawX[6]),
        .I2(drawX[5]),
        .I3(drawX[8]),
        .I4(drawX[7]),
        .O(\text_addr_reg[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \text_addr_reg[9]_i_4 
       (.I0(text_blk0),
        .I1(\text_addr_reg[10]_i_1_0 [5]),
        .I2(text_blk11_out),
        .I3(\color_instance/text_blk17_out ),
        .I4(text_blk14_out),
        .I5(\color_instance/text_blk110_out ),
        .O(\text_addr_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008080888)) 
    \text_addr_reg[9]_i_5 
       (.I0(\text_addr_reg[9]_i_8_n_0 ),
        .I1(drawX[9]),
        .I2(drawX[5]),
        .I3(drawX[4]),
        .I4(\text_addr_reg[10]_i_29_n_0 ),
        .I5(\text_addr_reg[10]_i_28_n_0 ),
        .O(\color_instance/text_blk17_out ));
  LUT6 #(
    .INIT(64'h0000000000088888)) 
    \text_addr_reg[9]_i_6 
       (.I0(\text_addr_reg[9]_i_9_n_0 ),
        .I1(drawX[9]),
        .I2(Q[2]),
        .I3(drawX[3]),
        .I4(\addr_reg[4]_i_11_n_0 ),
        .I5(\text_addr_reg[10]_i_28_n_0 ),
        .O(text_blk14_out));
  LUT6 #(
    .INIT(64'h22222222222AAAAA)) 
    \text_addr_reg[9]_i_7 
       (.I0(\color_instance/text_blk29_in ),
        .I1(drawX[9]),
        .I2(Q[2]),
        .I3(\text_blk_reg[0]_i_4_n_0 ),
        .I4(drawX[5]),
        .I5(\text_addr_reg[10]_i_28_n_0 ),
        .O(\color_instance/text_blk110_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \text_addr_reg[9]_i_8 
       (.I0(\text_addr_reg[10]_i_18_n_0 ),
        .I1(drawX[5]),
        .I2(drawX[4]),
        .I3(Q[2]),
        .I4(drawX[3]),
        .I5(drawX[8]),
        .O(\text_addr_reg[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
    \text_addr_reg[9]_i_9 
       (.I0(\text_addr_reg[10]_i_18_n_0 ),
        .I1(drawX[5]),
        .I2(drawX[4]),
        .I3(drawX[3]),
        .I4(Q[2]),
        .I5(drawX[8]),
        .O(\text_addr_reg[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBA00BAFFBA)) 
    \text_blk_reg[0]_i_1 
       (.I0(\text_blk_reg[0]_i_2_n_0 ),
        .I1(\text_blk_reg[6]_i_3_n_0 ),
        .I2(\text_blk_reg[0] ),
        .I3(text_blk123_out),
        .I4(\text_blk_reg[6]_i_4_n_0 ),
        .I5(\text_blk_reg[6]_i_5_n_0 ),
        .O(\hc_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \text_blk_reg[0]_i_2 
       (.I0(\text_blk_reg[0]_i_4_n_0 ),
        .I1(\text_blk_reg[3]_i_1_0 [0]),
        .I2(\text_blk_reg[3]_i_1_1 [0]),
        .I3(text_blk118_out),
        .I4(\color_instance/text_blk17_out ),
        .I5(\color_instance/text_blk110_out ),
        .O(\text_blk_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \text_blk_reg[0]_i_4 
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .O(\text_blk_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFE0E0E0EFEFE0EFE)) 
    \text_blk_reg[1]_i_1 
       (.I0(\text_blk_reg[1]_i_2_n_0 ),
        .I1(\text_blk_reg[1]_i_3_n_0 ),
        .I2(text_blk123_out),
        .I3(\color_instance/Red6 [3]),
        .I4(\text_blk_reg[6]_i_5_n_0 ),
        .I5(\text_blk_reg[6]_i_4_n_0 ),
        .O(\hc_reg[9]_0 [1]));
  LUT5 #(
    .INIT(32'h0A0A0C00)) 
    \text_blk_reg[1]_i_2 
       (.I0(\text_blk_reg[3]_i_1_1 [1]),
        .I1(\text_blk_reg[3]_i_1_0 [1]),
        .I2(text_blk118_out),
        .I3(\color_instance/text_blk17_out ),
        .I4(\color_instance/text_blk110_out ),
        .O(\text_blk_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FAEE)) 
    \text_blk_reg[1]_i_3 
       (.I0(text_blk14_out),
        .I1(\text_addr_reg[5]_i_3_0 ),
        .I2(\text_blk_reg[1]_i_1_0 ),
        .I3(text_blk11_out),
        .I4(\text_blk_reg[6]_i_3_n_0 ),
        .O(\text_blk_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8FFD800D8FFD8)) 
    \text_blk_reg[2]_i_1 
       (.I0(\text_blk_reg[6]_i_3_n_0 ),
        .I1(\text_blk_reg[2]_i_2_n_0 ),
        .I2(\text_blk_reg[2] ),
        .I3(text_blk123_out),
        .I4(\text_blk_reg[6]_i_4_n_0 ),
        .I5(\text_blk_reg[2]_i_4_n_0 ),
        .O(\hc_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'hFFF800F8FFF8FFF8)) 
    \text_blk_reg[2]_i_2 
       (.I0(\color_instance/text_blk110_out ),
        .I1(\text_blk_reg[3]_i_1_1 [2]),
        .I2(\text_blk_reg[2]_i_5_n_0 ),
        .I3(text_blk118_out),
        .I4(drawX[4]),
        .I5(drawX[3]),
        .O(\text_blk_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h42222222)) 
    \text_blk_reg[2]_i_4 
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(Q[2]),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .O(\text_blk_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \text_blk_reg[2]_i_5 
       (.I0(\color_instance/text_blk17_out ),
        .I1(\text_blk_reg[3]_i_1_0 [2]),
        .I2(\color_instance/text_blk110_out ),
        .O(\text_blk_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE0E0E0E0EFEFEFE)) 
    \text_blk_reg[3]_i_1 
       (.I0(\text_blk_reg[3]_i_2_n_0 ),
        .I1(\text_blk_reg[3]_i_3_n_0 ),
        .I2(text_blk123_out),
        .I3(\color_instance/Red6 [3]),
        .I4(\text_blk_reg[6]_i_5_n_0 ),
        .I5(\text_blk_reg[6]_i_4_n_0 ),
        .O(\hc_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \text_blk_reg[3]_i_2 
       (.I0(\color_instance/p_1_out ),
        .I1(\text_blk_reg[3]_i_1_0 [3]),
        .I2(\text_blk_reg[3]_i_1_1 [3]),
        .I3(text_blk118_out),
        .I4(\color_instance/text_blk17_out ),
        .I5(\color_instance/text_blk110_out ),
        .O(\text_blk_reg[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00BA)) 
    \text_blk_reg[3]_i_3 
       (.I0(text_blk14_out),
        .I1(text_blk11_out),
        .I2(\text_addr_reg[7]_i_4_0 ),
        .I3(\text_blk_reg[6]_i_3_n_0 ),
        .O(\text_blk_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \text_blk_reg[3]_i_4 
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .O(\color_instance/p_1_out ));
  LUT6 #(
    .INIT(64'h3131FD3131313131)) 
    \text_blk_reg[4]_i_1 
       (.I0(\text_blk_reg[6]_i_3_n_0 ),
        .I1(text_blk123_out),
        .I2(\text_blk_reg[4]_i_2_n_0 ),
        .I3(\text_blk_reg[6]_i_5_n_0 ),
        .I4(\color_instance/Red6 [3]),
        .I5(\text_blk_reg[6]_i_4_n_0 ),
        .O(\hc_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h1F1F1F10)) 
    \text_blk_reg[4]_i_2 
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(text_blk118_out),
        .I3(\color_instance/text_blk17_out ),
        .I4(\color_instance/text_blk110_out ),
        .O(\text_blk_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \text_blk_reg[4]_i_3 
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(\color_instance/Red6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \text_blk_reg[5]_i_1 
       (.I0(text_blk123_out),
        .I1(text_blk118_out),
        .O(\hc_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF8F808F8)) 
    \text_blk_reg[6]_i_1 
       (.I0(text_blk118_out),
        .I1(\text_blk_reg[6]_i_3_n_0 ),
        .I2(text_blk123_out),
        .I3(\text_blk_reg[6]_i_4_n_0 ),
        .I4(\text_blk_reg[6]_i_5_n_0 ),
        .O(\hc_reg[9]_0 [6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \text_blk_reg[6]_i_2 
       (.I0(\text_blk_reg[6]_i_6_n_0 ),
        .I1(text_blk118_out),
        .I2(\text_blk_reg[6]_i_7_n_0 ),
        .I3(text_blk123_out),
        .I4(\text_blk_reg[6]_i_8_n_0 ),
        .I5(addr0),
        .O(\hc_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \text_blk_reg[6]_i_3 
       (.I0(\color_instance/text_blk110_out ),
        .I1(\color_instance/text_blk17_out ),
        .I2(text_blk118_out),
        .O(\text_blk_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001555FFFFEAAA)) 
    \text_blk_reg[6]_i_4 
       (.I0(drawX[4]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(Q[2]),
        .I4(drawX[3]),
        .I5(drawX[5]),
        .O(\text_blk_reg[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h1555EAAA)) 
    \text_blk_reg[6]_i_5 
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[0]_rep_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(drawX[4]),
        .O(\text_blk_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \text_blk_reg[6]_i_6 
       (.I0(text_blk113_out),
        .I1(\color_instance/text_blk17_out ),
        .I2(text_blk0),
        .I3(text_blk11_out),
        .I4(text_blk14_out),
        .I5(\color_instance/text_blk110_out ),
        .O(\text_blk_reg[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \text_blk_reg[6]_i_7 
       (.I0(drawX[6]),
        .I1(drawX[5]),
        .I2(drawX[9]),
        .I3(drawX[8]),
        .I4(drawX[7]),
        .O(\text_blk_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000144400000000)) 
    \text_blk_reg[6]_i_8 
       (.I0(drawX[7]),
        .I1(drawX[6]),
        .I2(drawX[5]),
        .I3(\text_blk_reg[6]_i_9_n_0 ),
        .I4(drawX[9]),
        .I5(drawX[8]),
        .O(\text_blk_reg[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \text_blk_reg[6]_i_9 
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(drawX[4]),
        .O(\text_blk_reg[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00FF00BF)) 
    \vc[0]_i_1 
       (.I0(\vc[3]_i_2_n_0 ),
        .I1(drawY[3]),
        .I2(drawY[2]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .O(\vc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vc[1]_i_1 
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(\vc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h33CCCCC4)) 
    \vc[2]_i_1 
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(\vc[3]_i_2_n_0 ),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .O(\vc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h66CCCCC4)) 
    \vc[3]_i_1 
       (.I0(drawY[2]),
        .I1(drawY[3]),
        .I2(\vc[3]_i_2_n_0 ),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .O(\vc[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \vc[3]_i_2 
       (.I0(drawY[5]),
        .I1(drawY[6]),
        .I2(drawY[8]),
        .I3(drawY[7]),
        .I4(drawY[4]),
        .I5(drawY[9]),
        .O(\vc[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vc[4]_i_1 
       (.I0(drawY[2]),
        .I1(drawY[3]),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(drawY[4]),
        .O(\vc[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \vc[5]_i_1 
       (.I0(drawY[4]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(drawY[3]),
        .I4(drawY[2]),
        .I5(drawY[5]),
        .O(\vc[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \vc[6]_i_1 
       (.I0(drawY[5]),
        .I1(\vc[8]_i_2_n_0 ),
        .I2(drawY[6]),
        .O(\vc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \vc[7]_i_1 
       (.I0(drawY[5]),
        .I1(drawY[6]),
        .I2(\vc[8]_i_2_n_0 ),
        .I3(drawY[7]),
        .O(\vc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \vc[8]_i_1 
       (.I0(drawY[6]),
        .I1(drawY[5]),
        .I2(drawY[7]),
        .I3(\vc[8]_i_2_n_0 ),
        .I4(drawY[8]),
        .O(\vc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vc[8]_i_2 
       (.I0(drawY[2]),
        .I1(drawY[3]),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .I4(drawY[4]),
        .O(\vc[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \vc[9]_i_1 
       (.I0(drawX[5]),
        .I1(drawX[9]),
        .I2(drawX[6]),
        .I3(drawX[7]),
        .I4(drawX[8]),
        .I5(\hc[9]_i_2_n_0 ),
        .O(vc));
  LUT6 #(
    .INIT(64'hBFAAFFAAFFAABFAA)) 
    \vc[9]_i_2 
       (.I0(\vc[9]_i_3_n_0 ),
        .I1(drawY[3]),
        .I2(drawY[2]),
        .I3(drawY[9]),
        .I4(drawY[0]),
        .I5(drawY[1]),
        .O(\vc[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0505CCCC0505)) 
    \vc[9]_i_3 
       (.I0(\vc[8]_i_2_n_0 ),
        .I1(\vc[9]_i_4_n_0 ),
        .I2(vga_to_hdmi_i_14_n_0),
        .I3(drawY[4]),
        .I4(drawY[9]),
        .I5(drawY[1]),
        .O(\vc[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vc[9]_i_4 
       (.I0(drawY[4]),
        .I1(drawY[7]),
        .I2(drawY[8]),
        .I3(drawY[6]),
        .I4(drawY[5]),
        .O(\vc[9]_i_4_n_0 ));
  FDCE \vc_reg[0] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[0]_i_1_n_0 ),
        .Q(drawY[0]));
  FDCE \vc_reg[1] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[1]_i_1_n_0 ),
        .Q(drawY[1]));
  FDCE \vc_reg[2] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[2]_i_1_n_0 ),
        .Q(drawY[2]));
  FDCE \vc_reg[3] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[3]_i_1_n_0 ),
        .Q(drawY[3]));
  FDCE \vc_reg[4] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[4]_i_1_n_0 ),
        .Q(drawY[4]));
  FDCE \vc_reg[5] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[5]_i_1_n_0 ),
        .Q(drawY[5]));
  FDCE \vc_reg[6] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[6]_i_1_n_0 ),
        .Q(drawY[6]));
  FDCE \vc_reg[7] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[7]_i_1_n_0 ),
        .Q(drawY[7]));
  FDCE \vc_reg[8] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[8]_i_1_n_0 ),
        .Q(drawY[8]));
  FDCE \vc_reg[9] 
       (.C(clk_out1),
        .CE(vc),
        .CLR(reset_ah),
        .D(\vc[9]_i_2_n_0 ),
        .Q(drawY[9]));
  CARRY4 vga_to_hdmi_i_1026
       (.CI(vga_to_hdmi_i_1665_n_0),
        .CO({NLW_vga_to_hdmi_i_1026_CO_UNCONNECTED[3:2],vga_to_hdmi_i_1026_n_2,vga_to_hdmi_i_1026_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1666_n_0,vga_to_hdmi_i_1667_n_0}),
        .O({NLW_vga_to_hdmi_i_1026_O_UNCONNECTED[3],vga_to_hdmi_i_1670_0}),
        .S({1'b0,vga_to_hdmi_i_1668_n_0,vga_to_hdmi_i_1669_n_0,vga_to_hdmi_i_1670_n_0}));
  CARRY4 vga_to_hdmi_i_1035
       (.CI(vga_to_hdmi_i_507_n_0),
        .CO({vga_to_hdmi_i_1035_n_0,vga_to_hdmi_i_1035_n_1,vga_to_hdmi_i_1035_n_2,vga_to_hdmi_i_1035_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1671_n_0,vga_to_hdmi_i_1671_n_0,vga_to_hdmi_i_1672_n_0,vga_to_hdmi_i_1673_n_0}),
        .O(vga_to_hdmi_i_1677_0),
        .S({vga_to_hdmi_i_1674_n_0,vga_to_hdmi_i_1675_n_0,vga_to_hdmi_i_1676_n_0,vga_to_hdmi_i_1677_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    vga_to_hdmi_i_1037
       (.I0(vga_to_hdmi_i_508_n_2),
        .I1(vga_to_hdmi_i_509_n_1),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1037_n_0));
  CARRY4 vga_to_hdmi_i_1038
       (.CI(vga_to_hdmi_i_1035_n_0),
        .CO({NLW_vga_to_hdmi_i_1038_CO_UNCONNECTED[3:2],DI[1],NLW_vga_to_hdmi_i_1038_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,vga_to_hdmi_i_1678_n_0}),
        .O({NLW_vga_to_hdmi_i_1038_O_UNCONNECTED[3:1],DI[0]}),
        .S({1'b0,1'b0,1'b1,vga_to_hdmi_i_1679_n_0}));
  LUT3 #(
    .INIT(8'hEA)) 
    vga_to_hdmi_i_1040
       (.I0(vga_to_hdmi_i_1680_n_0),
        .I1(vga_to_hdmi_i_1681_n_0),
        .I2(vga_to_hdmi_i_1682_n_7),
        .O(vga_to_hdmi_i_1040_n_0));
  CARRY4 vga_to_hdmi_i_1041
       (.CI(vga_to_hdmi_i_1043_n_0),
        .CO({vga_to_hdmi_i_1041_n_0,vga_to_hdmi_i_1041_n_1,vga_to_hdmi_i_1041_n_2,vga_to_hdmi_i_1041_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_47_n_0 ,\addr_reg[2]_i_47_n_0 ,\addr_reg[2]_i_47_n_0 ,vga_to_hdmi_i_1683_n_0}),
        .O(vga_to_hdmi_i_1687_0),
        .S({vga_to_hdmi_i_1684_n_0,vga_to_hdmi_i_1685_n_0,vga_to_hdmi_i_1686_n_0,vga_to_hdmi_i_1687_n_0}));
  CARRY4 vga_to_hdmi_i_1043
       (.CI(vga_to_hdmi_i_1689_n_0),
        .CO({vga_to_hdmi_i_1043_n_0,vga_to_hdmi_i_1043_n_1,vga_to_hdmi_i_1043_n_2,vga_to_hdmi_i_1043_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1690_n_0,vga_to_hdmi_i_1691_n_0,vga_to_hdmi_i_1692_n_0,vga_to_hdmi_i_1693_n_0}),
        .O(vga_to_hdmi_i_1697_0),
        .S({vga_to_hdmi_i_1694_n_0,vga_to_hdmi_i_1695_n_0,vga_to_hdmi_i_1696_n_0,vga_to_hdmi_i_1697_n_0}));
  CARRY4 vga_to_hdmi_i_1052
       (.CI(vga_to_hdmi_i_1698_n_0),
        .CO({vga_to_hdmi_i_1052_n_0,vga_to_hdmi_i_1052_n_1,vga_to_hdmi_i_1052_n_2,vga_to_hdmi_i_1052_n_3}),
        .CYINIT(1'b0),
        .DI(vga_to_hdmi_i_1052_1),
        .O(NLW_vga_to_hdmi_i_1052_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1703_n_0,vga_to_hdmi_i_507_0}));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1053
       (.I0(vga_to_hdmi_i_1707_n_4),
        .I1(vga_to_hdmi_i_1708_n_7),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1053_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1054
       (.I0(vga_to_hdmi_i_1707_n_5),
        .I1(vga_to_hdmi_i_1710_n_4),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1054_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1055
       (.I0(vga_to_hdmi_i_1707_n_6),
        .I1(vga_to_hdmi_i_1710_n_5),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1055_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1056
       (.I0(vga_to_hdmi_i_1707_n_7),
        .I1(vga_to_hdmi_i_1710_n_6),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1056_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1057
       (.I0(vga_to_hdmi_i_1711_n_7),
        .I1(vga_to_hdmi_i_1708_n_6),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1053_n_0),
        .O(vga_to_hdmi_i_1057_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1058
       (.I0(vga_to_hdmi_i_1707_n_4),
        .I1(vga_to_hdmi_i_1708_n_7),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1054_n_0),
        .O(vga_to_hdmi_i_1058_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1059
       (.I0(vga_to_hdmi_i_1707_n_5),
        .I1(vga_to_hdmi_i_1710_n_4),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1055_n_0),
        .O(vga_to_hdmi_i_1059_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1060
       (.I0(vga_to_hdmi_i_1707_n_6),
        .I1(vga_to_hdmi_i_1710_n_5),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1056_n_0),
        .O(vga_to_hdmi_i_1060_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1061
       (.CI(vga_to_hdmi_i_1712_n_0),
        .CO({vga_to_hdmi_i_1061_n_0,vga_to_hdmi_i_1061_n_1,vga_to_hdmi_i_1061_n_2,vga_to_hdmi_i_1061_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1713_n_0,vga_to_hdmi_i_1714_n_0,vga_to_hdmi_i_1715_n_0,vga_to_hdmi_i_1716_n_0}),
        .O(NLW_vga_to_hdmi_i_1061_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1717_n_0,vga_to_hdmi_i_1718_n_0,vga_to_hdmi_i_1719_n_0,vga_to_hdmi_i_1720_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1062
       (.I0(vga_to_hdmi_i_509_n_6),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1062_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1063
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1066_n_1),
        .O(vga_to_hdmi_i_1063_n_0));
  LUT3 #(
    .INIT(8'h63)) 
    vga_to_hdmi_i_1064
       (.I0(vga_to_hdmi_i_509_n_6),
        .I1(vga_to_hdmi_i_509_n_1),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1064_n_0));
  LUT3 #(
    .INIT(8'h6C)) 
    vga_to_hdmi_i_1065
       (.I0(vga_to_hdmi_i_1066_n_1),
        .I1(vga_to_hdmi_i_509_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1065_n_0));
  CARRY4 vga_to_hdmi_i_1066
       (.CI(1'b0),
        .CO({NLW_vga_to_hdmi_i_1066_CO_UNCONNECTED[3],vga_to_hdmi_i_1066_n_1,NLW_vga_to_hdmi_i_1066_CO_UNCONNECTED[1],vga_to_hdmi_i_1066_n_3}),
        .CYINIT(vga_to_hdmi_i_1721_n_1),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1722_n_7,1'b0}),
        .O({NLW_vga_to_hdmi_i_1066_O_UNCONNECTED[3:2],vga_to_hdmi_i_1066_n_6,NLW_vga_to_hdmi_i_1066_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,vga_to_hdmi_i_1723_n_0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1067
       (.I0(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1067_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    vga_to_hdmi_i_1068
       (.I0(drawX[5]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(Q[2]),
        .I5(drawX[4]),
        .O(vga_to_hdmi_i_1068_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    vga_to_hdmi_i_1102
       (.I0(Q[2]),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_1102_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    vga_to_hdmi_i_1103
       (.I0(drawX[5]),
        .I1(drawX[3]),
        .I2(vga_to_hdmi_i_1102_n_0),
        .I3(drawX[4]),
        .I4(drawX[6]),
        .I5(drawX[7]),
        .O(vga_to_hdmi_i_1103_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_to_hdmi_i_13
       (.I0(Red2),
        .I1(\color_instance/Red44_in ),
        .I2(\color_instance/Red4__0 ),
        .I3(Red3__0),
        .O(Red15_out));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_to_hdmi_i_14
       (.I0(drawY[7]),
        .I1(drawY[5]),
        .I2(drawY[6]),
        .I3(drawY[8]),
        .O(vga_to_hdmi_i_14_n_0));
  CARRY4 vga_to_hdmi_i_1665
       (.CI(vga_to_hdmi_i_1855_n_0),
        .CO({vga_to_hdmi_i_1665_n_0,vga_to_hdmi_i_1665_n_1,vga_to_hdmi_i_1665_n_2,vga_to_hdmi_i_1665_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1856_n_0,vga_to_hdmi_i_1857_n_0,vga_to_hdmi_i_1858_n_0,vga_to_hdmi_i_1859_n_0}),
        .O(NLW_vga_to_hdmi_i_1665_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1860_n_0,vga_to_hdmi_i_1861_n_0,vga_to_hdmi_i_1862_n_0,vga_to_hdmi_i_1863_n_0}));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1666
       (.I0(vga_to_hdmi_i_1864_n_7),
        .I1(vga_to_hdmi_i_1865_n_7),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_1866_n_4),
        .I4(vga_to_hdmi_i_1867_n_4),
        .O(vga_to_hdmi_i_1666_n_0));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1667
       (.I0(vga_to_hdmi_i_1866_n_4),
        .I1(vga_to_hdmi_i_1867_n_4),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_1866_n_5),
        .I4(vga_to_hdmi_i_1867_n_5),
        .O(vga_to_hdmi_i_1667_n_0));
  LUT6 #(
    .INIT(64'hC33C966996693CC3)) 
    vga_to_hdmi_i_1668
       (.I0(vga_to_hdmi_i_1868_n_0),
        .I1(vga_to_hdmi_i_1864_n_1),
        .I2(vga_to_hdmi_i_1865_n_5),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_1865_n_6),
        .I5(vga_to_hdmi_i_1864_n_6),
        .O(vga_to_hdmi_i_1668_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1669
       (.I0(vga_to_hdmi_i_1666_n_0),
        .I1(vga_to_hdmi_i_1864_n_6),
        .I2(vga_to_hdmi_i_1865_n_6),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_1865_n_7),
        .I5(vga_to_hdmi_i_1864_n_7),
        .O(vga_to_hdmi_i_1669_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1670
       (.I0(vga_to_hdmi_i_1667_n_0),
        .I1(vga_to_hdmi_i_1864_n_7),
        .I2(vga_to_hdmi_i_1865_n_7),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_1867_n_4),
        .I5(vga_to_hdmi_i_1866_n_4),
        .O(vga_to_hdmi_i_1670_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1671
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1671_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1672
       (.I0(vga_to_hdmi_i_1711_n_6),
        .I1(vga_to_hdmi_i_1708_n_1),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1672_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1673
       (.I0(vga_to_hdmi_i_1711_n_7),
        .I1(vga_to_hdmi_i_1708_n_6),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1673_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1674
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_1869_n_3),
        .O(vga_to_hdmi_i_1674_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1675
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_1711_n_4),
        .O(vga_to_hdmi_i_1675_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1676
       (.I0(vga_to_hdmi_i_1672_n_0),
        .I1(vga_to_hdmi_i_1711_n_5),
        .O(vga_to_hdmi_i_1676_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1677
       (.I0(vga_to_hdmi_i_1711_n_6),
        .I1(vga_to_hdmi_i_1708_n_1),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1673_n_0),
        .O(vga_to_hdmi_i_1677_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1678
       (.I0(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1678_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1679
       (.I0(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1679_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1680
       (.CI(vga_to_hdmi_i_1870_n_0),
        .CO({vga_to_hdmi_i_1680_n_0,vga_to_hdmi_i_1680_n_1,vga_to_hdmi_i_1680_n_2,vga_to_hdmi_i_1680_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1871_n_0,vga_to_hdmi_i_1872_n_0,vga_to_hdmi_i_1873_n_0,vga_to_hdmi_i_1874_n_0}),
        .O(NLW_vga_to_hdmi_i_1680_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1875_n_0,vga_to_hdmi_i_1876_n_0,vga_to_hdmi_i_1877_n_0,vga_to_hdmi_i_1878_n_0}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    vga_to_hdmi_i_1681
       (.I0(drawY[8]),
        .I1(drawY[6]),
        .I2(\addr_reg[2]_i_54_n_0 ),
        .I3(drawY[7]),
        .I4(drawY[9]),
        .O(vga_to_hdmi_i_1681_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1682
       (.CI(vga_to_hdmi_i_1879_n_0),
        .CO(NLW_vga_to_hdmi_i_1682_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_vga_to_hdmi_i_1682_O_UNCONNECTED[3:1],vga_to_hdmi_i_1682_n_7}),
        .S({1'b0,1'b0,1'b0,vga_to_hdmi_i_2011_0[2]}));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'hD554)) 
    vga_to_hdmi_i_1683
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .I1(vga_to_hdmi_i_1881_n_4),
        .I2(vga_to_hdmi_i_1882_n_1),
        .I3(vga_to_hdmi_i_1881_n_5),
        .O(vga_to_hdmi_i_1683_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_1684
       (.I0(vga_to_hdmi_i_1883_n_4),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(\addr_reg[2]_i_47_n_0 ),
        .O(vga_to_hdmi_i_1684_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1685
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(vga_to_hdmi_i_1883_n_5),
        .O(vga_to_hdmi_i_1685_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1686
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(vga_to_hdmi_i_1883_n_6),
        .O(vga_to_hdmi_i_1686_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1687
       (.I0(vga_to_hdmi_i_1683_n_0),
        .I1(vga_to_hdmi_i_1883_n_7),
        .O(vga_to_hdmi_i_1687_n_0));
  CARRY4 vga_to_hdmi_i_1689
       (.CI(vga_to_hdmi_i_1884_n_0),
        .CO({vga_to_hdmi_i_1689_n_0,vga_to_hdmi_i_1689_n_1,vga_to_hdmi_i_1689_n_2,vga_to_hdmi_i_1689_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1885_n_0,vga_to_hdmi_i_1886_n_0,vga_to_hdmi_i_1887_n_0,vga_to_hdmi_i_1888_n_0}),
        .O(NLW_vga_to_hdmi_i_1689_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1889_n_0,vga_to_hdmi_i_1890_n_0,vga_to_hdmi_i_1891_n_0,vga_to_hdmi_i_1892_n_0}));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1690
       (.I0(vga_to_hdmi_i_1882_n_1),
        .I1(vga_to_hdmi_i_1881_n_5),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_1882_n_6),
        .I4(vga_to_hdmi_i_1881_n_6),
        .O(vga_to_hdmi_i_1690_n_0));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1691
       (.I0(vga_to_hdmi_i_1882_n_6),
        .I1(vga_to_hdmi_i_1881_n_6),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_1882_n_7),
        .I4(vga_to_hdmi_i_1881_n_7),
        .O(vga_to_hdmi_i_1691_n_0));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1692
       (.I0(vga_to_hdmi_i_1882_n_7),
        .I1(vga_to_hdmi_i_1881_n_7),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_1893_n_4),
        .I4(vga_to_hdmi_i_1894_n_4),
        .O(vga_to_hdmi_i_1692_n_0));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1693
       (.I0(vga_to_hdmi_i_1893_n_4),
        .I1(vga_to_hdmi_i_1894_n_4),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_1893_n_5),
        .I4(vga_to_hdmi_i_1894_n_5),
        .O(vga_to_hdmi_i_1693_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h93366CC9)) 
    vga_to_hdmi_i_1694
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .I1(vga_to_hdmi_i_1881_n_4),
        .I2(vga_to_hdmi_i_1882_n_1),
        .I3(vga_to_hdmi_i_1881_n_5),
        .I4(vga_to_hdmi_i_1690_n_0),
        .O(vga_to_hdmi_i_1694_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1695
       (.I0(vga_to_hdmi_i_1691_n_0),
        .I1(vga_to_hdmi_i_1882_n_1),
        .I2(vga_to_hdmi_i_1881_n_5),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .I4(vga_to_hdmi_i_1881_n_6),
        .I5(vga_to_hdmi_i_1882_n_6),
        .O(vga_to_hdmi_i_1695_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1696
       (.I0(vga_to_hdmi_i_1692_n_0),
        .I1(vga_to_hdmi_i_1882_n_6),
        .I2(vga_to_hdmi_i_1881_n_6),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .I4(vga_to_hdmi_i_1881_n_7),
        .I5(vga_to_hdmi_i_1882_n_7),
        .O(vga_to_hdmi_i_1696_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1697
       (.I0(vga_to_hdmi_i_1693_n_0),
        .I1(vga_to_hdmi_i_1882_n_7),
        .I2(vga_to_hdmi_i_1881_n_7),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .I4(vga_to_hdmi_i_1894_n_4),
        .I5(vga_to_hdmi_i_1893_n_4),
        .O(vga_to_hdmi_i_1697_n_0));
  CARRY4 vga_to_hdmi_i_1698
       (.CI(vga_to_hdmi_i_1895_n_0),
        .CO({vga_to_hdmi_i_1698_n_0,vga_to_hdmi_i_1698_n_1,vga_to_hdmi_i_1698_n_2,vga_to_hdmi_i_1698_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1896_n_0,vga_to_hdmi_i_1698_1}),
        .O(NLW_vga_to_hdmi_i_1698_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1900_n_0,vga_to_hdmi_i_1901_n_0,vga_to_hdmi_i_1052_0}));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1703
       (.I0(vga_to_hdmi_i_1707_n_7),
        .I1(vga_to_hdmi_i_1710_n_6),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1052_1[3]),
        .O(vga_to_hdmi_i_1703_n_0));
  CARRY4 vga_to_hdmi_i_1707
       (.CI(vga_to_hdmi_i_1904_n_0),
        .CO({vga_to_hdmi_i_1707_n_0,vga_to_hdmi_i_1707_n_1,vga_to_hdmi_i_1707_n_2,vga_to_hdmi_i_1707_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1908_n_0,vga_to_hdmi_i_1909_n_0,vga_to_hdmi_i_1910_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({vga_to_hdmi_i_1707_n_4,vga_to_hdmi_i_1707_n_5,vga_to_hdmi_i_1707_n_6,vga_to_hdmi_i_1707_n_7}),
        .S({vga_to_hdmi_i_1911_n_0,vga_to_hdmi_i_1912_n_0,vga_to_hdmi_i_1913_n_0,vga_to_hdmi_i_1914_n_0}));
  CARRY4 vga_to_hdmi_i_1708
       (.CI(vga_to_hdmi_i_1710_n_0),
        .CO({NLW_vga_to_hdmi_i_1708_CO_UNCONNECTED[3],vga_to_hdmi_i_1708_n_1,NLW_vga_to_hdmi_i_1708_CO_UNCONNECTED[1],vga_to_hdmi_i_1708_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1915_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_1708_O_UNCONNECTED[3:2],vga_to_hdmi_i_1708_n_6,vga_to_hdmi_i_1708_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_1916_n_0}));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    vga_to_hdmi_i_1709
       (.I0(drawX[8]),
        .I1(vga_to_hdmi_i_1068_n_0),
        .I2(drawX[6]),
        .I3(drawX[7]),
        .I4(drawX[9]),
        .O(vga_to_hdmi_i_1709_n_0));
  CARRY4 vga_to_hdmi_i_1710
       (.CI(vga_to_hdmi_i_1906_n_0),
        .CO({vga_to_hdmi_i_1710_n_0,vga_to_hdmi_i_1710_n_1,vga_to_hdmi_i_1710_n_2,vga_to_hdmi_i_1710_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_1710_n_4,vga_to_hdmi_i_1710_n_5,vga_to_hdmi_i_1710_n_6,vga_to_hdmi_i_1924_0}),
        .S({vga_to_hdmi_i_1921_n_0,vga_to_hdmi_i_1922_n_0,vga_to_hdmi_i_1923_n_0,vga_to_hdmi_i_1924_n_0}));
  CARRY4 vga_to_hdmi_i_1711
       (.CI(vga_to_hdmi_i_1707_n_0),
        .CO({vga_to_hdmi_i_1711_n_0,vga_to_hdmi_i_1711_n_1,vga_to_hdmi_i_1711_n_2,vga_to_hdmi_i_1711_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1925_n_0,vga_to_hdmi_i_1926_n_0,vga_to_hdmi_i_1927_n_0,vga_to_hdmi_i_1928_n_0}),
        .O({vga_to_hdmi_i_1711_n_4,vga_to_hdmi_i_1711_n_5,vga_to_hdmi_i_1711_n_6,vga_to_hdmi_i_1711_n_7}),
        .S({vga_to_hdmi_i_1929_n_0,vga_to_hdmi_i_1930_n_0,vga_to_hdmi_i_1931_n_0,vga_to_hdmi_i_1932_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1712
       (.CI(vga_to_hdmi_i_1933_n_0),
        .CO({vga_to_hdmi_i_1712_n_0,vga_to_hdmi_i_1712_n_1,vga_to_hdmi_i_1712_n_2,vga_to_hdmi_i_1712_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1934_n_0,vga_to_hdmi_i_1935_n_0,vga_to_hdmi_i_1936_n_0,vga_to_hdmi_i_1937_n_0}),
        .O(NLW_vga_to_hdmi_i_1712_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1938_n_0,vga_to_hdmi_i_1939_n_0,vga_to_hdmi_i_1940_n_0,vga_to_hdmi_i_1941_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1713
       (.I0(vga_to_hdmi_i_1066_n_6),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1713_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1714
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1721_n_1),
        .O(vga_to_hdmi_i_1714_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1715
       (.I0(vga_to_hdmi_i_1721_n_6),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1715_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1716
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_1716_n_0));
  LUT3 #(
    .INIT(8'h63)) 
    vga_to_hdmi_i_1717
       (.I0(vga_to_hdmi_i_1066_n_6),
        .I1(vga_to_hdmi_i_1066_n_1),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1717_n_0));
  LUT3 #(
    .INIT(8'h6C)) 
    vga_to_hdmi_i_1718
       (.I0(vga_to_hdmi_i_1721_n_1),
        .I1(vga_to_hdmi_i_1066_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1718_n_0));
  LUT3 #(
    .INIT(8'h63)) 
    vga_to_hdmi_i_1719
       (.I0(vga_to_hdmi_i_1721_n_6),
        .I1(vga_to_hdmi_i_1721_n_1),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1719_n_0));
  LUT3 #(
    .INIT(8'h6C)) 
    vga_to_hdmi_i_1720
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_1721_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1720_n_0));
  CARRY4 vga_to_hdmi_i_1721
       (.CI(1'b0),
        .CO({NLW_vga_to_hdmi_i_1721_CO_UNCONNECTED[3],vga_to_hdmi_i_1721_n_1,NLW_vga_to_hdmi_i_1721_CO_UNCONNECTED[1],vga_to_hdmi_i_1721_n_3}),
        .CYINIT(vga_to_hdmi_i_1942_n_1),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1943_n_0,1'b0}),
        .O({NLW_vga_to_hdmi_i_1721_O_UNCONNECTED[3:2],vga_to_hdmi_i_1721_n_6,NLW_vga_to_hdmi_i_1721_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,vga_to_hdmi_i_1944_n_0,1'b1}));
  CARRY4 vga_to_hdmi_i_1722
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_1722_n_0,vga_to_hdmi_i_1722_n_1,vga_to_hdmi_i_1722_n_2,vga_to_hdmi_i_1722_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1945_n_0,vga_to_hdmi_i_1946_n_0,vga_to_hdmi_i_1947_n_0,1'b0}),
        .O({\hc_reg[0]_rep_0 ,vga_to_hdmi_i_1722_n_7}),
        .S({vga_to_hdmi_i_1948_n_0,vga_to_hdmi_i_1949_n_0,vga_to_hdmi_i_1950_n_0,vga_to_hdmi_i_1951_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1723
       (.I0(vga_to_hdmi_i_1722_n_7),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1723_n_0));
  CARRY4 vga_to_hdmi_i_1726
       (.CI(vga_to_hdmi_i_1953_n_0),
        .CO({vga_to_hdmi_i_1726_n_0,vga_to_hdmi_i_1726_n_1,vga_to_hdmi_i_1726_n_2,vga_to_hdmi_i_1726_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1954_n_0,vga_to_hdmi_i_1955_n_0,vga_to_hdmi_i_1956_n_0,vga_to_hdmi_i_1957_n_0}),
        .O({vga_to_hdmi_i_1961_0,NLW_vga_to_hdmi_i_1726_O_UNCONNECTED[1:0]}),
        .S({vga_to_hdmi_i_1958_n_0,vga_to_hdmi_i_1959_n_0,vga_to_hdmi_i_1960_n_0,vga_to_hdmi_i_1961_n_0}));
  CARRY4 vga_to_hdmi_i_1855
       (.CI(vga_to_hdmi_i_1962_n_0),
        .CO({vga_to_hdmi_i_1855_n_0,vga_to_hdmi_i_1855_n_1,vga_to_hdmi_i_1855_n_2,vga_to_hdmi_i_1855_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1963_n_0,vga_to_hdmi_i_1964_n_0,vga_to_hdmi_i_1965_n_0,vga_to_hdmi_i_1966_n_0}),
        .O(NLW_vga_to_hdmi_i_1855_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1967_n_0,vga_to_hdmi_i_1968_n_0,vga_to_hdmi_i_1969_n_0,vga_to_hdmi_i_1970_n_0}));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1856
       (.I0(vga_to_hdmi_i_1866_n_5),
        .I1(vga_to_hdmi_i_1867_n_5),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_1866_n_6),
        .I4(vga_to_hdmi_i_1867_n_6),
        .O(vga_to_hdmi_i_1856_n_0));
  LUT6 #(
    .INIT(64'h6F6F6F096F090909)) 
    vga_to_hdmi_i_1857
       (.I0(vga_to_hdmi_i_1866_n_6),
        .I1(vga_to_hdmi_i_1867_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_2129_1),
        .I4(vga_to_hdmi_i_1985_0),
        .I5(\hc_reg[3]_1 ),
        .O(vga_to_hdmi_i_1857_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_1858
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1665_0),
        .I2(vga_to_hdmi_i_2129_0[1]),
        .I3(\hc_reg[3]_0 [2]),
        .I4(\hc_reg[0]_rep_0 [2]),
        .O(vga_to_hdmi_i_1858_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_1859
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1855_1),
        .I2(vga_to_hdmi_i_2129_0[0]),
        .I3(\hc_reg[3]_0 [1]),
        .I4(\hc_reg[0]_rep_0 [1]),
        .O(vga_to_hdmi_i_1859_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1860
       (.I0(vga_to_hdmi_i_1856_n_0),
        .I1(vga_to_hdmi_i_1866_n_4),
        .I2(vga_to_hdmi_i_1867_n_4),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_1867_n_5),
        .I5(vga_to_hdmi_i_1866_n_5),
        .O(vga_to_hdmi_i_1860_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1861
       (.I0(vga_to_hdmi_i_1857_n_0),
        .I1(vga_to_hdmi_i_1866_n_5),
        .I2(vga_to_hdmi_i_1867_n_5),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_1867_n_6),
        .I5(vga_to_hdmi_i_1866_n_6),
        .O(vga_to_hdmi_i_1861_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    vga_to_hdmi_i_1862
       (.I0(\hc_reg[3]_1 ),
        .I1(vga_to_hdmi_i_1985_0),
        .I2(vga_to_hdmi_i_2129_1),
        .I3(vga_to_hdmi_i_1858_n_0),
        .I4(vga_to_hdmi_i_1866_n_6),
        .I5(vga_to_hdmi_i_1867_n_6),
        .O(vga_to_hdmi_i_1862_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_1863
       (.I0(vga_to_hdmi_i_1859_n_0),
        .I1(vga_to_hdmi_i_1665_0),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(\hc_reg[0]_rep_0 [2]),
        .I4(\hc_reg[3]_0 [2]),
        .I5(vga_to_hdmi_i_2129_0[1]),
        .O(vga_to_hdmi_i_1863_n_0));
  CARRY4 vga_to_hdmi_i_1864
       (.CI(vga_to_hdmi_i_1866_n_0),
        .CO({NLW_vga_to_hdmi_i_1864_CO_UNCONNECTED[3],vga_to_hdmi_i_1864_n_1,NLW_vga_to_hdmi_i_1864_CO_UNCONNECTED[1],vga_to_hdmi_i_1864_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1975_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_1864_O_UNCONNECTED[3:2],vga_to_hdmi_i_1864_n_6,vga_to_hdmi_i_1864_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_1976_n_0}));
  CARRY4 vga_to_hdmi_i_1865
       (.CI(vga_to_hdmi_i_1867_n_0),
        .CO({NLW_vga_to_hdmi_i_1865_CO_UNCONNECTED[3:2],vga_to_hdmi_i_1865_n_2,vga_to_hdmi_i_1865_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1977_n_0,vga_to_hdmi_i_1978_n_0}),
        .O({NLW_vga_to_hdmi_i_1865_O_UNCONNECTED[3],vga_to_hdmi_i_1865_n_5,vga_to_hdmi_i_1865_n_6,vga_to_hdmi_i_1865_n_7}),
        .S({1'b0,vga_to_hdmi_i_1979_n_0,vga_to_hdmi_i_1980_n_0,vga_to_hdmi_i_1981_n_0}));
  CARRY4 vga_to_hdmi_i_1866
       (.CI(vga_to_hdmi_i_1973_n_0),
        .CO({vga_to_hdmi_i_1866_n_0,vga_to_hdmi_i_1866_n_1,vga_to_hdmi_i_1866_n_2,vga_to_hdmi_i_1866_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_1866_n_4,vga_to_hdmi_i_1866_n_5,vga_to_hdmi_i_1866_n_6,vga_to_hdmi_i_1985_0}),
        .S({vga_to_hdmi_i_1982_n_0,vga_to_hdmi_i_1983_n_0,vga_to_hdmi_i_1984_n_0,vga_to_hdmi_i_1985_n_0}));
  CARRY4 vga_to_hdmi_i_1867
       (.CI(vga_to_hdmi_i_1722_n_0),
        .CO({vga_to_hdmi_i_1867_n_0,vga_to_hdmi_i_1867_n_1,vga_to_hdmi_i_1867_n_2,vga_to_hdmi_i_1867_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1986_n_0,vga_to_hdmi_i_1987_n_0,vga_to_hdmi_i_1988_n_0,vga_to_hdmi_i_1989_n_0}),
        .O({vga_to_hdmi_i_1867_n_4,vga_to_hdmi_i_1867_n_5,vga_to_hdmi_i_1867_n_6,\hc_reg[3]_1 }),
        .S({vga_to_hdmi_i_1990_n_0,vga_to_hdmi_i_1991_n_0,vga_to_hdmi_i_1992_n_0,vga_to_hdmi_i_1993_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1868
       (.I0(vga_to_hdmi_i_1865_n_7),
        .I1(vga_to_hdmi_i_1864_n_7),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1868_n_0));
  CARRY4 vga_to_hdmi_i_1869
       (.CI(vga_to_hdmi_i_1711_n_0),
        .CO({NLW_vga_to_hdmi_i_1869_CO_UNCONNECTED[3:1],vga_to_hdmi_i_1869_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vga_to_hdmi_i_1869_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1870
       (.CI(vga_to_hdmi_i_1994_n_0),
        .CO({vga_to_hdmi_i_1870_n_0,vga_to_hdmi_i_1870_n_1,vga_to_hdmi_i_1870_n_2,vga_to_hdmi_i_1870_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1995_n_0,vga_to_hdmi_i_1996_n_0,vga_to_hdmi_i_1997_n_0,vga_to_hdmi_i_1998_n_0}),
        .O(NLW_vga_to_hdmi_i_1870_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1999_n_0,vga_to_hdmi_i_2000_n_0,vga_to_hdmi_i_2001_n_0,vga_to_hdmi_i_2002_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1871
       (.I0(vga_to_hdmi_i_1879_n_4),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1871_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1872
       (.I0(vga_to_hdmi_i_1879_n_5),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1872_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1873
       (.I0(vga_to_hdmi_i_1879_n_6),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1873_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1874
       (.I0(vga_to_hdmi_i_1879_n_7),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1874_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_1875
       (.I0(vga_to_hdmi_i_1879_n_4),
        .I1(vga_to_hdmi_i_1682_n_7),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1875_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_1876
       (.I0(vga_to_hdmi_i_1879_n_5),
        .I1(vga_to_hdmi_i_1879_n_4),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1876_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_1877
       (.I0(vga_to_hdmi_i_1879_n_6),
        .I1(vga_to_hdmi_i_1879_n_5),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1877_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_1878
       (.I0(vga_to_hdmi_i_1879_n_7),
        .I1(vga_to_hdmi_i_1879_n_6),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1878_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1879
       (.CI(vga_to_hdmi_i_1878_0),
        .CO({vga_to_hdmi_i_1879_n_0,vga_to_hdmi_i_1879_n_1,vga_to_hdmi_i_1879_n_2,vga_to_hdmi_i_1879_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2011_0[1:0],vga_to_hdmi_i_2154_0[3:2]}),
        .O({vga_to_hdmi_i_1879_n_4,vga_to_hdmi_i_1879_n_5,vga_to_hdmi_i_1879_n_6,vga_to_hdmi_i_1879_n_7}),
        .S({vga_to_hdmi_i_2005_n_0,vga_to_hdmi_i_1878_1}));
  CARRY4 vga_to_hdmi_i_1880
       (.CI(vga_to_hdmi_i_2004_n_0),
        .CO({NLW_vga_to_hdmi_i_1880_CO_UNCONNECTED[3:2],vga_to_hdmi_i_1880_n_2,vga_to_hdmi_i_1880_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2009_n_2,1'b0}),
        .O({NLW_vga_to_hdmi_i_1880_O_UNCONNECTED[3],vga_to_hdmi_i_2011_0}),
        .S({1'b0,1'b1,vga_to_hdmi_i_2010_n_0,vga_to_hdmi_i_2011_n_0}));
  CARRY4 vga_to_hdmi_i_1881
       (.CI(vga_to_hdmi_i_1894_n_0),
        .CO({vga_to_hdmi_i_1881_n_0,vga_to_hdmi_i_1881_n_1,vga_to_hdmi_i_1881_n_2,vga_to_hdmi_i_1881_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2012_n_0,vga_to_hdmi_i_2013_n_0,vga_to_hdmi_i_2014_n_0,\addr_reg[2]_i_50_n_0 }),
        .O({vga_to_hdmi_i_1881_n_4,vga_to_hdmi_i_1881_n_5,vga_to_hdmi_i_1881_n_6,vga_to_hdmi_i_1881_n_7}),
        .S({vga_to_hdmi_i_2015_n_0,vga_to_hdmi_i_2016_n_0,vga_to_hdmi_i_2017_n_0,vga_to_hdmi_i_2018_n_0}));
  CARRY4 vga_to_hdmi_i_1882
       (.CI(vga_to_hdmi_i_1893_n_0),
        .CO({NLW_vga_to_hdmi_i_1882_CO_UNCONNECTED[3],vga_to_hdmi_i_1882_n_1,NLW_vga_to_hdmi_i_1882_CO_UNCONNECTED[1],vga_to_hdmi_i_1882_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2019_n_0,\addr_reg[2]_i_47_n_0 }),
        .O({NLW_vga_to_hdmi_i_1882_O_UNCONNECTED[3:2],vga_to_hdmi_i_1882_n_6,vga_to_hdmi_i_1882_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2020_n_0}));
  CARRY4 vga_to_hdmi_i_1883
       (.CI(vga_to_hdmi_i_1881_n_0),
        .CO({vga_to_hdmi_i_1883_n_0,vga_to_hdmi_i_1883_n_1,vga_to_hdmi_i_1883_n_2,vga_to_hdmi_i_1883_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2021_n_0,vga_to_hdmi_i_2022_n_0,vga_to_hdmi_i_2023_n_0,vga_to_hdmi_i_2024_n_0}),
        .O({vga_to_hdmi_i_1883_n_4,vga_to_hdmi_i_1883_n_5,vga_to_hdmi_i_1883_n_6,vga_to_hdmi_i_1883_n_7}),
        .S({vga_to_hdmi_i_2025_n_0,vga_to_hdmi_i_2026_n_0,vga_to_hdmi_i_2027_n_0,vga_to_hdmi_i_2028_n_0}));
  CARRY4 vga_to_hdmi_i_1884
       (.CI(vga_to_hdmi_i_2029_n_0),
        .CO({vga_to_hdmi_i_1884_n_0,vga_to_hdmi_i_1884_n_1,vga_to_hdmi_i_1884_n_2,vga_to_hdmi_i_1884_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2030_n_0,vga_to_hdmi_i_2031_n_0,vga_to_hdmi_i_2032_n_0,vga_to_hdmi_i_2033_n_0}),
        .O(NLW_vga_to_hdmi_i_1884_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2034_n_0,vga_to_hdmi_i_2035_n_0,vga_to_hdmi_i_2036_n_0,vga_to_hdmi_i_2037_n_0}));
  LUT5 #(
    .INIT(32'h6F0F0F09)) 
    vga_to_hdmi_i_1885
       (.I0(vga_to_hdmi_i_1893_n_5),
        .I1(vga_to_hdmi_i_1894_n_5),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_1893_n_6),
        .I4(vga_to_hdmi_i_1894_n_6),
        .O(vga_to_hdmi_i_1885_n_0));
  LUT6 #(
    .INIT(64'h6F6F6F096F090909)) 
    vga_to_hdmi_i_1886
       (.I0(vga_to_hdmi_i_1893_n_6),
        .I1(vga_to_hdmi_i_1894_n_6),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2172_1),
        .I4(vga_to_hdmi_i_2046_0),
        .I5(\vc_reg[3]_2 ),
        .O(vga_to_hdmi_i_1886_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_1887
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(vga_to_hdmi_i_1689_0),
        .I2(vga_to_hdmi_i_2172_0[1]),
        .I3(\vc_reg[3]_1 [3]),
        .I4(\vc_reg[0]_1 [3]),
        .O(vga_to_hdmi_i_1887_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_1888
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(vga_to_hdmi_i_1884_2),
        .I2(vga_to_hdmi_i_2172_0[0]),
        .I3(\vc_reg[3]_1 [2]),
        .I4(\vc_reg[0]_1 [2]),
        .O(vga_to_hdmi_i_1888_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1889
       (.I0(vga_to_hdmi_i_1885_n_0),
        .I1(vga_to_hdmi_i_1893_n_4),
        .I2(vga_to_hdmi_i_1894_n_4),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(vga_to_hdmi_i_1894_n_5),
        .I5(vga_to_hdmi_i_1893_n_5),
        .O(vga_to_hdmi_i_1889_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1890
       (.I0(vga_to_hdmi_i_1886_n_0),
        .I1(vga_to_hdmi_i_1893_n_5),
        .I2(vga_to_hdmi_i_1894_n_5),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(vga_to_hdmi_i_1894_n_6),
        .I5(vga_to_hdmi_i_1893_n_6),
        .O(vga_to_hdmi_i_1890_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    vga_to_hdmi_i_1891
       (.I0(\vc_reg[3]_2 ),
        .I1(vga_to_hdmi_i_2046_0),
        .I2(vga_to_hdmi_i_2172_1),
        .I3(vga_to_hdmi_i_1887_n_0),
        .I4(vga_to_hdmi_i_1893_n_6),
        .I5(vga_to_hdmi_i_1894_n_6),
        .O(vga_to_hdmi_i_1891_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_1892
       (.I0(vga_to_hdmi_i_1888_n_0),
        .I1(vga_to_hdmi_i_1689_0),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_1 [3]),
        .I4(\vc_reg[3]_1 [3]),
        .I5(vga_to_hdmi_i_2172_0[1]),
        .O(vga_to_hdmi_i_1892_n_0));
  CARRY4 vga_to_hdmi_i_1893
       (.CI(vga_to_hdmi_i_2040_n_0),
        .CO({vga_to_hdmi_i_1893_n_0,vga_to_hdmi_i_1893_n_1,vga_to_hdmi_i_1893_n_2,vga_to_hdmi_i_1893_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({vga_to_hdmi_i_1893_n_4,vga_to_hdmi_i_1893_n_5,vga_to_hdmi_i_1893_n_6,vga_to_hdmi_i_2046_0}),
        .S({vga_to_hdmi_i_2043_n_0,vga_to_hdmi_i_2044_n_0,vga_to_hdmi_i_2045_n_0,vga_to_hdmi_i_2046_n_0}));
  CARRY4 vga_to_hdmi_i_1894
       (.CI(vga_to_hdmi_i_2041_n_0),
        .CO({vga_to_hdmi_i_1894_n_0,vga_to_hdmi_i_1894_n_1,vga_to_hdmi_i_1894_n_2,vga_to_hdmi_i_1894_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_63_n_0 ,\addr_reg[2]_i_64_n_0 ,\addr_reg[2]_i_65_n_0 ,vga_to_hdmi_i_2047_n_0}),
        .O({vga_to_hdmi_i_1894_n_4,vga_to_hdmi_i_1894_n_5,vga_to_hdmi_i_1894_n_6,\vc_reg[3]_2 }),
        .S({vga_to_hdmi_i_2048_n_0,vga_to_hdmi_i_2049_n_0,vga_to_hdmi_i_2050_n_0,vga_to_hdmi_i_2051_n_0}));
  CARRY4 vga_to_hdmi_i_1895
       (.CI(vga_to_hdmi_i_2052_n_0),
        .CO({vga_to_hdmi_i_1895_n_0,vga_to_hdmi_i_1895_n_1,vga_to_hdmi_i_1895_n_2,vga_to_hdmi_i_1895_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2053_n_0,vga_to_hdmi_i_2054_n_0,vga_to_hdmi_i_1895_1,vga_to_hdmi_i_2056_n_0}),
        .O(NLW_vga_to_hdmi_i_1895_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2057_n_0,vga_to_hdmi_i_2058_n_0,vga_to_hdmi_i_2059_n_0,vga_to_hdmi_i_1698_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    vga_to_hdmi_i_1896
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_1906_n_7),
        .I2(vga_to_hdmi_i_1907_n_5),
        .O(vga_to_hdmi_i_1896_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1900
       (.I0(\hc_reg[0]_rep__0_1 [0]),
        .I1(\hc_reg[3]_6 [0]),
        .I2(vga_to_hdmi_i_2086_0[2]),
        .I3(vga_to_hdmi_i_1896_n_0),
        .O(vga_to_hdmi_i_1900_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1901
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_1906_n_7),
        .I2(vga_to_hdmi_i_1907_n_5),
        .I3(vga_to_hdmi_i_1698_1[2]),
        .O(vga_to_hdmi_i_1901_n_0));
  CARRY4 vga_to_hdmi_i_1904
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_1904_n_0,vga_to_hdmi_i_1904_n_1,vga_to_hdmi_i_1904_n_2,vga_to_hdmi_i_1904_n_3}),
        .CYINIT(\color_instance/Red6 [19]),
        .DI({vga_to_hdmi_i_2066_n_0,vga_to_hdmi_i_2067_n_0,vga_to_hdmi_i_2068_n_0,1'b0}),
        .O(\hc_reg[0]_rep__0_1 ),
        .S({vga_to_hdmi_i_2069_n_0,vga_to_hdmi_i_2070_n_0,vga_to_hdmi_i_2071_n_0,vga_to_hdmi_i_2072_n_0}));
  CARRY4 vga_to_hdmi_i_1905
       (.CI(vga_to_hdmi_i_1907_n_0),
        .CO({NLW_vga_to_hdmi_i_1905_CO_UNCONNECTED[3],vga_to_hdmi_i_2074_0,NLW_vga_to_hdmi_i_1905_CO_UNCONNECTED[1],vga_to_hdmi_i_1905_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2073_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_1905_O_UNCONNECTED[3:2],vga_to_hdmi_i_2074_1}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2074_n_0}));
  CARRY4 vga_to_hdmi_i_1906
       (.CI(vga_to_hdmi_i_2062_n_0),
        .CO({vga_to_hdmi_i_1906_n_0,vga_to_hdmi_i_1906_n_1,vga_to_hdmi_i_1906_n_2,vga_to_hdmi_i_1906_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({\hc_reg[3]_6 ,vga_to_hdmi_i_1906_n_7}),
        .S({vga_to_hdmi_i_2079_n_0,vga_to_hdmi_i_2080_n_0,vga_to_hdmi_i_2081_n_0,vga_to_hdmi_i_2082_n_0}));
  CARRY4 vga_to_hdmi_i_1907
       (.CI(vga_to_hdmi_i_2064_n_0),
        .CO({vga_to_hdmi_i_1907_n_0,vga_to_hdmi_i_1907_n_1,vga_to_hdmi_i_1907_n_2,vga_to_hdmi_i_1907_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2086_0[2],vga_to_hdmi_i_1907_n_5,vga_to_hdmi_i_2086_0[1:0]}),
        .S({vga_to_hdmi_i_2083_n_0,vga_to_hdmi_i_2084_n_0,vga_to_hdmi_i_2085_n_0,vga_to_hdmi_i_2086_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1908
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1908_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1909
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1909_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1910
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1910_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1911
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_1911_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1912
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_1912_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1913
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(\color_instance/Red6 [5]),
        .O(vga_to_hdmi_i_1913_n_0));
  LUT6 #(
    .INIT(64'h6999999999999999)) 
    vga_to_hdmi_i_1914
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(drawX[4]),
        .I2(drawX[3]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_1914_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1915
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1915_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1916
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_1916_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    vga_to_hdmi_i_1917
       (.I0(vga_to_hdmi_i_1103_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1917_n_0));
  LUT3 #(
    .INIT(8'h4D)) 
    vga_to_hdmi_i_1918
       (.I0(vga_to_hdmi_i_2088_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1918_n_0));
  LUT3 #(
    .INIT(8'h4D)) 
    vga_to_hdmi_i_1919
       (.I0(vga_to_hdmi_i_1103_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_1919_n_0));
  LUT6 #(
    .INIT(64'h4229944294492992)) 
    vga_to_hdmi_i_192
       (.I0(drawX[4]),
        .I1(drawX[5]),
        .I2(drawX[7]),
        .I3(drawX[9]),
        .I4(drawX[6]),
        .I5(drawX[8]),
        .O(vga_to_hdmi_i_192_n_0));
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1920
       (.I0(\color_instance/Red6 [4]),
        .I1(\color_instance/Red6 [6]),
        .I2(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_1920_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1921
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_1921_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1922
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1922_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1923
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1923_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1924
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_1924_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1925
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1925_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_1926
       (.I0(vga_to_hdmi_i_2087_n_0),
        .I1(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1926_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_1927
       (.I0(vga_to_hdmi_i_2088_n_0),
        .I1(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1927_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1928
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1928_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1929
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1929_n_0));
  LUT6 #(
    .INIT(64'hBABABAAABAAABAAA)) 
    vga_to_hdmi_i_193
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(vga_to_hdmi_i_460_n_0),
        .I4(drawX[4]),
        .I5(vga_to_hdmi_i_461_n_0),
        .O(vga_to_hdmi_i_193_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1930
       (.I0(vga_to_hdmi_i_2087_n_0),
        .I1(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1930_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    vga_to_hdmi_i_1931
       (.I0(vga_to_hdmi_i_2088_n_0),
        .I1(vga_to_hdmi_i_1709_n_0),
        .I2(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_1931_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1932
       (.I0(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_1932_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1933
       (.CI(vga_to_hdmi_i_2089_n_0),
        .CO({vga_to_hdmi_i_1933_n_0,vga_to_hdmi_i_1933_n_1,vga_to_hdmi_i_1933_n_2,vga_to_hdmi_i_1933_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2090_n_0,vga_to_hdmi_i_2091_n_0,vga_to_hdmi_i_2092_n_0,vga_to_hdmi_i_2093_n_0}),
        .O(NLW_vga_to_hdmi_i_1933_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2094_n_0,vga_to_hdmi_i_2095_n_0,vga_to_hdmi_i_2096_n_0,vga_to_hdmi_i_2097_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1934
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_1934_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1935
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_1935_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1936
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_1936_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_1937
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_1937_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_1938
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1938_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_1939
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1939_n_0));
  LUT6 #(
    .INIT(64'hFDF664B2B9D42090)) 
    vga_to_hdmi_i_194
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(vga_to_hdmi_i_462_n_0),
        .I3(drawX[5]),
        .I4(vga_to_hdmi_i_463_n_0),
        .I5(vga_to_hdmi_i_464_n_0),
        .O(vga_to_hdmi_i_194_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_1940
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1940_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_1941
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1941_n_0));
  CARRY4 vga_to_hdmi_i_1942
       (.CI(vga_to_hdmi_i_2219_0),
        .CO({NLW_vga_to_hdmi_i_1942_CO_UNCONNECTED[3],vga_to_hdmi_i_1942_n_1,NLW_vga_to_hdmi_i_1942_CO_UNCONNECTED[1],vga_to_hdmi_i_1942_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({NLW_vga_to_hdmi_i_1942_O_UNCONNECTED[3:2],vga_to_hdmi_i_1942_n_6,vga_to_hdmi_i_1942_n_7}),
        .S({1'b0,1'b1,vga_to_hdmi_i_2099_n_0,vga_to_hdmi_i_2219_1}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1943
       (.I0(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1943_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1944
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1722_n_7),
        .O(vga_to_hdmi_i_1944_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1945
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1945_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1946
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_1946_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1947
       (.I0(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_1947_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    vga_to_hdmi_i_1948
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_1948_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_1949
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1949_n_0));
  LUT6 #(
    .INIT(64'h0177171009999990)) 
    vga_to_hdmi_i_195
       (.I0(drawX[7]),
        .I1(drawX[9]),
        .I2(\hc_reg[0]_rep_n_0 ),
        .I3(Q[2]),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(drawX[8]),
        .O(vga_to_hdmi_i_195_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_1950
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1950_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1951
       (.I0(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_1951_n_0));
  CARRY4 vga_to_hdmi_i_1952
       (.CI(vga_to_hdmi_i_1726_n_0),
        .CO(NLW_vga_to_hdmi_i_1952_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_vga_to_hdmi_i_1952_O_UNCONNECTED[3:1],vga_to_hdmi_i_2101_0}),
        .S({1'b0,1'b0,1'b0,vga_to_hdmi_i_2101_n_0}));
  CARRY4 vga_to_hdmi_i_1953
       (.CI(vga_to_hdmi_i_2102_n_0),
        .CO({vga_to_hdmi_i_1953_n_0,vga_to_hdmi_i_1953_n_1,vga_to_hdmi_i_1953_n_2,vga_to_hdmi_i_1953_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1726_0,vga_to_hdmi_i_2106_n_0}),
        .O(NLW_vga_to_hdmi_i_1953_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2107_n_0,vga_to_hdmi_i_1726_1,vga_to_hdmi_i_2110_n_0}));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1954
       (.I0(vga_to_hdmi_i_2111_n_4),
        .I1(vga_to_hdmi_i_2112_n_7),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1954_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1955
       (.I0(vga_to_hdmi_i_2111_n_5),
        .I1(vga_to_hdmi_i_2113_n_4),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1955_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1956
       (.I0(vga_to_hdmi_i_2111_n_6),
        .I1(vga_to_hdmi_i_2113_n_5),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1956_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    vga_to_hdmi_i_1957
       (.I0(vga_to_hdmi_i_2111_n_7),
        .I1(vga_to_hdmi_i_2113_n_6),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1957_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1958
       (.I0(vga_to_hdmi_i_1954_n_0),
        .I1(vga_to_hdmi_i_2112_n_6),
        .I2(vga_to_hdmi_i_2114_n_7),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1958_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1959
       (.I0(vga_to_hdmi_i_2111_n_4),
        .I1(vga_to_hdmi_i_2112_n_7),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1955_n_0),
        .O(vga_to_hdmi_i_1959_n_0));
  LUT6 #(
    .INIT(64'h099BB9B002277270)) 
    vga_to_hdmi_i_196
       (.I0(drawX[9]),
        .I1(drawX[8]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .I5(drawX[7]),
        .O(vga_to_hdmi_i_196_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1960
       (.I0(vga_to_hdmi_i_2111_n_5),
        .I1(vga_to_hdmi_i_2113_n_4),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1956_n_0),
        .O(vga_to_hdmi_i_1960_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1961
       (.I0(vga_to_hdmi_i_2111_n_6),
        .I1(vga_to_hdmi_i_2113_n_5),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1957_n_0),
        .O(vga_to_hdmi_i_1961_n_0));
  CARRY4 vga_to_hdmi_i_1962
       (.CI(vga_to_hdmi_i_2115_n_0),
        .CO({vga_to_hdmi_i_1962_n_0,vga_to_hdmi_i_1962_n_1,vga_to_hdmi_i_1962_n_2,vga_to_hdmi_i_1962_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2116_n_0,vga_to_hdmi_i_2117_n_0,vga_to_hdmi_i_2118_n_0,vga_to_hdmi_i_2119_n_0}),
        .O(NLW_vga_to_hdmi_i_1962_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2120_n_0,vga_to_hdmi_i_2121_n_0,vga_to_hdmi_i_2122_n_0,vga_to_hdmi_i_2123_n_0}));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_1963
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1855_0),
        .I2(vga_to_hdmi_i_2272_0),
        .I3(\hc_reg[3]_0 [0]),
        .I4(\hc_reg[0]_rep_0 [0]),
        .O(vga_to_hdmi_i_1963_n_0));
  LUT6 #(
    .INIT(64'hD77D555555554114)) 
    vga_to_hdmi_i_1964
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\hc_reg[3]_0 [0]),
        .I2(\hc_reg[0]_rep_0 [0]),
        .I3(vga_to_hdmi_i_2272_0),
        .I4(vga_to_hdmi_i_2125_n_5),
        .I5(vga_to_hdmi_i_1973_n_7),
        .O(vga_to_hdmi_i_1964_n_0));
  LUT5 #(
    .INIT(32'h7B333321)) 
    vga_to_hdmi_i_1965
       (.I0(vga_to_hdmi_i_1973_n_7),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2125_n_5),
        .I3(vga_to_hdmi_i_2125_n_6),
        .I4(vga_to_hdmi_i_2126_n_4),
        .O(vga_to_hdmi_i_1965_n_0));
  LUT5 #(
    .INIT(32'h7B333321)) 
    vga_to_hdmi_i_1966
       (.I0(vga_to_hdmi_i_2126_n_4),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2125_n_6),
        .I3(vga_to_hdmi_i_2125_n_7),
        .I4(vga_to_hdmi_i_2126_n_5),
        .O(vga_to_hdmi_i_1966_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_1967
       (.I0(vga_to_hdmi_i_1963_n_0),
        .I1(vga_to_hdmi_i_1855_1),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(\hc_reg[0]_rep_0 [1]),
        .I4(\hc_reg[3]_0 [1]),
        .I5(vga_to_hdmi_i_2129_0[0]),
        .O(vga_to_hdmi_i_1967_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_1968
       (.I0(vga_to_hdmi_i_1964_n_0),
        .I1(vga_to_hdmi_i_1855_0),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(\hc_reg[0]_rep_0 [0]),
        .I4(\hc_reg[3]_0 [0]),
        .I5(vga_to_hdmi_i_2272_0),
        .O(vga_to_hdmi_i_1968_n_0));
  LUT5 #(
    .INIT(32'h96666669)) 
    vga_to_hdmi_i_1969
       (.I0(vga_to_hdmi_i_1965_n_0),
        .I1(vga_to_hdmi_i_1855_2),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_1973_n_7),
        .I4(vga_to_hdmi_i_2125_n_5),
        .O(vga_to_hdmi_i_1969_n_0));
  LUT6 #(
    .INIT(64'h08C88CC003B33BB0)) 
    vga_to_hdmi_i_197
       (.I0(drawX[8]),
        .I1(drawX[7]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(Q[2]),
        .I4(\hc_reg[0]_rep_n_0 ),
        .I5(drawX[6]),
        .O(vga_to_hdmi_i_197_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_1970
       (.I0(vga_to_hdmi_i_1966_n_0),
        .I1(vga_to_hdmi_i_1973_n_7),
        .I2(vga_to_hdmi_i_2125_n_5),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_2126_n_4),
        .I5(vga_to_hdmi_i_2125_n_6),
        .O(vga_to_hdmi_i_1970_n_0));
  CARRY4 vga_to_hdmi_i_1971
       (.CI(vga_to_hdmi_i_2125_n_0),
        .CO({NLW_vga_to_hdmi_i_1971_CO_UNCONNECTED[3],vga_to_hdmi_i_2129_1,NLW_vga_to_hdmi_i_1971_CO_UNCONNECTED[1],vga_to_hdmi_i_1971_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2128_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_1971_O_UNCONNECTED[3:2],vga_to_hdmi_i_2129_0}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2129_n_0}));
  CARRY4 vga_to_hdmi_i_1973
       (.CI(vga_to_hdmi_i_2126_n_0),
        .CO({vga_to_hdmi_i_1973_n_0,vga_to_hdmi_i_1973_n_1,vga_to_hdmi_i_1973_n_2,vga_to_hdmi_i_1973_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({\hc_reg[3]_0 ,vga_to_hdmi_i_1973_n_7}),
        .S({vga_to_hdmi_i_2130_n_0,vga_to_hdmi_i_2131_n_0,vga_to_hdmi_i_2132_n_0,vga_to_hdmi_i_2133_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_1975
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_1975_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1976
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_1976_n_0));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    vga_to_hdmi_i_1977
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_1977_n_0));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    vga_to_hdmi_i_1978
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_1978_n_0));
  LUT5 #(
    .INIT(32'h1879E786)) 
    vga_to_hdmi_i_1979
       (.I0(vga_to_hdmi_i_1068_n_0),
        .I1(drawX[6]),
        .I2(drawX[7]),
        .I3(drawX[8]),
        .I4(drawX[9]),
        .O(vga_to_hdmi_i_1979_n_0));
  LUT6 #(
    .INIT(64'h04108E384D348A28)) 
    vga_to_hdmi_i_198
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(drawX[8]),
        .I2(drawX[7]),
        .I3(drawX[6]),
        .I4(Q[2]),
        .I5(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_198_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_1980
       (.I0(vga_to_hdmi_i_1977_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_1980_n_0));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1981
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1978_n_0),
        .O(vga_to_hdmi_i_1981_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_1982
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_1982_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1983
       (.I0(vga_to_hdmi_i_1103_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1918_n_0),
        .O(vga_to_hdmi_i_1983_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1984
       (.I0(vga_to_hdmi_i_2088_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1919_n_0),
        .O(vga_to_hdmi_i_1984_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_1985
       (.I0(vga_to_hdmi_i_1103_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(vga_to_hdmi_i_2087_n_0),
        .I3(vga_to_hdmi_i_1920_n_0),
        .O(vga_to_hdmi_i_1985_n_0));
  LUT6 #(
    .INIT(64'h7DDDDDDD14444444)) 
    vga_to_hdmi_i_1986
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(drawX[3]),
        .I2(Q[2]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(\color_instance/Red6 [5]),
        .O(vga_to_hdmi_i_1986_n_0));
  LUT6 #(
    .INIT(64'h3DDD54447DDD1444)) 
    vga_to_hdmi_i_1987
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(drawX[4]),
        .I5(drawX[3]),
        .O(vga_to_hdmi_i_1987_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT5 #(
    .INIT(32'h3D547D14)) 
    vga_to_hdmi_i_1988
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(drawX[3]),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_1988_n_0));
  LUT5 #(
    .INIT(32'h695A5AA5)) 
    vga_to_hdmi_i_1989
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_1989_n_0));
  LUT6 #(
    .INIT(64'h0E6E66E006060060)) 
    vga_to_hdmi_i_199
       (.I0(drawX[7]),
        .I1(drawX[9]),
        .I2(Q[2]),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(drawX[8]),
        .O(vga_to_hdmi_i_199_n_0));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1990
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1986_n_0),
        .O(vga_to_hdmi_i_1990_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_1991
       (.I0(vga_to_hdmi_i_1987_n_0),
        .I1(\color_instance/Red6 [3]),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(\color_instance/Red6 [5]),
        .O(vga_to_hdmi_i_1991_n_0));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    vga_to_hdmi_i_1992
       (.I0(vga_to_hdmi_i_1988_n_0),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(vga_to_hdmi_i_510_n_0),
        .I5(\color_instance/Red6 [4]),
        .O(vga_to_hdmi_i_1992_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT5 #(
    .INIT(32'h53AC936C)) 
    vga_to_hdmi_i_1993
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(drawX[3]),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_1993_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_1994
       (.CI(vga_to_hdmi_i_2134_n_0),
        .CO({vga_to_hdmi_i_1994_n_0,vga_to_hdmi_i_1994_n_1,vga_to_hdmi_i_1994_n_2,vga_to_hdmi_i_1994_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2135_n_0,vga_to_hdmi_i_2136_n_0,vga_to_hdmi_i_2137_n_0,vga_to_hdmi_i_2138_n_0}),
        .O(NLW_vga_to_hdmi_i_1994_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2139_n_0,vga_to_hdmi_i_2140_n_0,vga_to_hdmi_i_2141_n_0,vga_to_hdmi_i_2142_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1995
       (.I0(vga_to_hdmi_i_1870_0[3]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1995_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1996
       (.I0(vga_to_hdmi_i_1870_0[2]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1996_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1997
       (.I0(vga_to_hdmi_i_1870_0[1]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1997_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_1998
       (.I0(vga_to_hdmi_i_1870_0[0]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1998_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_1999
       (.I0(vga_to_hdmi_i_1870_0[3]),
        .I1(vga_to_hdmi_i_1879_n_7),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_1999_n_0));
  MUXF7 vga_to_hdmi_i_200
       (.I0(vga_to_hdmi_i_465_n_0),
        .I1(vga_to_hdmi_i_466_n_0),
        .O(vga_to_hdmi_i_200_n_0),
        .S(Q[1]));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2000
       (.I0(vga_to_hdmi_i_1870_0[2]),
        .I1(vga_to_hdmi_i_1870_0[3]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2000_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2001
       (.I0(vga_to_hdmi_i_1870_0[1]),
        .I1(vga_to_hdmi_i_1870_0[2]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2001_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2002
       (.I0(vga_to_hdmi_i_1870_0[0]),
        .I1(vga_to_hdmi_i_1870_0[1]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2002_n_0));
  CARRY4 vga_to_hdmi_i_2004
       (.CI(vga_to_hdmi_i_2144_n_0),
        .CO({vga_to_hdmi_i_2004_n_0,vga_to_hdmi_i_2004_n_1,vga_to_hdmi_i_2004_n_2,vga_to_hdmi_i_2004_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2149_n_0,1'b0,1'b0,vga_to_hdmi_i_2150_n_7}),
        .O(vga_to_hdmi_i_2154_0),
        .S({vga_to_hdmi_i_2151_n_0,vga_to_hdmi_i_2152_n_0,vga_to_hdmi_i_2153_n_0,vga_to_hdmi_i_2154_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2005
       (.I0(vga_to_hdmi_i_2011_0[1]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2005_n_0));
  CARRY4 vga_to_hdmi_i_2009
       (.CI(vga_to_hdmi_i_2150_n_0),
        .CO({NLW_vga_to_hdmi_i_2009_CO_UNCONNECTED[3:2],vga_to_hdmi_i_2009_n_2,NLW_vga_to_hdmi_i_2009_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,vga_to_hdmi_i_2155_n_0}),
        .O({NLW_vga_to_hdmi_i_2009_O_UNCONNECTED[3:1],vga_to_hdmi_i_2009_n_7}),
        .S({1'b0,1'b0,1'b1,vga_to_hdmi_i_2156_n_0}));
  MUXF7 vga_to_hdmi_i_201
       (.I0(vga_to_hdmi_i_467_n_0),
        .I1(vga_to_hdmi_i_468_n_0),
        .O(vga_to_hdmi_i_201_n_0),
        .S(Q[1]));
  LUT4 #(
    .INIT(16'hDF20)) 
    vga_to_hdmi_i_2010
       (.I0(vga_to_hdmi_i_2009_n_7),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(vga_to_hdmi_i_2150_n_4),
        .I3(vga_to_hdmi_i_2009_n_2),
        .O(vga_to_hdmi_i_2010_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    vga_to_hdmi_i_2011
       (.I0(vga_to_hdmi_i_2150_n_4),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(vga_to_hdmi_i_2009_n_7),
        .O(vga_to_hdmi_i_2011_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_2012
       (.I0(\addr_reg[2]_i_102_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2012_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_2013
       (.I0(\addr_reg[2]_i_106_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2013_n_0));
  LUT3 #(
    .INIT(8'h4D)) 
    vga_to_hdmi_i_2014
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2014_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2015
       (.I0(vga_to_hdmi_i_2012_n_0),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2015_n_0));
  LUT5 #(
    .INIT(32'h861E79E1)) 
    vga_to_hdmi_i_2016
       (.I0(drawY[6]),
        .I1(\addr_reg[2]_i_54_n_0 ),
        .I2(drawY[7]),
        .I3(drawY[8]),
        .I4(drawY[9]),
        .O(vga_to_hdmi_i_2016_n_0));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    vga_to_hdmi_i_2017
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_105_n_0 ),
        .I4(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2017_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2018
       (.I0(\addr_reg[2]_i_50_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2018_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2019
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2019_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h1885)) 
    vga_to_hdmi_i_202
       (.I0(drawX[6]),
        .I1(drawX[8]),
        .I2(drawX[7]),
        .I3(drawX[9]),
        .O(vga_to_hdmi_i_202_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2020
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2020_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2021
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2021_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2022
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2022_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_2023
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2023_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2024
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2024_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2025
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2025_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2026
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2026_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2027
       (.I0(\addr_reg[2]_i_102_n_0 ),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2027_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2028
       (.I0(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2028_n_0));
  CARRY4 vga_to_hdmi_i_2029
       (.CI(vga_to_hdmi_i_2157_n_0),
        .CO({vga_to_hdmi_i_2029_n_0,vga_to_hdmi_i_2029_n_1,vga_to_hdmi_i_2029_n_2,vga_to_hdmi_i_2029_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2158_n_0,vga_to_hdmi_i_2159_n_0,vga_to_hdmi_i_2160_n_0,vga_to_hdmi_i_2161_n_0}),
        .O(NLW_vga_to_hdmi_i_2029_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2162_n_0,vga_to_hdmi_i_2163_n_0,vga_to_hdmi_i_2164_n_0,vga_to_hdmi_i_2165_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8660)) 
    vga_to_hdmi_i_203
       (.I0(drawX[6]),
        .I1(drawX[8]),
        .I2(drawX[9]),
        .I3(drawX[7]),
        .O(vga_to_hdmi_i_203_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_2030
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(vga_to_hdmi_i_1884_1),
        .I2(vga_to_hdmi_i_2330_0[1]),
        .I3(\vc_reg[3]_1 [1]),
        .I4(\vc_reg[0]_1 [1]),
        .O(vga_to_hdmi_i_2030_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    vga_to_hdmi_i_2031
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(vga_to_hdmi_i_1884_0),
        .I2(vga_to_hdmi_i_2330_0[0]),
        .I3(\vc_reg[3]_1 [0]),
        .I4(\vc_reg[0]_1 [0]),
        .O(vga_to_hdmi_i_2031_n_0));
  LUT6 #(
    .INIT(64'hD77D555555554114)) 
    vga_to_hdmi_i_2032
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(\vc_reg[3]_1 [0]),
        .I2(\vc_reg[0]_1 [0]),
        .I3(vga_to_hdmi_i_2330_0[0]),
        .I4(vga_to_hdmi_i_2167_n_6),
        .I5(vga_to_hdmi_i_2169_n_4),
        .O(vga_to_hdmi_i_2032_n_0));
  LUT5 #(
    .INIT(32'h7B333321)) 
    vga_to_hdmi_i_2033
       (.I0(vga_to_hdmi_i_2169_n_4),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(vga_to_hdmi_i_2167_n_6),
        .I3(vga_to_hdmi_i_2167_n_7),
        .I4(vga_to_hdmi_i_2169_n_5),
        .O(vga_to_hdmi_i_2033_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_2034
       (.I0(vga_to_hdmi_i_2030_n_0),
        .I1(vga_to_hdmi_i_1884_2),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_1 [2]),
        .I4(\vc_reg[3]_1 [2]),
        .I5(vga_to_hdmi_i_2172_0[0]),
        .O(vga_to_hdmi_i_2034_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_2035
       (.I0(vga_to_hdmi_i_2031_n_0),
        .I1(vga_to_hdmi_i_1884_1),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_1 [1]),
        .I4(\vc_reg[3]_1 [1]),
        .I5(vga_to_hdmi_i_2330_0[1]),
        .O(vga_to_hdmi_i_2035_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    vga_to_hdmi_i_2036
       (.I0(vga_to_hdmi_i_2032_n_0),
        .I1(vga_to_hdmi_i_1884_0),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\vc_reg[0]_1 [0]),
        .I4(\vc_reg[3]_1 [0]),
        .I5(vga_to_hdmi_i_2330_0[0]),
        .O(vga_to_hdmi_i_2036_n_0));
  LUT5 #(
    .INIT(32'h96666669)) 
    vga_to_hdmi_i_2037
       (.I0(vga_to_hdmi_i_2033_n_0),
        .I1(vga_to_hdmi_i_1884_3),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2169_n_4),
        .I4(vga_to_hdmi_i_2167_n_6),
        .O(vga_to_hdmi_i_2037_n_0));
  CARRY4 vga_to_hdmi_i_2038
       (.CI(vga_to_hdmi_i_2167_n_0),
        .CO({NLW_vga_to_hdmi_i_2038_CO_UNCONNECTED[3],vga_to_hdmi_i_2172_1,NLW_vga_to_hdmi_i_2038_CO_UNCONNECTED[1],vga_to_hdmi_i_2038_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2171_n_0,\addr_reg[2]_i_47_n_0 }),
        .O({NLW_vga_to_hdmi_i_2038_O_UNCONNECTED[3:2],vga_to_hdmi_i_2172_0}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2172_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4296)) 
    vga_to_hdmi_i_204
       (.I0(drawX[6]),
        .I1(drawX[7]),
        .I2(drawX[9]),
        .I3(drawX[8]),
        .O(vga_to_hdmi_i_204_n_0));
  CARRY4 vga_to_hdmi_i_2040
       (.CI(vga_to_hdmi_i_2169_n_0),
        .CO({vga_to_hdmi_i_2040_n_0,vga_to_hdmi_i_2040_n_1,vga_to_hdmi_i_2040_n_2,vga_to_hdmi_i_2040_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O(\vc_reg[3]_1 ),
        .S({vga_to_hdmi_i_2173_n_0,vga_to_hdmi_i_2174_n_0,vga_to_hdmi_i_2175_n_0,vga_to_hdmi_i_2176_n_0}));
  CARRY4 vga_to_hdmi_i_2041
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2041_n_0,vga_to_hdmi_i_2041_n_1,vga_to_hdmi_i_2041_n_2,vga_to_hdmi_i_2041_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2177_n_0,vga_to_hdmi_i_2178_n_0,vga_to_hdmi_i_2179_n_0,1'b0}),
        .O(\vc_reg[0]_1 ),
        .S({vga_to_hdmi_i_2180_n_0,vga_to_hdmi_i_2181_n_0,vga_to_hdmi_i_2182_n_0,vga_to_hdmi_i_2183_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2043
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2043_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2044
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2044_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2045
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2045_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2046
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2046_n_0));
  LUT5 #(
    .INIT(32'h695A5AA5)) 
    vga_to_hdmi_i_2047
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .O(vga_to_hdmi_i_2047_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2048
       (.I0(\addr_reg[2]_i_63_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2048_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2049
       (.I0(\addr_reg[2]_i_64_n_0 ),
        .I1(\color_instance/addr1 [3]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(\color_instance/addr1 [5]),
        .O(vga_to_hdmi_i_2049_n_0));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    vga_to_hdmi_i_2050
       (.I0(\addr_reg[2]_i_65_n_0 ),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(\addr_reg[2]_i_28_n_0 ),
        .I5(\addr_reg[2]_i_104_n_0 ),
        .O(vga_to_hdmi_i_2050_n_0));
  LUT5 #(
    .INIT(32'h2D5AD25A)) 
    vga_to_hdmi_i_2051
       (.I0(drawY[1]),
        .I1(drawY[2]),
        .I2(drawY[3]),
        .I3(drawY[0]),
        .I4(\addr_reg[2]_i_28_n_0 ),
        .O(vga_to_hdmi_i_2051_n_0));
  CARRY4 vga_to_hdmi_i_2052
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2052_n_0,vga_to_hdmi_i_2052_n_1,vga_to_hdmi_i_2052_n_2,vga_to_hdmi_i_2052_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2184_n_0,vga_to_hdmi_i_2185_n_0,vga_to_hdmi_i_2186_n_0,vga_to_hdmi_i_2187_n_0}),
        .O(NLW_vga_to_hdmi_i_2052_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_1895_0,vga_to_hdmi_i_2191_n_0}));
  LUT4 #(
    .INIT(16'hBE28)) 
    vga_to_hdmi_i_2053
       (.I0(vga_to_hdmi_i_2063_n_6),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(vga_to_hdmi_i_2064_n_5),
        .O(vga_to_hdmi_i_2053_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    vga_to_hdmi_i_2054
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(vga_to_hdmi_i_2063_n_7),
        .I2(vga_to_hdmi_i_2064_n_6),
        .O(vga_to_hdmi_i_2054_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2056
       (.I0(\hc_reg[2]_1 [2]),
        .I1(vga_to_hdmi_i_2344[2]),
        .O(vga_to_hdmi_i_2056_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2057
       (.I0(vga_to_hdmi_i_2206_0[0]),
        .I1(\hc_reg[2]_5 [0]),
        .I2(\hc_reg[3]_5 [1]),
        .I3(vga_to_hdmi_i_2053_n_0),
        .O(vga_to_hdmi_i_2057_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    vga_to_hdmi_i_2058
       (.I0(vga_to_hdmi_i_2063_n_6),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(vga_to_hdmi_i_2064_n_5),
        .I4(vga_to_hdmi_i_2054_n_0),
        .O(vga_to_hdmi_i_2058_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2059
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(vga_to_hdmi_i_2063_n_7),
        .I2(vga_to_hdmi_i_2064_n_6),
        .I3(vga_to_hdmi_i_1895_1),
        .O(vga_to_hdmi_i_2059_n_0));
  CARRY4 vga_to_hdmi_i_2061
       (.CI(vga_to_hdmi_i_2063_n_0),
        .CO({NLW_vga_to_hdmi_i_2061_CO_UNCONNECTED[3:1],vga_to_hdmi_i_2063_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vga_to_hdmi_i_2061_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 vga_to_hdmi_i_2062
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2062_n_0,vga_to_hdmi_i_2062_n_1,vga_to_hdmi_i_2062_n_2,vga_to_hdmi_i_2062_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2194_n_0,vga_to_hdmi_i_2195_n_0,vga_to_hdmi_i_2196_n_0,1'b0}),
        .O({\hc_reg[2]_5 ,NLW_vga_to_hdmi_i_2062_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2197_n_0,vga_to_hdmi_i_2198_n_0,vga_to_hdmi_i_2199_n_0,vga_to_hdmi_i_2200_n_0}));
  CARRY4 vga_to_hdmi_i_2063
       (.CI(vga_to_hdmi_i_2192_n_0),
        .CO({vga_to_hdmi_i_2063_n_0,vga_to_hdmi_i_2063_n_1,vga_to_hdmi_i_2063_n_2,vga_to_hdmi_i_2063_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2201_n_1,vga_to_hdmi_i_2201_n_6,vga_to_hdmi_i_2201_n_7,vga_to_hdmi_i_2202_n_4}),
        .O({vga_to_hdmi_i_2206_0,vga_to_hdmi_i_2063_n_6,vga_to_hdmi_i_2063_n_7}),
        .S({vga_to_hdmi_i_2203_n_0,vga_to_hdmi_i_2204_n_0,vga_to_hdmi_i_2205_n_0,vga_to_hdmi_i_2206_n_0}));
  CARRY4 vga_to_hdmi_i_2064
       (.CI(vga_to_hdmi_i_2193_n_0),
        .CO({vga_to_hdmi_i_2064_n_0,vga_to_hdmi_i_2064_n_1,vga_to_hdmi_i_2064_n_2,vga_to_hdmi_i_2064_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({\hc_reg[3]_5 [1],vga_to_hdmi_i_2064_n_5,vga_to_hdmi_i_2064_n_6,\hc_reg[3]_5 [0]}),
        .S({vga_to_hdmi_i_2207_n_0,vga_to_hdmi_i_2208_n_0,vga_to_hdmi_i_2209_n_0,vga_to_hdmi_i_2210_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2065
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(\color_instance/Red6 [19]));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2066
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2066_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2067
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2067_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2068
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2068_n_0));
  LUT5 #(
    .INIT(32'h69999999)) 
    vga_to_hdmi_i_2069
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(drawX[3]),
        .I2(Q[2]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2069_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    vga_to_hdmi_i_2070
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2070_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2071
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2071_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2072
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2072_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2073
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2073_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2074
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2074_n_0));
  LUT6 #(
    .INIT(64'h6AAA0000FFFF6AAA)) 
    vga_to_hdmi_i_2075
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\color_instance/Red6 [5]),
        .I5(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2075_n_0));
  LUT6 #(
    .INIT(64'h6FFFFAAA0AAAA000)) 
    vga_to_hdmi_i_2076
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2076_n_0));
  LUT5 #(
    .INIT(32'h6FFA0AA0)) 
    vga_to_hdmi_i_2077
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(drawX[5]),
        .O(vga_to_hdmi_i_2077_n_0));
  LUT6 #(
    .INIT(64'h6AA55AA5555AA55A)) 
    vga_to_hdmi_i_2078
       (.I0(drawX[5]),
        .I1(drawX[4]),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(Q[2]),
        .I5(drawX[3]),
        .O(vga_to_hdmi_i_2078_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2079
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2079_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2080
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2080_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2081
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2081_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2082
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2082_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2083
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2083_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2084
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2084_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2085
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2085_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2086
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2086_n_0));
  LUT5 #(
    .INIT(32'h0015FFEA)) 
    vga_to_hdmi_i_2087
       (.I0(drawX[8]),
        .I1(vga_to_hdmi_i_1068_n_0),
        .I2(drawX[6]),
        .I3(drawX[7]),
        .I4(drawX[9]),
        .O(vga_to_hdmi_i_2087_n_0));
  LUT4 #(
    .INIT(16'h15EA)) 
    vga_to_hdmi_i_2088
       (.I0(drawX[7]),
        .I1(drawX[6]),
        .I2(vga_to_hdmi_i_1068_n_0),
        .I3(drawX[8]),
        .O(vga_to_hdmi_i_2088_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2089
       (.CI(vga_to_hdmi_i_2211_n_0),
        .CO({vga_to_hdmi_i_2089_n_0,vga_to_hdmi_i_2089_n_1,vga_to_hdmi_i_2089_n_2,vga_to_hdmi_i_2089_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2212_n_0,vga_to_hdmi_i_2213_n_0,vga_to_hdmi_i_2214_n_0,vga_to_hdmi_i_2215_n_0}),
        .O(NLW_vga_to_hdmi_i_2089_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2216_n_0,vga_to_hdmi_i_2217_n_0,vga_to_hdmi_i_2218_n_0,vga_to_hdmi_i_2219_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2090
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_2090_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2091
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_2091_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2092
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_2092_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2093
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_2093_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_2094
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2094_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_2095
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2095_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_2096
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2096_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_2097
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2097_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2099
       (.I0(DI[1]),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2099_n_0));
  LUT5 #(
    .INIT(32'h87781EE1)) 
    vga_to_hdmi_i_2101
       (.I0(vga_to_hdmi_i_2112_n_6),
        .I1(vga_to_hdmi_i_2114_n_7),
        .I2(vga_to_hdmi_i_2112_n_1),
        .I3(vga_to_hdmi_i_2114_n_6),
        .I4(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2101_n_0));
  CARRY4 vga_to_hdmi_i_2102
       (.CI(vga_to_hdmi_i_2225_n_0),
        .CO({vga_to_hdmi_i_2102_n_0,vga_to_hdmi_i_2102_n_1,vga_to_hdmi_i_2102_n_2,vga_to_hdmi_i_2102_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2226_n_0,vga_to_hdmi_i_1953_0}),
        .O(NLW_vga_to_hdmi_i_2102_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2230_n_0,vga_to_hdmi_i_2231_n_0,vga_to_hdmi_i_1953_1}));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    vga_to_hdmi_i_2106
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(vga_to_hdmi_i_1709_n_0),
        .I2(vga_to_hdmi_i_2236_n_6),
        .I3(vga_to_hdmi_i_2237_n_4),
        .O(vga_to_hdmi_i_2106_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2107
       (.I0(vga_to_hdmi_i_2111_n_7),
        .I1(vga_to_hdmi_i_2113_n_6),
        .I2(vga_to_hdmi_i_1709_n_0),
        .I3(vga_to_hdmi_i_1726_0[2]),
        .O(vga_to_hdmi_i_2107_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2110
       (.I0(\hc_reg[0]_rep__0_2 [0]),
        .I1(\hc_reg[3]_9 [0]),
        .I2(vga_to_hdmi_i_2392_1[0]),
        .I3(vga_to_hdmi_i_2106_n_0),
        .O(vga_to_hdmi_i_2110_n_0));
  CARRY4 vga_to_hdmi_i_2111
       (.CI(vga_to_hdmi_i_2234_n_0),
        .CO({vga_to_hdmi_i_2111_n_0,vga_to_hdmi_i_2111_n_1,vga_to_hdmi_i_2111_n_2,vga_to_hdmi_i_2111_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2238_n_0,vga_to_hdmi_i_2239_n_0,vga_to_hdmi_i_2240_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({vga_to_hdmi_i_2111_n_4,vga_to_hdmi_i_2111_n_5,vga_to_hdmi_i_2111_n_6,vga_to_hdmi_i_2111_n_7}),
        .S({vga_to_hdmi_i_2241_n_0,vga_to_hdmi_i_2242_n_0,vga_to_hdmi_i_2243_n_0,vga_to_hdmi_i_2244_n_0}));
  CARRY4 vga_to_hdmi_i_2112
       (.CI(vga_to_hdmi_i_2113_n_0),
        .CO({NLW_vga_to_hdmi_i_2112_CO_UNCONNECTED[3],vga_to_hdmi_i_2112_n_1,NLW_vga_to_hdmi_i_2112_CO_UNCONNECTED[1],vga_to_hdmi_i_2112_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2245_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2112_O_UNCONNECTED[3:2],vga_to_hdmi_i_2112_n_6,vga_to_hdmi_i_2112_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2246_n_0}));
  CARRY4 vga_to_hdmi_i_2113
       (.CI(vga_to_hdmi_i_2236_n_0),
        .CO({vga_to_hdmi_i_2113_n_0,vga_to_hdmi_i_2113_n_1,vga_to_hdmi_i_2113_n_2,vga_to_hdmi_i_2113_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2113_n_4,vga_to_hdmi_i_2113_n_5,vga_to_hdmi_i_2113_n_6,vga_to_hdmi_i_2250_0}),
        .S({vga_to_hdmi_i_2247_n_0,vga_to_hdmi_i_2248_n_0,vga_to_hdmi_i_2249_n_0,vga_to_hdmi_i_2250_n_0}));
  CARRY4 vga_to_hdmi_i_2114
       (.CI(vga_to_hdmi_i_2111_n_0),
        .CO({NLW_vga_to_hdmi_i_2114_CO_UNCONNECTED[3:1],vga_to_hdmi_i_2114_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,vga_to_hdmi_i_2251_n_0}),
        .O({NLW_vga_to_hdmi_i_2114_O_UNCONNECTED[3:2],vga_to_hdmi_i_2114_n_6,vga_to_hdmi_i_2114_n_7}),
        .S({1'b0,1'b0,vga_to_hdmi_i_2252_n_0,vga_to_hdmi_i_2253_n_0}));
  CARRY4 vga_to_hdmi_i_2115
       (.CI(vga_to_hdmi_i_2254_n_0),
        .CO({vga_to_hdmi_i_2115_n_0,vga_to_hdmi_i_2115_n_1,vga_to_hdmi_i_2115_n_2,vga_to_hdmi_i_2115_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2255_n_0,vga_to_hdmi_i_2256_n_0,vga_to_hdmi_i_2257_n_0,vga_to_hdmi_i_2258_n_0}),
        .O(NLW_vga_to_hdmi_i_2115_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2259_n_0,vga_to_hdmi_i_2260_n_0,vga_to_hdmi_i_2261_n_0,vga_to_hdmi_i_2262_n_0}));
  LUT6 #(
    .INIT(64'hBEEB2E8B2E8B2882)) 
    vga_to_hdmi_i_2116
       (.I0(vga_to_hdmi_i_2263_n_1),
        .I1(vga_to_hdmi_i_2126_n_5),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_2125_n_7),
        .I4(vga_to_hdmi_i_2264_n_4),
        .I5(vga_to_hdmi_i_2126_n_6),
        .O(vga_to_hdmi_i_2116_n_0));
  LUT6 #(
    .INIT(64'hBEEB2E8B2E8B2882)) 
    vga_to_hdmi_i_2117
       (.I0(vga_to_hdmi_i_2263_n_6),
        .I1(vga_to_hdmi_i_2126_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_2264_n_4),
        .I4(vga_to_hdmi_i_2264_n_5),
        .I5(\hc[1]_i_1_n_0 ),
        .O(vga_to_hdmi_i_2117_n_0));
  LUT6 #(
    .INIT(64'h8BBE2EEB822E288B)) 
    vga_to_hdmi_i_2118
       (.I0(vga_to_hdmi_i_2263_n_7),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_2264_n_5),
        .I5(vga_to_hdmi_i_2264_n_6),
        .O(vga_to_hdmi_i_2118_n_0));
  LUT5 #(
    .INIT(32'h8B2E8228)) 
    vga_to_hdmi_i_2119
       (.I0(vga_to_hdmi_i_2265_n_4),
        .I1(Q[0]),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_2264_n_6),
        .I4(vga_to_hdmi_i_2264_n_7),
        .O(vga_to_hdmi_i_2119_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_2120
       (.I0(vga_to_hdmi_i_2116_n_0),
        .I1(vga_to_hdmi_i_2126_n_4),
        .I2(vga_to_hdmi_i_2125_n_6),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_2126_n_5),
        .I5(vga_to_hdmi_i_2125_n_7),
        .O(vga_to_hdmi_i_2120_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_2121
       (.I0(vga_to_hdmi_i_2117_n_0),
        .I1(vga_to_hdmi_i_2266_n_0),
        .I2(vga_to_hdmi_i_2263_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_2126_n_6),
        .I5(vga_to_hdmi_i_2264_n_4),
        .O(vga_to_hdmi_i_2121_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    vga_to_hdmi_i_2122
       (.I0(vga_to_hdmi_i_2118_n_0),
        .I1(vga_to_hdmi_i_2126_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_2264_n_4),
        .I4(vga_to_hdmi_i_2263_n_6),
        .I5(vga_to_hdmi_i_2267_n_0),
        .O(vga_to_hdmi_i_2122_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    vga_to_hdmi_i_2123
       (.I0(vga_to_hdmi_i_2119_n_0),
        .I1(vga_to_hdmi_i_2268_n_0),
        .I2(vga_to_hdmi_i_2263_n_7),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(Q[0]),
        .I5(vga_to_hdmi_i_2264_n_6),
        .O(vga_to_hdmi_i_2123_n_0));
  CARRY4 vga_to_hdmi_i_2125
       (.CI(vga_to_hdmi_i_2264_n_0),
        .CO({vga_to_hdmi_i_2125_n_0,vga_to_hdmi_i_2125_n_1,vga_to_hdmi_i_2125_n_2,vga_to_hdmi_i_2125_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2272_0,vga_to_hdmi_i_2125_n_5,vga_to_hdmi_i_2125_n_6,vga_to_hdmi_i_2125_n_7}),
        .S({vga_to_hdmi_i_2269_n_0,vga_to_hdmi_i_2270_n_0,vga_to_hdmi_i_2271_n_0,vga_to_hdmi_i_2272_n_0}));
  CARRY4 vga_to_hdmi_i_2126
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2126_n_0,vga_to_hdmi_i_2126_n_1,vga_to_hdmi_i_2126_n_2,vga_to_hdmi_i_2126_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2273_n_0,vga_to_hdmi_i_2274_n_0,\color_instance/Red6 [2],1'b0}),
        .O({vga_to_hdmi_i_2126_n_4,vga_to_hdmi_i_2126_n_5,vga_to_hdmi_i_2126_n_6,NLW_vga_to_hdmi_i_2126_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2276_n_0,vga_to_hdmi_i_2277_n_0,vga_to_hdmi_i_2278_n_0,vga_to_hdmi_i_2279_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2128
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2128_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2129
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2129_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_213
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_213_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2130
       (.I0(\color_instance/Red6 [4]),
        .I1(\color_instance/Red6 [6]),
        .I2(vga_to_hdmi_i_2088_n_0),
        .I3(vga_to_hdmi_i_2075_n_0),
        .O(vga_to_hdmi_i_2130_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2131
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2131_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2132
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2132_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2133
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2133_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2134
       (.CI(vga_to_hdmi_i_2280_n_0),
        .CO({vga_to_hdmi_i_2134_n_0,vga_to_hdmi_i_2134_n_1,vga_to_hdmi_i_2134_n_2,vga_to_hdmi_i_2134_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2281_n_0,vga_to_hdmi_i_2282_n_0,vga_to_hdmi_i_2283_n_0,vga_to_hdmi_i_2284_n_0}),
        .O(NLW_vga_to_hdmi_i_2134_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2285_n_0,vga_to_hdmi_i_2286_n_0,vga_to_hdmi_i_2287_n_0,vga_to_hdmi_i_2288_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2135
       (.I0(vga_to_hdmi_i_1994_0[3]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2135_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2136
       (.I0(vga_to_hdmi_i_1994_0[2]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2136_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2137
       (.I0(vga_to_hdmi_i_1994_0[1]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2137_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2138
       (.I0(vga_to_hdmi_i_1994_0[0]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2138_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2139
       (.I0(vga_to_hdmi_i_1994_0[3]),
        .I1(vga_to_hdmi_i_1870_0[0]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2139_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_214
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_214_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2140
       (.I0(vga_to_hdmi_i_1994_0[2]),
        .I1(vga_to_hdmi_i_1994_0[3]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2140_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2141
       (.I0(vga_to_hdmi_i_1994_0[1]),
        .I1(vga_to_hdmi_i_1994_0[2]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2141_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2142
       (.I0(vga_to_hdmi_i_1994_0[0]),
        .I1(vga_to_hdmi_i_1994_0[1]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2142_n_0));
  CARRY4 vga_to_hdmi_i_2144
       (.CI(vga_to_hdmi_i_2290_n_0),
        .CO({vga_to_hdmi_i_2144_n_0,vga_to_hdmi_i_2144_n_1,vga_to_hdmi_i_2144_n_2,vga_to_hdmi_i_2144_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2295_n_0,vga_to_hdmi_i_2296_n_0,vga_to_hdmi_i_2297_n_0,vga_to_hdmi_i_2298_n_0}),
        .O(vga_to_hdmi_i_2302_0),
        .S({vga_to_hdmi_i_2299_n_0,vga_to_hdmi_i_2300_n_0,vga_to_hdmi_i_2301_n_0,vga_to_hdmi_i_2302_n_0}));
  LUT3 #(
    .INIT(8'h20)) 
    vga_to_hdmi_i_2149
       (.I0(vga_to_hdmi_i_2150_n_5),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(vga_to_hdmi_i_2150_n_6),
        .O(vga_to_hdmi_i_2149_n_0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    vga_to_hdmi_i_215
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(vga_to_hdmi_i_80_0[0]),
        .O(vga_to_hdmi_i_215_n_0));
  CARRY4 vga_to_hdmi_i_2150
       (.CI(vga_to_hdmi_i_2303_n_0),
        .CO({vga_to_hdmi_i_2150_n_0,vga_to_hdmi_i_2150_n_1,vga_to_hdmi_i_2150_n_2,vga_to_hdmi_i_2150_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2304_n_0,vga_to_hdmi_i_2305_n_0,vga_to_hdmi_i_2306_n_0,vga_to_hdmi_i_2307_n_0}),
        .O({vga_to_hdmi_i_2150_n_4,vga_to_hdmi_i_2150_n_5,vga_to_hdmi_i_2150_n_6,vga_to_hdmi_i_2150_n_7}),
        .S({vga_to_hdmi_i_2308_n_0,vga_to_hdmi_i_2309_n_0,vga_to_hdmi_i_2310_n_0,vga_to_hdmi_i_2311_n_0}));
  LUT4 #(
    .INIT(16'hF087)) 
    vga_to_hdmi_i_2151
       (.I0(vga_to_hdmi_i_2150_n_5),
        .I1(vga_to_hdmi_i_2150_n_6),
        .I2(vga_to_hdmi_i_2150_n_4),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2151_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    vga_to_hdmi_i_2152
       (.I0(vga_to_hdmi_i_2150_n_6),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(vga_to_hdmi_i_2150_n_5),
        .O(vga_to_hdmi_i_2152_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2153
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .I1(vga_to_hdmi_i_2150_n_6),
        .O(vga_to_hdmi_i_2153_n_0));
  LUT4 #(
    .INIT(16'hDF20)) 
    vga_to_hdmi_i_2154
       (.I0(vga_to_hdmi_i_2303_n_4),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(vga_to_hdmi_i_2303_n_5),
        .I3(vga_to_hdmi_i_2150_n_7),
        .O(vga_to_hdmi_i_2154_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2155
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2155_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2156
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2156_n_0));
  CARRY4 vga_to_hdmi_i_2157
       (.CI(vga_to_hdmi_i_2312_n_0),
        .CO({vga_to_hdmi_i_2157_n_0,vga_to_hdmi_i_2157_n_1,vga_to_hdmi_i_2157_n_2,vga_to_hdmi_i_2157_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2313_n_0,vga_to_hdmi_i_2314_n_0,vga_to_hdmi_i_2315_n_0,vga_to_hdmi_i_2316_n_0}),
        .O(NLW_vga_to_hdmi_i_2157_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2317_n_0,vga_to_hdmi_i_2318_n_0,vga_to_hdmi_i_2319_n_0,vga_to_hdmi_i_2320_n_0}));
  LUT6 #(
    .INIT(64'hBEEB2E8B2E8B2882)) 
    vga_to_hdmi_i_2158
       (.I0(vga_to_hdmi_i_2321_n_1),
        .I1(vga_to_hdmi_i_2169_n_5),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2167_n_7),
        .I4(vga_to_hdmi_i_2322_n_4),
        .I5(vga_to_hdmi_i_2169_n_6),
        .O(vga_to_hdmi_i_2158_n_0));
  LUT6 #(
    .INIT(64'hBEEB2E8B2E8B2882)) 
    vga_to_hdmi_i_2159
       (.I0(vga_to_hdmi_i_2321_n_6),
        .I1(vga_to_hdmi_i_2169_n_6),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2322_n_4),
        .I4(vga_to_hdmi_i_2322_n_5),
        .I5(\vc[1]_i_1_n_0 ),
        .O(vga_to_hdmi_i_2159_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    vga_to_hdmi_i_216
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_216_n_0));
  LUT6 #(
    .INIT(64'h8BBE2EEB822E288B)) 
    vga_to_hdmi_i_2160
       (.I0(vga_to_hdmi_i_2321_n_7),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(vga_to_hdmi_i_2322_n_5),
        .I5(vga_to_hdmi_i_2322_n_6),
        .O(vga_to_hdmi_i_2160_n_0));
  LUT5 #(
    .INIT(32'h8B2E8228)) 
    vga_to_hdmi_i_2161
       (.I0(vga_to_hdmi_i_2323_n_4),
        .I1(drawY[0]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2322_n_6),
        .I4(vga_to_hdmi_i_2322_n_7),
        .O(vga_to_hdmi_i_2161_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_2162
       (.I0(vga_to_hdmi_i_2158_n_0),
        .I1(vga_to_hdmi_i_2169_n_4),
        .I2(vga_to_hdmi_i_2167_n_6),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(vga_to_hdmi_i_2169_n_5),
        .I5(vga_to_hdmi_i_2167_n_7),
        .O(vga_to_hdmi_i_2162_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    vga_to_hdmi_i_2163
       (.I0(vga_to_hdmi_i_2159_n_0),
        .I1(vga_to_hdmi_i_2324_n_0),
        .I2(vga_to_hdmi_i_2321_n_1),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(vga_to_hdmi_i_2169_n_6),
        .I5(vga_to_hdmi_i_2322_n_4),
        .O(vga_to_hdmi_i_2163_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    vga_to_hdmi_i_2164
       (.I0(vga_to_hdmi_i_2160_n_0),
        .I1(vga_to_hdmi_i_2169_n_6),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2322_n_4),
        .I4(vga_to_hdmi_i_2321_n_6),
        .I5(vga_to_hdmi_i_2325_n_0),
        .O(vga_to_hdmi_i_2164_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    vga_to_hdmi_i_2165
       (.I0(vga_to_hdmi_i_2161_n_0),
        .I1(vga_to_hdmi_i_2326_n_0),
        .I2(vga_to_hdmi_i_2321_n_7),
        .I3(\addr_reg[2]_i_28_n_0 ),
        .I4(drawY[0]),
        .I5(vga_to_hdmi_i_2322_n_6),
        .O(vga_to_hdmi_i_2165_n_0));
  CARRY4 vga_to_hdmi_i_2167
       (.CI(vga_to_hdmi_i_2322_n_0),
        .CO({vga_to_hdmi_i_2167_n_0,vga_to_hdmi_i_2167_n_1,vga_to_hdmi_i_2167_n_2,vga_to_hdmi_i_2167_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({vga_to_hdmi_i_2330_0,vga_to_hdmi_i_2167_n_6,vga_to_hdmi_i_2167_n_7}),
        .S({vga_to_hdmi_i_2327_n_0,vga_to_hdmi_i_2328_n_0,vga_to_hdmi_i_2329_n_0,vga_to_hdmi_i_2330_n_0}));
  CARRY4 vga_to_hdmi_i_2169
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2169_n_0,vga_to_hdmi_i_2169_n_1,vga_to_hdmi_i_2169_n_2,vga_to_hdmi_i_2169_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2331_n_0,vga_to_hdmi_i_2332_n_0,vga_to_hdmi_i_2333_n_0,1'b0}),
        .O({vga_to_hdmi_i_2169_n_4,vga_to_hdmi_i_2169_n_5,vga_to_hdmi_i_2169_n_6,NLW_vga_to_hdmi_i_2169_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2334_n_0,vga_to_hdmi_i_2335_n_0,vga_to_hdmi_i_2336_n_0,vga_to_hdmi_i_2337_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_217
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_217_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2171
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2171_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2172
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2172_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2173
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2173_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2174
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2174_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2175
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2175_n_0));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    vga_to_hdmi_i_2176
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(vga_to_hdmi_i_2176_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2177
       (.I0(drawY[0]),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .O(vga_to_hdmi_i_2177_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2178
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(vga_to_hdmi_i_2178_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2179
       (.I0(drawY[0]),
        .O(vga_to_hdmi_i_2179_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    vga_to_hdmi_i_218
       (.I0(Q[2]),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(drawX[3]),
        .I4(drawX[4]),
        .O(\color_instance/Red6 [4]));
  LUT4 #(
    .INIT(16'h6966)) 
    vga_to_hdmi_i_2180
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(vga_to_hdmi_i_2180_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2181
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .O(vga_to_hdmi_i_2181_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2182
       (.I0(drawY[0]),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .O(vga_to_hdmi_i_2182_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2183
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .O(vga_to_hdmi_i_2183_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2184
       (.I0(\hc_reg[2]_1 [1]),
        .I1(vga_to_hdmi_i_2344[1]),
        .O(vga_to_hdmi_i_2184_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2185
       (.I0(\hc_reg[2]_1 [0]),
        .I1(vga_to_hdmi_i_2344[0]),
        .O(vga_to_hdmi_i_2185_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2186
       (.I0(\hc_reg[2]_0 ),
        .I1(vga_to_hdmi_i_2489),
        .O(vga_to_hdmi_i_2186_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2187
       (.I0(vga_to_hdmi_i_2339_n_5),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2187_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_219
       (.I0(\color_instance/Red6 [5]),
        .I1(vga_to_hdmi_i_80_0[2]),
        .O(vga_to_hdmi_i_219_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    vga_to_hdmi_i_2191
       (.I0(vga_to_hdmi_i_2339_n_5),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(vga_to_hdmi_i_2489),
        .I3(\hc_reg[2]_0 ),
        .O(vga_to_hdmi_i_2191_n_0));
  CARRY4 vga_to_hdmi_i_2192
       (.CI(vga_to_hdmi_i_2339_n_0),
        .CO({vga_to_hdmi_i_2192_n_0,vga_to_hdmi_i_2192_n_1,vga_to_hdmi_i_2192_n_2,vga_to_hdmi_i_2192_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2202_n_5,vga_to_hdmi_i_2202_n_6,vga_to_hdmi_i_2491_1}),
        .O(vga_to_hdmi_i_2344),
        .S({vga_to_hdmi_i_2341_n_0,vga_to_hdmi_i_2342_n_0,vga_to_hdmi_i_2190}));
  CARRY4 vga_to_hdmi_i_2193
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2193_n_0,vga_to_hdmi_i_2193_n_1,vga_to_hdmi_i_2193_n_2,vga_to_hdmi_i_2193_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2345_n_0,vga_to_hdmi_i_2346_n_0,vga_to_hdmi_i_2347_n_0,1'b0}),
        .O({\hc_reg[2]_1 ,NLW_vga_to_hdmi_i_2193_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2348_n_0,vga_to_hdmi_i_2349_n_0,vga_to_hdmi_i_2350_n_0,vga_to_hdmi_i_2351_n_0}));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2194
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2194_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2195
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2195_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2196
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2196_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2197
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2197_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2198
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2198_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2199
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2199_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA95555555)) 
    vga_to_hdmi_i_220
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(Q[2]),
        .I5(vga_to_hdmi_i_80_0[1]),
        .O(vga_to_hdmi_i_220_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2200
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2200_n_0));
  CARRY4 vga_to_hdmi_i_2201
       (.CI(vga_to_hdmi_i_2202_n_0),
        .CO({NLW_vga_to_hdmi_i_2201_CO_UNCONNECTED[3],vga_to_hdmi_i_2201_n_1,NLW_vga_to_hdmi_i_2201_CO_UNCONNECTED[1],vga_to_hdmi_i_2201_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2352_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2201_O_UNCONNECTED[3:2],vga_to_hdmi_i_2201_n_6,vga_to_hdmi_i_2201_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2353_n_0}));
  CARRY4 vga_to_hdmi_i_2202
       (.CI(vga_to_hdmi_i_2354_n_0),
        .CO({vga_to_hdmi_i_2202_n_0,vga_to_hdmi_i_2202_n_1,vga_to_hdmi_i_2202_n_2,vga_to_hdmi_i_2202_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2202_n_4,vga_to_hdmi_i_2202_n_5,vga_to_hdmi_i_2202_n_6,vga_to_hdmi_i_2358_0}),
        .S({vga_to_hdmi_i_2355_n_0,vga_to_hdmi_i_2356_n_0,vga_to_hdmi_i_2357_n_0,vga_to_hdmi_i_2358_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2203
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2201_n_1),
        .O(vga_to_hdmi_i_2203_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2204
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2201_n_6),
        .O(vga_to_hdmi_i_2204_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2205
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2201_n_7),
        .O(vga_to_hdmi_i_2205_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2206
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2202_n_4),
        .O(vga_to_hdmi_i_2206_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2207
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2207_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2208
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2208_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2209
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2209_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2210
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2210_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2211
       (.CI(vga_to_hdmi_i_2359_n_0),
        .CO({vga_to_hdmi_i_2211_n_0,vga_to_hdmi_i_2211_n_1,vga_to_hdmi_i_2211_n_2,vga_to_hdmi_i_2211_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2360_n_0,vga_to_hdmi_i_2361_n_0,vga_to_hdmi_i_2362_n_0,vga_to_hdmi_i_2363_n_0}),
        .O(NLW_vga_to_hdmi_i_2211_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2364_n_0,vga_to_hdmi_i_2365_n_0,vga_to_hdmi_i_2366_n_0,vga_to_hdmi_i_2367_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2212
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_2212_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2213
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(vga_to_hdmi_i_1942_n_1),
        .O(vga_to_hdmi_i_2213_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2214
       (.I0(vga_to_hdmi_i_1942_n_6),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2214_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2215
       (.I0(vga_to_hdmi_i_1942_n_7),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2215_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_2216
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2216_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    vga_to_hdmi_i_2217
       (.I0(vga_to_hdmi_i_1942_n_1),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2217_n_0));
  LUT3 #(
    .INIT(8'h63)) 
    vga_to_hdmi_i_2218
       (.I0(vga_to_hdmi_i_1942_n_6),
        .I1(vga_to_hdmi_i_1942_n_1),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2218_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2219
       (.I0(vga_to_hdmi_i_1942_n_7),
        .I1(vga_to_hdmi_i_1942_n_6),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2219_n_0));
  CARRY4 vga_to_hdmi_i_2225
       (.CI(vga_to_hdmi_i_2371_n_0),
        .CO({vga_to_hdmi_i_2225_n_0,vga_to_hdmi_i_2225_n_1,vga_to_hdmi_i_2225_n_2,vga_to_hdmi_i_2225_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2372_n_0,vga_to_hdmi_i_2373_n_0,vga_to_hdmi_i_2102_0,vga_to_hdmi_i_2375_n_0}),
        .O(NLW_vga_to_hdmi_i_2225_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2376_n_0,vga_to_hdmi_i_2377_n_0,vga_to_hdmi_i_2378_n_0,vga_to_hdmi_i_2102_1}));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    vga_to_hdmi_i_2226
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2236_n_7),
        .I2(vga_to_hdmi_i_2237_n_5),
        .O(vga_to_hdmi_i_2226_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_223
       (.CI(vga_to_hdmi_i_225_n_0),
        .CO({NLW_vga_to_hdmi_i_223_CO_UNCONNECTED[3:1],vga_to_hdmi_i_223_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\color_instance/C [5]}),
        .O({NLW_vga_to_hdmi_i_223_O_UNCONNECTED[3:2],vga_to_hdmi_i_495_0}),
        .S({1'b0,1'b0,vga_to_hdmi_i_494_n_0,vga_to_hdmi_i_495_n_0}));
  (* HLUTNM = "lutpair35" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    vga_to_hdmi_i_2230
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(vga_to_hdmi_i_1709_n_0),
        .I2(vga_to_hdmi_i_2236_n_6),
        .I3(vga_to_hdmi_i_2237_n_4),
        .I4(vga_to_hdmi_i_2226_n_0),
        .O(vga_to_hdmi_i_2230_n_0));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2231
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2236_n_7),
        .I2(vga_to_hdmi_i_2237_n_5),
        .I3(vga_to_hdmi_i_1953_0[2]),
        .O(vga_to_hdmi_i_2231_n_0));
  CARRY4 vga_to_hdmi_i_2234
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2234_n_0,vga_to_hdmi_i_2234_n_1,vga_to_hdmi_i_2234_n_2,vga_to_hdmi_i_2234_n_3}),
        .CYINIT(\color_instance/Red6 [19]),
        .DI({vga_to_hdmi_i_2384_n_0,vga_to_hdmi_i_2385_n_0,vga_to_hdmi_i_2386_n_0,1'b0}),
        .O({\hc_reg[0]_rep__0_2 ,NLW_vga_to_hdmi_i_2234_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2387_n_0,vga_to_hdmi_i_2388_n_0,vga_to_hdmi_i_2389_n_0,vga_to_hdmi_i_2390_n_0}));
  CARRY4 vga_to_hdmi_i_2235
       (.CI(vga_to_hdmi_i_2237_n_0),
        .CO({NLW_vga_to_hdmi_i_2235_CO_UNCONNECTED[3],vga_to_hdmi_i_2392_0,NLW_vga_to_hdmi_i_2235_CO_UNCONNECTED[1],vga_to_hdmi_i_2235_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2391_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2235_O_UNCONNECTED[3:2],vga_to_hdmi_i_2392_1}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2392_n_0}));
  CARRY4 vga_to_hdmi_i_2236
       (.CI(vga_to_hdmi_i_2381_n_0),
        .CO({vga_to_hdmi_i_2236_n_0,vga_to_hdmi_i_2236_n_1,vga_to_hdmi_i_2236_n_2,vga_to_hdmi_i_2236_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({\hc_reg[3]_9 ,vga_to_hdmi_i_2236_n_6,vga_to_hdmi_i_2236_n_7}),
        .S({vga_to_hdmi_i_2393_n_0,vga_to_hdmi_i_2394_n_0,vga_to_hdmi_i_2395_n_0,vga_to_hdmi_i_2396_n_0}));
  CARRY4 vga_to_hdmi_i_2237
       (.CI(vga_to_hdmi_i_2383_n_0),
        .CO({vga_to_hdmi_i_2237_n_0,vga_to_hdmi_i_2237_n_1,vga_to_hdmi_i_2237_n_2,vga_to_hdmi_i_2237_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2237_n_4,vga_to_hdmi_i_2237_n_5,vga_to_hdmi_i_2400_0}),
        .S({vga_to_hdmi_i_2397_n_0,vga_to_hdmi_i_2398_n_0,vga_to_hdmi_i_2399_n_0,vga_to_hdmi_i_2400_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2238
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2238_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2239
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2239_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2240
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2240_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2241
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2241_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2242
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2242_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2243
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(\color_instance/Red6 [5]),
        .O(vga_to_hdmi_i_2243_n_0));
  LUT6 #(
    .INIT(64'h6999999999999999)) 
    vga_to_hdmi_i_2244
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(drawX[4]),
        .I2(drawX[3]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2244_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2245
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2245_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2246
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2246_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2247
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2247_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2248
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2248_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2249
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2249_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_225
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_225_n_0,vga_to_hdmi_i_225_n_1,vga_to_hdmi_i_225_n_2,vga_to_hdmi_i_225_n_3}),
        .CYINIT(1'b0),
        .DI({\color_instance/C [4:2],1'b0}),
        .O(vga_to_hdmi_i_504_0),
        .S({vga_to_hdmi_i_501_n_0,vga_to_hdmi_i_502_n_0,vga_to_hdmi_i_503_n_0,\color_instance/C [1]}));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2250
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2250_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2251
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2251_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    vga_to_hdmi_i_2252
       (.I0(vga_to_hdmi_i_2088_n_0),
        .I1(vga_to_hdmi_i_1709_n_0),
        .I2(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2252_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2253
       (.I0(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2253_n_0));
  CARRY4 vga_to_hdmi_i_2254
       (.CI(vga_to_hdmi_i_2401_n_0),
        .CO({vga_to_hdmi_i_2254_n_0,vga_to_hdmi_i_2254_n_1,vga_to_hdmi_i_2254_n_2,vga_to_hdmi_i_2254_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2402_n_0,vga_to_hdmi_i_2403_n_0,vga_to_hdmi_i_2115_0,vga_to_hdmi_i_2405_n_0}),
        .O(NLW_vga_to_hdmi_i_2254_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2406_n_0,vga_to_hdmi_i_2407_n_0,vga_to_hdmi_i_2408_n_0,vga_to_hdmi_i_2115_1}));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'hA382)) 
    vga_to_hdmi_i_2255
       (.I0(vga_to_hdmi_i_2265_n_5),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2264_n_7),
        .I3(vga_to_hdmi_i_2410_n_4),
        .O(vga_to_hdmi_i_2255_n_0));
  LUT5 #(
    .INIT(32'hEB828282)) 
    vga_to_hdmi_i_2256
       (.I0(vga_to_hdmi_i_2265_n_6),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2410_n_4),
        .I3(vga_to_hdmi_i_2410_n_5),
        .I4(vga_to_hdmi_i_2411_n_1),
        .O(vga_to_hdmi_i_2256_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    vga_to_hdmi_i_2257
       (.I0(vga_to_hdmi_i_2265_n_7),
        .I1(vga_to_hdmi_i_2411_n_1),
        .I2(vga_to_hdmi_i_2410_n_5),
        .I3(vga_to_hdmi_i_2410_n_6),
        .I4(vga_to_hdmi_i_2411_n_6),
        .O(vga_to_hdmi_i_2257_n_0));
  LUT6 #(
    .INIT(64'h28BEBE2828282828)) 
    vga_to_hdmi_i_2258
       (.I0(vga_to_hdmi_i_2412_n_4),
        .I1(vga_to_hdmi_i_2411_n_6),
        .I2(vga_to_hdmi_i_2410_n_6),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(vga_to_hdmi_i_2411_n_7),
        .O(vga_to_hdmi_i_2258_n_0));
  LUT6 #(
    .INIT(64'h9966669996696996)) 
    vga_to_hdmi_i_2259
       (.I0(vga_to_hdmi_i_2255_n_0),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(vga_to_hdmi_i_510_n_0),
        .I3(vga_to_hdmi_i_2264_n_6),
        .I4(vga_to_hdmi_i_2265_n_4),
        .I5(vga_to_hdmi_i_2264_n_7),
        .O(vga_to_hdmi_i_2259_n_0));
  (* HLUTNM = "lutpair47" *) 
  LUT5 #(
    .INIT(32'hA5965A69)) 
    vga_to_hdmi_i_2260
       (.I0(vga_to_hdmi_i_2265_n_5),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2264_n_7),
        .I3(vga_to_hdmi_i_2410_n_4),
        .I4(vga_to_hdmi_i_2256_n_0),
        .O(vga_to_hdmi_i_2260_n_0));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    vga_to_hdmi_i_2261
       (.I0(vga_to_hdmi_i_2257_n_0),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2410_n_4),
        .I3(vga_to_hdmi_i_2265_n_6),
        .I4(vga_to_hdmi_i_2411_n_1),
        .I5(vga_to_hdmi_i_2410_n_5),
        .O(vga_to_hdmi_i_2261_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    vga_to_hdmi_i_2262
       (.I0(vga_to_hdmi_i_2258_n_0),
        .I1(vga_to_hdmi_i_2411_n_1),
        .I2(vga_to_hdmi_i_2410_n_5),
        .I3(vga_to_hdmi_i_2265_n_7),
        .I4(vga_to_hdmi_i_2411_n_6),
        .I5(vga_to_hdmi_i_2410_n_6),
        .O(vga_to_hdmi_i_2262_n_0));
  CARRY4 vga_to_hdmi_i_2263
       (.CI(vga_to_hdmi_i_2265_n_0),
        .CO({NLW_vga_to_hdmi_i_2263_CO_UNCONNECTED[3],vga_to_hdmi_i_2263_n_1,NLW_vga_to_hdmi_i_2263_CO_UNCONNECTED[1],vga_to_hdmi_i_2263_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2413_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2263_O_UNCONNECTED[3:2],vga_to_hdmi_i_2263_n_6,vga_to_hdmi_i_2263_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2414_n_0}));
  CARRY4 vga_to_hdmi_i_2264
       (.CI(vga_to_hdmi_i_2410_n_0),
        .CO({vga_to_hdmi_i_2264_n_0,vga_to_hdmi_i_2264_n_1,vga_to_hdmi_i_2264_n_2,vga_to_hdmi_i_2264_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({vga_to_hdmi_i_2264_n_4,vga_to_hdmi_i_2264_n_5,vga_to_hdmi_i_2264_n_6,vga_to_hdmi_i_2264_n_7}),
        .S({vga_to_hdmi_i_2415_n_0,vga_to_hdmi_i_2416_n_0,vga_to_hdmi_i_2417_n_0,vga_to_hdmi_i_2418_n_0}));
  CARRY4 vga_to_hdmi_i_2265
       (.CI(vga_to_hdmi_i_2412_n_0),
        .CO({vga_to_hdmi_i_2265_n_0,vga_to_hdmi_i_2265_n_1,vga_to_hdmi_i_2265_n_2,vga_to_hdmi_i_2265_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2265_n_4,vga_to_hdmi_i_2265_n_5,vga_to_hdmi_i_2265_n_6,vga_to_hdmi_i_2265_n_7}),
        .S({vga_to_hdmi_i_2419_n_0,vga_to_hdmi_i_2420_n_0,vga_to_hdmi_i_2421_n_0,vga_to_hdmi_i_2422_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2266
       (.I0(vga_to_hdmi_i_2125_n_7),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(vga_to_hdmi_i_2126_n_5),
        .O(vga_to_hdmi_i_2266_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7D14)) 
    vga_to_hdmi_i_2267
       (.I0(vga_to_hdmi_i_510_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(vga_to_hdmi_i_2264_n_5),
        .O(vga_to_hdmi_i_2267_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2268
       (.I0(vga_to_hdmi_i_2264_n_5),
        .I1(vga_to_hdmi_i_510_n_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(vga_to_hdmi_i_2268_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2269
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2269_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_227
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2270
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2270_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2271
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2271_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2272
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2272_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2273
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2273_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2274
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2274_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2275
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(\color_instance/Red6 [2]));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2276
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2276_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2277
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2277_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2278
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2278_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2279
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2279_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2280
       (.CI(vga_to_hdmi_i_2423_n_0),
        .CO({vga_to_hdmi_i_2280_n_0,vga_to_hdmi_i_2280_n_1,vga_to_hdmi_i_2280_n_2,vga_to_hdmi_i_2280_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2424_n_0,vga_to_hdmi_i_2425_n_0,vga_to_hdmi_i_2426_n_0,vga_to_hdmi_i_2427_n_0}),
        .O(NLW_vga_to_hdmi_i_2280_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2428_n_0,vga_to_hdmi_i_2429_n_0,vga_to_hdmi_i_2430_n_0,vga_to_hdmi_i_2431_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2281
       (.I0(vga_to_hdmi_i_2134_0[3]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2281_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2282
       (.I0(vga_to_hdmi_i_2134_0[2]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2282_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2283
       (.I0(vga_to_hdmi_i_2134_0[1]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2283_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2284
       (.I0(vga_to_hdmi_i_2134_0[0]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2284_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2285
       (.I0(vga_to_hdmi_i_2134_0[3]),
        .I1(vga_to_hdmi_i_1994_0[0]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2285_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2286
       (.I0(vga_to_hdmi_i_2134_0[2]),
        .I1(vga_to_hdmi_i_2134_0[3]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2286_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2287
       (.I0(vga_to_hdmi_i_2134_0[1]),
        .I1(vga_to_hdmi_i_2134_0[2]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2287_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2288
       (.I0(vga_to_hdmi_i_2134_0[0]),
        .I1(vga_to_hdmi_i_2134_0[1]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2288_n_0));
  CARRY4 vga_to_hdmi_i_2290
       (.CI(vga_to_hdmi_i_2433_n_0),
        .CO({vga_to_hdmi_i_2290_n_0,vga_to_hdmi_i_2290_n_1,vga_to_hdmi_i_2290_n_2,vga_to_hdmi_i_2290_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2438_n_0,vga_to_hdmi_i_2439_n_0,vga_to_hdmi_i_2440_n_0,\addr_reg[2]_i_47_n_0 }),
        .O(vga_to_hdmi_i_2444_0),
        .S({vga_to_hdmi_i_2441_n_0,vga_to_hdmi_i_2442_n_0,vga_to_hdmi_i_2443_n_0,vga_to_hdmi_i_2444_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_2295
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .I1(vga_to_hdmi_i_2303_n_5),
        .O(vga_to_hdmi_i_2295_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    vga_to_hdmi_i_2296
       (.I0(vga_to_hdmi_i_2303_n_6),
        .I1(vga_to_hdmi_i_2303_n_7),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2296_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_2297
       (.I0(vga_to_hdmi_i_2303_n_7),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2297_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h08)) 
    vga_to_hdmi_i_2298
       (.I0(vga_to_hdmi_i_2445_n_4),
        .I1(vga_to_hdmi_i_2445_n_5),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2298_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2299
       (.I0(vga_to_hdmi_i_2303_n_4),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2299_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2300
       (.I0(vga_to_hdmi_i_2296_n_0),
        .I1(vga_to_hdmi_i_2303_n_5),
        .O(vga_to_hdmi_i_2300_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    vga_to_hdmi_i_2301
       (.I0(vga_to_hdmi_i_2303_n_6),
        .I1(vga_to_hdmi_i_2303_n_7),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_2297_n_0),
        .O(vga_to_hdmi_i_2301_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2302
       (.I0(vga_to_hdmi_i_2303_n_7),
        .I1(vga_to_hdmi_i_2298_n_0),
        .O(vga_to_hdmi_i_2302_n_0));
  CARRY4 vga_to_hdmi_i_2303
       (.CI(vga_to_hdmi_i_2445_n_0),
        .CO({vga_to_hdmi_i_2303_n_0,vga_to_hdmi_i_2303_n_1,vga_to_hdmi_i_2303_n_2,vga_to_hdmi_i_2303_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2446_n_0,vga_to_hdmi_i_2447_n_0,vga_to_hdmi_i_2448_n_0,vga_to_hdmi_i_2449_n_0}),
        .O({vga_to_hdmi_i_2303_n_4,vga_to_hdmi_i_2303_n_5,vga_to_hdmi_i_2303_n_6,vga_to_hdmi_i_2303_n_7}),
        .S({vga_to_hdmi_i_2450_n_0,vga_to_hdmi_i_2451_n_0,vga_to_hdmi_i_2452_n_0,vga_to_hdmi_i_2453_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2304
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2304_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2305
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2305_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2306
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2306_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2307
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2307_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2308
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2308_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2309
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2309_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2310
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2310_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2311
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2311_n_0));
  CARRY4 vga_to_hdmi_i_2312
       (.CI(vga_to_hdmi_i_2454_n_0),
        .CO({vga_to_hdmi_i_2312_n_0,vga_to_hdmi_i_2312_n_1,vga_to_hdmi_i_2312_n_2,vga_to_hdmi_i_2312_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2455_n_0,vga_to_hdmi_i_2456_n_0,vga_to_hdmi_i_2157_0,vga_to_hdmi_i_2458_n_0}),
        .O(NLW_vga_to_hdmi_i_2312_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2459_n_0,vga_to_hdmi_i_2460_n_0,vga_to_hdmi_i_2461_n_0,vga_to_hdmi_i_2157_1}));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'hA382)) 
    vga_to_hdmi_i_2313
       (.I0(vga_to_hdmi_i_2323_n_5),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(vga_to_hdmi_i_2322_n_7),
        .I3(vga_to_hdmi_i_2463_n_4),
        .O(vga_to_hdmi_i_2313_n_0));
  LUT5 #(
    .INIT(32'hEB828282)) 
    vga_to_hdmi_i_2314
       (.I0(vga_to_hdmi_i_2323_n_6),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(vga_to_hdmi_i_2463_n_4),
        .I3(vga_to_hdmi_i_2463_n_5),
        .I4(vga_to_hdmi_i_2464_n_1),
        .O(vga_to_hdmi_i_2314_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    vga_to_hdmi_i_2315
       (.I0(vga_to_hdmi_i_2323_n_7),
        .I1(vga_to_hdmi_i_2464_n_1),
        .I2(vga_to_hdmi_i_2463_n_5),
        .I3(vga_to_hdmi_i_2463_n_6),
        .I4(vga_to_hdmi_i_2464_n_6),
        .O(vga_to_hdmi_i_2315_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    vga_to_hdmi_i_2316
       (.I0(vga_to_hdmi_i_2465_n_4),
        .I1(vga_to_hdmi_i_2464_n_6),
        .I2(vga_to_hdmi_i_2463_n_6),
        .I3(vga_to_hdmi_i_2466_n_7),
        .I4(vga_to_hdmi_i_2464_n_7),
        .O(vga_to_hdmi_i_2316_n_0));
  LUT6 #(
    .INIT(64'h9966669996696996)) 
    vga_to_hdmi_i_2317
       (.I0(vga_to_hdmi_i_2313_n_0),
        .I1(drawY[0]),
        .I2(\addr_reg[2]_i_28_n_0 ),
        .I3(vga_to_hdmi_i_2322_n_6),
        .I4(vga_to_hdmi_i_2323_n_4),
        .I5(vga_to_hdmi_i_2322_n_7),
        .O(vga_to_hdmi_i_2317_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'hA5965A69)) 
    vga_to_hdmi_i_2318
       (.I0(vga_to_hdmi_i_2323_n_5),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(vga_to_hdmi_i_2322_n_7),
        .I3(vga_to_hdmi_i_2463_n_4),
        .I4(vga_to_hdmi_i_2314_n_0),
        .O(vga_to_hdmi_i_2318_n_0));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    vga_to_hdmi_i_2319
       (.I0(vga_to_hdmi_i_2315_n_0),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(vga_to_hdmi_i_2463_n_4),
        .I3(vga_to_hdmi_i_2323_n_6),
        .I4(vga_to_hdmi_i_2464_n_1),
        .I5(vga_to_hdmi_i_2463_n_5),
        .O(vga_to_hdmi_i_2319_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    vga_to_hdmi_i_2320
       (.I0(vga_to_hdmi_i_2316_n_0),
        .I1(vga_to_hdmi_i_2464_n_1),
        .I2(vga_to_hdmi_i_2463_n_5),
        .I3(vga_to_hdmi_i_2323_n_7),
        .I4(vga_to_hdmi_i_2464_n_6),
        .I5(vga_to_hdmi_i_2463_n_6),
        .O(vga_to_hdmi_i_2320_n_0));
  CARRY4 vga_to_hdmi_i_2321
       (.CI(vga_to_hdmi_i_2323_n_0),
        .CO({NLW_vga_to_hdmi_i_2321_CO_UNCONNECTED[3],vga_to_hdmi_i_2321_n_1,NLW_vga_to_hdmi_i_2321_CO_UNCONNECTED[1],vga_to_hdmi_i_2321_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2467_n_0,\addr_reg[2]_i_47_n_0 }),
        .O({NLW_vga_to_hdmi_i_2321_O_UNCONNECTED[3:2],vga_to_hdmi_i_2321_n_6,vga_to_hdmi_i_2321_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2468_n_0}));
  CARRY4 vga_to_hdmi_i_2322
       (.CI(vga_to_hdmi_i_2463_n_0),
        .CO({vga_to_hdmi_i_2322_n_0,vga_to_hdmi_i_2322_n_1,vga_to_hdmi_i_2322_n_2,vga_to_hdmi_i_2322_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({vga_to_hdmi_i_2322_n_4,vga_to_hdmi_i_2322_n_5,vga_to_hdmi_i_2322_n_6,vga_to_hdmi_i_2322_n_7}),
        .S({vga_to_hdmi_i_2469_n_0,vga_to_hdmi_i_2470_n_0,vga_to_hdmi_i_2471_n_0,vga_to_hdmi_i_2472_n_0}));
  CARRY4 vga_to_hdmi_i_2323
       (.CI(vga_to_hdmi_i_2465_n_0),
        .CO({vga_to_hdmi_i_2323_n_0,vga_to_hdmi_i_2323_n_1,vga_to_hdmi_i_2323_n_2,vga_to_hdmi_i_2323_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({vga_to_hdmi_i_2323_n_4,vga_to_hdmi_i_2323_n_5,vga_to_hdmi_i_2323_n_6,vga_to_hdmi_i_2323_n_7}),
        .S({vga_to_hdmi_i_2473_n_0,vga_to_hdmi_i_2474_n_0,vga_to_hdmi_i_2475_n_0,vga_to_hdmi_i_2476_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2324
       (.I0(vga_to_hdmi_i_2167_n_7),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(vga_to_hdmi_i_2169_n_5),
        .O(vga_to_hdmi_i_2324_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7D14)) 
    vga_to_hdmi_i_2325
       (.I0(\addr_reg[2]_i_28_n_0 ),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .I3(vga_to_hdmi_i_2322_n_5),
        .O(vga_to_hdmi_i_2325_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2326
       (.I0(vga_to_hdmi_i_2322_n_5),
        .I1(\addr_reg[2]_i_28_n_0 ),
        .I2(drawY[0]),
        .I3(drawY[1]),
        .O(vga_to_hdmi_i_2326_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2327
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2327_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2328
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2328_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2329
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2329_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2330
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2330_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2331
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2331_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2332
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(vga_to_hdmi_i_2332_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2333
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(vga_to_hdmi_i_2333_n_0));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    vga_to_hdmi_i_2334
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(vga_to_hdmi_i_2334_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2335
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(vga_to_hdmi_i_2335_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2336
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2336_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2337
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(vga_to_hdmi_i_2337_n_0));
  CARRY4 vga_to_hdmi_i_2338
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2338_n_0,vga_to_hdmi_i_2338_n_1,vga_to_hdmi_i_2338_n_2,vga_to_hdmi_i_2338_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2477_n_0,vga_to_hdmi_i_2478_n_0,vga_to_hdmi_i_2479_n_0,1'b0}),
        .O({NLW_vga_to_hdmi_i_2338_O_UNCONNECTED[3:1],\hc_reg[2]_0 }),
        .S({vga_to_hdmi_i_2480_n_0,vga_to_hdmi_i_2481_n_0,vga_to_hdmi_i_2482_n_0,vga_to_hdmi_i_2483_n_0}));
  CARRY4 vga_to_hdmi_i_2339
       (.CI(vga_to_hdmi_i_2484_n_0),
        .CO({vga_to_hdmi_i_2339_n_0,vga_to_hdmi_i_2339_n_1,vga_to_hdmi_i_2339_n_2,vga_to_hdmi_i_2339_n_3}),
        .CYINIT(1'b0),
        .DI(vga_to_hdmi_i_2491_0),
        .O({vga_to_hdmi_i_2489,vga_to_hdmi_i_2339_n_5,NLW_vga_to_hdmi_i_2339_O_UNCONNECTED[1:0]}),
        .S(vga_to_hdmi_i_2191_0));
  CARRY4 vga_to_hdmi_i_2340
       (.CI(vga_to_hdmi_i_2485_n_0),
        .CO({NLW_vga_to_hdmi_i_2340_CO_UNCONNECTED[3],vga_to_hdmi_i_2491_1[1],NLW_vga_to_hdmi_i_2340_CO_UNCONNECTED[1],vga_to_hdmi_i_2340_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2490_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2340_O_UNCONNECTED[3:2],vga_to_hdmi_i_2491_1[0],vga_to_hdmi_i_2491_0[3]}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2491_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2341
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2202_n_5),
        .O(vga_to_hdmi_i_2341_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2342
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2202_n_6),
        .O(vga_to_hdmi_i_2342_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2345
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2345_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2346
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2346_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2347
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2347_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2348
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2348_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2349
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2349_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2350
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2350_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2351
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2351_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2352
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2352_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2353
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2353_n_0));
  CARRY4 vga_to_hdmi_i_2354
       (.CI(vga_to_hdmi_i_2492_n_0),
        .CO({vga_to_hdmi_i_2354_n_0,vga_to_hdmi_i_2354_n_1,vga_to_hdmi_i_2354_n_2,vga_to_hdmi_i_2354_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O(\hc_reg[3]_4 ),
        .S({vga_to_hdmi_i_2493_n_0,vga_to_hdmi_i_2494_n_0,vga_to_hdmi_i_2495_n_0,vga_to_hdmi_i_2496_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2355
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2355_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2356
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2356_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2357
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2357_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2358
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2358_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2359
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2359_n_0,vga_to_hdmi_i_2359_n_1,vga_to_hdmi_i_2359_n_2,vga_to_hdmi_i_2359_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2497_n_0,vga_to_hdmi_i_2498_n_0,vga_to_hdmi_i_2499_n_0,vga_to_hdmi_i_2500_n_0}),
        .O(NLW_vga_to_hdmi_i_2359_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2501_n_0,vga_to_hdmi_i_2502_n_0,vga_to_hdmi_i_2503_n_0,vga_to_hdmi_i_2504_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2360
       (.I0(vga_to_hdmi_i_2211_0[3]),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2360_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2361
       (.I0(vga_to_hdmi_i_2211_0[2]),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2361_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2362
       (.I0(vga_to_hdmi_i_2211_0[1]),
        .I1(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2362_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2363
       (.I0(vga_to_hdmi_i_2211_0[0]),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2363_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2364
       (.I0(vga_to_hdmi_i_2211_0[3]),
        .I1(vga_to_hdmi_i_1942_n_7),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2364_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2365
       (.I0(vga_to_hdmi_i_2211_0[2]),
        .I1(vga_to_hdmi_i_2211_0[3]),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2365_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2366
       (.I0(vga_to_hdmi_i_2211_0[1]),
        .I1(vga_to_hdmi_i_2211_0[2]),
        .I2(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2366_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2367
       (.I0(vga_to_hdmi_i_2087_n_0),
        .I1(vga_to_hdmi_i_2211_0[0]),
        .I2(vga_to_hdmi_i_2211_0[1]),
        .I3(vga_to_hdmi_i_510_n_0),
        .O(vga_to_hdmi_i_2367_n_0));
  CARRY4 vga_to_hdmi_i_2371
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2371_n_0,vga_to_hdmi_i_2371_n_1,vga_to_hdmi_i_2371_n_2,vga_to_hdmi_i_2371_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2505_n_0,vga_to_hdmi_i_2506_n_0,vga_to_hdmi_i_2507_n_0,vga_to_hdmi_i_2508_n_0}),
        .O(NLW_vga_to_hdmi_i_2371_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2225_0,vga_to_hdmi_i_2511_n_0,vga_to_hdmi_i_2512_n_0}));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    vga_to_hdmi_i_2372
       (.I0(vga_to_hdmi_i_2382_n_6),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(vga_to_hdmi_i_2383_n_5),
        .O(vga_to_hdmi_i_2372_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    vga_to_hdmi_i_2373
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(vga_to_hdmi_i_2382_n_7),
        .I2(vga_to_hdmi_i_2383_n_6),
        .O(vga_to_hdmi_i_2373_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2375
       (.I0(\hc_reg[2]_2 [2]),
        .I1(vga_to_hdmi_i_2636[2]),
        .O(vga_to_hdmi_i_2375_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2376
       (.I0(vga_to_hdmi_i_2527_0[0]),
        .I1(\hc_reg[2]_7 [0]),
        .I2(\hc_reg[3]_8 [1]),
        .I3(vga_to_hdmi_i_2372_n_0),
        .O(vga_to_hdmi_i_2376_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    vga_to_hdmi_i_2377
       (.I0(vga_to_hdmi_i_2382_n_6),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(vga_to_hdmi_i_2383_n_5),
        .I4(vga_to_hdmi_i_2373_n_0),
        .O(vga_to_hdmi_i_2377_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2378
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(vga_to_hdmi_i_2382_n_7),
        .I2(vga_to_hdmi_i_2383_n_6),
        .I3(vga_to_hdmi_i_2102_0),
        .O(vga_to_hdmi_i_2378_n_0));
  CARRY4 vga_to_hdmi_i_2380
       (.CI(vga_to_hdmi_i_2382_n_0),
        .CO({NLW_vga_to_hdmi_i_2380_CO_UNCONNECTED[3:1],vga_to_hdmi_i_2382_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vga_to_hdmi_i_2380_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 vga_to_hdmi_i_2381
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2381_n_0,vga_to_hdmi_i_2381_n_1,vga_to_hdmi_i_2381_n_2,vga_to_hdmi_i_2381_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2515_n_0,vga_to_hdmi_i_2516_n_0,vga_to_hdmi_i_2517_n_0,1'b0}),
        .O({\hc_reg[2]_7 ,NLW_vga_to_hdmi_i_2381_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2518_n_0,vga_to_hdmi_i_2519_n_0,vga_to_hdmi_i_2520_n_0,vga_to_hdmi_i_2521_n_0}));
  CARRY4 vga_to_hdmi_i_2382
       (.CI(vga_to_hdmi_i_2513_n_0),
        .CO({vga_to_hdmi_i_2382_n_0,vga_to_hdmi_i_2382_n_1,vga_to_hdmi_i_2382_n_2,vga_to_hdmi_i_2382_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2522_n_1,vga_to_hdmi_i_2522_n_6,vga_to_hdmi_i_2522_n_7,vga_to_hdmi_i_2523_n_4}),
        .O({vga_to_hdmi_i_2527_0,vga_to_hdmi_i_2382_n_6,vga_to_hdmi_i_2382_n_7}),
        .S({vga_to_hdmi_i_2524_n_0,vga_to_hdmi_i_2525_n_0,vga_to_hdmi_i_2526_n_0,vga_to_hdmi_i_2527_n_0}));
  CARRY4 vga_to_hdmi_i_2383
       (.CI(vga_to_hdmi_i_2514_n_0),
        .CO({vga_to_hdmi_i_2383_n_0,vga_to_hdmi_i_2383_n_1,vga_to_hdmi_i_2383_n_2,vga_to_hdmi_i_2383_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({\hc_reg[3]_8 [1],vga_to_hdmi_i_2383_n_5,vga_to_hdmi_i_2383_n_6,\hc_reg[3]_8 [0]}),
        .S({vga_to_hdmi_i_2528_n_0,vga_to_hdmi_i_2529_n_0,vga_to_hdmi_i_2530_n_0,vga_to_hdmi_i_2531_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2384
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2384_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2385
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2385_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2386
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2386_n_0));
  LUT5 #(
    .INIT(32'h69999999)) 
    vga_to_hdmi_i_2387
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(drawX[3]),
        .I2(Q[2]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2387_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    vga_to_hdmi_i_2388
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2388_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2389
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2389_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2390
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2390_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2391
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2391_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2392
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2392_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2393
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2393_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2394
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2394_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2395
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2395_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2396
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2396_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2397
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2397_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2398
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2398_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2399
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2399_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2400
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2400_n_0));
  CARRY4 vga_to_hdmi_i_2401
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2401_n_0,vga_to_hdmi_i_2401_n_1,vga_to_hdmi_i_2401_n_2,vga_to_hdmi_i_2401_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2532_n_0,vga_to_hdmi_i_2533_n_0,vga_to_hdmi_i_2534_n_0,vga_to_hdmi_i_2535_n_0}),
        .O(NLW_vga_to_hdmi_i_2401_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2254_0,vga_to_hdmi_i_2538_n_0,vga_to_hdmi_i_2539_n_0}));
  LUT5 #(
    .INIT(32'h8B2E8228)) 
    vga_to_hdmi_i_2402
       (.I0(vga_to_hdmi_i_2412_n_5),
        .I1(vga_to_hdmi_i_2411_n_7),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(vga_to_hdmi_i_2540_n_4),
        .O(vga_to_hdmi_i_2402_n_0));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'h82)) 
    vga_to_hdmi_i_2403
       (.I0(vga_to_hdmi_i_2412_n_6),
        .I1(vga_to_hdmi_i_2540_n_4),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2403_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2405
       (.I0(vga_to_hdmi_i_2655_0[1]),
        .I1(\hc_reg[2]_3 [2]),
        .O(vga_to_hdmi_i_2405_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    vga_to_hdmi_i_2406
       (.I0(vga_to_hdmi_i_2402_n_0),
        .I1(vga_to_hdmi_i_2411_n_6),
        .I2(vga_to_hdmi_i_2410_n_6),
        .I3(vga_to_hdmi_i_2412_n_4),
        .I4(vga_to_hdmi_i_2411_n_7),
        .I5(\hc[1]_i_1_n_0 ),
        .O(vga_to_hdmi_i_2406_n_0));
  LUT6 #(
    .INIT(64'h9966669996696996)) 
    vga_to_hdmi_i_2407
       (.I0(vga_to_hdmi_i_2403_n_0),
        .I1(vga_to_hdmi_i_2411_n_7),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(vga_to_hdmi_i_2412_n_5),
        .I5(vga_to_hdmi_i_2540_n_4),
        .O(vga_to_hdmi_i_2407_n_0));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2408
       (.I0(vga_to_hdmi_i_2412_n_6),
        .I1(vga_to_hdmi_i_2540_n_4),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(vga_to_hdmi_i_2115_0),
        .O(vga_to_hdmi_i_2408_n_0));
  CARRY4 vga_to_hdmi_i_2410
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2410_n_0,vga_to_hdmi_i_2410_n_1,vga_to_hdmi_i_2410_n_2,vga_to_hdmi_i_2410_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2542_n_0,vga_to_hdmi_i_2543_n_0,vga_to_hdmi_i_2544_n_0,1'b0}),
        .O({vga_to_hdmi_i_2410_n_4,vga_to_hdmi_i_2410_n_5,vga_to_hdmi_i_2410_n_6,NLW_vga_to_hdmi_i_2410_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2545_n_0,vga_to_hdmi_i_2546_n_0,vga_to_hdmi_i_2547_n_0,vga_to_hdmi_i_2548_n_0}));
  CARRY4 vga_to_hdmi_i_2411
       (.CI(vga_to_hdmi_i_2540_n_0),
        .CO({NLW_vga_to_hdmi_i_2411_CO_UNCONNECTED[3],vga_to_hdmi_i_2411_n_1,NLW_vga_to_hdmi_i_2411_CO_UNCONNECTED[1],vga_to_hdmi_i_2411_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2549_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2411_O_UNCONNECTED[3:2],vga_to_hdmi_i_2411_n_6,vga_to_hdmi_i_2411_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2550_n_0}));
  CARRY4 vga_to_hdmi_i_2412
       (.CI(vga_to_hdmi_i_2541_n_0),
        .CO({vga_to_hdmi_i_2412_n_0,vga_to_hdmi_i_2412_n_1,vga_to_hdmi_i_2412_n_2,vga_to_hdmi_i_2412_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({vga_to_hdmi_i_2412_n_4,vga_to_hdmi_i_2412_n_5,vga_to_hdmi_i_2412_n_6,\hc_reg[3]_10 }),
        .S({vga_to_hdmi_i_2551_n_0,vga_to_hdmi_i_2552_n_0,vga_to_hdmi_i_2553_n_0,vga_to_hdmi_i_2554_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2413
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2413_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2414
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2414_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2415
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2415_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2416
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2416_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2417
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2417_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2418
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2418_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2419
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2419_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2420
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2420_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2421
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2421_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2422
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2422_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2423
       (.CI(vga_to_hdmi_i_2555_n_0),
        .CO({vga_to_hdmi_i_2423_n_0,vga_to_hdmi_i_2423_n_1,vga_to_hdmi_i_2423_n_2,vga_to_hdmi_i_2423_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2556_n_0,vga_to_hdmi_i_2557_n_0,vga_to_hdmi_i_2558_n_0,vga_to_hdmi_i_2559_n_0}),
        .O(NLW_vga_to_hdmi_i_2423_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2560_n_0,vga_to_hdmi_i_2561_n_0,vga_to_hdmi_i_2562_n_0,vga_to_hdmi_i_2563_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2424
       (.I0(vga_to_hdmi_i_2280_0[3]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2424_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2425
       (.I0(vga_to_hdmi_i_2280_0[2]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2425_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2426
       (.I0(vga_to_hdmi_i_2280_0[1]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2426_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2427
       (.I0(vga_to_hdmi_i_2280_0[0]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2427_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2428
       (.I0(vga_to_hdmi_i_2280_0[3]),
        .I1(vga_to_hdmi_i_2134_0[0]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2428_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2429
       (.I0(vga_to_hdmi_i_2280_0[2]),
        .I1(vga_to_hdmi_i_2280_0[3]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2429_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2430
       (.I0(vga_to_hdmi_i_2280_0[1]),
        .I1(vga_to_hdmi_i_2280_0[2]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2430_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2431
       (.I0(vga_to_hdmi_i_2280_0[0]),
        .I1(vga_to_hdmi_i_2280_0[1]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2431_n_0));
  CARRY4 vga_to_hdmi_i_2433
       (.CI(vga_to_hdmi_i_1041_n_0),
        .CO({vga_to_hdmi_i_2433_n_0,vga_to_hdmi_i_2433_n_1,vga_to_hdmi_i_2433_n_2,vga_to_hdmi_i_2433_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2569_n_0,\addr_reg[2]_i_47_n_0 ,vga_to_hdmi_i_2570_n_0,vga_to_hdmi_i_2571_n_0}),
        .O(vga_to_hdmi_i_2575_0),
        .S({vga_to_hdmi_i_2572_n_0,vga_to_hdmi_i_2573_n_0,vga_to_hdmi_i_2574_n_0,vga_to_hdmi_i_2575_n_0}));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h04)) 
    vga_to_hdmi_i_2438
       (.I0(vga_to_hdmi_i_2445_n_5),
        .I1(vga_to_hdmi_i_2445_n_6),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2438_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    vga_to_hdmi_i_2439
       (.I0(vga_to_hdmi_i_2445_n_6),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2439_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2440
       (.I0(vga_to_hdmi_i_2445_n_7),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2440_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    vga_to_hdmi_i_2441
       (.I0(vga_to_hdmi_i_2445_n_4),
        .I1(vga_to_hdmi_i_2445_n_5),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_2438_n_0),
        .O(vga_to_hdmi_i_2441_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h56A9)) 
    vga_to_hdmi_i_2442
       (.I0(vga_to_hdmi_i_2445_n_5),
        .I1(vga_to_hdmi_i_2445_n_6),
        .I2(\addr_reg[2]_i_101_n_0 ),
        .I3(vga_to_hdmi_i_2439_n_0),
        .O(vga_to_hdmi_i_2442_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2443
       (.I0(vga_to_hdmi_i_2445_n_6),
        .I1(vga_to_hdmi_i_2440_n_0),
        .O(vga_to_hdmi_i_2443_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2444
       (.I0(vga_to_hdmi_i_2445_n_7),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(\addr_reg[2]_i_47_n_0 ),
        .O(vga_to_hdmi_i_2444_n_0));
  CARRY4 vga_to_hdmi_i_2445
       (.CI(vga_to_hdmi_i_2576_n_0),
        .CO({vga_to_hdmi_i_2445_n_0,vga_to_hdmi_i_2445_n_1,vga_to_hdmi_i_2445_n_2,vga_to_hdmi_i_2445_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2577_n_0,vga_to_hdmi_i_2578_n_0,vga_to_hdmi_i_2579_n_0,vga_to_hdmi_i_2580_n_0}),
        .O({vga_to_hdmi_i_2445_n_4,vga_to_hdmi_i_2445_n_5,vga_to_hdmi_i_2445_n_6,vga_to_hdmi_i_2445_n_7}),
        .S({vga_to_hdmi_i_2581_n_0,vga_to_hdmi_i_2582_n_0,vga_to_hdmi_i_2583_n_0,vga_to_hdmi_i_2584_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2446
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2446_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2447
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2447_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2448
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2448_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2449
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2449_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2450
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2450_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2451
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2451_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2452
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2452_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2453
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2453_n_0));
  CARRY4 vga_to_hdmi_i_2454
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2454_n_0,vga_to_hdmi_i_2454_n_1,vga_to_hdmi_i_2454_n_2,vga_to_hdmi_i_2454_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2585_n_0,vga_to_hdmi_i_2586_n_0,vga_to_hdmi_i_2587_n_0,vga_to_hdmi_i_2588_n_0}),
        .O(NLW_vga_to_hdmi_i_2454_O_UNCONNECTED[3:0]),
        .S({S,vga_to_hdmi_i_2591_n_0,vga_to_hdmi_i_2592_n_0}));
  LUT5 #(
    .INIT(32'h2828BE28)) 
    vga_to_hdmi_i_2455
       (.I0(vga_to_hdmi_i_2465_n_5),
        .I1(vga_to_hdmi_i_2464_n_7),
        .I2(vga_to_hdmi_i_2466_n_7),
        .I3(vga_to_hdmi_i_2593_n_4),
        .I4(drawY[0]),
        .O(vga_to_hdmi_i_2455_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h82)) 
    vga_to_hdmi_i_2456
       (.I0(vga_to_hdmi_i_2465_n_6),
        .I1(vga_to_hdmi_i_2593_n_4),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2456_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2458
       (.I0(vga_to_hdmi_i_2688_0[1]),
        .I1(\vc_reg[2]_0 [2]),
        .O(vga_to_hdmi_i_2458_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    vga_to_hdmi_i_2459
       (.I0(vga_to_hdmi_i_2455_n_0),
        .I1(vga_to_hdmi_i_2464_n_6),
        .I2(vga_to_hdmi_i_2463_n_6),
        .I3(vga_to_hdmi_i_2465_n_4),
        .I4(vga_to_hdmi_i_2464_n_7),
        .I5(vga_to_hdmi_i_2466_n_7),
        .O(vga_to_hdmi_i_2459_n_0));
  LUT6 #(
    .INIT(64'h6996966969966996)) 
    vga_to_hdmi_i_2460
       (.I0(vga_to_hdmi_i_2456_n_0),
        .I1(vga_to_hdmi_i_2464_n_7),
        .I2(vga_to_hdmi_i_2466_n_7),
        .I3(vga_to_hdmi_i_2465_n_5),
        .I4(drawY[0]),
        .I5(vga_to_hdmi_i_2593_n_4),
        .O(vga_to_hdmi_i_2460_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2461
       (.I0(vga_to_hdmi_i_2465_n_6),
        .I1(vga_to_hdmi_i_2593_n_4),
        .I2(drawY[0]),
        .I3(vga_to_hdmi_i_2157_0),
        .O(vga_to_hdmi_i_2461_n_0));
  CARRY4 vga_to_hdmi_i_2463
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2463_n_0,vga_to_hdmi_i_2463_n_1,vga_to_hdmi_i_2463_n_2,vga_to_hdmi_i_2463_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2595_n_0,vga_to_hdmi_i_2596_n_0,vga_to_hdmi_i_2597_n_0,1'b0}),
        .O({vga_to_hdmi_i_2463_n_4,vga_to_hdmi_i_2463_n_5,vga_to_hdmi_i_2463_n_6,NLW_vga_to_hdmi_i_2463_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2598_n_0,vga_to_hdmi_i_2599_n_0,vga_to_hdmi_i_2600_n_0,vga_to_hdmi_i_2601_n_0}));
  CARRY4 vga_to_hdmi_i_2464
       (.CI(vga_to_hdmi_i_2593_n_0),
        .CO({NLW_vga_to_hdmi_i_2464_CO_UNCONNECTED[3],vga_to_hdmi_i_2464_n_1,NLW_vga_to_hdmi_i_2464_CO_UNCONNECTED[1],vga_to_hdmi_i_2464_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2602_n_0,\addr_reg[2]_i_47_n_0 }),
        .O({NLW_vga_to_hdmi_i_2464_O_UNCONNECTED[3:2],vga_to_hdmi_i_2464_n_6,vga_to_hdmi_i_2464_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2603_n_0}));
  CARRY4 vga_to_hdmi_i_2465
       (.CI(vga_to_hdmi_i_2594_n_0),
        .CO({vga_to_hdmi_i_2465_n_0,vga_to_hdmi_i_2465_n_1,vga_to_hdmi_i_2465_n_2,vga_to_hdmi_i_2465_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({vga_to_hdmi_i_2465_n_4,vga_to_hdmi_i_2465_n_5,vga_to_hdmi_i_2465_n_6,\vc_reg[3]_6 }),
        .S({vga_to_hdmi_i_2604_n_0,vga_to_hdmi_i_2605_n_0,vga_to_hdmi_i_2606_n_0,vga_to_hdmi_i_2607_n_0}));
  CARRY4 vga_to_hdmi_i_2466
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2466_n_0,vga_to_hdmi_i_2466_n_1,vga_to_hdmi_i_2466_n_2,vga_to_hdmi_i_2466_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2608_n_0,vga_to_hdmi_i_2609_n_0,vga_to_hdmi_i_2610_n_0,1'b0}),
        .O({NLW_vga_to_hdmi_i_2466_O_UNCONNECTED[3:1],vga_to_hdmi_i_2466_n_7}),
        .S({vga_to_hdmi_i_2611_n_0,vga_to_hdmi_i_2612_n_0,vga_to_hdmi_i_2613_n_0,vga_to_hdmi_i_2614_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2467
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2467_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2468
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2468_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2469
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2469_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2470
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2470_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2471
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2471_n_0));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    vga_to_hdmi_i_2472
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(vga_to_hdmi_i_2472_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2473
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2473_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2474
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2474_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2475
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2475_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2476
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2476_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2477
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2477_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2478
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2478_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2479
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2479_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_248
       (.CI(vga_to_hdmi_i_249_n_0),
        .CO({NLW_vga_to_hdmi_i_248_CO_UNCONNECTED[3],vga_to_hdmi_i_248_n_1,vga_to_hdmi_i_248_n_2,vga_to_hdmi_i_248_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\color_instance/Red6 [6:5],1'b1}),
        .O({\hc_reg[0]_rep__0_3 ,\hc_reg[0]_rep__0_0 [4]}),
        .S({vga_to_hdmi_i_553_n_0,vga_to_hdmi_i_554_n_0,vga_to_hdmi_i_555_n_0,vga_to_hdmi_i_556_n_0}));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2480
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2480_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2481
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2481_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2482
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2482_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2483
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2483_n_0));
  CARRY4 vga_to_hdmi_i_2484
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2484_n_0,vga_to_hdmi_i_2484_n_1,vga_to_hdmi_i_2484_n_2,vga_to_hdmi_i_2484_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2623_0,vga_to_hdmi_i_2615_n_5,vga_to_hdmi_i_2615_n_6}),
        .O(NLW_vga_to_hdmi_i_2484_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2339_0,vga_to_hdmi_i_2618_n_0,vga_to_hdmi_i_2619_n_0}));
  CARRY4 vga_to_hdmi_i_2485
       (.CI(vga_to_hdmi_i_2615_n_0),
        .CO({vga_to_hdmi_i_2485_n_0,vga_to_hdmi_i_2485_n_1,vga_to_hdmi_i_2485_n_2,vga_to_hdmi_i_2485_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2491_0[2:0],vga_to_hdmi_i_2623_0[1]}),
        .S({vga_to_hdmi_i_2620_n_0,vga_to_hdmi_i_2621_n_0,vga_to_hdmi_i_2622_n_0,vga_to_hdmi_i_2623_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_249
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_249_n_0,vga_to_hdmi_i_249_n_1,vga_to_hdmi_i_249_n_2,vga_to_hdmi_i_249_n_3}),
        .CYINIT(1'b1),
        .DI({1'b1,1'b1,1'b1,vga_to_hdmi_i_557_n_0}),
        .O(\hc_reg[0]_rep__0_0 [3:0]),
        .S({vga_to_hdmi_i_558_n_0,vga_to_hdmi_i_559_n_0,vga_to_hdmi_i_560_n_0,\hc_reg[0]_rep__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2490
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2490_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2491
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2491_n_0));
  CARRY4 vga_to_hdmi_i_2492
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2492_n_0,vga_to_hdmi_i_2492_n_1,vga_to_hdmi_i_2492_n_2,vga_to_hdmi_i_2492_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2624_n_0,vga_to_hdmi_i_2625_n_0,vga_to_hdmi_i_2626_n_0,1'b0}),
        .O({\hc_reg[2]_4 ,NLW_vga_to_hdmi_i_2492_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2627_n_0,vga_to_hdmi_i_2628_n_0,vga_to_hdmi_i_2629_n_0,vga_to_hdmi_i_2630_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2493
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2493_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2494
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2494_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2495
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2495_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2496
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2496_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2497
       (.I0(vga_to_hdmi_i_2359_0[3]),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2497_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2498
       (.I0(vga_to_hdmi_i_2359_0[2]),
        .I1(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2498_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    vga_to_hdmi_i_2499
       (.I0(vga_to_hdmi_i_2359_0[1]),
        .I1(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2499_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    vga_to_hdmi_i_2500
       (.I0(vga_to_hdmi_i_2359_0[0]),
        .I1(\color_instance/Red6 [5]),
        .O(vga_to_hdmi_i_2500_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2501
       (.I0(vga_to_hdmi_i_2088_n_0),
        .I1(vga_to_hdmi_i_2359_0[3]),
        .I2(vga_to_hdmi_i_2211_0[0]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2501_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2502
       (.I0(vga_to_hdmi_i_1103_n_0),
        .I1(vga_to_hdmi_i_2359_0[2]),
        .I2(vga_to_hdmi_i_2359_0[3]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2502_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    vga_to_hdmi_i_2503
       (.I0(\color_instance/Red6 [6]),
        .I1(vga_to_hdmi_i_2359_0[1]),
        .I2(vga_to_hdmi_i_2359_0[2]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2503_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2504
       (.I0(vga_to_hdmi_i_2500_n_0),
        .I1(vga_to_hdmi_i_2359_0[1]),
        .I2(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2504_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2505
       (.I0(\hc_reg[2]_2 [1]),
        .I1(vga_to_hdmi_i_2636[1]),
        .O(vga_to_hdmi_i_2505_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2506
       (.I0(\hc_reg[2]_2 [0]),
        .I1(vga_to_hdmi_i_2636[0]),
        .O(vga_to_hdmi_i_2506_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    vga_to_hdmi_i_2507
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(vga_to_hdmi_i_2631_n_4),
        .O(vga_to_hdmi_i_2507_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2508
       (.I0(vga_to_hdmi_i_2631_n_5),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2508_n_0));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    vga_to_hdmi_i_2511
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(vga_to_hdmi_i_2631_n_4),
        .I3(vga_to_hdmi_i_2636[0]),
        .I4(\hc_reg[2]_2 [0]),
        .O(vga_to_hdmi_i_2511_n_0));
  LUT4 #(
    .INIT(16'hC936)) 
    vga_to_hdmi_i_2512
       (.I0(vga_to_hdmi_i_2631_n_5),
        .I1(vga_to_hdmi_i_2631_n_4),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2512_n_0));
  CARRY4 vga_to_hdmi_i_2513
       (.CI(vga_to_hdmi_i_2631_n_0),
        .CO({vga_to_hdmi_i_2513_n_0,vga_to_hdmi_i_2513_n_1,vga_to_hdmi_i_2513_n_2,vga_to_hdmi_i_2513_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2523_n_5,vga_to_hdmi_i_2523_n_6,vga_to_hdmi_i_2707_1}),
        .O(vga_to_hdmi_i_2636),
        .S({vga_to_hdmi_i_2633_n_0,vga_to_hdmi_i_2634_n_0,vga_to_hdmi_i_2510}));
  CARRY4 vga_to_hdmi_i_2514
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2514_n_0,vga_to_hdmi_i_2514_n_1,vga_to_hdmi_i_2514_n_2,vga_to_hdmi_i_2514_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2637_n_0,vga_to_hdmi_i_2638_n_0,vga_to_hdmi_i_2639_n_0,1'b0}),
        .O({\hc_reg[2]_2 ,NLW_vga_to_hdmi_i_2514_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2640_n_0,vga_to_hdmi_i_2641_n_0,vga_to_hdmi_i_2642_n_0,vga_to_hdmi_i_2643_n_0}));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2515
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2515_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2516
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2516_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2517
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2517_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2518
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2518_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2519
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2519_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2520
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2520_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2521
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2521_n_0));
  CARRY4 vga_to_hdmi_i_2522
       (.CI(vga_to_hdmi_i_2523_n_0),
        .CO({NLW_vga_to_hdmi_i_2522_CO_UNCONNECTED[3],vga_to_hdmi_i_2522_n_1,NLW_vga_to_hdmi_i_2522_CO_UNCONNECTED[1],vga_to_hdmi_i_2522_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2644_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2522_O_UNCONNECTED[3:2],vga_to_hdmi_i_2522_n_6,vga_to_hdmi_i_2522_n_7}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2645_n_0}));
  CARRY4 vga_to_hdmi_i_2523
       (.CI(vga_to_hdmi_i_2646_n_0),
        .CO({vga_to_hdmi_i_2523_n_0,vga_to_hdmi_i_2523_n_1,vga_to_hdmi_i_2523_n_2,vga_to_hdmi_i_2523_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2523_n_4,vga_to_hdmi_i_2523_n_5,vga_to_hdmi_i_2523_n_6,vga_to_hdmi_i_2650_0}),
        .S({vga_to_hdmi_i_2647_n_0,vga_to_hdmi_i_2648_n_0,vga_to_hdmi_i_2649_n_0,vga_to_hdmi_i_2650_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2524
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2522_n_1),
        .O(vga_to_hdmi_i_2524_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2525
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2522_n_6),
        .O(vga_to_hdmi_i_2525_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2526
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2522_n_7),
        .O(vga_to_hdmi_i_2526_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2527
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2523_n_4),
        .O(vga_to_hdmi_i_2527_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2528
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2528_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2529
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2529_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2530
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2530_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2531
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2531_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2532
       (.I0(vga_to_hdmi_i_2655_0[0]),
        .I1(\hc_reg[2]_3 [1]),
        .O(vga_to_hdmi_i_2532_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2533
       (.I0(\hc_reg[3]_2 ),
        .I1(\hc_reg[2]_3 [0]),
        .O(vga_to_hdmi_i_2533_n_0));
  LUT3 #(
    .INIT(8'h28)) 
    vga_to_hdmi_i_2534
       (.I0(vga_to_hdmi_i_2651_n_5),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2534_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2535
       (.I0(vga_to_hdmi_i_2651_n_6),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_2535_n_0));
  LUT5 #(
    .INIT(32'h28D7D728)) 
    vga_to_hdmi_i_2538
       (.I0(vga_to_hdmi_i_2651_n_5),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[2]_3 [0]),
        .I4(\hc_reg[3]_2 ),
        .O(vga_to_hdmi_i_2538_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    vga_to_hdmi_i_2539
       (.I0(vga_to_hdmi_i_2651_n_6),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(vga_to_hdmi_i_2651_n_5),
        .O(vga_to_hdmi_i_2539_n_0));
  CARRY4 vga_to_hdmi_i_2540
       (.CI(vga_to_hdmi_i_2651_n_0),
        .CO({vga_to_hdmi_i_2540_n_0,vga_to_hdmi_i_2540_n_1,vga_to_hdmi_i_2540_n_2,vga_to_hdmi_i_2540_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2540_n_4,vga_to_hdmi_i_2655_0}),
        .S({vga_to_hdmi_i_2652_n_0,vga_to_hdmi_i_2653_n_0,vga_to_hdmi_i_2654_n_0,vga_to_hdmi_i_2655_n_0}));
  CARRY4 vga_to_hdmi_i_2541
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2541_n_0,vga_to_hdmi_i_2541_n_1,vga_to_hdmi_i_2541_n_2,vga_to_hdmi_i_2541_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2656_n_0,vga_to_hdmi_i_2657_n_0,vga_to_hdmi_i_2658_n_0,1'b0}),
        .O({\hc_reg[2]_3 ,NLW_vga_to_hdmi_i_2541_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2659_n_0,vga_to_hdmi_i_2660_n_0,vga_to_hdmi_i_2661_n_0,vga_to_hdmi_i_2662_n_0}));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2542
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2542_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2543
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2543_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2544
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2544_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2545
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2545_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2546
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2546_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2547
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2547_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2548
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2548_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2549
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2549_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2550
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2550_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2551
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2551_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2552
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2552_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2553
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2553_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2554
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2554_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_2555
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2555_n_0,vga_to_hdmi_i_2555_n_1,vga_to_hdmi_i_2555_n_2,vga_to_hdmi_i_2555_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2663_n_0,vga_to_hdmi_i_2664_n_0,vga_to_hdmi_i_2665_n_0,vga_to_hdmi_i_2666_n_0}),
        .O(NLW_vga_to_hdmi_i_2555_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2667_n_0,vga_to_hdmi_i_2668_n_0,vga_to_hdmi_i_2669_n_0,vga_to_hdmi_i_2670_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2556
       (.I0(vga_to_hdmi_i_2423_0[3]),
        .I1(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2556_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2557
       (.I0(vga_to_hdmi_i_2423_0[2]),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2557_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2558
       (.I0(vga_to_hdmi_i_2423_0[1]),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2558_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2559
       (.I0(vga_to_hdmi_i_2423_0[0]),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2559_n_0));
  LUT3 #(
    .INIT(8'h9C)) 
    vga_to_hdmi_i_2560
       (.I0(vga_to_hdmi_i_2423_0[3]),
        .I1(vga_to_hdmi_i_2280_0[0]),
        .I2(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2560_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2561
       (.I0(\addr_reg[2]_i_102_n_0 ),
        .I1(vga_to_hdmi_i_2423_0[2]),
        .I2(vga_to_hdmi_i_2423_0[3]),
        .I3(vga_to_hdmi_i_1681_n_0),
        .O(vga_to_hdmi_i_2561_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2562
       (.I0(\addr_reg[2]_i_106_n_0 ),
        .I1(vga_to_hdmi_i_2423_0[1]),
        .I2(vga_to_hdmi_i_2423_0[2]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2562_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2563
       (.I0(\addr_reg[2]_i_103_n_0 ),
        .I1(vga_to_hdmi_i_2423_0[0]),
        .I2(vga_to_hdmi_i_2423_0[1]),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2563_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2569
       (.I0(vga_to_hdmi_i_2576_n_5),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2569_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2570
       (.I0(vga_to_hdmi_i_2576_n_7),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2570_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2571
       (.I0(vga_to_hdmi_i_1883_n_4),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2571_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2572
       (.I0(vga_to_hdmi_i_2569_n_0),
        .I1(vga_to_hdmi_i_2576_n_4),
        .O(vga_to_hdmi_i_2572_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2573
       (.I0(vga_to_hdmi_i_2576_n_5),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(\addr_reg[2]_i_47_n_0 ),
        .O(vga_to_hdmi_i_2573_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2574
       (.I0(vga_to_hdmi_i_2570_n_0),
        .I1(vga_to_hdmi_i_2576_n_6),
        .O(vga_to_hdmi_i_2574_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h69)) 
    vga_to_hdmi_i_2575
       (.I0(vga_to_hdmi_i_2576_n_7),
        .I1(\addr_reg[2]_i_101_n_0 ),
        .I2(vga_to_hdmi_i_2571_n_0),
        .O(vga_to_hdmi_i_2575_n_0));
  CARRY4 vga_to_hdmi_i_2576
       (.CI(vga_to_hdmi_i_1883_n_0),
        .CO({vga_to_hdmi_i_2576_n_0,vga_to_hdmi_i_2576_n_1,vga_to_hdmi_i_2576_n_2,vga_to_hdmi_i_2576_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2676_n_0,vga_to_hdmi_i_2677_n_0,vga_to_hdmi_i_2678_n_0,vga_to_hdmi_i_2679_n_0}),
        .O({vga_to_hdmi_i_2576_n_4,vga_to_hdmi_i_2576_n_5,vga_to_hdmi_i_2576_n_6,vga_to_hdmi_i_2576_n_7}),
        .S({vga_to_hdmi_i_2680_n_0,vga_to_hdmi_i_2681_n_0,vga_to_hdmi_i_2682_n_0,vga_to_hdmi_i_2683_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2577
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2577_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2578
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2578_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2579
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2579_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2580
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2580_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2581
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2581_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2582
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2582_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2583
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2583_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2584
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2584_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2585
       (.I0(vga_to_hdmi_i_2688_0[0]),
        .I1(\vc_reg[2]_0 [1]),
        .O(vga_to_hdmi_i_2585_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2586
       (.I0(\vc_reg[3]_4 ),
        .I1(\vc_reg[2]_0 [0]),
        .O(vga_to_hdmi_i_2586_n_0));
  LUT3 #(
    .INIT(8'h28)) 
    vga_to_hdmi_i_2587
       (.I0(vga_to_hdmi_i_2684_n_5),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .O(vga_to_hdmi_i_2587_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2588
       (.I0(vga_to_hdmi_i_2684_n_6),
        .I1(drawY[0]),
        .O(vga_to_hdmi_i_2588_n_0));
  LUT5 #(
    .INIT(32'h28D7D728)) 
    vga_to_hdmi_i_2591
       (.I0(vga_to_hdmi_i_2684_n_5),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .I3(\vc_reg[2]_0 [0]),
        .I4(\vc_reg[3]_4 ),
        .O(vga_to_hdmi_i_2591_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    vga_to_hdmi_i_2592
       (.I0(vga_to_hdmi_i_2684_n_6),
        .I1(drawY[0]),
        .I2(drawY[1]),
        .I3(vga_to_hdmi_i_2684_n_5),
        .O(vga_to_hdmi_i_2592_n_0));
  CARRY4 vga_to_hdmi_i_2593
       (.CI(vga_to_hdmi_i_2684_n_0),
        .CO({vga_to_hdmi_i_2593_n_0,vga_to_hdmi_i_2593_n_1,vga_to_hdmi_i_2593_n_2,vga_to_hdmi_i_2593_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_55_n_0 ,\addr_reg[2]_i_56_n_0 ,\addr_reg[2]_i_57_n_0 ,\addr_reg[2]_i_58_n_0 }),
        .O({vga_to_hdmi_i_2593_n_4,vga_to_hdmi_i_2688_0}),
        .S({vga_to_hdmi_i_2685_n_0,vga_to_hdmi_i_2686_n_0,vga_to_hdmi_i_2687_n_0,vga_to_hdmi_i_2688_n_0}));
  CARRY4 vga_to_hdmi_i_2594
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2594_n_0,vga_to_hdmi_i_2594_n_1,vga_to_hdmi_i_2594_n_2,vga_to_hdmi_i_2594_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2689_n_0,vga_to_hdmi_i_2690_n_0,vga_to_hdmi_i_2691_n_0,1'b0}),
        .O({\vc_reg[2]_0 ,NLW_vga_to_hdmi_i_2594_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2692_n_0,vga_to_hdmi_i_2693_n_0,vga_to_hdmi_i_2694_n_0,vga_to_hdmi_i_2695_n_0}));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2595
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2595_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2596
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(vga_to_hdmi_i_2596_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2597
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(vga_to_hdmi_i_2597_n_0));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    vga_to_hdmi_i_2598
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(vga_to_hdmi_i_2598_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2599
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(vga_to_hdmi_i_2599_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2600
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2600_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2601
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(vga_to_hdmi_i_2601_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2602
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2602_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2603
       (.I0(\addr_reg[2]_i_47_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2603_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2604
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2604_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2605
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2605_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2606
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2606_n_0));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    vga_to_hdmi_i_2607
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(vga_to_hdmi_i_2607_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2608
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2608_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2609
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(vga_to_hdmi_i_2609_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2610
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(vga_to_hdmi_i_2610_n_0));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    vga_to_hdmi_i_2611
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(vga_to_hdmi_i_2611_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2612
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(vga_to_hdmi_i_2612_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2613
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2613_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2614
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(vga_to_hdmi_i_2614_n_0));
  CARRY4 vga_to_hdmi_i_2615
       (.CI(vga_to_hdmi_i_2338_n_0),
        .CO({vga_to_hdmi_i_2615_n_0,vga_to_hdmi_i_2615_n_1,vga_to_hdmi_i_2615_n_2,vga_to_hdmi_i_2615_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({vga_to_hdmi_i_2623_0[0],vga_to_hdmi_i_2615_n_5,vga_to_hdmi_i_2615_n_6,NLW_vga_to_hdmi_i_2615_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2696_n_0,vga_to_hdmi_i_2697_n_0,vga_to_hdmi_i_2698_n_0,vga_to_hdmi_i_2699_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2618
       (.I0(vga_to_hdmi_i_2615_n_5),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2618_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2619
       (.I0(vga_to_hdmi_i_2615_n_6),
        .I1(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2619_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2620
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2620_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2621
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2621_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2622
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2622_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2623
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2623_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2624
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2624_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2625
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2625_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2626
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2626_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2627
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2627_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2628
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2628_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2629
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2629_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2630
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2630_n_0));
  CARRY4 vga_to_hdmi_i_2631
       (.CI(vga_to_hdmi_i_2700_n_0),
        .CO({vga_to_hdmi_i_2631_n_0,vga_to_hdmi_i_2631_n_1,vga_to_hdmi_i_2631_n_2,vga_to_hdmi_i_2631_n_3}),
        .CYINIT(1'b0),
        .DI(vga_to_hdmi_i_2707_0),
        .O({vga_to_hdmi_i_2631_n_4,vga_to_hdmi_i_2631_n_5,NLW_vga_to_hdmi_i_2631_O_UNCONNECTED[1:0]}),
        .S(vga_to_hdmi_i_2512_0));
  CARRY4 vga_to_hdmi_i_2632
       (.CI(vga_to_hdmi_i_2701_n_0),
        .CO({NLW_vga_to_hdmi_i_2632_CO_UNCONNECTED[3],vga_to_hdmi_i_2707_1[1],NLW_vga_to_hdmi_i_2632_CO_UNCONNECTED[1],vga_to_hdmi_i_2632_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_2706_n_0,vga_to_hdmi_i_1671_n_0}),
        .O({NLW_vga_to_hdmi_i_2632_O_UNCONNECTED[3:2],vga_to_hdmi_i_2707_1[0],vga_to_hdmi_i_2707_0[3]}),
        .S({1'b0,1'b1,1'b0,vga_to_hdmi_i_2707_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2633
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2523_n_5),
        .O(vga_to_hdmi_i_2633_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2634
       (.I0(vga_to_hdmi_i_1709_n_0),
        .I1(vga_to_hdmi_i_2523_n_6),
        .O(vga_to_hdmi_i_2634_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2637
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2637_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2638
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2638_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2639
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2639_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2640
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2640_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2641
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2641_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2642
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2642_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2643
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2643_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2644
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2644_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2645
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2645_n_0));
  CARRY4 vga_to_hdmi_i_2646
       (.CI(vga_to_hdmi_i_2708_n_0),
        .CO({vga_to_hdmi_i_2646_n_0,vga_to_hdmi_i_2646_n_1,vga_to_hdmi_i_2646_n_2,vga_to_hdmi_i_2646_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O(\hc_reg[3]_7 ),
        .S({vga_to_hdmi_i_2709_n_0,vga_to_hdmi_i_2710_n_0,vga_to_hdmi_i_2711_n_0,vga_to_hdmi_i_2712_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2647
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2647_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2648
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2648_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2649
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2649_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2650
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2650_n_0));
  CARRY4 vga_to_hdmi_i_2651
       (.CI(vga_to_hdmi_i_2713_n_0),
        .CO({vga_to_hdmi_i_2651_n_0,vga_to_hdmi_i_2651_n_1,vga_to_hdmi_i_2651_n_2,vga_to_hdmi_i_2651_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({\hc_reg[3]_2 ,vga_to_hdmi_i_2651_n_5,vga_to_hdmi_i_2651_n_6,NLW_vga_to_hdmi_i_2651_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2714_n_0,vga_to_hdmi_i_2715_n_0,vga_to_hdmi_i_2716_n_0,vga_to_hdmi_i_2717_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2652
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2652_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2653
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2653_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2654
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2654_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2655
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2655_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2656
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2656_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2657
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2657_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2658
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2658_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2659
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2659_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2660
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2660_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2661
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2661_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2662
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2662_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vga_to_hdmi_i_2663
       (.I0(vga_to_hdmi_i_2555_0[3]),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2663_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    vga_to_hdmi_i_2664
       (.I0(vga_to_hdmi_i_2555_0[2]),
        .I1(\color_instance/addr1 [5]),
        .O(vga_to_hdmi_i_2664_n_0));
  LUT6 #(
    .INIT(64'hBEEEEEEEEEEEEEEE)) 
    vga_to_hdmi_i_2665
       (.I0(vga_to_hdmi_i_2555_0[1]),
        .I1(drawY[4]),
        .I2(drawY[3]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(drawY[2]),
        .O(vga_to_hdmi_i_2665_n_0));
  LUT5 #(
    .INIT(32'hEBBBBBBB)) 
    vga_to_hdmi_i_2666
       (.I0(vga_to_hdmi_i_2555_0[0]),
        .I1(drawY[3]),
        .I2(drawY[2]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .O(vga_to_hdmi_i_2666_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    vga_to_hdmi_i_2667
       (.I0(\addr_reg[2]_i_105_n_0 ),
        .I1(vga_to_hdmi_i_2555_0[3]),
        .I2(vga_to_hdmi_i_2423_0[0]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2667_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    vga_to_hdmi_i_2668
       (.I0(\color_instance/addr1 [5]),
        .I1(vga_to_hdmi_i_2555_0[2]),
        .I2(vga_to_hdmi_i_2555_0[3]),
        .I3(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2668_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    vga_to_hdmi_i_2669
       (.I0(\addr_reg[2]_i_104_n_0 ),
        .I1(vga_to_hdmi_i_2555_0[1]),
        .I2(vga_to_hdmi_i_2555_0[2]),
        .I3(\color_instance/addr1 [5]),
        .O(vga_to_hdmi_i_2669_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_267
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    vga_to_hdmi_i_2670
       (.I0(\color_instance/addr1 [3]),
        .I1(vga_to_hdmi_i_2555_0[0]),
        .I2(vga_to_hdmi_i_2555_0[1]),
        .I3(\addr_reg[2]_i_104_n_0 ),
        .O(vga_to_hdmi_i_2670_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2676
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2676_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2677
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2677_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2678
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2678_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2679
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2679_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2680
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2680_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2681
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2681_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2682
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2682_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2683
       (.I0(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2683_n_0));
  CARRY4 vga_to_hdmi_i_2684
       (.CI(vga_to_hdmi_i_2466_n_0),
        .CO({vga_to_hdmi_i_2684_n_0,vga_to_hdmi_i_2684_n_1,vga_to_hdmi_i_2684_n_2,vga_to_hdmi_i_2684_n_3}),
        .CYINIT(1'b0),
        .DI({\addr_reg[2]_i_86_n_0 ,\addr_reg[2]_i_87_n_0 ,\addr_reg[2]_i_88_n_0 ,\addr_reg[2]_i_89_n_0 }),
        .O({\vc_reg[3]_4 ,vga_to_hdmi_i_2684_n_5,vga_to_hdmi_i_2684_n_6,NLW_vga_to_hdmi_i_2684_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2721_n_0,vga_to_hdmi_i_2722_n_0,vga_to_hdmi_i_2723_n_0,vga_to_hdmi_i_2724_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2685
       (.I0(\addr_reg[2]_i_55_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2685_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2686
       (.I0(\addr_reg[2]_i_56_n_0 ),
        .I1(\addr_reg[2]_i_102_n_0 ),
        .I2(\addr_reg[2]_i_103_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2686_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2687
       (.I0(\addr_reg[2]_i_57_n_0 ),
        .I1(\addr_reg[2]_i_106_n_0 ),
        .I2(\addr_reg[2]_i_105_n_0 ),
        .I3(\addr_reg[2]_i_101_n_0 ),
        .O(vga_to_hdmi_i_2687_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2688
       (.I0(\addr_reg[2]_i_58_n_0 ),
        .I1(\addr_reg[2]_i_103_n_0 ),
        .I2(\color_instance/addr1 [5]),
        .I3(\addr_reg[2]_i_102_n_0 ),
        .O(vga_to_hdmi_i_2688_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2689
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2689_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2690
       (.I0(drawY[1]),
        .I1(drawY[0]),
        .I2(drawY[2]),
        .I3(drawY[3]),
        .O(vga_to_hdmi_i_2690_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2691
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .I2(drawY[2]),
        .O(vga_to_hdmi_i_2691_n_0));
  LUT5 #(
    .INIT(32'h9A55A5AA)) 
    vga_to_hdmi_i_2692
       (.I0(drawY[4]),
        .I1(drawY[3]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .I4(drawY[2]),
        .O(vga_to_hdmi_i_2692_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2693
       (.I0(drawY[3]),
        .I1(drawY[2]),
        .I2(drawY[1]),
        .I3(drawY[0]),
        .O(vga_to_hdmi_i_2693_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2694
       (.I0(drawY[2]),
        .I1(drawY[1]),
        .I2(drawY[0]),
        .O(vga_to_hdmi_i_2694_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2695
       (.I0(drawY[0]),
        .I1(drawY[1]),
        .O(vga_to_hdmi_i_2695_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2696
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2696_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2697
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2697_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2698
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2698_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2699
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2699_n_0));
  LUT6 #(
    .INIT(64'hFD58EFE5AD084A40)) 
    vga_to_hdmi_i_27
       (.I0(drawX[3]),
        .I1(vga_to_hdmi_i_67_n_0),
        .I2(drawX[4]),
        .I3(vga_to_hdmi_i_68_n_0),
        .I4(drawX[5]),
        .I5(vga_to_hdmi_i_69_n_0),
        .O(\hc_reg[3]_3 ));
  CARRY4 vga_to_hdmi_i_2700
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2700_n_0,vga_to_hdmi_i_2700_n_1,vga_to_hdmi_i_2700_n_2,vga_to_hdmi_i_2700_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2733_0,vga_to_hdmi_i_2725_n_5,vga_to_hdmi_i_2725_n_6}),
        .O(NLW_vga_to_hdmi_i_2700_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2631_0,vga_to_hdmi_i_2728_n_0,vga_to_hdmi_i_2729_n_0}));
  CARRY4 vga_to_hdmi_i_2701
       (.CI(vga_to_hdmi_i_2725_n_0),
        .CO({vga_to_hdmi_i_2701_n_0,vga_to_hdmi_i_2701_n_1,vga_to_hdmi_i_2701_n_2,vga_to_hdmi_i_2701_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1917_n_0,vga_to_hdmi_i_1918_n_0,vga_to_hdmi_i_1919_n_0,vga_to_hdmi_i_1920_n_0}),
        .O({vga_to_hdmi_i_2707_0[2:0],vga_to_hdmi_i_2733_0[1]}),
        .S({vga_to_hdmi_i_2730_n_0,vga_to_hdmi_i_2731_n_0,vga_to_hdmi_i_2732_n_0,vga_to_hdmi_i_2733_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_2706
       (.I0(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2706_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2707
       (.I0(vga_to_hdmi_i_1671_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2707_n_0));
  CARRY4 vga_to_hdmi_i_2708
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2708_n_0,vga_to_hdmi_i_2708_n_1,vga_to_hdmi_i_2708_n_2,vga_to_hdmi_i_2708_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2734_n_0,vga_to_hdmi_i_2735_n_0,vga_to_hdmi_i_2736_n_0,1'b0}),
        .O({\hc_reg[2]_6 ,NLW_vga_to_hdmi_i_2708_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2737_n_0,vga_to_hdmi_i_2738_n_0,vga_to_hdmi_i_2739_n_0,vga_to_hdmi_i_2740_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2709
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2709_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2710
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2710_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2711
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2711_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2712
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2712_n_0));
  CARRY4 vga_to_hdmi_i_2713
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2713_n_0,vga_to_hdmi_i_2713_n_1,vga_to_hdmi_i_2713_n_2,vga_to_hdmi_i_2713_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2741_n_0,vga_to_hdmi_i_2742_n_0,vga_to_hdmi_i_2743_n_0,1'b0}),
        .O(NLW_vga_to_hdmi_i_2713_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2744_n_0,vga_to_hdmi_i_2745_n_0,vga_to_hdmi_i_2746_n_0,vga_to_hdmi_i_2747_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2714
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2714_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2715
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2715_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2716
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2716_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2717
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2717_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2721
       (.I0(\addr_reg[2]_i_86_n_0 ),
        .I1(\addr_reg[2]_i_105_n_0 ),
        .I2(\addr_reg[2]_i_104_n_0 ),
        .I3(\addr_reg[2]_i_106_n_0 ),
        .O(vga_to_hdmi_i_2721_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2722
       (.I0(\addr_reg[2]_i_87_n_0 ),
        .I1(\color_instance/addr1 [5]),
        .I2(\color_instance/addr1 [3]),
        .I3(\addr_reg[2]_i_103_n_0 ),
        .O(vga_to_hdmi_i_2722_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2723
       (.I0(\addr_reg[2]_i_88_n_0 ),
        .I1(\addr_reg[2]_i_104_n_0 ),
        .I2(drawY[2]),
        .I3(drawY[1]),
        .I4(drawY[0]),
        .I5(\addr_reg[2]_i_105_n_0 ),
        .O(vga_to_hdmi_i_2723_n_0));
  LUT6 #(
    .INIT(64'h4B96696996696996)) 
    vga_to_hdmi_i_2724
       (.I0(drawY[3]),
        .I1(drawY[4]),
        .I2(drawY[5]),
        .I3(drawY[0]),
        .I4(drawY[1]),
        .I5(drawY[2]),
        .O(vga_to_hdmi_i_2724_n_0));
  CARRY4 vga_to_hdmi_i_2725
       (.CI(vga_to_hdmi_i_2748_n_0),
        .CO({vga_to_hdmi_i_2725_n_0,vga_to_hdmi_i_2725_n_1,vga_to_hdmi_i_2725_n_2,vga_to_hdmi_i_2725_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2075_n_0,vga_to_hdmi_i_2076_n_0,vga_to_hdmi_i_2077_n_0,vga_to_hdmi_i_2078_n_0}),
        .O({vga_to_hdmi_i_2733_0[0],vga_to_hdmi_i_2725_n_5,vga_to_hdmi_i_2725_n_6,NLW_vga_to_hdmi_i_2725_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_2749_n_0,vga_to_hdmi_i_2750_n_0,vga_to_hdmi_i_2751_n_0,vga_to_hdmi_i_2752_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    vga_to_hdmi_i_2728
       (.I0(vga_to_hdmi_i_2725_n_5),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2728_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2729
       (.I0(vga_to_hdmi_i_2725_n_6),
        .I1(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2729_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_2730
       (.I0(vga_to_hdmi_i_1917_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2730_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2731
       (.I0(vga_to_hdmi_i_1918_n_0),
        .I1(vga_to_hdmi_i_2087_n_0),
        .I2(vga_to_hdmi_i_1103_n_0),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2731_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2732
       (.I0(vga_to_hdmi_i_1919_n_0),
        .I1(vga_to_hdmi_i_2088_n_0),
        .I2(\color_instance/Red6 [6]),
        .I3(vga_to_hdmi_i_1709_n_0),
        .O(vga_to_hdmi_i_2732_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    vga_to_hdmi_i_2733
       (.I0(vga_to_hdmi_i_1920_n_0),
        .I1(vga_to_hdmi_i_1103_n_0),
        .I2(\color_instance/Red6 [5]),
        .I3(vga_to_hdmi_i_2087_n_0),
        .O(vga_to_hdmi_i_2733_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2734
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2734_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2735
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2735_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2736
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2736_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2737
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2737_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2738
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2738_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2739
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2739_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2740
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2740_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2741
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2741_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2742
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2742_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2743
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2743_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2744
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2744_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2745
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2745_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2746
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2746_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2747
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2747_n_0));
  CARRY4 vga_to_hdmi_i_2748
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_2748_n_0,vga_to_hdmi_i_2748_n_1,vga_to_hdmi_i_2748_n_2,vga_to_hdmi_i_2748_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_2753_n_0,vga_to_hdmi_i_2754_n_0,vga_to_hdmi_i_2755_n_0,1'b0}),
        .O(NLW_vga_to_hdmi_i_2748_O_UNCONNECTED[3:0]),
        .S({vga_to_hdmi_i_2756_n_0,vga_to_hdmi_i_2757_n_0,vga_to_hdmi_i_2758_n_0,vga_to_hdmi_i_2759_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2749
       (.I0(vga_to_hdmi_i_2075_n_0),
        .I1(\color_instance/Red6 [6]),
        .I2(\color_instance/Red6 [4]),
        .I3(vga_to_hdmi_i_2088_n_0),
        .O(vga_to_hdmi_i_2749_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    vga_to_hdmi_i_2750
       (.I0(vga_to_hdmi_i_2076_n_0),
        .I1(\color_instance/Red6 [5]),
        .I2(\color_instance/Red6 [3]),
        .I3(vga_to_hdmi_i_1103_n_0),
        .O(vga_to_hdmi_i_2750_n_0));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    vga_to_hdmi_i_2751
       (.I0(vga_to_hdmi_i_2077_n_0),
        .I1(\color_instance/Red6 [4]),
        .I2(Q[2]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\color_instance/Red6 [6]),
        .O(vga_to_hdmi_i_2751_n_0));
  LUT6 #(
    .INIT(64'h2D5AA5A55AA5A55A)) 
    vga_to_hdmi_i_2752
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(\hc_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(vga_to_hdmi_i_2752_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2753
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2753_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    vga_to_hdmi_i_2754
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep_n_0 ),
        .I2(Q[2]),
        .I3(drawX[3]),
        .O(vga_to_hdmi_i_2754_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vga_to_hdmi_i_2755
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(Q[2]),
        .O(vga_to_hdmi_i_2755_n_0));
  LUT5 #(
    .INIT(32'h65AA5A55)) 
    vga_to_hdmi_i_2756
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_2756_n_0));
  LUT4 #(
    .INIT(16'h655A)) 
    vga_to_hdmi_i_2757
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2757_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    vga_to_hdmi_i_2758
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .O(vga_to_hdmi_i_2758_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_2759
       (.I0(\hc_reg[0]_rep_n_0 ),
        .I1(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_2759_n_0));
  LUT6 #(
    .INIT(64'hBFBCB3B3B3B08080)) 
    vga_to_hdmi_i_29
       (.I0(vga_to_hdmi_i_70_n_0),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(vga_to_hdmi_i_71_n_0),
        .I4(Q[1]),
        .I5(vga_to_hdmi_i_72_n_0),
        .O(\hc_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_300
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(C__0));
  LUT6 #(
    .INIT(64'h0000000044000004)) 
    vga_to_hdmi_i_35
       (.I0(vga_to_hdmi_i_79_n_6),
        .I1(Q[0]),
        .I2(vga_to_hdmi_i_80_n_6),
        .I3(vga_to_hdmi_i_80_n_7),
        .I4(vga_to_hdmi_i_79_n_4),
        .I5(vga_to_hdmi_i_79_n_5),
        .O(\color_instance/Red44_in ));
  LUT6 #(
    .INIT(64'h0040040000000000)) 
    vga_to_hdmi_i_36
       (.I0(Q[0]),
        .I1(vga_to_hdmi_i_79_n_6),
        .I2(vga_to_hdmi_i_80_n_6),
        .I3(vga_to_hdmi_i_80_n_7),
        .I4(vga_to_hdmi_i_79_n_4),
        .I5(vga_to_hdmi_i_79_n_5),
        .O(\color_instance/Red4__0 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_365
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_6 ));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_398
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_5 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    vga_to_hdmi_i_4
       (.I0(Red15_out),
        .I1(Red13_out),
        .I2(p_1_in__0),
        .I3(Red1),
        .I4(addr0),
        .I5(\srl[30].srl16_i ),
        .O(green));
  LUT6 #(
    .INIT(64'h2BFFAFFF4000F500)) 
    vga_to_hdmi_i_41
       (.I0(vga_to_hdmi_i_95_n_0),
        .I1(Red4[0]),
        .I2(Red4[1]),
        .I3(O[0]),
        .I4(CO),
        .I5(O[1]),
        .O(Red3));
  LUT6 #(
    .INIT(64'h2BF5AFD4BF400AF5)) 
    vga_to_hdmi_i_42
       (.I0(vga_to_hdmi_i_95_n_0),
        .I1(Red4[0]),
        .I2(Red4[1]),
        .I3(O[0]),
        .I4(CO),
        .I5(O[1]),
        .O(vga_to_hdmi_i_98));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_431
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h29424299)) 
    vga_to_hdmi_i_460
       (.I0(drawX[5]),
        .I1(drawX[6]),
        .I2(drawX[8]),
        .I3(drawX[7]),
        .I4(drawX[9]),
        .O(vga_to_hdmi_i_460_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7C1714C3)) 
    vga_to_hdmi_i_461
       (.I0(drawX[5]),
        .I1(drawX[7]),
        .I2(drawX[9]),
        .I3(drawX[6]),
        .I4(drawX[8]),
        .O(vga_to_hdmi_i_461_n_0));
  LUT6 #(
    .INIT(64'h6BD7D6B94291D6B9)) 
    vga_to_hdmi_i_462
       (.I0(drawX[9]),
        .I1(drawX[6]),
        .I2(drawX[8]),
        .I3(drawX[7]),
        .I4(\hc_reg[0]_rep__0_n_0 ),
        .I5(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_462_n_0));
  LUT6 #(
    .INIT(64'hD652BDB56B2BDB5B)) 
    vga_to_hdmi_i_463
       (.I0(drawX[6]),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .I2(drawX[9]),
        .I3(\hc_reg[1]_rep_n_0 ),
        .I4(drawX[8]),
        .I5(drawX[7]),
        .O(vga_to_hdmi_i_463_n_0));
  LUT6 #(
    .INIT(64'h98EEE677E67750AA)) 
    vga_to_hdmi_i_464
       (.I0(drawX[6]),
        .I1(drawX[8]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep__0_n_0 ),
        .I4(drawX[7]),
        .I5(drawX[9]),
        .O(vga_to_hdmi_i_464_n_0));
  LUT6 #(
    .INIT(64'h6DB6DB6DDB6D6DB6)) 
    vga_to_hdmi_i_465
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(drawX[6]),
        .I4(drawX[9]),
        .I5(drawX[7]),
        .O(vga_to_hdmi_i_465_n_0));
  LUT6 #(
    .INIT(64'hDBB6B65B6DDBDB6D)) 
    vga_to_hdmi_i_466
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(drawX[7]),
        .I4(drawX[9]),
        .I5(drawX[6]),
        .O(vga_to_hdmi_i_466_n_0));
  LUT6 #(
    .INIT(64'hDB6DB6DBB6DB6DB6)) 
    vga_to_hdmi_i_467
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(drawX[6]),
        .I4(drawX[9]),
        .I5(drawX[7]),
        .O(vga_to_hdmi_i_467_n_0));
  LUT6 #(
    .INIT(64'hB6DB6DB66DB6DB6D)) 
    vga_to_hdmi_i_468
       (.I0(drawX[3]),
        .I1(drawX[4]),
        .I2(drawX[5]),
        .I3(drawX[6]),
        .I4(drawX[9]),
        .I5(drawX[7]),
        .O(vga_to_hdmi_i_468_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    vga_to_hdmi_i_488
       (.I0(drawX[3]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep_n_0 ),
        .I3(Q[2]),
        .I4(drawX[4]),
        .I5(drawX[5]),
        .O(\color_instance/Red6 [5]));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_493
       (.I0(vga_to_hdmi_i_1677_0[3]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_223_0[1]),
        .O(\color_instance/C [5]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    vga_to_hdmi_i_494
       (.I0(vga_to_hdmi_i_223_0[2]),
        .I1(vga_to_hdmi_i_1037_n_0),
        .I2(DI[0]),
        .I3(vga_to_hdmi_i_223_1),
        .I4(vga_to_hdmi_i_1040_n_0),
        .I5(vga_to_hdmi_i_1687_0[0]),
        .O(vga_to_hdmi_i_494_n_0));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    vga_to_hdmi_i_495
       (.I0(vga_to_hdmi_i_223_0[1]),
        .I1(vga_to_hdmi_i_1037_n_0),
        .I2(vga_to_hdmi_i_1677_0[3]),
        .I3(vga_to_hdmi_i_223_2[3]),
        .I4(vga_to_hdmi_i_1040_n_0),
        .I5(vga_to_hdmi_i_1697_0[3]),
        .O(vga_to_hdmi_i_495_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_498
       (.I0(vga_to_hdmi_i_1677_0[2]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_223_0[0]),
        .O(\color_instance/C [4]));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_499
       (.I0(vga_to_hdmi_i_1677_0[1]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[3]),
        .O(\color_instance/C [3]));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_500
       (.I0(vga_to_hdmi_i_1677_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[2]),
        .O(\color_instance/C [2]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    vga_to_hdmi_i_501
       (.I0(vga_to_hdmi_i_223_0[0]),
        .I1(vga_to_hdmi_i_1037_n_0),
        .I2(vga_to_hdmi_i_1677_0[2]),
        .I3(vga_to_hdmi_i_223_2[2]),
        .I4(vga_to_hdmi_i_1040_n_0),
        .I5(vga_to_hdmi_i_1697_0[2]),
        .O(vga_to_hdmi_i_501_n_0));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    vga_to_hdmi_i_502
       (.I0(vga_to_hdmi_i_225_0[3]),
        .I1(vga_to_hdmi_i_1037_n_0),
        .I2(vga_to_hdmi_i_1677_0[1]),
        .I3(vga_to_hdmi_i_223_2[1]),
        .I4(vga_to_hdmi_i_1040_n_0),
        .I5(vga_to_hdmi_i_1697_0[1]),
        .O(vga_to_hdmi_i_502_n_0));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    vga_to_hdmi_i_503
       (.I0(vga_to_hdmi_i_225_0[2]),
        .I1(vga_to_hdmi_i_1037_n_0),
        .I2(vga_to_hdmi_i_1677_0[0]),
        .I3(vga_to_hdmi_i_223_2[0]),
        .I4(vga_to_hdmi_i_1040_n_0),
        .I5(vga_to_hdmi_i_1697_0[0]),
        .O(vga_to_hdmi_i_503_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_504
       (.I0(vga_to_hdmi_i_1060_0[1]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[1]),
        .O(\color_instance/C [1]));
  CARRY4 vga_to_hdmi_i_507
       (.CI(vga_to_hdmi_i_1052_n_0),
        .CO({vga_to_hdmi_i_507_n_0,vga_to_hdmi_i_507_n_1,vga_to_hdmi_i_507_n_2,vga_to_hdmi_i_507_n_3}),
        .CYINIT(1'b0),
        .DI({vga_to_hdmi_i_1053_n_0,vga_to_hdmi_i_1054_n_0,vga_to_hdmi_i_1055_n_0,vga_to_hdmi_i_1056_n_0}),
        .O({vga_to_hdmi_i_1060_0,NLW_vga_to_hdmi_i_507_O_UNCONNECTED[1:0]}),
        .S({vga_to_hdmi_i_1057_n_0,vga_to_hdmi_i_1058_n_0,vga_to_hdmi_i_1059_n_0,vga_to_hdmi_i_1060_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_508
       (.CI(vga_to_hdmi_i_1061_n_0),
        .CO({NLW_vga_to_hdmi_i_508_CO_UNCONNECTED[3:2],vga_to_hdmi_i_508_n_2,vga_to_hdmi_i_508_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1062_n_0,vga_to_hdmi_i_1063_n_0}),
        .O(NLW_vga_to_hdmi_i_508_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,vga_to_hdmi_i_1064_n_0,vga_to_hdmi_i_1065_n_0}));
  CARRY4 vga_to_hdmi_i_509
       (.CI(1'b0),
        .CO({NLW_vga_to_hdmi_i_509_CO_UNCONNECTED[3],vga_to_hdmi_i_509_n_1,NLW_vga_to_hdmi_i_509_CO_UNCONNECTED[1],vga_to_hdmi_i_509_n_3}),
        .CYINIT(vga_to_hdmi_i_1066_n_1),
        .DI({1'b0,1'b0,vga_to_hdmi_i_1067_n_0,1'b0}),
        .O({NLW_vga_to_hdmi_i_509_O_UNCONNECTED[3:2],vga_to_hdmi_i_509_n_6,NLW_vga_to_hdmi_i_509_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,1'b1,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    vga_to_hdmi_i_510
       (.I0(drawX[8]),
        .I1(vga_to_hdmi_i_1068_n_0),
        .I2(drawX[6]),
        .I3(drawX[7]),
        .I4(drawX[9]),
        .O(vga_to_hdmi_i_510_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    vga_to_hdmi_i_552
       (.I0(drawX[4]),
        .I1(vga_to_hdmi_i_1102_n_0),
        .I2(drawX[3]),
        .I3(drawX[5]),
        .I4(drawX[6]),
        .O(\color_instance/Red6 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    vga_to_hdmi_i_553
       (.I0(vga_to_hdmi_i_1103_n_0),
        .I1(vga_to_hdmi_i_248_0[2]),
        .O(vga_to_hdmi_i_553_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_554
       (.I0(\color_instance/Red6 [6]),
        .I1(vga_to_hdmi_i_248_0[1]),
        .O(vga_to_hdmi_i_554_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_555
       (.I0(\color_instance/Red6 [5]),
        .I1(vga_to_hdmi_i_248_0[0]),
        .O(vga_to_hdmi_i_555_n_0));
  LUT5 #(
    .INIT(32'h95555555)) 
    vga_to_hdmi_i_556
       (.I0(drawX[4]),
        .I1(drawX[3]),
        .I2(\hc_reg[1]_rep_n_0 ),
        .I3(\hc_reg[0]_rep_n_0 ),
        .I4(Q[2]),
        .O(vga_to_hdmi_i_556_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vga_to_hdmi_i_557
       (.I0(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_557_n_0));
  LUT4 #(
    .INIT(16'h9555)) 
    vga_to_hdmi_i_558
       (.I0(drawX[3]),
        .I1(Q[2]),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .I3(\hc_reg[1]_rep_n_0 ),
        .O(vga_to_hdmi_i_558_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    vga_to_hdmi_i_559
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_559_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    vga_to_hdmi_i_560
       (.I0(\hc_reg[1]_rep_n_0 ),
        .I1(\hc_reg[0]_rep__0_n_0 ),
        .O(vga_to_hdmi_i_560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h01550000)) 
    vga_to_hdmi_i_6
       (.I0(drawY[9]),
        .I1(drawX[8]),
        .I2(drawX[7]),
        .I3(drawX[9]),
        .I4(vga_to_hdmi_i_14_n_0),
        .O(vde));
  LUT5 #(
    .INIT(32'h777F2200)) 
    vga_to_hdmi_i_66
       (.I0(Q[2]),
        .I1(\hc_reg[1]_rep_n_0 ),
        .I2(vga_to_hdmi_i_192_n_0),
        .I3(vga_to_hdmi_i_193_n_0),
        .I4(vga_to_hdmi_i_194_n_0),
        .O(\hc_reg[2]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vga_to_hdmi_i_67
       (.I0(vga_to_hdmi_i_195_n_0),
        .I1(drawX[6]),
        .I2(vga_to_hdmi_i_196_n_0),
        .O(vga_to_hdmi_i_67_n_0));
  MUXF7 vga_to_hdmi_i_68
       (.I0(vga_to_hdmi_i_197_n_0),
        .I1(vga_to_hdmi_i_198_n_0),
        .O(vga_to_hdmi_i_68_n_0),
        .S(drawX[9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vga_to_hdmi_i_69
       (.I0(vga_to_hdmi_i_196_n_0),
        .I1(drawX[6]),
        .I2(vga_to_hdmi_i_199_n_0),
        .O(vga_to_hdmi_i_69_n_0));
  MUXF8 vga_to_hdmi_i_70
       (.I0(vga_to_hdmi_i_200_n_0),
        .I1(vga_to_hdmi_i_201_n_0),
        .O(vga_to_hdmi_i_70_n_0),
        .S(drawX[8]));
  LUT6 #(
    .INIT(64'hFD58EFE5AD084A40)) 
    vga_to_hdmi_i_71
       (.I0(drawX[3]),
        .I1(vga_to_hdmi_i_202_n_0),
        .I2(drawX[4]),
        .I3(vga_to_hdmi_i_203_n_0),
        .I4(drawX[5]),
        .I5(vga_to_hdmi_i_204_n_0),
        .O(vga_to_hdmi_i_71_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_712
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hFD58EFE5AD084A40)) 
    vga_to_hdmi_i_72
       (.I0(drawX[3]),
        .I1(vga_to_hdmi_i_204_n_0),
        .I2(drawX[4]),
        .I3(vga_to_hdmi_i_202_n_0),
        .I4(drawX[5]),
        .I5(vga_to_hdmi_i_203_n_0),
        .O(vga_to_hdmi_i_72_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    vga_to_hdmi_i_745
       (.I0(vga_to_hdmi_i_1060_0[0]),
        .I1(vga_to_hdmi_i_508_n_2),
        .I2(vga_to_hdmi_i_509_n_1),
        .I3(vga_to_hdmi_i_510_n_0),
        .I4(vga_to_hdmi_i_225_0[0]),
        .O(\hc_reg[8]_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_79
       (.CI(1'b0),
        .CO({vga_to_hdmi_i_79_n_0,vga_to_hdmi_i_79_n_1,vga_to_hdmi_i_79_n_2,vga_to_hdmi_i_79_n_3}),
        .CYINIT(1'b1),
        .DI({vga_to_hdmi_i_213_n_0,1'b1,1'b1,vga_to_hdmi_i_214_n_0}),
        .O({vga_to_hdmi_i_79_n_4,vga_to_hdmi_i_79_n_5,vga_to_hdmi_i_79_n_6,NLW_vga_to_hdmi_i_79_O_UNCONNECTED[0]}),
        .S({vga_to_hdmi_i_215_n_0,vga_to_hdmi_i_216_n_0,vga_to_hdmi_i_217_n_0,\hc_reg[0]_rep__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vga_to_hdmi_i_80
       (.CI(vga_to_hdmi_i_79_n_0),
        .CO({NLW_vga_to_hdmi_i_80_CO_UNCONNECTED[3:1],vga_to_hdmi_i_80_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\color_instance/Red6 [4]}),
        .O({NLW_vga_to_hdmi_i_80_O_UNCONNECTED[3:2],vga_to_hdmi_i_80_n_6,vga_to_hdmi_i_80_n_7}),
        .S({1'b0,1'b0,vga_to_hdmi_i_219_n_0,vga_to_hdmi_i_220_n_0}));
  LUT6 #(
    .INIT(64'h99669F09996F9F99)) 
    vga_to_hdmi_i_95
       (.I0(CO),
        .I1(Red4[0]),
        .I2(\hc_reg[0]_rep__0_0 [4]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(\hc_reg[0]_rep__0_0 [3]),
        .O(vga_to_hdmi_i_95_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFF)) 
    vs_i_1
       (.I0(drawY[2]),
        .I1(vs_i_2_n_0),
        .I2(drawY[9]),
        .I3(drawY[4]),
        .I4(drawY[1]),
        .I5(drawY[0]),
        .O(vs_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    vs_i_2
       (.I0(drawY[8]),
        .I1(drawY[6]),
        .I2(drawY[5]),
        .I3(drawY[7]),
        .I4(drawY[3]),
        .O(vs_i_2_n_0));
  FDCE vs_reg
       (.C(clk_out1),
        .CE(1'b1),
        .CLR(reset_ah),
        .D(vs_i_1_n_0),
        .Q(vsync));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
