<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/sparc/insts/micro.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_e8c39d4b544d7c2848b26cb06875cdea.html">sparc</a></li><li class="navelem"><a class="el" href="dir_72d68f7b04399b073274f759d3c9cf9b.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">micro.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="micro_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2006-2007 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_SPARC_INSTS_MICRO_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_SPARC_INSTS_MICRO_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2insts_2static__inst_8hh.html">arch/sparc/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceSparcISA.html">SparcISA</a></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html">   39</a></span>&#160;<span class="keyword">class </span><a class="code" href="classSparcISA_1_1SparcMacroInst.html">SparcMacroInst</a> : <span class="keyword">public</span> <a class="code" href="classSparcISA_1_1SparcStaticInst.html">SparcStaticInst</a></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;{</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#a898674d16c772ac6ce865fe013fe0b8e">   42</a></span>&#160;    <span class="keyword">const</span> uint32_t <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a898674d16c772ac6ce865fe013fe0b8e">numMicroops</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// Constructor.</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#a5e91a0167d4343f18c303c9a1baa7685">   45</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a5e91a0167d4343f18c303c9a1baa7685">SparcMacroInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                   OpClass __opClass, uint32_t _numMicroops) :</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            <a class="code" href="classSparcISA_1_1SparcStaticInst.html">SparcStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            numMicroops(_numMicroops)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        assert(numMicroops);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a3590f775214f9c0b936302c3314e6440">microops</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classSparcISA_1_1SparcMacroInst.html#a898674d16c772ac6ce865fe013fe0b8e">numMicroops</a>];</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMacroop] = <span class="keyword">true</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#adea9c07332d461f9e13f4014ea6a2369">   55</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMacroInst.html#adea9c07332d461f9e13f4014ea6a2369">~SparcMacroInst</a>()</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keyword">delete</span> [] <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a3590f775214f9c0b936302c3314e6440">microops</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    std::string <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a8502174b277f29e1366ea2342bad8605">generateDisassembly</a>(</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#a3590f775214f9c0b936302c3314e6440">   63</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *<a class="code" href="classSparcISA_1_1SparcMacroInst.html#a3590f775214f9c0b936302c3314e6440">microops</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#a34e7c5ad660c18fd6aab0316df55e86c">   66</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a34e7c5ad660c18fd6aab0316df55e86c">fetchMicroop</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> upc)<span class="keyword"> const override</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        assert(upc &lt; numMicroops);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">return</span> microops[upc];</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#ad118e59b8e9e0f6c18d4b65dad6e0676">   73</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMacroInst.html#ad118e59b8e9e0f6c18d4b65dad6e0676">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const override</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute a macroop directly!\n&quot;</span>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#a4916829ade1780570be66240418458fd">   79</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMacroInst.html#a4916829ade1780570be66240418458fd">initiateAcc</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const override</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute a macroop directly!\n&quot;</span>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMacroInst.html#acb96ac7fc111404d5399ea76da3d0977">   85</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMacroInst.html#acb96ac7fc111404d5399ea76da3d0977">completeAcc</a>(<a class="code" href="classPacket.html">PacketPtr</a>, <a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *)<span class="keyword"> const override</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to execute a macroop directly!\n&quot;</span>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMicroInst.html">   91</a></span>&#160;<span class="keyword">class </span><a class="code" href="classSparcISA_1_1SparcMicroInst.html">SparcMicroInst</a> : <span class="keyword">public</span> <a class="code" href="classSparcISA_1_1SparcStaticInst.html">SparcStaticInst</a></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">// Constructor.</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMicroInst.html#a5ef8a174d205302e8cdffcdf58009194">   95</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMicroInst.html#a5ef8a174d205302e8cdffcdf58009194">SparcMicroInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                   OpClass __opClass) :</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="classSparcISA_1_1SparcStaticInst.html">SparcStaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMicroop] = <span class="keyword">true</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcMicroInst.html#a9af73f1f32de26808110dc50edf4aa66">  103</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcMicroInst.html#a9af73f1f32de26808110dc50edf4aa66">advancePC</a>(<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">SparcISA::PCState</a> &amp;pcState)<span class="keyword"> const override</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLastMicroop])</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            pcState.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">uEnd</a>();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            pcState.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a8f6e1ee71fba76395dd4a0abf33173fd">uAdvance</a>();</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;};</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcDelayedMicroInst.html">  112</a></span>&#160;<span class="keyword">class </span><a class="code" href="classSparcISA_1_1SparcDelayedMicroInst.html">SparcDelayedMicroInst</a> : <span class="keyword">public</span> <a class="code" href="classSparcISA_1_1SparcMicroInst.html">SparcMicroInst</a></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// Constructor.</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classSparcISA_1_1SparcDelayedMicroInst.html#a7c7dfe25faac1e8b607fc85992879dbc">  116</a></span>&#160;    <a class="code" href="classSparcISA_1_1SparcDelayedMicroInst.html#a7c7dfe25faac1e8b607fc85992879dbc">SparcDelayedMicroInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                          OpClass __opClass) :</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <a class="code" href="classSparcISA_1_1SparcMicroInst.html">SparcMicroInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsDelayedCommit] = <span class="keyword">true</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;};</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#endif // __ARCH_SPARC_INSTS_MICRO_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMicroInst_html_a5ef8a174d205302e8cdffcdf58009194"><div class="ttname"><a href="classSparcISA_1_1SparcMicroInst.html#a5ef8a174d205302e8cdffcdf58009194">SparcISA::SparcMicroInst::SparcMicroInst</a></div><div class="ttdeci">SparcMicroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00095">micro.hh:95</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_acb96ac7fc111404d5399ea76da3d0977"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#acb96ac7fc111404d5399ea76da3d0977">SparcISA::SparcMacroInst::completeAcc</a></div><div class="ttdeci">Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const override</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00085">micro.hh:85</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcDelayedMicroInst_html_a7c7dfe25faac1e8b607fc85992879dbc"><div class="ttname"><a href="classSparcISA_1_1SparcDelayedMicroInst.html#a7c7dfe25faac1e8b607fc85992879dbc">SparcISA::SparcDelayedMicroInst::SparcDelayedMicroInst</a></div><div class="ttdeci">SparcDelayedMicroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00116">micro.hh:116</a></div></div>
<div class="ttc" id="arch_2sparc_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2sparc_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMicroInst_html"><div class="ttname"><a href="classSparcISA_1_1SparcMicroInst.html">SparcISA::SparcMicroInst</a></div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00091">micro.hh:91</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_adea9c07332d461f9e13f4014ea6a2369"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#adea9c07332d461f9e13f4014ea6a2369">SparcISA::SparcMacroInst::~SparcMacroInst</a></div><div class="ttdeci">~SparcMacroInst()</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00055">micro.hh:55</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_af69d5f0037432fc59521d8fdaa658d25"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">GenericISA::DelaySlotUPCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00422">types.hh:422</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_a8502174b277f29e1366ea2342bad8605"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#a8502174b277f29e1366ea2342bad8605">SparcISA::SparcMacroInst::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="micro_8cc_source.html#l00037">micro.cc:37</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMicroInst_html_a9af73f1f32de26808110dc50edf4aa66"><div class="ttname"><a href="classSparcISA_1_1SparcMicroInst.html#a9af73f1f32de26808110dc50edf4aa66">SparcISA::SparcMicroInst::advancePC</a></div><div class="ttdeci">void advancePC(SparcISA::PCState &amp;pcState) const override</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00103">micro.hh:103</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_a4916829ade1780570be66240418458fd"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#a4916829ade1780570be66240418458fd">SparcISA::SparcMacroInst::initiateAcc</a></div><div class="ttdeci">Fault initiateAcc(ExecContext *, Trace::InstRecord *) const override</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00079">micro.hh:79</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_a5e91a0167d4343f18c303c9a1baa7685"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#a5e91a0167d4343f18c303c9a1baa7685">SparcISA::SparcMacroInst::SparcMacroInst</a></div><div class="ttdeci">SparcMacroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass, uint32_t _numMicroops)</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00045">micro.hh:45</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html">SparcISA::SparcMacroInst</a></div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00039">micro.hh:39</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcStaticInst_html"><div class="ttname"><a href="classSparcISA_1_1SparcStaticInst.html">SparcISA::SparcStaticInst</a></div><div class="ttdoc">Base class for all SPARC static instructions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2insts_2static__inst_8hh_source.html#l00088">static_inst.hh:88</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html">GenericISA::DelaySlotUPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00373">types.hh:373</a></div></div>
<div class="ttc" id="namespaceSparcISA_html"><div class="ttname"><a href="namespaceSparcISA.html">SparcISA</a></div><div class="ttdef"><b>Definition:</b> <a href="asi_8cc_source.html#l00034">asi.cc:34</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_a34e7c5ad660c18fd6aab0316df55e86c"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#a34e7c5ad660c18fd6aab0316df55e86c">SparcISA::SparcMacroInst::fetchMicroop</a></div><div class="ttdeci">StaticInstPtr fetchMicroop(MicroPC upc) const override</div><div class="ttdoc">Return the microop that goes with a particular micropc. </div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00066">micro.hh:66</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_a3590f775214f9c0b936302c3314e6440"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#a3590f775214f9c0b936302c3314e6440">SparcISA::SparcMacroInst::microops</a></div><div class="ttdeci">StaticInstPtr * microops</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00063">micro.hh:63</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcDelayedMicroInst_html"><div class="ttname"><a href="classSparcISA_1_1SparcDelayedMicroInst.html">SparcISA::SparcDelayedMicroInst</a></div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00112">micro.hh:112</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_ad118e59b8e9e0f6c18d4b65dad6e0676"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#ad118e59b8e9e0f6c18d4b65dad6e0676">SparcISA::SparcMacroInst::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const override</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00073">micro.hh:73</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classSparcISA_1_1SparcMacroInst_html_a898674d16c772ac6ce865fe013fe0b8e"><div class="ttname"><a href="classSparcISA_1_1SparcMacroInst.html#a898674d16c772ac6ce865fe013fe0b8e">SparcISA::SparcMacroInst::numMicroops</a></div><div class="ttdeci">const uint32_t numMicroops</div><div class="ttdef"><b>Definition:</b> <a href="micro_8hh_source.html#l00042">micro.hh:42</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a8f6e1ee71fba76395dd4a0abf33173fd"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a8f6e1ee71fba76395dd4a0abf33173fd">GenericISA::DelaySlotUPCState::uAdvance</a></div><div class="ttdeci">void uAdvance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00414">types.hh:414</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
