m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-RISCV/sim/mixed/regression/multi/run/msim
Earb_rr
Z1 w1587051511
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/arb_rr.vhd
Z6 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/arb_rr.vhd
l0
L51
V1[ZV5L1VaalJi=WO2GNoS0
!s100 S=5hl>clE=Q]@dk8>IZPK2
Z7 OV;C;10.6d;65
33
Z8 !s110 1587072997
!i10b 1
Z9 !s108 1587072996.000000
Z10 !s90 -work|work|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_gpio_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_mpram_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_msi_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_spram_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_uart_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_crc32.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/arb_rr.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_interface.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_target.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_top.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_initiator_nocreq.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_packet_buffer.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_request_table.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_ahb3_peripheral_bridge.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_apb_gpio.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/core/noc_vchannel_mux.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup_slice.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w_generic.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_ahb3_uart.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_fifo.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_interrupt.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_rx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_tx.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|-2008|
!s107 /home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_tx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_rx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_interrupt.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_fifo.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_ahb3_uart.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w_generic.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup_slice.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/core/noc_vchannel_mux.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_apb_gpio.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_ahb3_peripheral_bridge.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_request_table.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_packet_buffer.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_initiator_nocreq.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_top.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_target.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_interface.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/arb_rr.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_crc32.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_uart_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_spram_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_msi_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_mpram_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_gpio_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|
!i113 1
Z11 o-work work -2008
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 6 arb_rr 0 22 1[ZV5L1VaalJi=WO2GNoS0
l93
L63
V>VWm<VV=W1f9;TU`8X7Bk1
!s100 RR0Q?AM_T>Z7SN?W3@Mdb2
R7
33
R8
!i10b 1
R9
R10
Z13 !s107 /home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_tx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_rx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_interrupt.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_fifo.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_ahb3_uart.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w_generic.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup_slice.vhd|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/core/noc_vchannel_mux.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_apb_gpio.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_ahb3_peripheral_bridge.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_request_table.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_packet_buffer.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_initiator_nocreq.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_top.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_target.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_interface.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/arb_rr.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_crc32.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_uart_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_spram_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_msi_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_mpram_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_gpio_ahb3_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|
!i113 1
R11
R12
vmpsoc_ahb3_mpram
Z14 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z15 !s110 1587072996
!i10b 1
!s100 L;>9K>Q1la64@n3M`?<;L2
IEDc36;T]?0XWUz]8G@GWH0
Z16 VDg1SIo80bB@j0V0VzS_@n1
!s105 mpsoc_ahb3_mpram_sv_unit
S1
R0
Z17 w1587051513
8/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv
F/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv
Z18 L0 45
Z19 OV;L;10.6d;65
r1
!s85 0
31
R9
Z20 !s107 /home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_spram_ahb3_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_mpram_ahb3_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_msi_ahb3_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/riscv_mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_mmio_if.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_htif.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/topology/noc_mesh3d.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_output.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_input.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_mux.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_demux.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_buffer.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_misd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|
Z21 !s90 -work|work|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_misd.sv|/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_buffer.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_demux.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_mux.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_input.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_output.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router.sv|/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/topology/noc_mesh3d.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_htif.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_mmio_if.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|-sv|+incdir+/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg|
!i113 1
Z22 o-work work -sv
Z23 !s92 -work work -sv +incdir+/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg
Z24 tCvgOpt 0
Empsoc_ahb3_peripheral_bridge
R1
Z25 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z26 DPx4 work 19 mpsoc_gpio_ahb3_pkg 0 22 I^CL5iSWW_E^A63Z4TQ<O3
R2
R3
R4
R0
Z27 8/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_ahb3_peripheral_bridge.vhd
Z28 F/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_ahb3_peripheral_bridge.vhd
l0
L53
Vbj?T_MZ7VBMZMemBkcdU@0
!s100 Bd4Cn<;lXLEIgNJPniZ9I0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R26
R2
R3
R4
DEx4 work 28 mpsoc_ahb3_peripheral_bridge 0 22 bj?T_MZ7VBMZMemBkcdU@0
l293
L95
V2]mjMjUighJ9j^I]I^`7X0
!s100 IPMfn5g6COg8K1mA6TRLX2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vmpsoc_ahb3_spram
R14
R15
!i10b 1
!s100 2W>DdN4TOGO?]@P6:haE41
IU97K[O6K<]kL0SCh>0a<91
R16
!s105 mpsoc_ahb3_spram_sv_unit
S1
R0
Z29 w1587051515
8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv
F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Empsoc_ahb3_uart
Z30 w1587051516
Z31 DPx4 work 19 mpsoc_uart_ahb3_pkg 0 22 _GPClUL1eVH9`cgzdP06b3
R25
R2
R3
R4
R0
Z32 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_ahb3_uart.vhd
Z33 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_ahb3_uart.vhd
l0
L53
V2WS`TBUK7UO4>lFX9nm;K3
!s100 LA33g9e<iiTWMfcNCF=oe3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R31
R25
R2
R3
R4
DEx4 work 15 mpsoc_ahb3_uart 0 22 2WS`TBUK7UO4>lFX9nm;K3
l243
L77
V51:[n5OG3Lad:E<GUQHE=0
!s100 KeO@GTJJflV`Q?ei8;5:C1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_apb_gpio
R1
R2
R3
R4
R0
Z34 8/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_apb_gpio.vhd
Z35 F/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/core/mpsoc_apb_gpio.vhd
l0
L50
VYKN^d4LU5e3iOm]4O?XMI0
!s100 bBH=3KRi1EN;l6_O^9d=T2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 14 mpsoc_apb_gpio 0 22 YKN^d4LU5e3iOm]4O?XMI0
l162
L75
VQhk08?IXaS=j9h@:]PNX<2
!s100 `g@MIdTW2kFGSE0lQ;ZYC2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_ahb3_biu
Z36 w1587051484
R25
Z37 DPx4 work 13 mpsoc_dbg_pkg 0 22 T9BbB_0H?h`917M;K6Ag^2
R2
R3
R4
R0
Z38 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.vhd
Z39 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.vhd
l0
L53
VAM0T]m^m8J`]z]ZCC_`^X0
!s100 g7SkFLe``d<OeloNkd>c^3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 18 mpsoc_dbg_ahb3_biu 0 22 AM0T]m^m8J`]z]ZCC_`^X0
l129
L90
V`fGX:84<?5c@`EgIJD5_72
!s100 I6Vn8mGVSYIdSVimJ8eFc3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_ahb3_module
R36
R25
R37
R2
R3
R4
R0
Z40 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.vhd
Z41 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.vhd
l0
L52
VE0[c;gcbf]jUT29IUzjSE1
!s100 CK;VPEEaEmcUCT6g7W65I3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 21 mpsoc_dbg_ahb3_module 0 22 E0[c;gcbf]jUT29IUzjSE1
l187
L93
VN`fgZUfAA5Zom_f2KWEJO1
!s100 f7X[@HoGVzL3khXj>2cEJ1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_bus_module_core
R36
R25
R37
R2
R3
R4
R0
Z42 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.vhd
Z43 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.vhd
l0
L53
VUWB48o<GakmF>F3Q:1Q_i0
!s100 3h]CDgaNSndbPmBM]G;`?0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 25 mpsoc_dbg_bus_module_core 0 22 UWB48o<GakmF>F3Q:1Q_i0
l208
L94
VN111HZF3V<Eb3SA;Z^Vzf0
!s100 8dm6`0O[RiD[92jb;1Y?[3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_bytefifo
R36
R25
R37
R2
R3
R4
R0
Z44 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.vhd
Z45 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.vhd
l0
L54
Van3Un59[?X1ONdoLe2Z0e3
!s100 E;Z:`Xd>:feRQBIaUBk=G0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 18 mpsoc_dbg_bytefifo 0 22 an3Un59[?X1ONdoLe2Z0e3
l86
L67
Vjz=XC8[@k0DcUA`BgOB7U2
!s100 zn<9c;md4IOHj[@F=NRV=2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_crc32
R36
R2
R3
R4
R0
Z46 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_crc32.vhd
Z47 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_crc32.vhd
l0
L51
VoQD`4>SEf=]gSW:o>Ym1W0
!s100 nSSgA_]A;LFkaIda^<cP?1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 15 mpsoc_dbg_crc32 0 22 oQD`4>SEf=]gSW:o>Ym1W0
l72
L64
VXF1S;HW8lS><PPnenSdP40
!s100 [`g@1@AYAn:<Loa<5=]9D2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_jsp_apb_biu
R36
R25
R2
R3
R4
R37
R0
Z48 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.vhd
Z49 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.vhd
l0
L53
V7^k:3ngXCPhzGGCEm_`K<3
!s100 U^igl8P<Y>_Hbg7R<9P1a0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R2
R3
R4
R37
DEx4 work 21 mpsoc_dbg_jsp_apb_biu 0 22 7^k:3ngXCPhzGGCEm_`K<3
l229
L82
VQEBI2c3]zF0fQ58Z0jLG?1
!s100 gmYE]lE1`NHm=SDW4Vg7=2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_jsp_apb_module
R36
R25
R37
R2
R3
R4
R0
Z50 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.vhd
Z51 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.vhd
l0
L54
VKzOSIUeVTKZLQMhn:QeVB1
!s100 QH]0AN2AoZEK[Dk6LPXSC2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 24 mpsoc_dbg_jsp_apb_module 0 22 KzOSIUeVTKZLQMhn:QeVB1
l169
L93
VJBz7Jj:?jkoVW`A6583g72
!s100 5V5gD8G1kcQhVo]j<Z29l0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_jsp_module_core
R36
R25
R37
R2
R3
R4
R0
Z52 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.vhd
Z53 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.vhd
l0
L54
VRD:H?c47aN^cHe1UgU9K`1
!s100 7[LKFmfL[_YSXn2jJ[FJ73
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 25 mpsoc_dbg_jsp_module_core 0 22 RD:H?c47aN^cHe1UgU9K`1
l161
L87
VWEZj[614;BB]Pn:6gWh:B0
!s100 AEdBCEo9o0VE6khKohg1k0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_or1k_biu
R36
R25
R37
R2
R3
R4
R0
Z54 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.vhd
Z55 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.vhd
l0
L53
VcO@nU:7:iU`V^=OmPe@F^2
!s100 OU@RK2<Tf9b<PJ9[H^jdE0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 18 mpsoc_dbg_or1k_biu 0 22 cO@nU:7:iU`V^=OmPe@F^2
l132
L86
V00GD7`lB4HkJFC2F=]XgA1
!s100 WDV2j589ko@NOl=PPE7N80
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_or1k_module
R36
R25
R37
R2
R3
R4
R0
Z56 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.vhd
Z57 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.vhd
l0
L54
V<J6i<7>UPMW:zH5NO4<R]1
!s100 fPYKnl1N1=:aE`il@dEK61
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 21 mpsoc_dbg_or1k_module 0 22 <J6i<7>UPMW:zH5NO4<R]1
l265
L94
VA0oM^HbV2WMdYJnFJ]>FS1
!s100 ]mfMThRfU9BBIja^0QFkj0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_or1k_status_reg
R36
R25
R37
R2
R3
R4
R0
Z58 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.vhd
Z59 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.vhd
l0
L53
VMHGKXS]0XI5>Ik99FAB><0
!s100 TPjilElIiZ8ePZg4YdKlV1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 25 mpsoc_dbg_or1k_status_reg 0 22 MHGKXS]0XI5>Ik99FAB><0
l88
L75
VGnIDZ41Ch_>3e:C0nd;Aj0
!s100 5i`ceEn_K>BIX?4Jz@4FT1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Pmpsoc_dbg_pkg
R25
R2
R3
R4
Z60 w1585787794
R0
Z61 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd
Z62 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd
l0
L52
VT9BbB_0H?h`917M;K6Ag^2
!s100 X1>`]0JAY;HP<`:jmG4aF0
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
R37
R25
R2
R3
R4
l0
L275
V_19]7Tb82ZXEnW[k6VDMO0
!s100 fjX68[hlWFaQ9WQdj;;2P3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_syncflop
R36
R2
R3
R4
R0
Z63 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.vhd
Z64 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.vhd
l0
L52
Vd]NJagg>?jKXPLKBT]h9@2
!s100 WfzYm9EXBF:z6WLC_hJ?32
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 18 mpsoc_dbg_syncflop 0 22 d]NJagg>?jKXPLKBT]h9@2
l80
L64
V4oEjScKIO6`_nH;m[C8RW0
!s100 nYZ=l:gNWJSiBTSi4=L7C0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_syncreg
R36
R25
R37
R2
R3
R4
R0
Z65 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.vhd
Z66 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.vhd
l0
L54
VL;iKKYcI^CH:5^[]TeST<3
!s100 fNVEoQ^BKHQ5iiXzXii:a0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R37
R2
R3
R4
DEx4 work 17 mpsoc_dbg_syncreg 0 22 L;iKKYcI^CH:5^[]TeST<3
l90
L64
V`PEQLgj74OK2BiSN[a`]91
!s100 JR^6ZSF<7PAUA@YXdZFO<0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dbg_top_ahb3
R36
R37
R25
R2
R3
R4
R0
Z67 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.vhd
Z68 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.vhd
l0
L55
VR72CzOK83L[8i6ah[SPEm1
!s100 0B;gGaYlQfhMho@6bbE0G1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R37
R25
R2
R3
R4
DEx4 work 18 mpsoc_dbg_top_ahb3 0 22 R72CzOK83L[8i6ah[SPEm1
l278
L127
VUF=iLd59Bj;<9YHJ^jzUV3
!s100 ]DnWm65^3Tlb5L;jg4SDi3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_ahb3_initiator
R1
Z69 DPx4 work 13 mpsoc_dma_pkg 0 22 A7@LV@IWdI^P?;3V?PMlS1
R25
R2
R3
R4
R0
Z70 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator.vhd
Z71 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator.vhd
l0
L53
V]Pe9AmQjJTaQScCRi2Mli2
!s100 8W70^R^Y:k2_]8aI2@l9_1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 24 mpsoc_dma_ahb3_initiator 0 22 ]Pe9AmQjJTaQScCRi2Mli2
l239
L110
V77j<gT?czceM56HX0WTo^3
!s100 nYoT[T8V_AbJ=]T_TJjfz0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_ahb3_initiator_nocres
R1
R69
R25
R2
R3
R4
R0
Z72 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd
Z73 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd
l0
L53
V@_cRzE3n_XehP5Id<`8CL3
!s100 >@CI631?JN9RaQLHh`OkJ2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 31 mpsoc_dma_ahb3_initiator_nocres 0 22 @_cRzE3n_XehP5Id<`8CL3
l145
L93
V:lWcc^ojHON5];Y[18T<h2
!s100 J:GdXlHDBRQWG0NmB8E1f1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_ahb3_initiator_req
R1
R69
R2
R3
R4
R0
Z74 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.vhd
Z75 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.vhd
l0
L52
V1<V`nn9^QejZE8ffOU<S30
!s100 RYNT3GD=f0<NVVO?>3;Yk0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R2
R3
R4
DEx4 work 28 mpsoc_dma_ahb3_initiator_req 0 22 1<V`nn9^QejZE8ffOU<S30
l154
L82
Voag_2>B235gZSUW[UVQU51
!s100 @LZ;=OIGi0g1<LlEdIkfI3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_ahb3_interface
R1
R69
R2
R3
R4
R0
Z76 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_interface.vhd
Z77 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_interface.vhd
l0
L52
VW>E1b=_WdAUN;oTmaaBnW1
!s100 ?[;dm?QY`UfSVA1:W[?562
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R2
R3
R4
DEx4 work 24 mpsoc_dma_ahb3_interface 0 22 W>E1b=_WdAUN;oTmaaBnW1
l95
L87
VTfA`8`fIMU?Rn@TTBAJA@3
!s100 D0[_O8hYL6>TIVhlg1Nm[3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_ahb3_target
R1
R69
R25
R2
R3
R4
R0
Z78 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_target.vhd
Z79 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_target.vhd
l0
L53
V>E?jV9O^heZozbUfO:8M?2
!s100 `eC>PFN=]NCbHVS>KU6Ol3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 21 mpsoc_dma_ahb3_target 0 22 >E?jV9O^heZozbUfO:8M?2
l221
L102
V2g5FE2Qz0KBmo;^NQkM8z1
!s100 dHgH=j:Wza@gN5hRe97RJ3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_ahb3_top
R1
R69
R25
R2
R3
R4
R0
Z80 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_top.vhd
Z81 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/ahb3/mpsoc_dma_ahb3_top.vhd
l0
L53
V5IF_S]=gl5h0^0hf^cSN:3
!s100 [d2oOGh>g6`e9_ABl71^<3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 18 mpsoc_dma_ahb3_top 0 22 5IF_S]=gl5h0^0hf^cSN:3
l358
L108
VRCY3O_PC:=]B;UZ6>i_4G2
!s100 hI;;_<iC8i=bRYYl^V;ic3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_initiator_nocreq
R1
R69
R25
R2
R3
R4
R0
Z82 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_initiator_nocreq.vhd
Z83 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_initiator_nocreq.vhd
l0
L53
VGFjol9Z_QGfUCZ^E7UH;F3
!s100 Z0=lAYlOeWM=FH9;RK[fJ0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 26 mpsoc_dma_initiator_nocreq 0 22 GFjol9Z_QGfUCZ^E7UH;F3
l197
L94
VUgiNAo7Yz82_94Vm8;O_V0
!s100 Y=Z_9O<4nMIRd8kVgaXB82
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_packet_buffer
R1
R69
R25
R2
R3
R4
R0
Z84 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_packet_buffer.vhd
Z85 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_packet_buffer.vhd
l0
L54
Vd0F7HIZ57:HEJF1Qo2;Y00
!s100 V2U]lKkEW6`d`YZZb1olI1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 23 mpsoc_dma_packet_buffer 0 22 d0F7HIZ57:HEJF1Qo2;Y00
l126
L80
VaLJTcHAK5_LFUSj9f16d^2
!s100 S>UHlQdjR9[Fe`9S[QOW32
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Pmpsoc_dma_pkg
R2
R3
R4
Z86 w1586778840
R0
Z87 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd
Z88 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd
l0
L51
VA7@LV@IWdI^P?;3V?PMlS1
!s100 <Y9HJa^?CD^R3njCBi5B70
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
R69
R2
R3
R4
l0
L164
VZYdcT503DY@[ohn=AKigI0
!s100 jL=OjEf?bfGH6gkm<ZU<h2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_dma_request_table
R1
R69
R25
R2
R3
R4
R0
Z89 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_request_table.vhd
Z90 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/core/mpsoc_dma_request_table.vhd
l0
L54
VXe7kYYK5YnLInPK5@SS<i2
!s100 X6iLoWid:UnW;>IZgT<cg0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R69
R25
R2
R3
R4
DEx4 work 23 mpsoc_dma_request_table 0 22 Xe7kYYK5YnLInPK5@SS<i2
l111
L91
V:g>3AY9Mk3^`L25JW;7Mg2
!s100 EYz7=of4[aEeMRRMlFV;J3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Pmpsoc_gpio_ahb3_pkg
R25
R2
R3
R4
w1585859436
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_gpio_ahb3_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_gpio_ahb3_pkg.vhd
l0
L51
VI^CL5iSWW_E^A63Z4TQ<O3
!s100 VX?F7LCPciH]o1]kH`R=F1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Pmpsoc_mpram_ahb3_pkg
R25
R2
R3
R4
w1585833063
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_mpram_ahb3_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_mpram_ahb3_pkg.vhd
l0
L51
Vo[C^Q;08SPQX?LBm=@TTD0
!s100 ;g^=JABHP2PG@U_3O]Li=3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vmpsoc_msi_ahb3_interface
R14
R15
!i10b 1
!s100 h3ckOOVb?X2CAfm602T]:1
IgK8ZPf2`LR1Y`mF>BUVe82
R16
!s105 mpsoc_msi_ahb3_interface_sv_unit
S1
R0
R17
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv
Z91 L0 43
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vmpsoc_msi_ahb3_master_port
R14
R15
!i10b 1
!s100 z4;1Ea535ac9L5QWV2Sk`1
I<QJDNzTQ0:XQNbC1GS39H3
R16
!s105 mpsoc_msi_ahb3_master_port_sv_unit
S1
R0
R17
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Pmpsoc_msi_ahb3_pkg
R25
R2
R3
R4
Z92 w1585833064
R0
Z93 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_msi_ahb3_pkg.vhd
Z94 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_msi_ahb3_pkg.vhd
l0
L51
V:RPhe7=d`lf7Wfl<zz6<i3
!s100 d?M5_hM;bJYf>laGhnWfO3
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
DPx4 work 18 mpsoc_msi_ahb3_pkg 0 22 :RPhe7=d`lf7Wfl<zz6<i3
R25
R2
R3
R4
l0
L770
Vb6Jo6^<fMaz5MzDLg^8S>1
!s100 K^bn1L^D6mKDjCb2]CDeE0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vmpsoc_msi_ahb3_slave_port
R14
R15
!i10b 1
!s100 ogg?COzclVOzDce_Bem7Z3
I>z9?d0Vm7W4m5@;UzAYEY1
R16
!s105 mpsoc_msi_ahb3_slave_port_sv_unit
S1
R0
R17
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv
R91
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Pmpsoc_noc_pkg
R2
R3
R4
Z95 w1585833065
R0
Z96 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd
Z97 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd
l0
L51
V2oY7X:S[jlJRj]T9R2MkI1
!s100 2b1aFjDo53zkW8C@W<lE10
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
Z98 DPx4 work 13 mpsoc_noc_pkg 0 22 2oY7X:S[jlJRj]T9R2MkI1
R2
R3
R4
l0
L104
VY5RCF<LohVo9c5ac^1=Ol2
!s100 4i`MzBYLTd7QjYj^6:gQo2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_ram_1r1w
R29
R2
R3
R4
R0
Z99 8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w.vhd
Z100 F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w.vhd
l0
L50
V;9m7c;eo]<F2FRgM4ZJOo2
!s100 GlSN6MJDliVhFa4YHcQRG0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 14 mpsoc_ram_1r1w 0 22 ;9m7c;eo]<F2FRgM4ZJOo2
l102
L73
VGf^hMCk[IM8eY41T=>F8U3
!s100 BT0URDG^=e=WH0L>FHkZB1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_ram_1r1w_generic
R29
R2
R3
R4
R0
Z101 8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w_generic.vhd
Z102 F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/ahb3/core/mpsoc_ram_1r1w_generic.vhd
l0
L50
VV;X>Cc7fM<1QbziG;JDf:2
!s100 E^?aPbE?94O`^HGPJVSKY1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 22 mpsoc_ram_1r1w_generic 0 22 V;X>Cc7fM<1QbziG;JDf:2
l84
L71
VT:6WX[6ARPC>g4V^SMIAa3
!s100 XTd=_inXgnd0BAQS5Ja:h3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Pmpsoc_spram_ahb3_pkg
R25
R2
R3
R4
Z103 w1585833068
R0
Z104 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_spram_ahb3_pkg.vhd
Z105 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_spram_ahb3_pkg.vhd
l0
L51
VJ;YNc>aGI3@A^[R4NzY:@2
!s100 >4[WAU[D5>mLnXoAe2=Ve3
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
DPx4 work 20 mpsoc_spram_ahb3_pkg 0 22 J;YNc>aGI3@A^[R4NzY:@2
R25
R2
R3
R4
l0
L775
VTNULD8bYona0jGW25F@R]1
!s100 <M0Cc7Pb]gz:zGZd3Z_>61
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Pmpsoc_uart_ahb3_pkg
R25
R2
R3
R4
Z106 w1585833069
R0
Z107 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_uart_ahb3_pkg.vhd
Z108 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_uart_ahb3_pkg.vhd
l0
L51
V_GPClUL1eVH9`cgzdP06b3
!s100 2m8_g?]CdTDF6?A>MBGRd1
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
R31
R25
R2
R3
R4
l0
L771
Vk:A9OX5G^T]EGKU6@AXk12
!s100 ?HA`SJIN5LR4_82?mWomB2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_uart_fifo
R30
R31
R25
R2
R3
R4
R0
Z109 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_fifo.vhd
Z110 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_fifo.vhd
l0
L53
VX:Pm4imfV30;iDj2X7>@B1
!s100 IkML>gE8EdZ4?NO:Iz[H]1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R31
R25
R2
R3
R4
DEx4 work 15 mpsoc_uart_fifo 0 22 X:Pm4imfV30;iDj2X7>@B1
l91
L77
V7elY]?8T12L^<HMZ8;:hl0
!s100 mQzf0k;C@Z5?njzJQbT3:2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_uart_interrupt
R30
R25
R2
R3
R4
R0
Z111 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_interrupt.vhd
Z112 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_interrupt.vhd
l0
L51
V_okJb?F4M]nCenj`zDh:40
!s100 KT8^8QFf0`JG<ch[5:zZQ0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R2
R3
R4
DEx4 work 20 mpsoc_uart_interrupt 0 22 _okJb?F4M]nCenj`zDh:40
l89
L78
VWMjJle<mm4Y2z>3ik^H0V2
!s100 [n2<zZWY03NO1PIlGCY3D2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_uart_rx
R30
R25
R31
R2
R3
R4
R0
Z113 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_rx.vhd
Z114 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_rx.vhd
l0
L52
Vek8lDE4SiGB8gdn4Q1k@m1
!s100 ELSkmzN]LQRYbdL67Ld=D2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R31
R2
R3
R4
DEx4 work 13 mpsoc_uart_rx 0 22 ek8lDE4SiGB8gdn4Q1k@m1
l114
L70
VccYi2[nm23lTiM_AlnWm12
!s100 QKa7>ZZDz?B0>NFzQDQA]1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Empsoc_uart_tx
R30
R25
R31
R2
R3
R4
R0
Z115 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_tx.vhd
Z116 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/core/mpsoc_uart_tx.vhd
l0
L52
VS>DRgV:OozHOZ9>f>oYaR3
!s100 ]bY<<_?gd4JO`91S7N;>^1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R31
R2
R3
R4
DEx4 work 13 mpsoc_uart_tx 0 22 S>DRgV:OozHOZ9>f>oYaR3
l107
L69
Vb2EPThfH1VYQk4OO5Ih1o2
!s100 I:4oNdXmA^eQR<0TCN8n]1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vnoc_buffer
R14
R15
!i10b 1
!s100 3oV9cdGbJm=`bEb;K?I:a0
I`iVJdBNBz0zCQ4zW:VoSQ2
R16
!s105 noc_buffer_sv_unit
S1
R0
Z117 w1587051514
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_buffer.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_buffer.sv
Z118 L0 44
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vnoc_demux
R14
R15
!i10b 1
!s100 @@JUk6K2Gbg_<Ye53JbLh2
Iob`GD7]AUz6j3i1inmoe32
R16
!s105 noc_demux_sv_unit
S1
R0
R117
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_demux.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_demux.sv
R118
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vnoc_mesh3d
R14
R15
!i10b 1
!s100 BV`d>2>X:KR`h95E:XB[G3
I60oD`hCLoPbOhl3>jE0B?2
R16
!s105 noc_mesh3d_sv_unit
S1
R0
R117
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/topology/noc_mesh3d.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/topology/noc_mesh3d.sv
R118
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vnoc_mux
R14
R15
!i10b 1
!s100 z[G?:GLJEGzJiC]7YICF00
ISGe86ln<na`XR;50lQJRX1
R16
!s105 noc_mux_sv_unit
S1
R0
R117
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_mux.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/core/noc_mux.sv
R118
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vnoc_router
R14
R15
!i10b 1
!s100 Vm5b;UVP:gzOY<Xi:ezzB1
I1L?nFH>D4?M=6]HocgGM`3
R16
!s105 noc_router_sv_unit
S1
R0
R117
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router.sv
R118
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vnoc_router_input
R14
R15
!i10b 1
!s100 9SQz_FQeXoDW]V7?5oM3l3
IDLKc?Q[BT8QiV^cNd>TL20
R16
!s105 noc_router_input_sv_unit
S1
R0
R117
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_input.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_input.sv
R118
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Enoc_router_lookup
R117
R98
R2
R3
R4
R0
Z119 8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup.vhd
Z120 F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup.vhd
l0
L53
Vg`Kcj2^Tn8oVXC=YnK`b`1
!s100 PZcYRW@`nHGzTI>G;2[Md1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R98
R2
R3
R4
DEx4 work 17 noc_router_lookup 0 22 g`Kcj2^Tn8oVXC=YnK`b`1
l122
L78
V9BA[2FNJ8cM_j^CNeLoi^3
!s100 8Sg4hOIU?QDY1HNLLQF290
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Enoc_router_lookup_slice
R117
R98
R2
R3
R4
R0
Z121 8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup_slice.vhd
Z122 F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/router/noc_router_lookup_slice.vhd
l0
L53
V=e>;^1Ud4f2ZE9WUFaN4e3
!s100 j=m^2_P8lk<5M]Qc=kjQ03
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R98
R2
R3
R4
DEx4 work 23 noc_router_lookup_slice 0 22 =e>;^1Ud4f2ZE9WUFaN4e3
l89
L74
VM@;53R39ILL:K[_aH43aM2
!s100 i<@VENFDfJeg0LV[;:N4h3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vnoc_router_output
R14
R15
!i10b 1
!s100 >BoLO[NW<`iKQEWF@nFNj2
ISYDK7YX2kU_WazR5]J:?k1
R16
!s105 noc_router_output_sv_unit
S1
R0
R117
8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_output.sv
F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/verilog/router/noc_router_output.sv
R118
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Enoc_vchannel_mux
R117
R98
R2
R3
R4
R0
Z123 8/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/core/noc_vchannel_mux.vhd
Z124 F/home/us1/github/MPSoC-RISCV/soc/noc/rtl/vhdl/core/noc_vchannel_mux.vhd
l0
L53
VhDcg7nm]c]7^mchlG]lB]3
!s100 >86M3bBEVi8o]P^nQ0^T>3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R98
R2
R3
R4
DEx4 work 16 noc_vchannel_mux 0 22 hDcg7nm]c]7^mchlG]lB]3
l96
L74
V0GJQf^bj=YS1]IYno7@FF3
!s100 D1PTX2Pb[`A>fJb2GU^@W3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_alu
R14
R15
!i10b 1
!s100 Y=VYd9U57FfJ1LVFYH6@j0
IdOnb2iInnTAIRE4@5g2N^0
R16
!s105 riscv_alu_sv_unit
S1
R0
Z125 w1584382062
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_biu
R14
R15
!i10b 1
!s100 _i;Z5gmDo4j3YN>m65P992
I[X5Xh;f6?XXoC:9J^5:3_1
R16
!s105 riscv_biu_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_bp
R14
R15
!i10b 1
!s100 IiDzFLA14C@K9bHKXCK9;0
IPfj44m4];ZoEgk3T=@V_Y2
R16
!s105 riscv_bp_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_bu
R14
R15
!i10b 1
!s100 BP7[DZBCe?ZRIIzHogBGW3
I19C?bgioL3lb3z[;kMCT20
R16
!s105 riscv_bu_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_core
R14
R15
!i10b 1
!s100 T@=O[EEF>0I@K>288RW7G0
IPHU1EPYZ<1FM0R_XVSfDM0
R16
!s105 riscv_core_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_dbg_bfm
R14
R15
!i10b 1
!s100 clcnMYUKLE]6]4i3=jah50
IFd;k?HQmWRZ?i1gOi6zI01
R16
!s105 riscv_dbg_bfm_sv_unit
S1
R0
Z126 w1584382043
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_dcache_core
R14
R15
!i10b 1
!s100 emBHG:RLmbX^=OKXUE4Xh0
I_c:[QE3@jUB]YXbI`6Ch92
R16
!s105 riscv_dcache_core_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Eriscv_dext
Z127 w1585881095
Z128 DPx4 work 15 riscv_mpsoc_pkg 0 22 nPoE`8SDab@WZlo=BW4?<3
R25
R2
R3
R4
R0
Z129 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd
Z130 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd
l0
L53
VY=FYG94MN2VI>4<9;z>jS3
!s100 QffH0b8L2:TAOLP;ZHM`i0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R128
R25
R2
R3
R4
DEx4 work 10 riscv_dext 0 22 Y=FYG94MN2VI>4<9;z>jS3
l116
L96
VQGmTYVIzbRSJTXRFQ`_]b3
!s100 L^l^EL<?L<2m7l9fo1B5S2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Eriscv_div
R127
R128
R25
R2
R3
R4
R0
Z131 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd
Z132 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd
l0
L53
Vn8JQkck3FmBii[Z<A]nSl3
!s100 k0R:7zz<Wa^`i>CCCWd4<3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R128
R25
R2
R3
R4
DEx4 work 9 riscv_div 0 22 n8JQkck3FmBii[Z<A]nSl3
l166
L82
VcTiZFzzF@Do^Uf]jiOSiQ1
!s100 EXOOb=BNig5:`ceGYbCHc0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_dmem_ctrl
R14
R15
!i10b 1
!s100 @[n4;N5]B=30L_oiMN5F01
IGmDP_YU1iiYX1QJZH3zg`0
R16
!s105 riscv_dmem_ctrl_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_du
R14
R15
!i10b 1
!s100 76bloH2THIzoCcSSI]1Kh2
I;1gPQN]La5nbSCPC]cCje0
R16
!s105 riscv_du_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_execution
R14
R15
!i10b 1
!s100 J3O;jlVZdRzoJRNIgT;UI0
I7N3HgacYlNdP<z3FZ<SZY3
R16
!s105 riscv_execution_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_htif
R14
R15
!i10b 1
!s100 9Cak[o:HTzF44E@bd8Xh63
IEH>JOZNC=iK1XeOg0EgZI2
R16
!s105 riscv_htif_sv_unit
S1
R0
w1585328830
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_htif.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_htif.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_icache_core
R14
R15
!i10b 1
!s100 hBMYbzNh;cQ2[8`EB:c;_2
Ii`J@e1M6[V>fnLMbA09Ak1
R16
!s105 riscv_icache_core_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_id
R14
R15
!i10b 1
!s100 ^IJQk2Q:3:99?i3VZ`d<F3
IG9RUYXKl?0<AUl3AXKX?61
R16
!s105 riscv_id_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_if
R14
R15
!i10b 1
!s100 ^Al>oR?=:LIBVHb6ziFAh0
IVF1:cDh:3@aXnP`HDofOS1
R16
!s105 riscv_if_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_imem_ctrl
R14
R15
!i10b 1
!s100 F7okg7QGjVIERPK?W12Ic1
ITd:RcN2OJ:e@QmRCO1>?71
R16
!s105 riscv_imem_ctrl_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_lsu
R14
R15
!i10b 1
!s100 mMOmigFgSIcDeNzGQhP<K3
IHcRA=A4eDhF;WYCXSTKnU3
R16
!s105 riscv_lsu_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_membuf
R14
R15
!i10b 1
!s100 LhkLbHG]PTEO:2IB7Fh5_3
IDBG6`Znk;Mhl0NOgcM<6]2
R16
!s105 riscv_membuf_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Eriscv_memmisaligned
R127
R25
R128
R2
R3
R4
R0
Z133 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd
Z134 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd
l0
L53
VnLbnn6?G^7?;2ThoIhdPo1
!s100 3=ENTGF_5MLn;bEzA6KgG3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R128
R2
R3
R4
DEx4 work 19 riscv_memmisaligned 0 22 nLbnn6?G^7?;2ThoIhdPo1
l79
L72
VGXI^3mVh7<;mOLCZ<GLQE1
!s100 ddA9kO520N:7ndHY3ElF[2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Eriscv_memory
R127
R25
R128
R2
R3
R4
R0
Z135 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd
Z136 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd
l0
L52
VF1Yfaz0@O9j<@4LET=gVW1
!s100 _ONckCS0R0?TbnUHjQG3i2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R128
R2
R3
R4
DEx4 work 12 riscv_memory 0 22 F1Yfaz0@O9j<@4LET=gVW1
l99
L91
VT:jJSFQJO<ofS[lmN`CS@2
!s100 ZoflR4[PgKOXTB<ETCXIe3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_memory_model
R14
R15
!i10b 1
!s100 <>cW3bUf:zlPkPzF`f9^Z1
I_@I2E]z=LFgf`iN7LZPfm1
R16
!s105 riscv_memory_model_sv_unit
S1
R0
R126
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_misd
R14
R15
!i10b 1
!s100 I5I;QF4RM1>>[^bJ]0m<U2
I^oB2J5P[z58iQldGj3cVM1
R16
!s105 riscv_misd_sv_unit
S1
R0
Z137 w1587051498
8/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_misd.sv
F/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_misd.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_mmio_if
R14
R15
!i10b 1
!s100 1WcWYS=fGSTkCoLhCbCYo1
IfkYeNgl`ink<P7JjPKaOG3
R16
!s105 riscv_mmio_if_sv_unit
S1
R0
w1585881250
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_mmio_if.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_mmio_if.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Eriscv_mmu
R125
R25
R128
R2
R3
R4
R0
Z138 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd
Z139 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd
l0
L52
V8gA=W=;TB^K5EMfj1_NZJ2
!s100 INQB^c3[;b]>I19klajEP0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R128
R2
R3
R4
DEx4 work 9 riscv_mmu 0 22 8gA=W=;TB^K5EMfj1_NZJ2
l91
L90
VS5c26g<GgB7aLGRk5]E3W2
!s100 ifiTf]`Oz=EeHd]5C_zP<2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_mpsoc
R14
R15
!i10b 1
!s100 P@E5<1`16NljM:?^mi]l02
IIU0bZhVW=VPLcL<``izCE2
R16
!s105 riscv_mpsoc_sv_unit
S1
R0
w1587071581
8/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Priscv_mpsoc_pkg
R25
Z140 DBx4 ieee 11 numeric_std 4 body 22 I914AMN_?Qk;P<9Bm[VT=2
R3
R4
Z141 w1585833066
R0
Z142 8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd
Z143 F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd
l0
L51
VnPoE`8SDab@WZlo=BW4?<3
!s100 117XUkMbm=:7@Cb9Vm]e;1
R7
33
b1
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Bbody
R128
R25
R140
R3
R4
l0
L777
Z144 Vfae]4Y[>lA515AGRPYIG>1
Z145 !s100 iG>9Z9<XeLQlHjk11k?JH2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Eriscv_mul
R127
R25
R128
R2
R3
R4
R0
Z146 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd
Z147 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd
l0
L52
V^oXa<K]N3`fkaAK7F344Q3
!s100 ONQmf[UomcIP5EE]?o3CZ0
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R128
R2
R3
R4
DEx4 work 9 riscv_mul 0 22 ^oXa<K]N3`fkaAK7F344Q3
l180
L81
V<GfaS4Waaa;]m^eE428IX1
!s100 1Za23FSVje0TlnD9O]HN:1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_mux
R14
R15
!i10b 1
!s100 NLX:_=I^>:>B^;T;@z3UD0
IjT^;Kz95TiS@DO0hbdOHC1
R16
!s105 riscv_mux_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_pmachk
R14
R15
!i10b 1
!s100 Ae^8CjM1VcEZDZSaThe5V3
IN0hDV@0cX`]ScXoEmkCAL1
R16
!s105 riscv_pmachk_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_pmpchk
R14
R15
!i10b 1
!s100 OjXe;J>k7kN1`Radk^AJE2
IdCne^X4Z>LIB?^;EgPEC^1
R16
!s105 riscv_pmpchk_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_pu
R14
R15
!i10b 1
!s100 l0G6`kPhEVk]h85c:BQ920
I7i>0^=b0zGgiB6MF:`e>10
R16
!s105 riscv_pu_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Eriscv_ram_1r1w
R125
R2
R3
R4
R0
Z148 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd
Z149 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd
l0
L50
Vafk:jPbKXlJPMeO:>]Tjl1
!s100 `cRGe2llk0IEgmRz5WFNK3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 14 riscv_ram_1r1w 0 22 afk:jPbKXlJPMeO:>]Tjl1
l102
L73
Vaa58SRP];T2hdUgMSG;@I3
!s100 :@D7>zJ7LK<Ch3I?`G@Gl2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_ram_1r1w_generic
R14
R15
!i10b 1
!s100 0;@XMh3fU9VEA13Bh=Dlk2
I:X=dhhP9>dGeUb=bVhSAh2
R16
!s105 riscv_ram_1r1w_generic_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
R91
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Eriscv_ram_1rw
R125
R2
R3
R4
R0
Z150 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd
Z151 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd
l0
L50
V^ZdU00`Mf1C;eQ:kDZ2GC3
!s100 H5Y0GCNJ`XYI2iiUa6V?83
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R2
R3
R4
DEx4 work 13 riscv_ram_1rw 0 22 ^ZdU00`Mf1C;eQ:kDZ2GC3
l86
L68
VWHG>Lf_JNzTFnEEjU8LMI0
!s100 :[OH:OgQFWF`YK01:GUCa2
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
vriscv_ram_1rw_generic
R14
R15
!i10b 1
!s100 l_A4ReAeM:TH^>N^EB9TJ3
I1LgMmVBOB2`X2_`MakKk`1
R16
!s105 riscv_ram_1rw_generic_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
R91
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_ram_queue
R14
R15
!i10b 1
!s100 P4`aTR098Th@X8_WbPlL41
IPY<05G:ST?Vd3eae4P0KF0
R16
!s105 riscv_ram_queue_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
R91
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_rf
R14
R15
!i10b 1
!s100 Q<3=fjROQfFXb5gzW=>`c0
I;LC;8Hdnm_RLhofm@KKQ33
R16
!s105 riscv_rf_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_simd
R14
R15
!i10b 1
!s100 OP@C^CHPlU>@4a1AF[Wa^3
IFI6]8d5U39TFXUX=FZh;Z1
R16
!s105 riscv_simd_sv_unit
S1
R0
R137
8/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_simd.sv
F/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_simd.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_soc
R14
R15
!i10b 1
!s100 3:X2FJXAVMzkPQQ>aCk600
I]fGD6XSK<@273FR=zY;2g1
R16
!s105 riscv_soc_sv_unit
S1
R0
w1584382048
8/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_soc.sv
F/home/us1/github/MPSoC-RISCV/soc/rtl/verilog/soc/riscv_soc.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_state
R14
R15
!i10b 1
!s100 4XF12j];]AWL99Z5ST7kf3
I^gi?;RM0Kb^=JAKfJ:2kn0
R16
!s105 riscv_state_sv_unit
S1
R0
R125
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
vriscv_testbench
R14
R15
!i10b 1
!s100 ez6dbLR=[41mK?FYDXV>c0
IzO6HeFkW=hS^o35Fc@QN62
R16
!s105 riscv_testbench_sv_unit
S1
R0
w1585881203
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv
R18
R19
r1
!s85 0
31
R9
R20
R21
!i113 1
R22
R23
R24
Eriscv_wb
R127
R25
R128
R2
R3
R4
R0
Z152 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd
Z153 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd
l0
L52
VHzKVSk@fD]lRimS4WF?D02
!s100 S]o2IKX1]9OjZe1TBoEW`3
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
Artl
R25
R128
R2
R3
R4
DEx4 work 8 riscv_wb 0 22 HzKVSk@fD]lRimS4WF?D02
l117
L96
Va6^=8RNIHlk??iKK?DKlU0
!s100 <ZNQ@DCMajz;]MV;]k_Qc1
R7
33
R8
!i10b 1
R9
R10
R13
!i113 1
R11
R12
