
Camera CubeMX v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006374  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  08006558  08006558  00016558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dbc  08006dbc  00020120  2**0
                  CONTENTS
  4 .ARM          00000000  08006dbc  08006dbc  00020120  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006dbc  08006dbc  00020120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dbc  08006dbc  00016dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dc0  08006dc0  00016dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000120  20000000  08006dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  20000120  08006ee4  00020120  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08006ee4  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec44  00000000  00000000  00020149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000299c  00000000  00000000  0002ed8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  00031730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f20  00000000  00000000  000327a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a44d  00000000  00000000  000336c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001215e  00000000  00000000  0004db15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083941  00000000  00000000  0005fc73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e35b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d90  00000000  00000000  000e3604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000120 	.word	0x20000120
 8000200:	00000000 	.word	0x00000000
 8000204:	08006540 	.word	0x08006540

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000124 	.word	0x20000124
 8000220:	08006540 	.word	0x08006540

08000224 <MFRC522_Init>:
#include "MFRC522_STM32.h"
#include "main.h"

uint8_t atqa[2];

void MFRC522_Init(MFRC522_t *dev) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
    USER_LOG("MFRC522 Min Init started");
 800022c:	483b      	ldr	r0, [pc, #236]	; (800031c <MFRC522_Init+0xf8>)
 800022e:	f005 f827 	bl	8005280 <puts>
    // Hardware reset
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_RESET);
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	68d8      	ldr	r0, [r3, #12]
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	8a1b      	ldrh	r3, [r3, #16]
 800023a:	2200      	movs	r2, #0
 800023c:	4619      	mov	r1, r3
 800023e:	f002 fb84 	bl	800294a <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000242:	2032      	movs	r0, #50	; 0x32
 8000244:	f002 f8a4 	bl	8002390 <HAL_Delay>
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_SET);
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	68d8      	ldr	r0, [r3, #12]
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	8a1b      	ldrh	r3, [r3, #16]
 8000250:	2201      	movs	r2, #1
 8000252:	4619      	mov	r1, r3
 8000254:	f002 fb79 	bl	800294a <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000258:	2032      	movs	r0, #50	; 0x32
 800025a:	f002 f899 	bl	8002390 <HAL_Delay>

    // Soft reset
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_SoftReset);
 800025e:	220f      	movs	r2, #15
 8000260:	2101      	movs	r1, #1
 8000262:	6878      	ldr	r0, [r7, #4]
 8000264:	f000 f8b9 	bl	80003da <MFRC522_WriteReg>
    HAL_Delay(50);
 8000268:	2032      	movs	r0, #50	; 0x32
 800026a:	f002 f891 	bl	8002390 <HAL_Delay>

    // Clear interrupts
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);
 800026e:	227f      	movs	r2, #127	; 0x7f
 8000270:	2104      	movs	r1, #4
 8000272:	6878      	ldr	r0, [r7, #4]
 8000274:	f000 f8b1 	bl	80003da <MFRC522_WriteReg>

    // Flush FIFO
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);
 8000278:	2280      	movs	r2, #128	; 0x80
 800027a:	210a      	movs	r1, #10
 800027c:	6878      	ldr	r0, [r7, #4]
 800027e:	f000 f8ac 	bl	80003da <MFRC522_WriteReg>

    // Timer: ~25ms timeout
    MFRC522_WriteReg(dev, PCD_TModeReg, 0x80);      // Timer starts immediately
 8000282:	2280      	movs	r2, #128	; 0x80
 8000284:	212a      	movs	r1, #42	; 0x2a
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f000 f8a7 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TPrescalerReg, 0xA9); // 80kHz clock
 800028c:	22a9      	movs	r2, #169	; 0xa9
 800028e:	212b      	movs	r1, #43	; 0x2b
 8000290:	6878      	ldr	r0, [r7, #4]
 8000292:	f000 f8a2 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegH, 0x03);   // 1000 ticks = ~12.5ms
 8000296:	2203      	movs	r2, #3
 8000298:	212d      	movs	r1, #45	; 0x2d
 800029a:	6878      	ldr	r0, [r7, #4]
 800029c:	f000 f89d 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegL, 0xE8);
 80002a0:	22e8      	movs	r2, #232	; 0xe8
 80002a2:	212c      	movs	r1, #44	; 0x2c
 80002a4:	6878      	ldr	r0, [r7, #4]
 80002a6:	f000 f898 	bl	80003da <MFRC522_WriteReg>

    // RF settings
    MFRC522_WriteReg(dev, PCD_TxAutoReg, 0x40);     // 100% ASK modulation
 80002aa:	2240      	movs	r2, #64	; 0x40
 80002ac:	2115      	movs	r1, #21
 80002ae:	6878      	ldr	r0, [r7, #4]
 80002b0:	f000 f893 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_RFCfgReg, 0x7F);      // Max gain (48dB)
 80002b4:	227f      	movs	r2, #127	; 0x7f
 80002b6:	2126      	movs	r1, #38	; 0x26
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f88e 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_DemodReg, 0x4D);      // Sensitivity for clones
 80002be:	224d      	movs	r2, #77	; 0x4d
 80002c0:	2119      	movs	r1, #25
 80002c2:	6878      	ldr	r0, [r7, #4]
 80002c4:	f000 f889 	bl	80003da <MFRC522_WriteReg>

    // Enable antenna
    MFRC522_AntennaOn(dev);
 80002c8:	6878      	ldr	r0, [r7, #4]
 80002ca:	f000 f83c 	bl	8000346 <MFRC522_AntennaOn>
    HAL_Delay(10);  // Let RF stabilize
 80002ce:	200a      	movs	r0, #10
 80002d0:	f002 f85e 	bl	8002390 <HAL_Delay>

    uint8_t version = MFRC522_ReadReg(dev, PCD_VersionReg);
 80002d4:	2137      	movs	r1, #55	; 0x37
 80002d6:	6878      	ldr	r0, [r7, #4]
 80002d8:	f000 f842 	bl	8000360 <MFRC522_ReadReg>
 80002dc:	4603      	mov	r3, r0
 80002de:	73fb      	strb	r3, [r7, #15]
    if ((version != 0x91)||(version != 0x92)){
 80002e0:	7bfb      	ldrb	r3, [r7, #15]
 80002e2:	2b91      	cmp	r3, #145	; 0x91
 80002e4:	d102      	bne.n	80002ec <MFRC522_Init+0xc8>
 80002e6:	7bfb      	ldrb	r3, [r7, #15]
 80002e8:	2b92      	cmp	r3, #146	; 0x92
 80002ea:	d005      	beq.n	80002f8 <MFRC522_Init+0xd4>
    	USER_LOG("Version: 0x%02X (counterfeit OK for UID)", version);
 80002ec:	7bfb      	ldrb	r3, [r7, #15]
 80002ee:	4619      	mov	r1, r3
 80002f0:	480b      	ldr	r0, [pc, #44]	; (8000320 <MFRC522_Init+0xfc>)
 80002f2:	f004 ff3f 	bl	8005174 <iprintf>
 80002f6:	e004      	b.n	8000302 <MFRC522_Init+0xde>
    }
    else USER_LOG("Version: 0x%02X", version);
 80002f8:	7bfb      	ldrb	r3, [r7, #15]
 80002fa:	4619      	mov	r1, r3
 80002fc:	4809      	ldr	r0, [pc, #36]	; (8000324 <MFRC522_Init+0x100>)
 80002fe:	f004 ff39 	bl	8005174 <iprintf>
    uint8_t txCtrl = MFRC522_ReadReg(dev, PCD_TxControlReg);
 8000302:	2114      	movs	r1, #20
 8000304:	6878      	ldr	r0, [r7, #4]
 8000306:	f000 f82b 	bl	8000360 <MFRC522_ReadReg>
 800030a:	4603      	mov	r3, r0
 800030c:	73bb      	strb	r3, [r7, #14]
    DEBUG_LOG("TxControlReg: 0x%02X (expect >= 0x03)", txCtrl);
    USER_LOG("MFRC522 Min Init complete");
 800030e:	4806      	ldr	r0, [pc, #24]	; (8000328 <MFRC522_Init+0x104>)
 8000310:	f004 ffb6 	bl	8005280 <puts>
}
 8000314:	bf00      	nop
 8000316:	3710      	adds	r7, #16
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}
 800031c:	08006558 	.word	0x08006558
 8000320:	0800657c 	.word	0x0800657c
 8000324:	080065b0 	.word	0x080065b0
 8000328:	080065cc 	.word	0x080065cc

0800032c <MFRC522_AntennaOff>:

void MFRC522_AntennaOff(MFRC522_t *dev) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
    MFRC522_ClearBitMask(dev, PCD_TxControlReg, 0x03);
 8000334:	2203      	movs	r2, #3
 8000336:	2114      	movs	r1, #20
 8000338:	6878      	ldr	r0, [r7, #4]
 800033a:	f000 f8a1 	bl	8000480 <MFRC522_ClearBitMask>
    DEBUG_LOG("Antenna off");
}
 800033e:	bf00      	nop
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}

08000346 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(MFRC522_t *dev) {
 8000346:	b580      	push	{r7, lr}
 8000348:	b082      	sub	sp, #8
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
    MFRC522_SetBitMask(dev, PCD_TxControlReg, 0x03);
 800034e:	2203      	movs	r2, #3
 8000350:	2114      	movs	r1, #20
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 f878 	bl	8000448 <MFRC522_SetBitMask>
    DEBUG_LOG("Antenna on");
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}

08000360 <MFRC522_ReadReg>:

uint8_t MFRC522_ReadReg(MFRC522_t *dev, uint8_t reg) {
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	460b      	mov	r3, r1
 800036a:	70fb      	strb	r3, [r7, #3]
    uint8_t addr = ((reg << 1) & 0x7E) | 0x80;
 800036c:	78fb      	ldrb	r3, [r7, #3]
 800036e:	005b      	lsls	r3, r3, #1
 8000370:	b25b      	sxtb	r3, r3
 8000372:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000376:	b25b      	sxtb	r3, r3
 8000378:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800037c:	b25b      	sxtb	r3, r3
 800037e:	b2db      	uxtb	r3, r3
 8000380:	73fb      	strb	r3, [r7, #15]
    uint8_t val = 0;
 8000382:	2300      	movs	r3, #0
 8000384:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	6858      	ldr	r0, [r3, #4]
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	891b      	ldrh	r3, [r3, #8]
 800038e:	2200      	movs	r2, #0
 8000390:	4619      	mov	r1, r3
 8000392:	f002 fada 	bl	800294a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	6818      	ldr	r0, [r3, #0]
 800039a:	f107 010f 	add.w	r1, r7, #15
 800039e:	f04f 33ff 	mov.w	r3, #4294967295
 80003a2:	2201      	movs	r2, #1
 80003a4:	f002 ff64 	bl	8003270 <HAL_SPI_Transmit>
    HAL_SPI_Receive(dev->hspi, &val, 1, HAL_MAX_DELAY);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	6818      	ldr	r0, [r3, #0]
 80003ac:	f107 010e 	add.w	r1, r7, #14
 80003b0:	f04f 33ff 	mov.w	r3, #4294967295
 80003b4:	2201      	movs	r2, #1
 80003b6:	f003 f898 	bl	80034ea <HAL_SPI_Receive>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	6858      	ldr	r0, [r3, #4]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	891b      	ldrh	r3, [r3, #8]
 80003c2:	2201      	movs	r2, #1
 80003c4:	4619      	mov	r1, r3
 80003c6:	f002 fac0 	bl	800294a <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80003ca:	2001      	movs	r0, #1
 80003cc:	f001 ffe0 	bl	8002390 <HAL_Delay>
    DEBUG_LOG("ReadReg: 0x%02X -> 0x%02X", reg, val);
    return val;
 80003d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	3710      	adds	r7, #16
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}

080003da <MFRC522_WriteReg>:

void MFRC522_WriteReg(MFRC522_t *dev, uint8_t reg, uint8_t value) {
 80003da:	b580      	push	{r7, lr}
 80003dc:	b084      	sub	sp, #16
 80003de:	af00      	add	r7, sp, #0
 80003e0:	6078      	str	r0, [r7, #4]
 80003e2:	460b      	mov	r3, r1
 80003e4:	70fb      	strb	r3, [r7, #3]
 80003e6:	4613      	mov	r3, r2
 80003e8:	70bb      	strb	r3, [r7, #2]
    uint8_t addr = (reg << 1) & 0x7E;
 80003ea:	78fb      	ldrb	r3, [r7, #3]
 80003ec:	005b      	lsls	r3, r3, #1
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	6858      	ldr	r0, [r3, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	891b      	ldrh	r3, [r3, #8]
 8000400:	2200      	movs	r2, #0
 8000402:	4619      	mov	r1, r3
 8000404:	f002 faa1 	bl	800294a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	6818      	ldr	r0, [r3, #0]
 800040c:	f107 010f 	add.w	r1, r7, #15
 8000410:	f04f 33ff 	mov.w	r3, #4294967295
 8000414:	2201      	movs	r2, #1
 8000416:	f002 ff2b 	bl	8003270 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, &value, 1, HAL_MAX_DELAY);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	6818      	ldr	r0, [r3, #0]
 800041e:	1cb9      	adds	r1, r7, #2
 8000420:	f04f 33ff 	mov.w	r3, #4294967295
 8000424:	2201      	movs	r2, #1
 8000426:	f002 ff23 	bl	8003270 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6858      	ldr	r0, [r3, #4]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	891b      	ldrh	r3, [r3, #8]
 8000432:	2201      	movs	r2, #1
 8000434:	4619      	mov	r1, r3
 8000436:	f002 fa88 	bl	800294a <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800043a:	2001      	movs	r0, #1
 800043c:	f001 ffa8 	bl	8002390 <HAL_Delay>
    DEBUG_LOG("WriteReg: 0x%02X = 0x%02X", reg, value);
}
 8000440:	bf00      	nop
 8000442:	3710      	adds	r7, #16
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	70fb      	strb	r3, [r7, #3]
 8000454:	4613      	mov	r3, r2
 8000456:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000458:	78fb      	ldrb	r3, [r7, #3]
 800045a:	4619      	mov	r1, r3
 800045c:	6878      	ldr	r0, [r7, #4]
 800045e:	f7ff ff7f 	bl	8000360 <MFRC522_ReadReg>
 8000462:	4603      	mov	r3, r0
 8000464:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp | mask);
 8000466:	7bfa      	ldrb	r2, [r7, #15]
 8000468:	78bb      	ldrb	r3, [r7, #2]
 800046a:	4313      	orrs	r3, r2
 800046c:	b2da      	uxtb	r2, r3
 800046e:	78fb      	ldrb	r3, [r7, #3]
 8000470:	4619      	mov	r1, r3
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f7ff ffb1 	bl	80003da <MFRC522_WriteReg>
    DEBUG_LOG("SetBitMask: 0x%02X |= 0x%02X", reg, mask);
}
 8000478:	bf00      	nop
 800047a:	3710      	adds	r7, #16
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}

08000480 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	460b      	mov	r3, r1
 800048a:	70fb      	strb	r3, [r7, #3]
 800048c:	4613      	mov	r3, r2
 800048e:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000490:	78fb      	ldrb	r3, [r7, #3]
 8000492:	4619      	mov	r1, r3
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f7ff ff63 	bl	8000360 <MFRC522_ReadReg>
 800049a:	4603      	mov	r3, r0
 800049c:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp & (~mask));
 800049e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80004a2:	43db      	mvns	r3, r3
 80004a4:	b25a      	sxtb	r2, r3
 80004a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004aa:	4013      	ands	r3, r2
 80004ac:	b25b      	sxtb	r3, r3
 80004ae:	b2da      	uxtb	r2, r3
 80004b0:	78fb      	ldrb	r3, [r7, #3]
 80004b2:	4619      	mov	r1, r3
 80004b4:	6878      	ldr	r0, [r7, #4]
 80004b6:	f7ff ff90 	bl	80003da <MFRC522_WriteReg>
    DEBUG_LOG("ClearBitMask: 0x%02X &= ~0x%02X", reg, mask);
}
 80004ba:	bf00      	nop
 80004bc:	3710      	adds	r7, #16
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <MFRC522_RequestA>:

uint8_t MFRC522_RequestA(MFRC522_t *dev, uint8_t *atqa) {
 80004c2:	b590      	push	{r4, r7, lr}
 80004c4:	b085      	sub	sp, #20
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
 80004ca:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("RequestA");
    MFRC522_AntennaOff(dev);  // Reset RF
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	f7ff ff2d 	bl	800032c <MFRC522_AntennaOff>
    HAL_Delay(5);  // Allow chip to stabilize
 80004d2:	2005      	movs	r0, #5
 80004d4:	f001 ff5c 	bl	8002390 <HAL_Delay>
    MFRC522_AntennaOn(dev);
 80004d8:	6878      	ldr	r0, [r7, #4]
 80004da:	f7ff ff34 	bl	8000346 <MFRC522_AntennaOn>
    HAL_Delay(5);  // Ensure RF is ready
 80004de:	2005      	movs	r0, #5
 80004e0:	f001 ff56 	bl	8002390 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 80004e4:	227f      	movs	r2, #127	; 0x7f
 80004e6:	2104      	movs	r1, #4
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f7ff ff76 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	210a      	movs	r1, #10
 80004f2:	6878      	ldr	r0, [r7, #4]
 80004f4:	f7ff ff71 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x07);  // 7 bits for REQA
 80004f8:	2207      	movs	r2, #7
 80004fa:	210d      	movs	r1, #13
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff6c 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_REQA);
 8000502:	2226      	movs	r2, #38	; 0x26
 8000504:	2109      	movs	r1, #9
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f7ff ff67 	bl	80003da <MFRC522_WriteReg>
    HAL_Delay(2);  // Increased for counterfeit chip stability
 800050c:	2002      	movs	r0, #2
 800050e:	f001 ff3f 	bl	8002390 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 8000512:	220c      	movs	r2, #12
 8000514:	2101      	movs	r1, #1
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f7ff ff5f 	bl	80003da <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 800051c:	2280      	movs	r2, #128	; 0x80
 800051e:	210d      	movs	r1, #13
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f7ff ff91 	bl	8000448 <MFRC522_SetBitMask>

    // Poll for completion (25ms timeout)
    uint32_t timeout = HAL_GetTick() + 25;
 8000526:	f001 ff29 	bl	800237c <HAL_GetTick>
 800052a:	4603      	mov	r3, r0
 800052c:	3319      	adds	r3, #25
 800052e:	60fb      	str	r3, [r7, #12]
    while (HAL_GetTick() < timeout) {
 8000530:	e055      	b.n	80005de <MFRC522_RequestA+0x11c>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 8000532:	2108      	movs	r1, #8
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f7ff ff13 	bl	8000360 <MFRC522_ReadReg>
 800053a:	4603      	mov	r3, r0
 800053c:	72fb      	strb	r3, [r7, #11]
        if (status2 & 0x01) {  // Command complete
 800053e:	7afb      	ldrb	r3, [r7, #11]
 8000540:	f003 0301 	and.w	r3, r3, #1
 8000544:	2b00      	cmp	r3, #0
 8000546:	d047      	beq.n	80005d8 <MFRC522_RequestA+0x116>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 8000548:	2106      	movs	r1, #6
 800054a:	6878      	ldr	r0, [r7, #4]
 800054c:	f7ff ff08 	bl	8000360 <MFRC522_ReadReg>
 8000550:	4603      	mov	r3, r0
 8000552:	72bb      	strb	r3, [r7, #10]
            if (err & 0x1D) {  // Protocol/parity/buffer errors
 8000554:	7abb      	ldrb	r3, [r7, #10]
 8000556:	f003 031d 	and.w	r3, r3, #29
 800055a:	2b00      	cmp	r3, #0
 800055c:	d00c      	beq.n	8000578 <MFRC522_RequestA+0xb6>
                DEBUG_LOG("RequestA error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 800055e:	6878      	ldr	r0, [r7, #4]
 8000560:	f7ff fee4 	bl	800032c <MFRC522_AntennaOff>
                HAL_Delay(5);
 8000564:	2005      	movs	r0, #5
 8000566:	f001 ff13 	bl	8002390 <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 800056a:	2200      	movs	r2, #0
 800056c:	2101      	movs	r1, #1
 800056e:	6878      	ldr	r0, [r7, #4]
 8000570:	f7ff ff33 	bl	80003da <MFRC522_WriteReg>
                return STATUS_ERROR;
 8000574:	2301      	movs	r3, #1
 8000576:	e044      	b.n	8000602 <MFRC522_RequestA+0x140>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 8000578:	210a      	movs	r1, #10
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f7ff fef0 	bl	8000360 <MFRC522_ReadReg>
 8000580:	4603      	mov	r3, r0
 8000582:	727b      	strb	r3, [r7, #9]
            if (fifoLvl >= 2) {  // ATQA is 2 bytes
 8000584:	7a7b      	ldrb	r3, [r7, #9]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d919      	bls.n	80005be <MFRC522_RequestA+0xfc>
                atqa[0] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 800058a:	2109      	movs	r1, #9
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f7ff fee7 	bl	8000360 <MFRC522_ReadReg>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	701a      	strb	r2, [r3, #0]
                atqa[1] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	1c5c      	adds	r4, r3, #1
 800059e:	2109      	movs	r1, #9
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	f7ff fedd 	bl	8000360 <MFRC522_ReadReg>
 80005a6:	4603      	mov	r3, r0
 80005a8:	7023      	strb	r3, [r4, #0]
                DEBUG_LOG("RequestA ATQA: 0x%02X 0x%02X", atqa[0], atqa[1]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 80005aa:	2200      	movs	r2, #0
 80005ac:	2101      	movs	r1, #1
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f7ff ff13 	bl	80003da <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 80005b4:	2002      	movs	r0, #2
 80005b6:	f001 feeb 	bl	8002390 <HAL_Delay>
                return STATUS_OK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e021      	b.n	8000602 <MFRC522_RequestA+0x140>
            }
            DEBUG_LOG("RequestA bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	f7ff feb4 	bl	800032c <MFRC522_AntennaOff>
            HAL_Delay(5);
 80005c4:	2005      	movs	r0, #5
 80005c6:	f001 fee3 	bl	8002390 <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2101      	movs	r1, #1
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f7ff ff03 	bl	80003da <MFRC522_WriteReg>
            return STATUS_ERROR;
 80005d4:	2301      	movs	r3, #1
 80005d6:	e014      	b.n	8000602 <MFRC522_RequestA+0x140>
        }
        HAL_Delay(1);  // Mimic debug log timing
 80005d8:	2001      	movs	r0, #1
 80005da:	f001 fed9 	bl	8002390 <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 80005de:	f001 fecd 	bl	800237c <HAL_GetTick>
 80005e2:	4602      	mov	r2, r0
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d8a3      	bhi.n	8000532 <MFRC522_RequestA+0x70>
    }
    DEBUG_LOG("RequestA timeout");
    MFRC522_AntennaOff(dev);
 80005ea:	6878      	ldr	r0, [r7, #4]
 80005ec:	f7ff fe9e 	bl	800032c <MFRC522_AntennaOff>
    HAL_Delay(5);
 80005f0:	2005      	movs	r0, #5
 80005f2:	f001 fecd 	bl	8002390 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2101      	movs	r1, #1
 80005fa:	6878      	ldr	r0, [r7, #4]
 80005fc:	f7ff feed 	bl	80003da <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 8000600:	2302      	movs	r3, #2
}
 8000602:	4618      	mov	r0, r3
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	bd90      	pop	{r4, r7, pc}

0800060a <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(MFRC522_t *dev, uint8_t *uid) {  // Returns 4-byte UID + BCC
 800060a:	b590      	push	{r4, r7, lr}
 800060c:	b087      	sub	sp, #28
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Anticoll");
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 8000614:	227f      	movs	r2, #127	; 0x7f
 8000616:	2104      	movs	r1, #4
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fede 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 800061e:	2280      	movs	r2, #128	; 0x80
 8000620:	210a      	movs	r1, #10
 8000622:	6878      	ldr	r0, [r7, #4]
 8000624:	f7ff fed9 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x00);  // Full frame
 8000628:	2200      	movs	r2, #0
 800062a:	210d      	movs	r1, #13
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f7ff fed4 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_SEL_CL1);  // 0x93
 8000632:	2293      	movs	r2, #147	; 0x93
 8000634:	2109      	movs	r1, #9
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f7ff fecf 	bl	80003da <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, 0x20);    // Fixed CRC
 800063c:	2220      	movs	r2, #32
 800063e:	2109      	movs	r1, #9
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff feca 	bl	80003da <MFRC522_WriteReg>
    HAL_Delay(2);  // Delay for stability
 8000646:	2002      	movs	r0, #2
 8000648:	f001 fea2 	bl	8002390 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 800064c:	220c      	movs	r2, #12
 800064e:	2101      	movs	r1, #1
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff fec2 	bl	80003da <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 8000656:	2280      	movs	r2, #128	; 0x80
 8000658:	210d      	movs	r1, #13
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f7ff fef4 	bl	8000448 <MFRC522_SetBitMask>

    uint32_t timeout = HAL_GetTick() + 25;
 8000660:	f001 fe8c 	bl	800237c <HAL_GetTick>
 8000664:	4603      	mov	r3, r0
 8000666:	3319      	adds	r3, #25
 8000668:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 800066a:	e07b      	b.n	8000764 <MFRC522_Anticoll+0x15a>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 800066c:	2108      	movs	r1, #8
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f7ff fe76 	bl	8000360 <MFRC522_ReadReg>
 8000674:	4603      	mov	r3, r0
 8000676:	73fb      	strb	r3, [r7, #15]
        if (status2 & 0x01) {  // Command complete
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	2b00      	cmp	r3, #0
 8000680:	d06d      	beq.n	800075e <MFRC522_Anticoll+0x154>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 8000682:	2106      	movs	r1, #6
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f7ff fe6b 	bl	8000360 <MFRC522_ReadReg>
 800068a:	4603      	mov	r3, r0
 800068c:	73bb      	strb	r3, [r7, #14]
            if (err & 0x1D) {
 800068e:	7bbb      	ldrb	r3, [r7, #14]
 8000690:	f003 031d 	and.w	r3, r3, #29
 8000694:	2b00      	cmp	r3, #0
 8000696:	d00c      	beq.n	80006b2 <MFRC522_Anticoll+0xa8>
                DEBUG_LOG("Anticoll error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff fe47 	bl	800032c <MFRC522_AntennaOff>
                HAL_Delay(5);
 800069e:	2005      	movs	r0, #5
 80006a0:	f001 fe76 	bl	8002390 <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2101      	movs	r1, #1
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff fe96 	bl	80003da <MFRC522_WriteReg>
                return STATUS_ERROR;
 80006ae:	2301      	movs	r3, #1
 80006b0:	e06b      	b.n	800078a <MFRC522_Anticoll+0x180>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 80006b2:	210a      	movs	r1, #10
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff fe53 	bl	8000360 <MFRC522_ReadReg>
 80006ba:	4603      	mov	r3, r0
 80006bc:	737b      	strb	r3, [r7, #13]
            if (fifoLvl == 5) {  // 4-byte UID + BCC
 80006be:	7b7b      	ldrb	r3, [r7, #13]
 80006c0:	2b05      	cmp	r3, #5
 80006c2:	d13f      	bne.n	8000744 <MFRC522_Anticoll+0x13a>
                for (int i = 0; i < 5; i++) {
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	e00b      	b.n	80006e2 <MFRC522_Anticoll+0xd8>
                    uid[i] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	683a      	ldr	r2, [r7, #0]
 80006ce:	18d4      	adds	r4, r2, r3
 80006d0:	2109      	movs	r1, #9
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f7ff fe44 	bl	8000360 <MFRC522_ReadReg>
 80006d8:	4603      	mov	r3, r0
 80006da:	7023      	strb	r3, [r4, #0]
                for (int i = 0; i < 5; i++) {
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	3301      	adds	r3, #1
 80006e0:	617b      	str	r3, [r7, #20]
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	2b04      	cmp	r3, #4
 80006e6:	ddf0      	ble.n	80006ca <MFRC522_Anticoll+0xc0>
                }
                // Validate BCC
                uint8_t calcBcc = uid[0] ^ uid[1] ^ uid[2] ^ uid[3];
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	781a      	ldrb	r2, [r3, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	3301      	adds	r3, #1
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	4053      	eors	r3, r2
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	3302      	adds	r3, #2
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	4053      	eors	r3, r2
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	3303      	adds	r3, #3
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	4053      	eors	r3, r2
 8000708:	733b      	strb	r3, [r7, #12]
                if (uid[4] != calcBcc) {
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	3304      	adds	r3, #4
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	7b3a      	ldrb	r2, [r7, #12]
 8000712:	429a      	cmp	r2, r3
 8000714:	d00c      	beq.n	8000730 <MFRC522_Anticoll+0x126>
                    DEBUG_LOG("Anticoll bad BCC: calc=0x%02X, got=0x%02X", calcBcc, uid[4]);
                    MFRC522_AntennaOff(dev);
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff fe08 	bl	800032c <MFRC522_AntennaOff>
                    HAL_Delay(5);
 800071c:	2005      	movs	r0, #5
 800071e:	f001 fe37 	bl	8002390 <HAL_Delay>
                    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000722:	2200      	movs	r2, #0
 8000724:	2101      	movs	r1, #1
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f7ff fe57 	bl	80003da <MFRC522_WriteReg>
                    return STATUS_ERROR;
 800072c:	2301      	movs	r3, #1
 800072e:	e02c      	b.n	800078a <MFRC522_Anticoll+0x180>
                }
                DEBUG_LOG("Anticoll UID: %02X %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3], uid[4]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000730:	2200      	movs	r2, #0
 8000732:	2101      	movs	r1, #1
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff fe50 	bl	80003da <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 800073a:	2002      	movs	r0, #2
 800073c:	f001 fe28 	bl	8002390 <HAL_Delay>
                return STATUS_OK;
 8000740:	2300      	movs	r3, #0
 8000742:	e022      	b.n	800078a <MFRC522_Anticoll+0x180>
            }
            DEBUG_LOG("Anticoll bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f7ff fdf1 	bl	800032c <MFRC522_AntennaOff>
            HAL_Delay(5);
 800074a:	2005      	movs	r0, #5
 800074c:	f001 fe20 	bl	8002390 <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000750:	2200      	movs	r2, #0
 8000752:	2101      	movs	r1, #1
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff fe40 	bl	80003da <MFRC522_WriteReg>
            return STATUS_ERROR;
 800075a:	2301      	movs	r3, #1
 800075c:	e015      	b.n	800078a <MFRC522_Anticoll+0x180>
        }
        HAL_Delay(1);  // Mimic debug log timing
 800075e:	2001      	movs	r0, #1
 8000760:	f001 fe16 	bl	8002390 <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 8000764:	f001 fe0a 	bl	800237c <HAL_GetTick>
 8000768:	4602      	mov	r2, r0
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	4293      	cmp	r3, r2
 800076e:	f63f af7d 	bhi.w	800066c <MFRC522_Anticoll+0x62>
    }
    DEBUG_LOG("Anticoll timeout");
    MFRC522_AntennaOff(dev);
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff fdda 	bl	800032c <MFRC522_AntennaOff>
    HAL_Delay(5);
 8000778:	2005      	movs	r0, #5
 800077a:	f001 fe09 	bl	8002390 <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800077e:	2200      	movs	r2, #0
 8000780:	2101      	movs	r1, #1
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	f7ff fe29 	bl	80003da <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 8000788:	2302      	movs	r3, #2
}
 800078a:	4618      	mov	r0, r3
 800078c:	371c      	adds	r7, #28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd90      	pop	{r4, r7, pc}

08000792 <MFRC522_ReadUid>:

uint8_t MFRC522_ReadUid(MFRC522_t *dev, uint8_t *uid) {  // Output: uid[4]
 8000792:	b580      	push	{r7, lr}
 8000794:	b086      	sub	sp, #24
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
 800079a:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Reading UID...");
    // Card detected, read UID
    uint8_t rawUid[5];
    if (MFRC522_Anticoll(dev, rawUid) != STATUS_OK) {
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	4619      	mov	r1, r3
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f7ff ff31 	bl	800060a <MFRC522_Anticoll>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MFRC522_ReadUid+0x20>
    	DEBUG_LOG("Anticollision failed");
        return STATUS_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	e012      	b.n	80007d8 <MFRC522_ReadUid+0x46>
    }
    // Copy UID (drop BCC)
    for (int i = 0; i < 4; i++) {
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	e00b      	b.n	80007d0 <MFRC522_ReadUid+0x3e>
        uid[i] = rawUid[i];
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	683a      	ldr	r2, [r7, #0]
 80007bc:	4413      	add	r3, r2
 80007be:	f107 010c 	add.w	r1, r7, #12
 80007c2:	697a      	ldr	r2, [r7, #20]
 80007c4:	440a      	add	r2, r1
 80007c6:	7812      	ldrb	r2, [r2, #0]
 80007c8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	3301      	adds	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	2b03      	cmp	r3, #3
 80007d4:	ddf0      	ble.n	80007b8 <MFRC522_ReadUid+0x26>
    }
    DEBUG_LOG("Card UID: %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3]);
    return STATUS_OK;
 80007d6:	2300      	movs	r3, #0
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <Ov7725_Init>:

/************************************************
 * Sensor_Init
 ************************************************/
ErrorStatus Ov7725_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	80fb      	strh	r3, [r7, #6]
	uint8_t Sensor_IDCode = 0;	
 80007ea:	2300      	movs	r3, #0
 80007ec:	717b      	strb	r3, [r7, #5]
	
	if( 0 == SCCB_WriteByte ( 0x12, 0x80 ) ) /*reset sensor */
 80007ee:	2180      	movs	r1, #128	; 0x80
 80007f0:	2012      	movs	r0, #18
 80007f2:	f000 f999 	bl	8000b28 <SCCB_WriteByte>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d101      	bne.n	8000800 <Ov7725_Init+0x20>
	{
		return ERROR ;
 80007fc:	2300      	movs	r3, #0
 80007fe:	e030      	b.n	8000862 <Ov7725_Init+0x82>
	}	

	if( 0 == SCCB_ReadByte( &Sensor_IDCode, 1, 0x0b ) )	 /* read sensor ID*/
 8000800:	1d7b      	adds	r3, r7, #5
 8000802:	220b      	movs	r2, #11
 8000804:	2101      	movs	r1, #1
 8000806:	4618      	mov	r0, r3
 8000808:	f000 f9bd 	bl	8000b86 <SCCB_ReadByte>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d101      	bne.n	8000816 <Ov7725_Init+0x36>
	{
		return ERROR;
 8000812:	2300      	movs	r3, #0
 8000814:	e025      	b.n	8000862 <Ov7725_Init+0x82>
	}
	//DEBUG("Sensor ID is 0x%x", Sensor_IDCode);	
	
	if(Sensor_IDCode == OV7725_ID)
 8000816:	797b      	ldrb	r3, [r7, #5]
 8000818:	2b21      	cmp	r3, #33	; 0x21
 800081a:	d11f      	bne.n	800085c <Ov7725_Init+0x7c>
	{
		for( i = 0 ; i < OV7725_REG_NUM ; i++ )
 800081c:	2300      	movs	r3, #0
 800081e:	80fb      	strh	r3, [r7, #6]
 8000820:	e015      	b.n	800084e <Ov7725_Init+0x6e>
		{
			if( 0 == SCCB_WriteByte(Sensor_Config[i].Address, Sensor_Config[i].Value) )
 8000822:	88fb      	ldrh	r3, [r7, #6]
 8000824:	4a11      	ldr	r2, [pc, #68]	; (800086c <Ov7725_Init+0x8c>)
 8000826:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800082a:	b29a      	uxth	r2, r3
 800082c:	88fb      	ldrh	r3, [r7, #6]
 800082e:	490f      	ldr	r1, [pc, #60]	; (800086c <Ov7725_Init+0x8c>)
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	440b      	add	r3, r1
 8000834:	785b      	ldrb	r3, [r3, #1]
 8000836:	4619      	mov	r1, r3
 8000838:	4610      	mov	r0, r2
 800083a:	f000 f975 	bl	8000b28 <SCCB_WriteByte>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d101      	bne.n	8000848 <Ov7725_Init+0x68>
			{                
				return ERROR;
 8000844:	2300      	movs	r3, #0
 8000846:	e00c      	b.n	8000862 <Ov7725_Init+0x82>
		for( i = 0 ; i < OV7725_REG_NUM ; i++ )
 8000848:	88fb      	ldrh	r3, [r7, #6]
 800084a:	3301      	adds	r3, #1
 800084c:	80fb      	strh	r3, [r7, #6]
 800084e:	4b08      	ldr	r3, [pc, #32]	; (8000870 <Ov7725_Init+0x90>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	b29b      	uxth	r3, r3
 8000854:	88fa      	ldrh	r2, [r7, #6]
 8000856:	429a      	cmp	r2, r3
 8000858:	d3e3      	bcc.n	8000822 <Ov7725_Init+0x42>
 800085a:	e001      	b.n	8000860 <Ov7725_Init+0x80>
			}
		}
	}
	else
	{
		return ERROR;
 800085c:	2300      	movs	r3, #0
 800085e:	e000      	b.n	8000862 <Ov7725_Init+0x82>
	}
	
	return SUCCESS;
 8000860:	2301      	movs	r3, #1
}
 8000862:	4618      	mov	r0, r3
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000000 	.word	0x20000000
 8000870:	2000009a 	.word	0x2000009a

08000874 <ImagDisp>:

void ImagDisp(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
	uint16_t i, j;
	uint16_t Camera_Data;
	
	LCD_Cam_Gram();
 800087a:	f000 fc7c 	bl	8001176 <LCD_Cam_Gram>
	
	for(i = 0; i < 240; i++)
 800087e:	2300      	movs	r3, #0
 8000880:	80fb      	strh	r3, [r7, #6]
 8000882:	e02c      	b.n	80008de <ImagDisp+0x6a>
	{
		for(j = 0; j < 320; j++)
 8000884:	2300      	movs	r3, #0
 8000886:	80bb      	strh	r3, [r7, #4]
 8000888:	e022      	b.n	80008d0 <ImagDisp+0x5c>
		{
			READ_FIFO_PIXEL(Camera_Data);		
 800088a:	2300      	movs	r3, #0
 800088c:	807b      	strh	r3, [r7, #2]
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <ImagDisp+0x80>)
 8000890:	2220      	movs	r2, #32
 8000892:	615a      	str	r2, [r3, #20]
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <ImagDisp+0x84>)
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	b29b      	uxth	r3, r3
 800089a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800089e:	807b      	strh	r3, [r7, #2]
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <ImagDisp+0x80>)
 80008a2:	2220      	movs	r2, #32
 80008a4:	611a      	str	r2, [r3, #16]
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <ImagDisp+0x80>)
 80008a8:	2220      	movs	r2, #32
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <ImagDisp+0x84>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	0a1b      	lsrs	r3, r3, #8
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	b29a      	uxth	r2, r3
 80008b6:	887b      	ldrh	r3, [r7, #2]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	807b      	strh	r3, [r7, #2]
 80008bc:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <ImagDisp+0x80>)
 80008be:	2220      	movs	r2, #32
 80008c0:	611a      	str	r2, [r3, #16]
			LCD_Write_Data(Camera_Data);
 80008c2:	887b      	ldrh	r3, [r7, #2]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 fa1d 	bl	8000d04 <LCD_Write_Data>
		for(j = 0; j < 320; j++)
 80008ca:	88bb      	ldrh	r3, [r7, #4]
 80008cc:	3301      	adds	r3, #1
 80008ce:	80bb      	strh	r3, [r7, #4]
 80008d0:	88bb      	ldrh	r3, [r7, #4]
 80008d2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80008d6:	d3d8      	bcc.n	800088a <ImagDisp+0x16>
	for(i = 0; i < 240; i++)
 80008d8:	88fb      	ldrh	r3, [r7, #6]
 80008da:	3301      	adds	r3, #1
 80008dc:	80fb      	strh	r3, [r7, #6]
 80008de:	88fb      	ldrh	r3, [r7, #6]
 80008e0:	2bef      	cmp	r3, #239	; 0xef
 80008e2:	d9cf      	bls.n	8000884 <ImagDisp+0x10>
		}
	}
	HAL_Delay(1000);
 80008e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008e8:	f001 fd52 	bl	8002390 <HAL_Delay>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40011000 	.word	0x40011000
 80008f8:	40010c00 	.word	0x40010c00

080008fc <SCCB_delay>:

#define DEV_ADR  ADDR_OV7725 			 


static void SCCB_delay(void)
{	
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
   uint16_t i = 400; 
 8000902:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000906:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000908:	e002      	b.n	8000910 <SCCB_delay+0x14>
   { 
     i--; 
 800090a:	88fb      	ldrh	r3, [r7, #6]
 800090c:	3b01      	subs	r3, #1
 800090e:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d1f9      	bne.n	800090a <SCCB_delay+0xe>
   } 
}
 8000916:	bf00      	nop
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	bc80      	pop	{r7}
 8000920:	4770      	bx	lr
	...

08000924 <SCCB_Start>:


static int SCCB_Start(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
	SDA_H;
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <SCCB_Start+0x54>)
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	611a      	str	r2, [r3, #16]
	SCL_H;
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <SCCB_Start+0x54>)
 8000930:	2240      	movs	r2, #64	; 0x40
 8000932:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000934:	f7ff ffe2 	bl	80008fc <SCCB_delay>
	if(!SDA_read)
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	480f      	ldr	r0, [pc, #60]	; (8000978 <SCCB_Start+0x54>)
 800093c:	f001 ffee 	bl	800291c <HAL_GPIO_ReadPin>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d101      	bne.n	800094a <SCCB_Start+0x26>
	return DISABLE;	
 8000946:	2300      	movs	r3, #0
 8000948:	e013      	b.n	8000972 <SCCB_Start+0x4e>
	SDA_L;
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <SCCB_Start+0x54>)
 800094c:	2280      	movs	r2, #128	; 0x80
 800094e:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000950:	f7ff ffd4 	bl	80008fc <SCCB_delay>
	if(SDA_read) 
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	4808      	ldr	r0, [pc, #32]	; (8000978 <SCCB_Start+0x54>)
 8000958:	f001 ffe0 	bl	800291c <HAL_GPIO_ReadPin>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SCCB_Start+0x42>
	return DISABLE;	
 8000962:	2300      	movs	r3, #0
 8000964:	e005      	b.n	8000972 <SCCB_Start+0x4e>
	SDA_L;
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <SCCB_Start+0x54>)
 8000968:	2280      	movs	r2, #128	; 0x80
 800096a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 800096c:	f7ff ffc6 	bl	80008fc <SCCB_delay>
	return ENABLE;
 8000970:	2301      	movs	r3, #1
}
 8000972:	4618      	mov	r0, r3
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40011000 	.word	0x40011000

0800097c <SCCB_Stop>:


static void SCCB_Stop(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	SCL_L;
 8000980:	4b0a      	ldr	r3, [pc, #40]	; (80009ac <SCCB_Stop+0x30>)
 8000982:	2240      	movs	r2, #64	; 0x40
 8000984:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000986:	f7ff ffb9 	bl	80008fc <SCCB_delay>
	SDA_L;
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <SCCB_Stop+0x30>)
 800098c:	2280      	movs	r2, #128	; 0x80
 800098e:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000990:	f7ff ffb4 	bl	80008fc <SCCB_delay>
	SCL_H;
 8000994:	4b05      	ldr	r3, [pc, #20]	; (80009ac <SCCB_Stop+0x30>)
 8000996:	2240      	movs	r2, #64	; 0x40
 8000998:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 800099a:	f7ff ffaf 	bl	80008fc <SCCB_delay>
	SDA_H;
 800099e:	4b03      	ldr	r3, [pc, #12]	; (80009ac <SCCB_Stop+0x30>)
 80009a0:	2280      	movs	r2, #128	; 0x80
 80009a2:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009a4:	f7ff ffaa 	bl	80008fc <SCCB_delay>
}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40011000 	.word	0x40011000

080009b0 <SCCB_Ack>:


static void SCCB_Ack(void)
{	
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	SCL_L;
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <SCCB_Ack+0x30>)
 80009b6:	2240      	movs	r2, #64	; 0x40
 80009b8:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009ba:	f7ff ff9f 	bl	80008fc <SCCB_delay>
	SDA_L;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <SCCB_Ack+0x30>)
 80009c0:	2280      	movs	r2, #128	; 0x80
 80009c2:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009c4:	f7ff ff9a 	bl	80008fc <SCCB_delay>
	SCL_H;
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <SCCB_Ack+0x30>)
 80009ca:	2240      	movs	r2, #64	; 0x40
 80009cc:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009ce:	f7ff ff95 	bl	80008fc <SCCB_delay>
	SCL_L;
 80009d2:	4b03      	ldr	r3, [pc, #12]	; (80009e0 <SCCB_Ack+0x30>)
 80009d4:	2240      	movs	r2, #64	; 0x40
 80009d6:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009d8:	f7ff ff90 	bl	80008fc <SCCB_delay>
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40011000 	.word	0x40011000

080009e4 <SCCB_NoAck>:


static void SCCB_NoAck(void)
{	
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	SCL_L;
 80009e8:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <SCCB_NoAck+0x30>)
 80009ea:	2240      	movs	r2, #64	; 0x40
 80009ec:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009ee:	f7ff ff85 	bl	80008fc <SCCB_delay>
	SDA_H;
 80009f2:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <SCCB_NoAck+0x30>)
 80009f4:	2280      	movs	r2, #128	; 0x80
 80009f6:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009f8:	f7ff ff80 	bl	80008fc <SCCB_delay>
	SCL_H;
 80009fc:	4b05      	ldr	r3, [pc, #20]	; (8000a14 <SCCB_NoAck+0x30>)
 80009fe:	2240      	movs	r2, #64	; 0x40
 8000a00:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a02:	f7ff ff7b 	bl	80008fc <SCCB_delay>
	SCL_L;
 8000a06:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <SCCB_NoAck+0x30>)
 8000a08:	2240      	movs	r2, #64	; 0x40
 8000a0a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a0c:	f7ff ff76 	bl	80008fc <SCCB_delay>
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40011000 	.word	0x40011000

08000a18 <SCCB_WaitAck>:


static int SCCB_WaitAck(void) 	
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	SCL_L;
 8000a1c:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a1e:	2240      	movs	r2, #64	; 0x40
 8000a20:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a22:	f7ff ff6b 	bl	80008fc <SCCB_delay>
	SDA_H;			
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a28:	2280      	movs	r2, #128	; 0x80
 8000a2a:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a2c:	f7ff ff66 	bl	80008fc <SCCB_delay>
	SCL_H;
 8000a30:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a32:	2240      	movs	r2, #64	; 0x40
 8000a34:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a36:	f7ff ff61 	bl	80008fc <SCCB_delay>
	if(SDA_read)
 8000a3a:	2180      	movs	r1, #128	; 0x80
 8000a3c:	4808      	ldr	r0, [pc, #32]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a3e:	f001 ff6d 	bl	800291c <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d004      	beq.n	8000a52 <SCCB_WaitAck+0x3a>
	{
      SCL_L;
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a4a:	2240      	movs	r2, #64	; 0x40
 8000a4c:	615a      	str	r2, [r3, #20]
      return DISABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e003      	b.n	8000a5a <SCCB_WaitAck+0x42>
	}
	SCL_L;
 8000a52:	4b03      	ldr	r3, [pc, #12]	; (8000a60 <SCCB_WaitAck+0x48>)
 8000a54:	2240      	movs	r2, #64	; 0x40
 8000a56:	615a      	str	r2, [r3, #20]
	return ENABLE;
 8000a58:	2301      	movs	r3, #1
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40011000 	.word	0x40011000

08000a64 <SCCB_SendByte>:


static void SCCB_SendByte(uint8_t SendByte) 
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	71fb      	strb	r3, [r7, #7]
    uint8_t i=8;
 8000a6e:	2308      	movs	r3, #8
 8000a70:	73fb      	strb	r3, [r7, #15]
    while(i--)
 8000a72:	e019      	b.n	8000aa8 <SCCB_SendByte+0x44>
    {
        SCL_L;
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000a76:	2240      	movs	r2, #64	; 0x40
 8000a78:	615a      	str	r2, [r3, #20]
        SCCB_delay();
 8000a7a:	f7ff ff3f 	bl	80008fc <SCCB_delay>
      if(SendByte&0x80)
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	da03      	bge.n	8000a8e <SCCB_SendByte+0x2a>
        SDA_H;  
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	611a      	str	r2, [r3, #16]
 8000a8c:	e002      	b.n	8000a94 <SCCB_SendByte+0x30>
      else 
        SDA_L;   
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	615a      	str	r2, [r3, #20]
        SendByte<<=1;
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	71fb      	strb	r3, [r7, #7]
        SCCB_delay();
 8000a9a:	f7ff ff2f 	bl	80008fc <SCCB_delay>
		SCL_H;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000aa0:	2240      	movs	r2, #64	; 0x40
 8000aa2:	611a      	str	r2, [r3, #16]
        SCCB_delay();
 8000aa4:	f7ff ff2a 	bl	80008fc <SCCB_delay>
    while(i--)
 8000aa8:	7bfb      	ldrb	r3, [r7, #15]
 8000aaa:	1e5a      	subs	r2, r3, #1
 8000aac:	73fa      	strb	r2, [r7, #15]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d1e0      	bne.n	8000a74 <SCCB_SendByte+0x10>
    }
    SCL_L;
 8000ab2:	4b03      	ldr	r3, [pc, #12]	; (8000ac0 <SCCB_SendByte+0x5c>)
 8000ab4:	2240      	movs	r2, #64	; 0x40
 8000ab6:	615a      	str	r2, [r3, #20]
}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40011000 	.word	0x40011000

08000ac4 <SCCB_ReceiveByte>:


static int SCCB_ReceiveByte(void)  
{ 
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
    uint8_t i=8;
 8000aca:	2308      	movs	r3, #8
 8000acc:	71fb      	strb	r3, [r7, #7]
    uint8_t ReceiveByte=0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	71bb      	strb	r3, [r7, #6]

    SDA_H;				
 8000ad2:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000ad4:	2280      	movs	r2, #128	; 0x80
 8000ad6:	611a      	str	r2, [r3, #16]
    while(i--)
 8000ad8:	e017      	b.n	8000b0a <SCCB_ReceiveByte+0x46>
    {
      ReceiveByte<<=1;      
 8000ada:	79bb      	ldrb	r3, [r7, #6]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	71bb      	strb	r3, [r7, #6]
      SCL_L;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000ae2:	2240      	movs	r2, #64	; 0x40
 8000ae4:	615a      	str	r2, [r3, #20]
      SCCB_delay();
 8000ae6:	f7ff ff09 	bl	80008fc <SCCB_delay>
	  SCL_H;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000aec:	2240      	movs	r2, #64	; 0x40
 8000aee:	611a      	str	r2, [r3, #16]
      SCCB_delay();	
 8000af0:	f7ff ff04 	bl	80008fc <SCCB_delay>
      if(SDA_read)
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	480b      	ldr	r0, [pc, #44]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000af8:	f001 ff10 	bl	800291c <HAL_GPIO_ReadPin>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d003      	beq.n	8000b0a <SCCB_ReceiveByte+0x46>
      {
        ReceiveByte|=0x01;
 8000b02:	79bb      	ldrb	r3, [r7, #6]
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	71bb      	strb	r3, [r7, #6]
    while(i--)
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	1e5a      	subs	r2, r3, #1
 8000b0e:	71fa      	strb	r2, [r7, #7]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d1e2      	bne.n	8000ada <SCCB_ReceiveByte+0x16>
      }
    }
    SCL_L;
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <SCCB_ReceiveByte+0x60>)
 8000b16:	2240      	movs	r2, #64	; 0x40
 8000b18:	615a      	str	r2, [r3, #20]
    return ReceiveByte;
 8000b1a:	79bb      	ldrb	r3, [r7, #6]
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40011000 	.word	0x40011000

08000b28 <SCCB_WriteByte>:

          
int SCCB_WriteByte( uint16_t WriteAddress , uint8_t SendByte )
{		
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	460a      	mov	r2, r1
 8000b32:	80fb      	strh	r3, [r7, #6]
 8000b34:	4613      	mov	r3, r2
 8000b36:	717b      	strb	r3, [r7, #5]
    if(!SCCB_Start())
 8000b38:	f7ff fef4 	bl	8000924 <SCCB_Start>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d101      	bne.n	8000b46 <SCCB_WriteByte+0x1e>
	{
	    return DISABLE;
 8000b42:	2300      	movs	r3, #0
 8000b44:	e01b      	b.n	8000b7e <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte( DEV_ADR );                
 8000b46:	2042      	movs	r0, #66	; 0x42
 8000b48:	f7ff ff8c 	bl	8000a64 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000b4c:	f7ff ff64 	bl	8000a18 <SCCB_WaitAck>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d103      	bne.n	8000b5e <SCCB_WriteByte+0x36>
	{
		SCCB_Stop(); 
 8000b56:	f7ff ff11 	bl	800097c <SCCB_Stop>
		return DISABLE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e00f      	b.n	8000b7e <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte((uint8_t)(WriteAddress & 0x00FF));  
 8000b5e:	88fb      	ldrh	r3, [r7, #6]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ff7e 	bl	8000a64 <SCCB_SendByte>
    SCCB_WaitAck();	
 8000b68:	f7ff ff56 	bl	8000a18 <SCCB_WaitAck>
    SCCB_SendByte(SendByte);
 8000b6c:	797b      	ldrb	r3, [r7, #5]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ff78 	bl	8000a64 <SCCB_SendByte>
    SCCB_WaitAck();   
 8000b74:	f7ff ff50 	bl	8000a18 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000b78:	f7ff ff00 	bl	800097c <SCCB_Stop>
    return ENABLE;
 8000b7c:	2301      	movs	r3, #1
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <SCCB_ReadByte>:

          
int SCCB_ReadByte(uint8_t* pBuffer, uint16_t length, uint8_t ReadAddress)
{	
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b082      	sub	sp, #8
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
 8000b8e:	460b      	mov	r3, r1
 8000b90:	807b      	strh	r3, [r7, #2]
 8000b92:	4613      	mov	r3, r2
 8000b94:	707b      	strb	r3, [r7, #1]
    if(!SCCB_Start())
 8000b96:	f7ff fec5 	bl	8000924 <SCCB_Start>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d101      	bne.n	8000ba4 <SCCB_ReadByte+0x1e>
	{
	    return DISABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	e040      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR );       
 8000ba4:	2042      	movs	r0, #66	; 0x42
 8000ba6:	f7ff ff5d 	bl	8000a64 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000baa:	f7ff ff35 	bl	8000a18 <SCCB_WaitAck>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d103      	bne.n	8000bbc <SCCB_ReadByte+0x36>
	{
		SCCB_Stop(); 
 8000bb4:	f7ff fee2 	bl	800097c <SCCB_Stop>
		return DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e034      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( ReadAddress );     
 8000bbc:	787b      	ldrb	r3, [r7, #1]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff ff50 	bl	8000a64 <SCCB_SendByte>
    SCCB_WaitAck();	
 8000bc4:	f7ff ff28 	bl	8000a18 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000bc8:	f7ff fed8 	bl	800097c <SCCB_Stop>
	
    if(!SCCB_Start())
 8000bcc:	f7ff feaa 	bl	8000924 <SCCB_Start>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <SCCB_ReadByte+0x54>
	{
		return DISABLE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e025      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR + 1 );   
 8000bda:	2043      	movs	r0, #67	; 0x43
 8000bdc:	f7ff ff42 	bl	8000a64 <SCCB_SendByte>
    if(!SCCB_WaitAck())
 8000be0:	f7ff ff1a 	bl	8000a18 <SCCB_WaitAck>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d117      	bne.n	8000c1a <SCCB_ReadByte+0x94>
	{
		SCCB_Stop(); 
 8000bea:	f7ff fec7 	bl	800097c <SCCB_Stop>
		return DISABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e019      	b.n	8000c26 <SCCB_ReadByte+0xa0>
	}
    while(length)
    {
      *pBuffer = SCCB_ReceiveByte();
 8000bf2:	f7ff ff67 	bl	8000ac4 <SCCB_ReceiveByte>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	701a      	strb	r2, [r3, #0]
      if(length == 1)
 8000bfe:	887b      	ldrh	r3, [r7, #2]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d102      	bne.n	8000c0a <SCCB_ReadByte+0x84>
	  {
		  SCCB_NoAck();
 8000c04:	f7ff feee 	bl	80009e4 <SCCB_NoAck>
 8000c08:	e001      	b.n	8000c0e <SCCB_ReadByte+0x88>
	  }
      else
	  {
		SCCB_Ack(); 
 8000c0a:	f7ff fed1 	bl	80009b0 <SCCB_Ack>
	  }
      pBuffer++;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	3301      	adds	r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
      length--;
 8000c14:	887b      	ldrh	r3, [r7, #2]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	807b      	strh	r3, [r7, #2]
    while(length)
 8000c1a:	887b      	ldrh	r3, [r7, #2]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d1e8      	bne.n	8000bf2 <SCCB_ReadByte+0x6c>
    }
    SCCB_Stop();
 8000c20:	f7ff feac 	bl	800097c <SCCB_Stop>
    return ENABLE;
 8000c24:	2301      	movs	r3, #1
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000c2e:	b480      	push	{r7}
 8000c30:	b083      	sub	sp, #12
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	e002      	b.n	8000c3e <Delay+0x10>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d1f9      	bne.n	8000c38 <Delay+0xa>
 8000c44:	bf00      	nop
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr

08000c50 <LCD_INIT>:

void LCD_INIT ( void )
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000c56:	2001      	movs	r0, #1
 8000c58:	f000 f82a 	bl	8000cb0 <LCD_BackLed_Control>
	LCD_Rst();
 8000c5c:	f000 f810 	bl	8000c80 <LCD_Rst>
	LCD_REG_Config();
 8000c60:	f000 f860 	bl	8000d24 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000c64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000c6e:	22f0      	movs	r2, #240	; 0xf0
 8000c70:	2100      	movs	r1, #0
 8000c72:	2000      	movs	r0, #0
 8000c74:	f000 f9e7 	bl	8001046 <LCD_Clear>
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2102      	movs	r1, #2
 8000c88:	4807      	ldr	r0, [pc, #28]	; (8000ca8 <LCD_Rst+0x28>)
 8000c8a:	f001 fe5e 	bl	800294a <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000c8e:	4807      	ldr	r0, [pc, #28]	; (8000cac <LCD_Rst+0x2c>)
 8000c90:	f7ff ffcd 	bl	8000c2e <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2102      	movs	r1, #2
 8000c98:	4803      	ldr	r0, [pc, #12]	; (8000ca8 <LCD_Rst+0x28>)
 8000c9a:	f001 fe56 	bl	800294a <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000c9e:	4803      	ldr	r0, [pc, #12]	; (8000cac <LCD_Rst+0x2c>)
 8000ca0:	f7ff ffc5 	bl	8000c2e <Delay>
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40011800 	.word	0x40011800
 8000cac:	0002bffc 	.word	0x0002bffc

08000cb0 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d006      	beq.n	8000cce <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc6:	4807      	ldr	r0, [pc, #28]	; (8000ce4 <LCD_BackLed_Control+0x34>)
 8000cc8:	f001 fe3f 	bl	800294a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000ccc:	e005      	b.n	8000cda <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cd4:	4803      	ldr	r0, [pc, #12]	; (8000ce4 <LCD_BackLed_Control+0x34>)
 8000cd6:	f001 fe38 	bl	800294a <HAL_GPIO_WritePin>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40011400 	.word	0x40011400

08000ce8 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000cf2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	8013      	strh	r3, [r2, #0]
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <LCD_Write_Data+0x1c>)
 8000d10:	88fb      	ldrh	r3, [r7, #6]
 8000d12:	8013      	strh	r3, [r2, #0]
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	60020000 	.word	0x60020000

08000d24 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000d28:	20cf      	movs	r0, #207	; 0xcf
 8000d2a:	f7ff ffdd 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff ffe8 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8000d34:	2081      	movs	r0, #129	; 0x81
 8000d36:	f7ff ffe5 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8000d3a:	2030      	movs	r0, #48	; 0x30
 8000d3c:	f7ff ffe2 	bl	8000d04 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000d40:	20ed      	movs	r0, #237	; 0xed
 8000d42:	f7ff ffd1 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8000d46:	2064      	movs	r0, #100	; 0x64
 8000d48:	f7ff ffdc 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f7ff ffd9 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8000d52:	2012      	movs	r0, #18
 8000d54:	f7ff ffd6 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8000d58:	2081      	movs	r0, #129	; 0x81
 8000d5a:	f7ff ffd3 	bl	8000d04 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000d5e:	20e8      	movs	r0, #232	; 0xe8
 8000d60:	f7ff ffc2 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8000d64:	2085      	movs	r0, #133	; 0x85
 8000d66:	f7ff ffcd 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000d6a:	2010      	movs	r0, #16
 8000d6c:	f7ff ffca 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000d70:	2078      	movs	r0, #120	; 0x78
 8000d72:	f7ff ffc7 	bl	8000d04 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000d76:	20cb      	movs	r0, #203	; 0xcb
 8000d78:	f7ff ffb6 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000d7c:	2039      	movs	r0, #57	; 0x39
 8000d7e:	f7ff ffc1 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8000d82:	202c      	movs	r0, #44	; 0x2c
 8000d84:	f7ff ffbe 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff ffbb 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000d8e:	2034      	movs	r0, #52	; 0x34
 8000d90:	f7ff ffb8 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8000d94:	2002      	movs	r0, #2
 8000d96:	f7ff ffb5 	bl	8000d04 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000d9a:	20f7      	movs	r0, #247	; 0xf7
 8000d9c:	f7ff ffa4 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000da0:	2020      	movs	r0, #32
 8000da2:	f7ff ffaf 	bl	8000d04 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000da6:	20ea      	movs	r0, #234	; 0xea
 8000da8:	f7ff ff9e 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000dac:	2000      	movs	r0, #0
 8000dae:	f7ff ffa9 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000db2:	2000      	movs	r0, #0
 8000db4:	f7ff ffa6 	bl	8000d04 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000db8:	20b1      	movs	r0, #177	; 0xb1
 8000dba:	f7ff ff95 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f7ff ffa0 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000dc4:	201b      	movs	r0, #27
 8000dc6:	f7ff ff9d 	bl	8000d04 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000dca:	20b6      	movs	r0, #182	; 0xb6
 8000dcc:	f7ff ff8c 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f7ff ff97 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8000dd6:	20a2      	movs	r0, #162	; 0xa2
 8000dd8:	f7ff ff94 	bl	8000d04 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000ddc:	20c0      	movs	r0, #192	; 0xc0
 8000dde:	f7ff ff83 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 8000de2:	2035      	movs	r0, #53	; 0x35
 8000de4:	f7ff ff8e 	bl	8000d04 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000de8:	20c1      	movs	r0, #193	; 0xc1
 8000dea:	f7ff ff7d 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8000dee:	2011      	movs	r0, #17
 8000df0:	f7ff ff88 	bl	8000d04 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000df4:	20c5      	movs	r0, #197	; 0xc5
 8000df6:	f7ff ff77 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8000dfa:	2045      	movs	r0, #69	; 0x45
 8000dfc:	f7ff ff82 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8000e00:	2045      	movs	r0, #69	; 0x45
 8000e02:	f7ff ff7f 	bl	8000d04 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000e06:	20c7      	movs	r0, #199	; 0xc7
 8000e08:	f7ff ff6e 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000e0c:	20a2      	movs	r0, #162	; 0xa2
 8000e0e:	f7ff ff79 	bl	8000d04 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000e12:	20f2      	movs	r0, #242	; 0xf2
 8000e14:	f7ff ff68 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f7ff ff73 	bl	8000d04 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000e1e:	2026      	movs	r0, #38	; 0x26
 8000e20:	f7ff ff62 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8000e24:	2001      	movs	r0, #1
 8000e26:	f7ff ff6d 	bl	8000d04 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000e2a:	20e0      	movs	r0, #224	; 0xe0
 8000e2c:	f7ff ff5c 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000e30:	200f      	movs	r0, #15
 8000e32:	f7ff ff67 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8000e36:	2026      	movs	r0, #38	; 0x26
 8000e38:	f7ff ff64 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000e3c:	2024      	movs	r0, #36	; 0x24
 8000e3e:	f7ff ff61 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8000e42:	200b      	movs	r0, #11
 8000e44:	f7ff ff5e 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8000e48:	200e      	movs	r0, #14
 8000e4a:	f7ff ff5b 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000e4e:	2009      	movs	r0, #9
 8000e50:	f7ff ff58 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8000e54:	2054      	movs	r0, #84	; 0x54
 8000e56:	f7ff ff55 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8000e5a:	20a8      	movs	r0, #168	; 0xa8
 8000e5c:	f7ff ff52 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8000e60:	2046      	movs	r0, #70	; 0x46
 8000e62:	f7ff ff4f 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8000e66:	200c      	movs	r0, #12
 8000e68:	f7ff ff4c 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000e6c:	2017      	movs	r0, #23
 8000e6e:	f7ff ff49 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000e72:	2009      	movs	r0, #9
 8000e74:	f7ff ff46 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000e78:	200f      	movs	r0, #15
 8000e7a:	f7ff ff43 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000e7e:	2007      	movs	r0, #7
 8000e80:	f7ff ff40 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e84:	2000      	movs	r0, #0
 8000e86:	f7ff ff3d 	bl	8000d04 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000e8a:	20e1      	movs	r0, #225	; 0xe1
 8000e8c:	f7ff ff2c 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff ff37 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8000e96:	2019      	movs	r0, #25
 8000e98:	f7ff ff34 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000e9c:	201b      	movs	r0, #27
 8000e9e:	f7ff ff31 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8000ea2:	2004      	movs	r0, #4
 8000ea4:	f7ff ff2e 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000ea8:	2010      	movs	r0, #16
 8000eaa:	f7ff ff2b 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000eae:	2007      	movs	r0, #7
 8000eb0:	f7ff ff28 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8000eb4:	202a      	movs	r0, #42	; 0x2a
 8000eb6:	f7ff ff25 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8000eba:	2047      	movs	r0, #71	; 0x47
 8000ebc:	f7ff ff22 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8000ec0:	2039      	movs	r0, #57	; 0x39
 8000ec2:	f7ff ff1f 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000ec6:	2003      	movs	r0, #3
 8000ec8:	f7ff ff1c 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000ecc:	2006      	movs	r0, #6
 8000ece:	f7ff ff19 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000ed2:	2006      	movs	r0, #6
 8000ed4:	f7ff ff16 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8000ed8:	2030      	movs	r0, #48	; 0x30
 8000eda:	f7ff ff13 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8000ede:	2038      	movs	r0, #56	; 0x38
 8000ee0:	f7ff ff10 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000ee4:	200f      	movs	r0, #15
 8000ee6:	f7ff ff0d 	bl	8000d04 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000eea:	2036      	movs	r0, #54	; 0x36
 8000eec:	f7ff fefc 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 8000ef0:	20c8      	movs	r0, #200	; 0xc8
 8000ef2:	f7ff ff07 	bl	8000d04 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8000ef6:	202a      	movs	r0, #42	; 0x2a
 8000ef8:	f7ff fef6 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000efc:	2000      	movs	r0, #0
 8000efe:	f7ff ff01 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f02:	2000      	movs	r0, #0
 8000f04:	f7ff fefe 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f7ff fefb 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8000f0e:	20ef      	movs	r0, #239	; 0xef
 8000f10:	f7ff fef8 	bl	8000d04 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000f14:	202b      	movs	r0, #43	; 0x2b
 8000f16:	f7ff fee7 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff fef2 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f20:	2000      	movs	r0, #0
 8000f22:	f7ff feef 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8000f26:	2001      	movs	r0, #1
 8000f28:	f7ff feec 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8000f2c:	203f      	movs	r0, #63	; 0x3f
 8000f2e:	f7ff fee9 	bl	8000d04 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000f32:	203a      	movs	r0, #58	; 0x3a
 8000f34:	f7ff fed8 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8000f38:	2055      	movs	r0, #85	; 0x55
 8000f3a:	f7ff fee3 	bl	8000d04 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000f3e:	2011      	movs	r0, #17
 8000f40:	f7ff fed2 	bl	8000ce8 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <LCD_REG_Config+0x230>)
 8000f46:	f7ff fe72 	bl	8000c2e <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8000f4a:	2029      	movs	r0, #41	; 0x29
 8000f4c:	f7ff fecc 	bl	8000ce8 <LCD_Write_Cmd>
	
	
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	0002bffc 	.word	0x0002bffc

08000f58 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8000f58:	b590      	push	{r4, r7, lr}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4604      	mov	r4, r0
 8000f60:	4608      	mov	r0, r1
 8000f62:	4611      	mov	r1, r2
 8000f64:	461a      	mov	r2, r3
 8000f66:	4623      	mov	r3, r4
 8000f68:	80fb      	strh	r3, [r7, #6]
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	80bb      	strh	r3, [r7, #4]
 8000f6e:	460b      	mov	r3, r1
 8000f70:	807b      	strh	r3, [r7, #2]
 8000f72:	4613      	mov	r3, r2
 8000f74:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8000f76:	202a      	movs	r0, #42	; 0x2a
 8000f78:	f7ff feb6 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	0a1b      	lsrs	r3, r3, #8
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff febe 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff feb8 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8000f94:	88fa      	ldrh	r2, [r7, #6]
 8000f96:	887b      	ldrh	r3, [r7, #2]
 8000f98:	4413      	add	r3, r2
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	121b      	asrs	r3, r3, #8
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff feaf 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8000fa6:	88fa      	ldrh	r2, [r7, #6]
 8000fa8:	887b      	ldrh	r3, [r7, #2]
 8000faa:	4413      	add	r3, r2
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fea4 	bl	8000d04 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000fbc:	202b      	movs	r0, #43	; 0x2b
 8000fbe:	f7ff fe93 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8000fc2:	88bb      	ldrh	r3, [r7, #4]
 8000fc4:	0a1b      	lsrs	r3, r3, #8
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fe9b 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000fce:	88bb      	ldrh	r3, [r7, #4]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fe95 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000fda:	88ba      	ldrh	r2, [r7, #4]
 8000fdc:	883b      	ldrh	r3, [r7, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	121b      	asrs	r3, r3, #8
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fe8c 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000fec:	88ba      	ldrh	r2, [r7, #4]
 8000fee:	883b      	ldrh	r3, [r7, #0]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fe81 	bl	8000d04 <LCD_Write_Data>
	
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}

0800100a <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b084      	sub	sp, #16
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	460b      	mov	r3, r1
 8001014:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 800101a:	202c      	movs	r0, #44	; 0x2c
 800101c:	f7ff fe64 	bl	8000ce8 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	e006      	b.n	8001034 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8001026:	887b      	ldrh	r3, [r7, #2]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fe6b 	bl	8000d04 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3301      	adds	r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	429a      	cmp	r2, r3
 800103a:	d3f4      	bcc.n	8001026 <LCD_FillColor+0x1c>
		
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001046:	b590      	push	{r4, r7, lr}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	4604      	mov	r4, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4611      	mov	r1, r2
 8001052:	461a      	mov	r2, r3
 8001054:	4623      	mov	r3, r4
 8001056:	80fb      	strh	r3, [r7, #6]
 8001058:	4603      	mov	r3, r0
 800105a:	80bb      	strh	r3, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	807b      	strh	r3, [r7, #2]
 8001060:	4613      	mov	r3, r2
 8001062:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001064:	883b      	ldrh	r3, [r7, #0]
 8001066:	887a      	ldrh	r2, [r7, #2]
 8001068:	88b9      	ldrh	r1, [r7, #4]
 800106a:	88f8      	ldrh	r0, [r7, #6]
 800106c:	f7ff ff74 	bl	8000f58 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001070:	887b      	ldrh	r3, [r7, #2]
 8001072:	883a      	ldrh	r2, [r7, #0]
 8001074:	fb02 f303 	mul.w	r3, r2, r3
 8001078:	461a      	mov	r2, r3
 800107a:	8b3b      	ldrh	r3, [r7, #24]
 800107c:	4619      	mov	r1, r3
 800107e:	4610      	mov	r0, r2
 8001080:	f7ff ffc3 	bl	800100a <LCD_FillColor>
	
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bd90      	pop	{r4, r7, pc}

0800108c <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, uint8_t cChar )
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
 8001096:	460b      	mov	r3, r1
 8001098:	80bb      	strh	r3, [r7, #4]
 800109a:	4613      	mov	r3, r2
 800109c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 800109e:	78fb      	ldrb	r3, [r7, #3]
 80010a0:	3b20      	subs	r3, #32
 80010a2:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80010a4:	88b9      	ldrh	r1, [r7, #4]
 80010a6:	88f8      	ldrh	r0, [r7, #6]
 80010a8:	2310      	movs	r3, #16
 80010aa:	2208      	movs	r2, #8
 80010ac:	f7ff ff54 	bl	8000f58 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80010b0:	202c      	movs	r0, #44	; 0x2c
 80010b2:	f7ff fe19 	bl	8000ce8 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80010b6:	2300      	movs	r3, #0
 80010b8:	73bb      	strb	r3, [r7, #14]
 80010ba:	e023      	b.n	8001104 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80010bc:	7b3a      	ldrb	r2, [r7, #12]
 80010be:	7bbb      	ldrb	r3, [r7, #14]
 80010c0:	4914      	ldr	r1, [pc, #80]	; (8001114 <LCD_DrawChar+0x88>)
 80010c2:	0112      	lsls	r2, r2, #4
 80010c4:	440a      	add	r2, r1
 80010c6:	4413      	add	r3, r2
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80010cc:	2300      	movs	r3, #0
 80010ce:	737b      	strb	r3, [r7, #13]
 80010d0:	e012      	b.n	80010f8 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d003      	beq.n	80010e4 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 80010dc:	201f      	movs	r0, #31
 80010de:	f7ff fe11 	bl	8000d04 <LCD_Write_Data>
 80010e2:	e003      	b.n	80010ec <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80010e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010e8:	f7ff fe0c 	bl	8000d04 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	085b      	lsrs	r3, r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80010f2:	7b7b      	ldrb	r3, [r7, #13]
 80010f4:	3301      	adds	r3, #1
 80010f6:	737b      	strb	r3, [r7, #13]
 80010f8:	7b7b      	ldrb	r3, [r7, #13]
 80010fa:	2b07      	cmp	r3, #7
 80010fc:	d9e9      	bls.n	80010d2 <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80010fe:	7bbb      	ldrb	r3, [r7, #14]
 8001100:	3301      	adds	r3, #1
 8001102:	73bb      	strb	r3, [r7, #14]
 8001104:	7bbb      	ldrb	r3, [r7, #14]
 8001106:	2b0f      	cmp	r3, #15
 8001108:	d9d8      	bls.n	80010bc <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	0800671c 	.word	0x0800671c

08001118 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, uint8_t * pStr )
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	603a      	str	r2, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
 8001124:	460b      	mov	r3, r1
 8001126:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001128:	e01c      	b.n	8001164 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	2be8      	cmp	r3, #232	; 0xe8
 800112e:	d904      	bls.n	800113a <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001130:	2300      	movs	r3, #0
 8001132:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	3310      	adds	r3, #16
 8001138:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800113a:	88bb      	ldrh	r3, [r7, #4]
 800113c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001140:	d903      	bls.n	800114a <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001142:	2300      	movs	r3, #0
 8001144:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001146:	2300      	movs	r3, #0
 8001148:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	781a      	ldrb	r2, [r3, #0]
 800114e:	88b9      	ldrh	r1, [r7, #4]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff9a 	bl	800108c <LCD_DrawChar>
		
		pStr ++;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	3308      	adds	r3, #8
 8001162:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1de      	bne.n	800112a <LCD_DrawString+0x12>
		
	}
	
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <LCD_Cam_Gram>:
	 */
	
}

void LCD_Cam_Gram()
{
 8001176:	b580      	push	{r7, lr}
 8001178:	af00      	add	r7, sp, #0
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 800117a:	2036      	movs	r0, #54	; 0x36
 800117c:	f7ff fdb4 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x68 );    
 8001180:	2068      	movs	r0, #104	; 0x68
 8001182:	f7ff fdbf 	bl	8000d04 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8001186:	202a      	movs	r0, #42	; 0x2a
 8001188:	f7ff fdae 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800118c:	2000      	movs	r0, #0
 800118e:	f7ff fdb9 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001192:	2000      	movs	r0, #0
 8001194:	f7ff fdb6 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001198:	2001      	movs	r0, #1
 800119a:	f7ff fdb3 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 800119e:	203f      	movs	r0, #63	; 0x3f
 80011a0:	f7ff fdb0 	bl	8000d04 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 80011a4:	202b      	movs	r0, #43	; 0x2b
 80011a6:	f7ff fd9f 	bl	8000ce8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff fdaa 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff fda7 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff fda4 	bl	8000d04 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80011bc:	20ef      	movs	r0, #239	; 0xef
 80011be:	f7ff fda1 	bl	8000d04 <LCD_Write_Data>
	
	LCD_Write_Cmd ( 0x2C );
 80011c2:	202c      	movs	r0, #44	; 0x2c
 80011c4:	f7ff fd90 	bl	8000ce8 <LCD_Write_Cmd>

}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b08b      	sub	sp, #44	; 0x2c
 80011d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d2:	f001 f87b 	bl	80022cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d6:	f000 fa1d 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011da:	f000 fb8d 	bl	80018f8 <MX_GPIO_Init>
  MX_FSMC_Init();
 80011de:	f000 fcab 	bl	8001b38 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80011e2:	f000 fb5f 	bl	80018a4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80011e6:	f000 fa97 	bl	8001718 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011ea:	f000 fae1 	bl	80017b0 <MX_TIM4_Init>
  MX_SPI1_Init();
 80011ee:	f000 fa5d 	bl	80016ac <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f2:	2100      	movs	r1, #0
 80011f4:	48ac      	ldr	r0, [pc, #688]	; (80014a8 <main+0x2dc>)
 80011f6:	f002 fdb7 	bl	8003d68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011fa:	2100      	movs	r1, #0
 80011fc:	48ab      	ldr	r0, [pc, #684]	; (80014ac <main+0x2e0>)
 80011fe:	f002 fdb3 	bl	8003d68 <HAL_TIM_PWM_Start>

	LCD_INIT();
 8001202:	f7ff fd25 	bl	8000c50 <LCD_INIT>

	LCD_Clear (50, 80, 140, 70, RED);
 8001206:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	2346      	movs	r3, #70	; 0x46
 800120e:	228c      	movs	r2, #140	; 0x8c
 8001210:	2150      	movs	r1, #80	; 0x50
 8001212:	2032      	movs	r0, #50	; 0x32
 8001214:	f7ff ff17 	bl	8001046 <LCD_Clear>
	LCD_DrawString(75, 100, (uint8_t *)"CAMERA DEMOV4");
 8001218:	4aa5      	ldr	r2, [pc, #660]	; (80014b0 <main+0x2e4>)
 800121a:	2164      	movs	r1, #100	; 0x64
 800121c:	204b      	movs	r0, #75	; 0x4b
 800121e:	f7ff ff7b 	bl	8001118 <LCD_DrawString>
	HAL_Delay(1000);
 8001222:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001226:	f001 f8b3 	bl	8002390 <HAL_Delay>


	  // Ensure CS pin is HIGH (idle) before initialization
	  HAL_GPIO_WritePin(GPIOA, CS_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2110      	movs	r1, #16
 800122e:	48a1      	ldr	r0, [pc, #644]	; (80014b4 <main+0x2e8>)
 8001230:	f001 fb8b 	bl	800294a <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8001234:	200a      	movs	r0, #10
 8001236:	f001 f8ab 	bl	8002390 <HAL_Delay>
	  
	  MFRC522_Init(&rfID);
 800123a:	489f      	ldr	r0, [pc, #636]	; (80014b8 <main+0x2ec>)
 800123c:	f7fe fff2 	bl	8000224 <MFRC522_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(Ov7725_Init() != SUCCESS);
 8001240:	bf00      	nop
 8001242:	f7ff facd 	bl	80007e0 <Ov7725_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b01      	cmp	r3, #1
 800124a:	d1fa      	bne.n	8001242 <main+0x76>

  
	Ov7725_vsync = 0;
 800124c:	4b9b      	ldr	r3, [pc, #620]	; (80014bc <main+0x2f0>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
	
  while (1)
  {
	  // Non-blocking RFID Card Detection (check every 200ms)
	  if ((HAL_GetTick() - last_rfid_check) >= 200) {
 8001252:	f001 f893 	bl	800237c <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	4b99      	ldr	r3, [pc, #612]	; (80014c0 <main+0x2f4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2bc7      	cmp	r3, #199	; 0xc7
 8001260:	f240 80b8 	bls.w	80013d4 <main+0x208>
		  last_rfid_check = HAL_GetTick();
 8001264:	f001 f88a 	bl	800237c <HAL_GetTick>
 8001268:	4603      	mov	r3, r0
 800126a:	4a95      	ldr	r2, [pc, #596]	; (80014c0 <main+0x2f4>)
 800126c:	6013      	str	r3, [r2, #0]
		  
		  uint8_t atqa[2]; // Local variable for card detection
		  
		  if (rfid_state == 0) {
 800126e:	4b95      	ldr	r3, [pc, #596]	; (80014c4 <main+0x2f8>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	f040 8090 	bne.w	8001398 <main+0x1cc>
			  // Waiting for card - check if one is present
			  if (MFRC522_RequestA(&rfID, atqa) == STATUS_OK) {
 8001278:	f107 031c 	add.w	r3, r7, #28
 800127c:	4619      	mov	r1, r3
 800127e:	488e      	ldr	r0, [pc, #568]	; (80014b8 <main+0x2ec>)
 8001280:	f7ff f91f 	bl	80004c2 <MFRC522_RequestA>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	f040 80a4 	bne.w	80013d4 <main+0x208>
				  // Card detected, read UID
				  if (MFRC522_ReadUid(&rfID, uid) == STATUS_OK) {
 800128c:	498e      	ldr	r1, [pc, #568]	; (80014c8 <main+0x2fc>)
 800128e:	488a      	ldr	r0, [pc, #552]	; (80014b8 <main+0x2ec>)
 8001290:	f7ff fa7f 	bl	8000792 <MFRC522_ReadUid>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	f040 809c 	bne.w	80013d4 <main+0x208>
					  // Display UID on LCD with label
					  uint8_t uid_str[25];
					  sprintf((char *)uid_str, "UID: %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3]);
 800129c:	4b8a      	ldr	r3, [pc, #552]	; (80014c8 <main+0x2fc>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	4b89      	ldr	r3, [pc, #548]	; (80014c8 <main+0x2fc>)
 80012a4:	785b      	ldrb	r3, [r3, #1]
 80012a6:	461c      	mov	r4, r3
 80012a8:	4b87      	ldr	r3, [pc, #540]	; (80014c8 <main+0x2fc>)
 80012aa:	789b      	ldrb	r3, [r3, #2]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b86      	ldr	r3, [pc, #536]	; (80014c8 <main+0x2fc>)
 80012b0:	78db      	ldrb	r3, [r3, #3]
 80012b2:	4638      	mov	r0, r7
 80012b4:	9301      	str	r3, [sp, #4]
 80012b6:	9200      	str	r2, [sp, #0]
 80012b8:	4623      	mov	r3, r4
 80012ba:	460a      	mov	r2, r1
 80012bc:	4983      	ldr	r1, [pc, #524]	; (80014cc <main+0x300>)
 80012be:	f003 ffe7 	bl	8005290 <siprintf>
					  uid_str[24] = '\0'; // Ensure null termination
 80012c2:	2300      	movs	r3, #0
 80012c4:	763b      	strb	r3, [r7, #24]
					  LCD_DrawString(50, 50, uid_str);
 80012c6:	463b      	mov	r3, r7
 80012c8:	461a      	mov	r2, r3
 80012ca:	2132      	movs	r1, #50	; 0x32
 80012cc:	2032      	movs	r0, #50	; 0x32
 80012ce:	f7ff ff23 	bl	8001118 <LCD_DrawString>

					  // Match the ID to 50 65 92 61 (User A)
					  if (uid[0] == 0x50 && uid[1] == 0x65 && uid[2] == 0x92 && uid[3] == 0x61) {
 80012d2:	4b7d      	ldr	r3, [pc, #500]	; (80014c8 <main+0x2fc>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b50      	cmp	r3, #80	; 0x50
 80012d8:	d11f      	bne.n	800131a <main+0x14e>
 80012da:	4b7b      	ldr	r3, [pc, #492]	; (80014c8 <main+0x2fc>)
 80012dc:	785b      	ldrb	r3, [r3, #1]
 80012de:	2b65      	cmp	r3, #101	; 0x65
 80012e0:	d11b      	bne.n	800131a <main+0x14e>
 80012e2:	4b79      	ldr	r3, [pc, #484]	; (80014c8 <main+0x2fc>)
 80012e4:	789b      	ldrb	r3, [r3, #2]
 80012e6:	2b92      	cmp	r3, #146	; 0x92
 80012e8:	d117      	bne.n	800131a <main+0x14e>
 80012ea:	4b77      	ldr	r3, [pc, #476]	; (80014c8 <main+0x2fc>)
 80012ec:	78db      	ldrb	r3, [r3, #3]
 80012ee:	2b61      	cmp	r3, #97	; 0x61
 80012f0:	d113      	bne.n	800131a <main+0x14e>
						  // Authorized user - open the door and display welcome message
						  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2101      	movs	r1, #1
 80012f6:	4876      	ldr	r0, [pc, #472]	; (80014d0 <main+0x304>)
 80012f8:	f001 fb27 	bl	800294a <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 80012fc:	4b6b      	ldr	r3, [pc, #428]	; (80014ac <main+0x2e0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	224f      	movs	r2, #79	; 0x4f
 8001302:	635a      	str	r2, [r3, #52]	; 0x34
						  LCD_DrawString(8, 100, "                            ");
 8001304:	4a73      	ldr	r2, [pc, #460]	; (80014d4 <main+0x308>)
 8001306:	2164      	movs	r1, #100	; 0x64
 8001308:	2008      	movs	r0, #8
 800130a:	f7ff ff05 	bl	8001118 <LCD_DrawString>
						  LCD_DrawString(8, 100, "Welcome User A");
 800130e:	4a72      	ldr	r2, [pc, #456]	; (80014d8 <main+0x30c>)
 8001310:	2164      	movs	r1, #100	; 0x64
 8001312:	2008      	movs	r0, #8
 8001314:	f7ff ff00 	bl	8001118 <LCD_DrawString>
 8001318:	e03a      	b.n	8001390 <main+0x1c4>
					  }   else if (uid[0] == 0x50 && uid[1] == 0x78 && uid[2] == 0xCD && uid[3] == 0x61) {
 800131a:	4b6b      	ldr	r3, [pc, #428]	; (80014c8 <main+0x2fc>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b50      	cmp	r3, #80	; 0x50
 8001320:	d11f      	bne.n	8001362 <main+0x196>
 8001322:	4b69      	ldr	r3, [pc, #420]	; (80014c8 <main+0x2fc>)
 8001324:	785b      	ldrb	r3, [r3, #1]
 8001326:	2b78      	cmp	r3, #120	; 0x78
 8001328:	d11b      	bne.n	8001362 <main+0x196>
 800132a:	4b67      	ldr	r3, [pc, #412]	; (80014c8 <main+0x2fc>)
 800132c:	789b      	ldrb	r3, [r3, #2]
 800132e:	2bcd      	cmp	r3, #205	; 0xcd
 8001330:	d117      	bne.n	8001362 <main+0x196>
 8001332:	4b65      	ldr	r3, [pc, #404]	; (80014c8 <main+0x2fc>)
 8001334:	78db      	ldrb	r3, [r3, #3]
 8001336:	2b61      	cmp	r3, #97	; 0x61
 8001338:	d113      	bne.n	8001362 <main+0x196>
						  // Authorized user - open the door and display welcome message
						  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	2101      	movs	r1, #1
 800133e:	4864      	ldr	r0, [pc, #400]	; (80014d0 <main+0x304>)
 8001340:	f001 fb03 	bl	800294a <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 8001344:	4b59      	ldr	r3, [pc, #356]	; (80014ac <main+0x2e0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	224f      	movs	r2, #79	; 0x4f
 800134a:	635a      	str	r2, [r3, #52]	; 0x34
						  LCD_DrawString(8, 100, "                            ");
 800134c:	4a61      	ldr	r2, [pc, #388]	; (80014d4 <main+0x308>)
 800134e:	2164      	movs	r1, #100	; 0x64
 8001350:	2008      	movs	r0, #8
 8001352:	f7ff fee1 	bl	8001118 <LCD_DrawString>
						  LCD_DrawString(8, 100, "Welcome User B");
 8001356:	4a61      	ldr	r2, [pc, #388]	; (80014dc <main+0x310>)
 8001358:	2164      	movs	r1, #100	; 0x64
 800135a:	2008      	movs	r0, #8
 800135c:	f7ff fedc 	bl	8001118 <LCD_DrawString>
 8001360:	e016      	b.n	8001390 <main+0x1c4>



					  else {
						  // Not authorized - keep door closed and display message
						  HAL_Delay(1000);
 8001362:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001366:	f001 f813 	bl	8002390 <HAL_Delay>
						  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2120      	movs	r1, #32
 800136e:	4858      	ldr	r0, [pc, #352]	; (80014d0 <main+0x304>)
 8001370:	f001 faeb 	bl	800294a <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 8001374:	4b4d      	ldr	r3, [pc, #308]	; (80014ac <main+0x2e0>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	229f      	movs	r2, #159	; 0x9f
 800137a:	635a      	str	r2, [r3, #52]	; 0x34
						  LCD_DrawString(8, 100, "                            ");
 800137c:	4a55      	ldr	r2, [pc, #340]	; (80014d4 <main+0x308>)
 800137e:	2164      	movs	r1, #100	; 0x64
 8001380:	2008      	movs	r0, #8
 8001382:	f7ff fec9 	bl	8001118 <LCD_DrawString>
						  LCD_DrawString(8, 100, "Not authorized");
 8001386:	4a56      	ldr	r2, [pc, #344]	; (80014e0 <main+0x314>)
 8001388:	2164      	movs	r1, #100	; 0x64
 800138a:	2008      	movs	r0, #8
 800138c:	f7ff fec4 	bl	8001118 <LCD_DrawString>
					  }
					  
					  rfid_state = 1; // Move to waiting for removal state
 8001390:	4b4c      	ldr	r3, [pc, #304]	; (80014c4 <main+0x2f8>)
 8001392:	2201      	movs	r2, #1
 8001394:	701a      	strb	r2, [r3, #0]
 8001396:	e01d      	b.n	80013d4 <main+0x208>
				  }
			  }
		  }
		  else if (rfid_state == 1) {
 8001398:	4b4a      	ldr	r3, [pc, #296]	; (80014c4 <main+0x2f8>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d119      	bne.n	80013d4 <main+0x208>
			  // Card detected - check if it's been removed
			  if (MFRC522_RequestA(&rfID, atqa) != STATUS_OK) {
 80013a0:	f107 031c 	add.w	r3, r7, #28
 80013a4:	4619      	mov	r1, r3
 80013a6:	4844      	ldr	r0, [pc, #272]	; (80014b8 <main+0x2ec>)
 80013a8:	f7ff f88b 	bl	80004c2 <MFRC522_RequestA>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d010      	beq.n	80013d4 <main+0x208>
				  // Card removed, clear display and reset state
				  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 80013b2:	4b3e      	ldr	r3, [pc, #248]	; (80014ac <main+0x2e0>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	229f      	movs	r2, #159	; 0x9f
 80013b8:	635a      	str	r2, [r3, #52]	; 0x34
				  rfid_state = 0; // Back to waiting for card
 80013ba:	4b42      	ldr	r3, [pc, #264]	; (80014c4 <main+0x2f8>)
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80013c0:	2201      	movs	r2, #1
 80013c2:	2101      	movs	r1, #1
 80013c4:	4842      	ldr	r0, [pc, #264]	; (80014d0 <main+0x304>)
 80013c6:	f001 fac0 	bl	800294a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80013ca:	2201      	movs	r2, #1
 80013cc:	2120      	movs	r1, #32
 80013ce:	4840      	ldr	r0, [pc, #256]	; (80014d0 <main+0x304>)
 80013d0:	f001 fabb 	bl	800294a <HAL_GPIO_WritePin>
			  }
		  }
	  }

		// Check for UART data from computer (V: User A, C: User B, N: Refuse, X: close)
		if (HAL_UART_Receive(&huart1, rx_buff, 1, 100) == HAL_OK) {
 80013d4:	2364      	movs	r3, #100	; 0x64
 80013d6:	2201      	movs	r2, #1
 80013d8:	4942      	ldr	r1, [pc, #264]	; (80014e4 <main+0x318>)
 80013da:	4843      	ldr	r0, [pc, #268]	; (80014e8 <main+0x31c>)
 80013dc:	f003 fba4 	bl	8004b28 <HAL_UART_Receive>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d128      	bne.n	8001438 <main+0x26c>
			if (rx_buff[0] == 'X') {
 80013e6:	4b3f      	ldr	r3, [pc, #252]	; (80014e4 <main+0x318>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b58      	cmp	r3, #88	; 0x58
 80013ec:	d10d      	bne.n	800140a <main+0x23e>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80013ee:	2201      	movs	r2, #1
 80013f0:	2120      	movs	r1, #32
 80013f2:	4837      	ldr	r0, [pc, #220]	; (80014d0 <main+0x304>)
 80013f4:	f001 faa9 	bl	800294a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	2101      	movs	r1, #1
 80013fc:	4834      	ldr	r0, [pc, #208]	; (80014d0 <main+0x304>)
 80013fe:	f001 faa4 	bl	800294a <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 8001402:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <main+0x2e0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	229f      	movs	r2, #159	; 0x9f
 8001408:	635a      	str	r2, [r3, #52]	; 0x34
			}
			if (rx_buff[0] == 'A') {
 800140a:	4b36      	ldr	r3, [pc, #216]	; (80014e4 <main+0x318>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b41      	cmp	r3, #65	; 0x41
 8001410:	d112      	bne.n	8001438 <main+0x26c>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	2101      	movs	r1, #1
 8001416:	482e      	ldr	r0, [pc, #184]	; (80014d0 <main+0x304>)
 8001418:	f001 fa97 	bl	800294a <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 800141c:	4b23      	ldr	r3, [pc, #140]	; (80014ac <main+0x2e0>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	224f      	movs	r2, #79	; 0x4f
 8001422:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 8001424:	4a2b      	ldr	r2, [pc, #172]	; (80014d4 <main+0x308>)
 8001426:	2164      	movs	r1, #100	; 0x64
 8001428:	2008      	movs	r0, #8
 800142a:	f7ff fe75 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "Welcome User A");
 800142e:	4a2a      	ldr	r2, [pc, #168]	; (80014d8 <main+0x30c>)
 8001430:	2164      	movs	r1, #100	; 0x64
 8001432:	2008      	movs	r0, #8
 8001434:	f7ff fe70 	bl	8001118 <LCD_DrawString>
  			}
		}
		
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET)
 8001438:	2101      	movs	r1, #1
 800143a:	481e      	ldr	r0, [pc, #120]	; (80014b4 <main+0x2e8>)
 800143c:	f001 fa6e 	bl	800291c <HAL_GPIO_ReadPin>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d11d      	bne.n	8001482 <main+0x2b6>
		{
      if (Ov7725_vsync == 2)
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <main+0x2f0>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	f47f af00 	bne.w	8001252 <main+0x86>
			{
				FIFO_PREPARE;
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <main+0x2e8>)
 8001454:	2204      	movs	r2, #4
 8001456:	615a      	str	r2, [r3, #20]
 8001458:	4b24      	ldr	r3, [pc, #144]	; (80014ec <main+0x320>)
 800145a:	2220      	movs	r2, #32
 800145c:	615a      	str	r2, [r3, #20]
 800145e:	4b23      	ldr	r3, [pc, #140]	; (80014ec <main+0x320>)
 8001460:	2220      	movs	r2, #32
 8001462:	611a      	str	r2, [r3, #16]
 8001464:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <main+0x2e8>)
 8001466:	2204      	movs	r2, #4
 8001468:	611a      	str	r2, [r3, #16]
 800146a:	4b20      	ldr	r3, [pc, #128]	; (80014ec <main+0x320>)
 800146c:	2220      	movs	r2, #32
 800146e:	615a      	str	r2, [r3, #20]
 8001470:	4b1e      	ldr	r3, [pc, #120]	; (80014ec <main+0x320>)
 8001472:	2220      	movs	r2, #32
 8001474:	611a      	str	r2, [r3, #16]
				ImagDisp();			
 8001476:	f7ff f9fd 	bl	8000874 <ImagDisp>
				Ov7725_vsync = 0;
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <main+0x2f0>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	e6e7      	b.n	8001252 <main+0x86>
			}
		}
		else
		{

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	2102      	movs	r1, #2
 8001486:	4812      	ldr	r0, [pc, #72]	; (80014d0 <main+0x304>)
 8001488:	f001 fa5f 	bl	800294a <HAL_GPIO_WritePin>
      Ov7725_vsync = 3;
 800148c:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <main+0x2f0>)
 800148e:	2203      	movs	r2, #3
 8001490:	701a      	strb	r2, [r3, #0]
      //HAL_UART_Transmit (&huart1, tx_buff, sizeof(tx_buff),1000);
      LCD_DrawString(8, 100, "Processing...");
 8001492:	4a17      	ldr	r2, [pc, #92]	; (80014f0 <main+0x324>)
 8001494:	2164      	movs	r1, #100	; 0x64
 8001496:	2008      	movs	r0, #8
 8001498:	f7ff fe3e 	bl	8001118 <LCD_DrawString>

      SendFrameToPC();
 800149c:	f000 fbb0 	bl	8001c00 <SendFrameToPC>

      haveResponse = 0;
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <main+0x328>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
      while (haveResponse == 0) {
 80014a6:	e089      	b.n	80015bc <main+0x3f0>
 80014a8:	20000194 	.word	0x20000194
 80014ac:	200001d4 	.word	0x200001d4
 80014b0:	08006664 	.word	0x08006664
 80014b4:	40010800 	.word	0x40010800
 80014b8:	2000009c 	.word	0x2000009c
 80014bc:	200002a8 	.word	0x200002a8
 80014c0:	200002a4 	.word	0x200002a4
 80014c4:	200002a0 	.word	0x200002a0
 80014c8:	2000029c 	.word	0x2000029c
 80014cc:	08006674 	.word	0x08006674
 80014d0:	40010c00 	.word	0x40010c00
 80014d4:	08006690 	.word	0x08006690
 80014d8:	080066b0 	.word	0x080066b0
 80014dc:	080066c0 	.word	0x080066c0
 80014e0:	080066d0 	.word	0x080066d0
 80014e4:	20000298 	.word	0x20000298
 80014e8:	20000214 	.word	0x20000214
 80014ec:	40011000 	.word	0x40011000
 80014f0:	080066e0 	.word	0x080066e0
 80014f4:	20000299 	.word	0x20000299
  		if (HAL_UART_Receive(&huart1, rx_buff, 1, 100) == HAL_OK) {
 80014f8:	2364      	movs	r3, #100	; 0x64
 80014fa:	2201      	movs	r2, #1
 80014fc:	493b      	ldr	r1, [pc, #236]	; (80015ec <main+0x420>)
 80014fe:	483c      	ldr	r0, [pc, #240]	; (80015f0 <main+0x424>)
 8001500:	f003 fb12 	bl	8004b28 <HAL_UART_Receive>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d154      	bne.n	80015b4 <main+0x3e8>
  			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 800150a:	2201      	movs	r2, #1
 800150c:	2102      	movs	r1, #2
 800150e:	4839      	ldr	r0, [pc, #228]	; (80015f4 <main+0x428>)
 8001510:	f001 fa1b 	bl	800294a <HAL_GPIO_WritePin>
  			if (rx_buff[0] == 'A') {
 8001514:	4b35      	ldr	r3, [pc, #212]	; (80015ec <main+0x420>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b41      	cmp	r3, #65	; 0x41
 800151a:	d116      	bne.n	800154a <main+0x37e>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800151c:	2200      	movs	r2, #0
 800151e:	2101      	movs	r1, #1
 8001520:	4834      	ldr	r0, [pc, #208]	; (80015f4 <main+0x428>)
 8001522:	f001 fa12 	bl	800294a <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 8001526:	4b34      	ldr	r3, [pc, #208]	; (80015f8 <main+0x42c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	224f      	movs	r2, #79	; 0x4f
 800152c:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 800152e:	4a33      	ldr	r2, [pc, #204]	; (80015fc <main+0x430>)
 8001530:	2164      	movs	r1, #100	; 0x64
 8001532:	2008      	movs	r0, #8
 8001534:	f7ff fdf0 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "Welcome User A");
 8001538:	4a31      	ldr	r2, [pc, #196]	; (8001600 <main+0x434>)
 800153a:	2164      	movs	r1, #100	; 0x64
 800153c:	2008      	movs	r0, #8
 800153e:	f7ff fdeb 	bl	8001118 <LCD_DrawString>
  				haveResponse = 1; //TODO : set the door_open state to on
 8001542:	4b30      	ldr	r3, [pc, #192]	; (8001604 <main+0x438>)
 8001544:	2201      	movs	r2, #1
 8001546:	701a      	strb	r2, [r3, #0]
 8001548:	e034      	b.n	80015b4 <main+0x3e8>
  			}
        else if (rx_buff[0] == 'B') {
 800154a:	4b28      	ldr	r3, [pc, #160]	; (80015ec <main+0x420>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b42      	cmp	r3, #66	; 0x42
 8001550:	d116      	bne.n	8001580 <main+0x3b4>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	2101      	movs	r1, #1
 8001556:	4827      	ldr	r0, [pc, #156]	; (80015f4 <main+0x428>)
 8001558:	f001 f9f7 	bl	800294a <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 5) / 100);
 800155c:	4b26      	ldr	r3, [pc, #152]	; (80015f8 <main+0x42c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	224f      	movs	r2, #79	; 0x4f
 8001562:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 8001564:	4a25      	ldr	r2, [pc, #148]	; (80015fc <main+0x430>)
 8001566:	2164      	movs	r1, #100	; 0x64
 8001568:	2008      	movs	r0, #8
 800156a:	f7ff fdd5 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "Welcome User B");
 800156e:	4a26      	ldr	r2, [pc, #152]	; (8001608 <main+0x43c>)
 8001570:	2164      	movs	r1, #100	; 0x64
 8001572:	2008      	movs	r0, #8
 8001574:	f7ff fdd0 	bl	8001118 <LCD_DrawString>
  				haveResponse = 1;
 8001578:	4b22      	ldr	r3, [pc, #136]	; (8001604 <main+0x438>)
 800157a:	2201      	movs	r2, #1
 800157c:	701a      	strb	r2, [r3, #0]
 800157e:	e019      	b.n	80015b4 <main+0x3e8>
  			}
        else if (rx_buff[0] == 'N') {
 8001580:	4b1a      	ldr	r3, [pc, #104]	; (80015ec <main+0x420>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b4e      	cmp	r3, #78	; 0x4e
 8001586:	d115      	bne.n	80015b4 <main+0x3e8>
  				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	2120      	movs	r1, #32
 800158c:	4819      	ldr	r0, [pc, #100]	; (80015f4 <main+0x428>)
 800158e:	f001 f9dc 	bl	800294a <HAL_GPIO_WritePin>
  				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (1596 * 10) / 100);
 8001592:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <main+0x42c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	229f      	movs	r2, #159	; 0x9f
 8001598:	635a      	str	r2, [r3, #52]	; 0x34
  				LCD_DrawString(8, 100, "                            ");
 800159a:	4a18      	ldr	r2, [pc, #96]	; (80015fc <main+0x430>)
 800159c:	2164      	movs	r1, #100	; 0x64
 800159e:	2008      	movs	r0, #8
 80015a0:	f7ff fdba 	bl	8001118 <LCD_DrawString>
  				LCD_DrawString(8, 100, "No authorized user detected");
 80015a4:	4a19      	ldr	r2, [pc, #100]	; (800160c <main+0x440>)
 80015a6:	2164      	movs	r1, #100	; 0x64
 80015a8:	2008      	movs	r0, #8
 80015aa:	f7ff fdb5 	bl	8001118 <LCD_DrawString>
  				haveResponse = 1;
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <main+0x438>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	701a      	strb	r2, [r3, #0]
  			}
        }
  		HAL_Delay(1000);
 80015b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015b8:	f000 feea 	bl	8002390 <HAL_Delay>
      while (haveResponse == 0) {
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <main+0x438>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d098      	beq.n	80014f8 <main+0x32c>
      }
      //clear the text
      LCD_DrawString(8, 100, "                            ");
 80015c6:	4a0d      	ldr	r2, [pc, #52]	; (80015fc <main+0x430>)
 80015c8:	2164      	movs	r1, #100	; 0x64
 80015ca:	2008      	movs	r0, #8
 80015cc:	f7ff fda4 	bl	8001118 <LCD_DrawString>

      Ov7725_vsync = 0;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <main+0x444>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2101      	movs	r1, #1
 80015da:	4806      	ldr	r0, [pc, #24]	; (80015f4 <main+0x428>)
 80015dc:	f001 f9b5 	bl	800294a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2120      	movs	r1, #32
 80015e4:	4803      	ldr	r0, [pc, #12]	; (80015f4 <main+0x428>)
 80015e6:	f001 f9b0 	bl	800294a <HAL_GPIO_WritePin>
	  if ((HAL_GetTick() - last_rfid_check) >= 200) {
 80015ea:	e632      	b.n	8001252 <main+0x86>
 80015ec:	20000298 	.word	0x20000298
 80015f0:	20000214 	.word	0x20000214
 80015f4:	40010c00 	.word	0x40010c00
 80015f8:	200001d4 	.word	0x200001d4
 80015fc:	08006690 	.word	0x08006690
 8001600:	080066b0 	.word	0x080066b0
 8001604:	20000299 	.word	0x20000299
 8001608:	080066c0 	.word	0x080066c0
 800160c:	080066f0 	.word	0x080066f0
 8001610:	200002a8 	.word	0x200002a8

08001614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b090      	sub	sp, #64	; 0x40
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 0318 	add.w	r3, r7, #24
 800161e:	2228      	movs	r2, #40	; 0x28
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f003 fd9e 	bl	8005164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
 8001634:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001636:	2301      	movs	r3, #1
 8001638:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800163a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800163e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001640:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001644:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001646:	2301      	movs	r3, #1
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164a:	2302      	movs	r3, #2
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800164e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001652:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001654:	2300      	movs	r3, #0
 8001656:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001658:	f107 0318 	add.w	r3, r7, #24
 800165c:	4618      	mov	r0, r3
 800165e:	f001 f9af 	bl	80029c0 <HAL_RCC_OscConfig>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001668:	f000 fb52 	bl	8001d10 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800166c:	230f      	movs	r3, #15
 800166e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001670:	2302      	movs	r3, #2
 8001672:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001678:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800167c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001682:	1d3b      	adds	r3, r7, #4
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f001 fbfe 	bl	8002e88 <HAL_RCC_ClockConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001692:	f000 fb3d 	bl	8001d10 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 8001696:	2200      	movs	r2, #0
 8001698:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 800169c:	2000      	movs	r0, #0
 800169e:	f001 fcff 	bl	80030a0 <HAL_RCC_MCOConfig>
}
 80016a2:	bf00      	nop
 80016a4:	3740      	adds	r7, #64	; 0x40
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
	...

080016ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016b0:	4b17      	ldr	r3, [pc, #92]	; (8001710 <MX_SPI1_Init+0x64>)
 80016b2:	4a18      	ldr	r2, [pc, #96]	; (8001714 <MX_SPI1_Init+0x68>)
 80016b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016b6:	4b16      	ldr	r3, [pc, #88]	; (8001710 <MX_SPI1_Init+0x64>)
 80016b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016be:	4b14      	ldr	r3, [pc, #80]	; (8001710 <MX_SPI1_Init+0x64>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016c4:	4b12      	ldr	r3, [pc, #72]	; (8001710 <MX_SPI1_Init+0x64>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016ca:	4b11      	ldr	r3, [pc, #68]	; (8001710 <MX_SPI1_Init+0x64>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016d0:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <MX_SPI1_Init+0x64>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <MX_SPI1_Init+0x64>)
 80016d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016de:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <MX_SPI1_Init+0x64>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016e4:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <MX_SPI1_Init+0x64>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ea:	4b09      	ldr	r3, [pc, #36]	; (8001710 <MX_SPI1_Init+0x64>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <MX_SPI1_Init+0x64>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <MX_SPI1_Init+0x64>)
 80016f8:	220a      	movs	r2, #10
 80016fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016fc:	4804      	ldr	r0, [pc, #16]	; (8001710 <MX_SPI1_Init+0x64>)
 80016fe:	f002 fa2b 	bl	8003b58 <HAL_SPI_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001708:	f000 fb02 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}
 8001710:	2000013c 	.word	0x2000013c
 8001714:	40013000 	.word	0x40013000

08001718 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	463b      	mov	r3, r7
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001734:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <MX_TIM3_Init+0x90>)
 8001736:	4a1d      	ldr	r2, [pc, #116]	; (80017ac <MX_TIM3_Init+0x94>)
 8001738:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800173a:	4b1b      	ldr	r3, [pc, #108]	; (80017a8 <MX_TIM3_Init+0x90>)
 800173c:	2200      	movs	r2, #0
 800173e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <MX_TIM3_Init+0x90>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001746:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <MX_TIM3_Init+0x90>)
 8001748:	2263      	movs	r2, #99	; 0x63
 800174a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174c:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <MX_TIM3_Init+0x90>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001752:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <MX_TIM3_Init+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001758:	4813      	ldr	r0, [pc, #76]	; (80017a8 <MX_TIM3_Init+0x90>)
 800175a:	f002 faa6 	bl	8003caa <HAL_TIM_Base_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001764:	f000 fad4 	bl	8001d10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001768:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800176e:	f107 0308 	add.w	r3, r7, #8
 8001772:	4619      	mov	r1, r3
 8001774:	480c      	ldr	r0, [pc, #48]	; (80017a8 <MX_TIM3_Init+0x90>)
 8001776:	f002 fbf1 	bl	8003f5c <HAL_TIM_ConfigClockSource>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001780:	f000 fac6 	bl	8001d10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001784:	2320      	movs	r3, #32
 8001786:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800178c:	463b      	mov	r3, r7
 800178e:	4619      	mov	r1, r3
 8001790:	4805      	ldr	r0, [pc, #20]	; (80017a8 <MX_TIM3_Init+0x90>)
 8001792:	f003 f89f 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 800179c:	f000 fab8 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017a0:	bf00      	nop
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000194 	.word	0x20000194
 80017ac:	40000400 	.word	0x40000400

080017b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08e      	sub	sp, #56	; 0x38
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80017b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c6:	f107 031c 	add.w	r3, r7, #28
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017d0:	463b      	mov	r3, r7
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	605a      	str	r2, [r3, #4]
 80017d8:	609a      	str	r2, [r3, #8]
 80017da:	60da      	str	r2, [r3, #12]
 80017dc:	611a      	str	r2, [r3, #16]
 80017de:	615a      	str	r2, [r3, #20]
 80017e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80017e2:	4b2e      	ldr	r3, [pc, #184]	; (800189c <MX_TIM4_Init+0xec>)
 80017e4:	4a2e      	ldr	r2, [pc, #184]	; (80018a0 <MX_TIM4_Init+0xf0>)
 80017e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80017e8:	4b2c      	ldr	r3, [pc, #176]	; (800189c <MX_TIM4_Init+0xec>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b2b      	ldr	r3, [pc, #172]	; (800189c <MX_TIM4_Init+0xec>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1596;
 80017f4:	4b29      	ldr	r3, [pc, #164]	; (800189c <MX_TIM4_Init+0xec>)
 80017f6:	f240 623c 	movw	r2, #1596	; 0x63c
 80017fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fc:	4b27      	ldr	r3, [pc, #156]	; (800189c <MX_TIM4_Init+0xec>)
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001802:	4b26      	ldr	r3, [pc, #152]	; (800189c <MX_TIM4_Init+0xec>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001808:	4824      	ldr	r0, [pc, #144]	; (800189c <MX_TIM4_Init+0xec>)
 800180a:	f002 fa4e 	bl	8003caa <HAL_TIM_Base_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001814:	f000 fa7c 	bl	8001d10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001818:	4820      	ldr	r0, [pc, #128]	; (800189c <MX_TIM4_Init+0xec>)
 800181a:	f002 fa71 	bl	8003d00 <HAL_TIM_PWM_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001824:	f000 fa74 	bl	8001d10 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001828:	2307      	movs	r3, #7
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800182c:	2320      	movs	r3, #32
 800182e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim4, &sSlaveConfig) != HAL_OK)
 8001830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001834:	4619      	mov	r1, r3
 8001836:	4819      	ldr	r0, [pc, #100]	; (800189c <MX_TIM4_Init+0xec>)
 8001838:	f002 fc7b 	bl	8004132 <HAL_TIM_SlaveConfigSynchronization>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001842:	f000 fa65 	bl	8001d10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800184e:	f107 031c 	add.w	r3, r7, #28
 8001852:	4619      	mov	r1, r3
 8001854:	4811      	ldr	r0, [pc, #68]	; (800189c <MX_TIM4_Init+0xec>)
 8001856:	f003 f83d 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001860:	f000 fa56 	bl	8001d10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001864:	2360      	movs	r3, #96	; 0x60
 8001866:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1116;
 8001868:	f240 435c 	movw	r3, #1116	; 0x45c
 800186c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001876:	463b      	mov	r3, r7
 8001878:	2200      	movs	r2, #0
 800187a:	4619      	mov	r1, r3
 800187c:	4807      	ldr	r0, [pc, #28]	; (800189c <MX_TIM4_Init+0xec>)
 800187e:	f002 faa7 	bl	8003dd0 <HAL_TIM_PWM_ConfigChannel>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8001888:	f000 fa42 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800188c:	4803      	ldr	r0, [pc, #12]	; (800189c <MX_TIM4_Init+0xec>)
 800188e:	f000 faf3 	bl	8001e78 <HAL_TIM_MspPostInit>

}
 8001892:	bf00      	nop
 8001894:	3738      	adds	r7, #56	; 0x38
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200001d4 	.word	0x200001d4
 80018a0:	40000800 	.word	0x40000800

080018a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018aa:	4a12      	ldr	r2, [pc, #72]	; (80018f4 <MX_USART1_UART_Init+0x50>)
 80018ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018ae:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018bc:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018ca:	220c      	movs	r2, #12
 80018cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ce:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018da:	4805      	ldr	r0, [pc, #20]	; (80018f0 <MX_USART1_UART_Init+0x4c>)
 80018dc:	f003 f83e 	bl	800495c <HAL_UART_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018e6:	f000 fa13 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000214 	.word	0x20000214
 80018f4:	40013800 	.word	0x40013800

080018f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08a      	sub	sp, #40	; 0x28
 80018fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	f107 0318 	add.w	r3, r7, #24
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800190c:	4b83      	ldr	r3, [pc, #524]	; (8001b1c <MX_GPIO_Init+0x224>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a82      	ldr	r2, [pc, #520]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001912:	f043 0310 	orr.w	r3, r3, #16
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b80      	ldr	r3, [pc, #512]	; (8001b1c <MX_GPIO_Init+0x224>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f003 0310 	and.w	r3, r3, #16
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	4b7d      	ldr	r3, [pc, #500]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	4a7c      	ldr	r2, [pc, #496]	; (8001b1c <MX_GPIO_Init+0x224>)
 800192a:	f043 0304 	orr.w	r3, r3, #4
 800192e:	6193      	str	r3, [r2, #24]
 8001930:	4b7a      	ldr	r3, [pc, #488]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	613b      	str	r3, [r7, #16]
 800193a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800193c:	4b77      	ldr	r3, [pc, #476]	; (8001b1c <MX_GPIO_Init+0x224>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a76      	ldr	r2, [pc, #472]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001942:	f043 0308 	orr.w	r3, r3, #8
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b74      	ldr	r3, [pc, #464]	; (8001b1c <MX_GPIO_Init+0x224>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f003 0308 	and.w	r3, r3, #8
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001954:	4b71      	ldr	r3, [pc, #452]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a70      	ldr	r2, [pc, #448]	; (8001b1c <MX_GPIO_Init+0x224>)
 800195a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b6e      	ldr	r3, [pc, #440]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800196c:	4b6b      	ldr	r3, [pc, #428]	; (8001b1c <MX_GPIO_Init+0x224>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a6a      	ldr	r2, [pc, #424]	; (8001b1c <MX_GPIO_Init+0x224>)
 8001972:	f043 0320 	orr.w	r3, r3, #32
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b68      	ldr	r3, [pc, #416]	; (8001b1c <MX_GPIO_Init+0x224>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f003 0320 	and.w	r3, r3, #32
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|CS_Pin|RESET_Pin, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	f241 011c 	movw	r1, #4124	; 0x101c
 800198a:	4865      	ldr	r0, [pc, #404]	; (8001b20 <MX_GPIO_Init+0x228>)
 800198c:	f000 ffdd 	bl	800294a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	21f0      	movs	r1, #240	; 0xf0
 8001994:	4863      	ldr	r0, [pc, #396]	; (8001b24 <MX_GPIO_Init+0x22c>)
 8001996:	f000 ffd8 	bl	800294a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 800199a:	2201      	movs	r2, #1
 800199c:	2123      	movs	r1, #35	; 0x23
 800199e:	4862      	ldr	r0, [pc, #392]	; (8001b28 <MX_GPIO_Init+0x230>)
 80019a0:	f000 ffd3 	bl	800294a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 80019a4:	2200      	movs	r2, #0
 80019a6:	f241 0108 	movw	r1, #4104	; 0x1008
 80019aa:	4860      	ldr	r0, [pc, #384]	; (8001b2c <MX_GPIO_Init+0x234>)
 80019ac:	f000 ffcd 	bl	800294a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	2102      	movs	r1, #2
 80019b4:	485e      	ldr	r0, [pc, #376]	; (8001b30 <MX_GPIO_Init+0x238>)
 80019b6:	f000 ffc8 	bl	800294a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019ba:	2308      	movs	r3, #8
 80019bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019be:	4b5d      	ldr	r3, [pc, #372]	; (8001b34 <MX_GPIO_Init+0x23c>)
 80019c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c6:	f107 0318 	add.w	r3, r7, #24
 80019ca:	4619      	mov	r1, r3
 80019cc:	4855      	ldr	r0, [pc, #340]	; (8001b24 <MX_GPIO_Init+0x22c>)
 80019ce:	f000 fe0d 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019d2:	2301      	movs	r3, #1
 80019d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019da:	2301      	movs	r3, #1
 80019dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019de:	f107 0318 	add.w	r3, r7, #24
 80019e2:	4619      	mov	r1, r3
 80019e4:	484e      	ldr	r0, [pc, #312]	; (8001b20 <MX_GPIO_Init+0x228>)
 80019e6:	f000 fe01 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ea:	230c      	movs	r3, #12
 80019ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f107 0318 	add.w	r3, r7, #24
 80019fe:	4619      	mov	r1, r3
 8001a00:	4847      	ldr	r0, [pc, #284]	; (8001b20 <MX_GPIO_Init+0x228>)
 8001a02:	f000 fdf3 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RESET_Pin;
 8001a06:	f241 0310 	movw	r3, #4112	; 0x1010
 8001a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2302      	movs	r3, #2
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a18:	f107 0318 	add.w	r3, r7, #24
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4840      	ldr	r0, [pc, #256]	; (8001b20 <MX_GPIO_Init+0x228>)
 8001a20:	f000 fde4 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001a24:	2330      	movs	r3, #48	; 0x30
 8001a26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a34:	f107 0318 	add.w	r3, r7, #24
 8001a38:	4619      	mov	r1, r3
 8001a3a:	483a      	ldr	r0, [pc, #232]	; (8001b24 <MX_GPIO_Init+0x22c>)
 8001a3c:	f000 fdd6 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8001a40:	2321      	movs	r3, #33	; 0x21
 8001a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a44:	2301      	movs	r3, #1
 8001a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a50:	f107 0318 	add.w	r3, r7, #24
 8001a54:	4619      	mov	r1, r3
 8001a56:	4834      	ldr	r0, [pc, #208]	; (8001b28 <MX_GPIO_Init+0x230>)
 8001a58:	f000 fdc8 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a6c:	f107 0318 	add.w	r3, r7, #24
 8001a70:	4619      	mov	r1, r3
 8001a72:	482d      	ldr	r0, [pc, #180]	; (8001b28 <MX_GPIO_Init+0x230>)
 8001a74:	f000 fdba 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001a78:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001a7c:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a86:	f107 0318 	add.w	r3, r7, #24
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4826      	ldr	r0, [pc, #152]	; (8001b28 <MX_GPIO_Init+0x230>)
 8001a8e:	f000 fdad 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3;
 8001a92:	f241 0308 	movw	r3, #4104	; 0x1008
 8001a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aa4:	f107 0318 	add.w	r3, r7, #24
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4820      	ldr	r0, [pc, #128]	; (8001b2c <MX_GPIO_Init+0x234>)
 8001aac:	f000 fd9e 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ab0:	23c0      	movs	r3, #192	; 0xc0
 8001ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ab4:	2311      	movs	r3, #17
 8001ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001abc:	2303      	movs	r3, #3
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ac0:	f107 0318 	add.w	r3, r7, #24
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4817      	ldr	r0, [pc, #92]	; (8001b24 <MX_GPIO_Init+0x22c>)
 8001ac8:	f000 fd90 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001acc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ada:	f107 0318 	add.w	r3, r7, #24
 8001ade:	4619      	mov	r1, r3
 8001ae0:	480f      	ldr	r0, [pc, #60]	; (8001b20 <MX_GPIO_Init+0x228>)
 8001ae2:	f000 fd83 	bl	80025ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aea:	2301      	movs	r3, #1
 8001aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001af6:	f107 0318 	add.w	r3, r7, #24
 8001afa:	4619      	mov	r1, r3
 8001afc:	480c      	ldr	r0, [pc, #48]	; (8001b30 <MX_GPIO_Init+0x238>)
 8001afe:	f000 fd75 	bl	80025ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	2009      	movs	r0, #9
 8001b08:	f000 fd39 	bl	800257e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001b0c:	2009      	movs	r0, #9
 8001b0e:	f000 fd52 	bl	80025b6 <HAL_NVIC_EnableIRQ>

}
 8001b12:	bf00      	nop
 8001b14:	3728      	adds	r7, #40	; 0x28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010800 	.word	0x40010800
 8001b24:	40011000 	.word	0x40011000
 8001b28:	40010c00 	.word	0x40010c00
 8001b2c:	40011400 	.word	0x40011400
 8001b30:	40011800 	.word	0x40011800
 8001b34:	10210000 	.word	0x10210000

08001b38 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
 8001b4c:	615a      	str	r2, [r3, #20]
 8001b4e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001b50:	4b28      	ldr	r3, [pc, #160]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b52:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001b56:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001b58:	4b26      	ldr	r3, [pc, #152]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b5a:	4a27      	ldr	r2, [pc, #156]	; (8001bf8 <MX_FSMC_Init+0xc0>)
 8001b5c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001b5e:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001b64:	4b23      	ldr	r3, [pc, #140]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001b6a:	4b22      	ldr	r3, [pc, #136]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001b70:	4b20      	ldr	r3, [pc, #128]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b72:	2210      	movs	r2, #16
 8001b74:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001b76:	4b1f      	ldr	r3, [pc, #124]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001b82:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001b88:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001b8e:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b94:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001b9c:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001bae:	230f      	movs	r3, #15
 8001bb0:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001bb2:	230f      	movs	r3, #15
 8001bb4:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001bb6:	23ff      	movs	r3, #255	; 0xff
 8001bb8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001bba:	230f      	movs	r3, #15
 8001bbc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001bbe:	2310      	movs	r3, #16
 8001bc0:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001bc2:	2311      	movs	r3, #17
 8001bc4:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4808      	ldr	r0, [pc, #32]	; (8001bf4 <MX_FSMC_Init+0xbc>)
 8001bd2:	f002 f826 	bl	8003c22 <HAL_SRAM_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001bdc:	f000 f898 	bl	8001d10 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_FSMC_Init+0xc4>)
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	4a05      	ldr	r2, [pc, #20]	; (8001bfc <MX_FSMC_Init+0xc4>)
 8001be6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bea:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001bec:	bf00      	nop
 8001bee:	3720      	adds	r7, #32
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000254 	.word	0x20000254
 8001bf8:	a0000104 	.word	0xa0000104
 8001bfc:	40010000 	.word	0x40010000

08001c00 <SendFrameToPC>:

/* USER CODE BEGIN 4 */
void SendFrameToPC(void) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001c06:	af00      	add	r7, sp, #0
    uint8_t chunk[512];  // Small buffer - fits in RAM
    uint16_t pixel;
    uint16_t chunk_idx = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

    // Read from FIFO and send in chunks
    for(int i = 0; i < 240; i++) {
 8001c0e:	2300      	movs	r3, #0
 8001c10:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8001c14:	e060      	b.n	8001cd8 <SendFrameToPC+0xd8>
        for(int j = 0; j < 320; j++) {
 8001c16:	2300      	movs	r3, #0
 8001c18:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8001c1c:	e052      	b.n	8001cc4 <SendFrameToPC+0xc4>
            READ_FIFO_PIXEL(pixel);
 8001c1e:	2300      	movs	r3, #0
 8001c20:	f8a7 3202 	strh.w	r3, [r7, #514]	; 0x202
 8001c24:	4b37      	ldr	r3, [pc, #220]	; (8001d04 <SendFrameToPC+0x104>)
 8001c26:	2220      	movs	r2, #32
 8001c28:	615a      	str	r2, [r3, #20]
 8001c2a:	4b37      	ldr	r3, [pc, #220]	; (8001d08 <SendFrameToPC+0x108>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001c34:	f8a7 3202 	strh.w	r3, [r7, #514]	; 0x202
 8001c38:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <SendFrameToPC+0x104>)
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	611a      	str	r2, [r3, #16]
 8001c3e:	4b31      	ldr	r3, [pc, #196]	; (8001d04 <SendFrameToPC+0x104>)
 8001c40:	2220      	movs	r2, #32
 8001c42:	615a      	str	r2, [r3, #20]
 8001c44:	4b30      	ldr	r3, [pc, #192]	; (8001d08 <SendFrameToPC+0x108>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	f8b7 3202 	ldrh.w	r3, [r7, #514]	; 0x202
 8001c52:	4313      	orrs	r3, r2
 8001c54:	f8a7 3202 	strh.w	r3, [r7, #514]	; 0x202
 8001c58:	4b2a      	ldr	r3, [pc, #168]	; (8001d04 <SendFrameToPC+0x104>)
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	611a      	str	r2, [r3, #16]
            
            // Pack pixel into chunk buffer
            chunk[chunk_idx++] = (pixel >> 8) & 0xFF;  // High byte
 8001c5e:	f8b7 3202 	ldrh.w	r3, [r7, #514]	; 0x202
 8001c62:	0a1b      	lsrs	r3, r3, #8
 8001c64:	b299      	uxth	r1, r3
 8001c66:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001c6a:	1c5a      	adds	r2, r3, #1
 8001c6c:	f8a7 220e 	strh.w	r2, [r7, #526]	; 0x20e
 8001c70:	461a      	mov	r2, r3
 8001c72:	b2c9      	uxtb	r1, r1
 8001c74:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001c78:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001c7c:	5499      	strb	r1, [r3, r2]
            chunk[chunk_idx++] = pixel & 0xFF;         // Low byte
 8001c7e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	f8a7 220e 	strh.w	r2, [r7, #526]	; 0x20e
 8001c88:	461a      	mov	r2, r3
 8001c8a:	f8b7 3202 	ldrh.w	r3, [r7, #514]	; 0x202
 8001c8e:	b2d9      	uxtb	r1, r3
 8001c90:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001c94:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001c98:	5499      	strb	r1, [r3, r2]
            
            // When chunk is full, send it
            if(chunk_idx >= 512) {
 8001c9a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001c9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ca2:	d30a      	bcc.n	8001cba <SendFrameToPC+0xba>
                HAL_UART_Transmit(&huart1, chunk, 512, 1000);
 8001ca4:	4639      	mov	r1, r7
 8001ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001caa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cae:	4817      	ldr	r0, [pc, #92]	; (8001d0c <SendFrameToPC+0x10c>)
 8001cb0:	f002 fea1 	bl	80049f6 <HAL_UART_Transmit>
                chunk_idx = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
        for(int j = 0; j < 320; j++) {
 8001cba:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8001cc4:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001cc8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001ccc:	dba7      	blt.n	8001c1e <SendFrameToPC+0x1e>
    for(int i = 0; i < 240; i++) {
 8001cce:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8001cd8:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001cdc:	2bef      	cmp	r3, #239	; 0xef
 8001cde:	dd9a      	ble.n	8001c16 <SendFrameToPC+0x16>
            }
        }
    }
    
    // Send remaining data if any
    if(chunk_idx > 0) {
 8001ce0:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d007      	beq.n	8001cf8 <SendFrameToPC+0xf8>
        HAL_UART_Transmit(&huart1, chunk, chunk_idx, 1000);
 8001ce8:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8001cec:	4639      	mov	r1, r7
 8001cee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cf2:	4806      	ldr	r0, [pc, #24]	; (8001d0c <SendFrameToPC+0x10c>)
 8001cf4:	f002 fe7f 	bl	80049f6 <HAL_UART_Transmit>
    }
}
 8001cf8:	bf00      	nop
 8001cfa:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40011000 	.word	0x40011000
 8001d08:	40010c00 	.word	0x40010c00
 8001d0c:	20000214 	.word	0x20000214

08001d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d22:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <HAL_MspInit+0x5c>)
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	4a14      	ldr	r2, [pc, #80]	; (8001d78 <HAL_MspInit+0x5c>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6193      	str	r3, [r2, #24]
 8001d2e:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <HAL_MspInit+0x5c>)
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d3a:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <HAL_MspInit+0x5c>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	; (8001d78 <HAL_MspInit+0x5c>)
 8001d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d44:	61d3      	str	r3, [r2, #28]
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <HAL_MspInit+0x5c>)
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d52:	4b0a      	ldr	r3, [pc, #40]	; (8001d7c <HAL_MspInit+0x60>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	4a04      	ldr	r2, [pc, #16]	; (8001d7c <HAL_MspInit+0x60>)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40010000 	.word	0x40010000

08001d80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0310 	add.w	r3, r7, #16
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a1b      	ldr	r2, [pc, #108]	; (8001e08 <HAL_SPI_MspInit+0x88>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d12f      	bne.n	8001e00 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001da0:	4b1a      	ldr	r3, [pc, #104]	; (8001e0c <HAL_SPI_MspInit+0x8c>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	4a19      	ldr	r2, [pc, #100]	; (8001e0c <HAL_SPI_MspInit+0x8c>)
 8001da6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001daa:	6193      	str	r3, [r2, #24]
 8001dac:	4b17      	ldr	r3, [pc, #92]	; (8001e0c <HAL_SPI_MspInit+0x8c>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db8:	4b14      	ldr	r3, [pc, #80]	; (8001e0c <HAL_SPI_MspInit+0x8c>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4a13      	ldr	r2, [pc, #76]	; (8001e0c <HAL_SPI_MspInit+0x8c>)
 8001dbe:	f043 0304 	orr.w	r3, r3, #4
 8001dc2:	6193      	str	r3, [r2, #24]
 8001dc4:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_SPI_MspInit+0x8c>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001dd0:	23a0      	movs	r3, #160	; 0xa0
 8001dd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ddc:	f107 0310 	add.w	r3, r7, #16
 8001de0:	4619      	mov	r1, r3
 8001de2:	480b      	ldr	r0, [pc, #44]	; (8001e10 <HAL_SPI_MspInit+0x90>)
 8001de4:	f000 fc02 	bl	80025ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001de8:	2340      	movs	r3, #64	; 0x40
 8001dea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df4:	f107 0310 	add.w	r3, r7, #16
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4805      	ldr	r0, [pc, #20]	; (8001e10 <HAL_SPI_MspInit+0x90>)
 8001dfc:	f000 fbf6 	bl	80025ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40013000 	.word	0x40013000
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40010800 	.word	0x40010800

08001e14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <HAL_TIM_Base_MspInit+0x58>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d10c      	bne.n	8001e40 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e26:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <HAL_TIM_Base_MspInit+0x5c>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a11      	ldr	r2, [pc, #68]	; (8001e70 <HAL_TIM_Base_MspInit+0x5c>)
 8001e2c:	f043 0302 	orr.w	r3, r3, #2
 8001e30:	61d3      	str	r3, [r2, #28]
 8001e32:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <HAL_TIM_Base_MspInit+0x5c>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e3e:	e010      	b.n	8001e62 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <HAL_TIM_Base_MspInit+0x60>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d10b      	bne.n	8001e62 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <HAL_TIM_Base_MspInit+0x5c>)
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	4a08      	ldr	r2, [pc, #32]	; (8001e70 <HAL_TIM_Base_MspInit+0x5c>)
 8001e50:	f043 0304 	orr.w	r3, r3, #4
 8001e54:	61d3      	str	r3, [r2, #28]
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_TIM_Base_MspInit+0x5c>)
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	f003 0304 	and.w	r3, r3, #4
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
}
 8001e62:	bf00      	nop
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr
 8001e6c:	40000400 	.word	0x40000400
 8001e70:	40021000 	.word	0x40021000
 8001e74:	40000800 	.word	0x40000800

08001e78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0310 	add.w	r3, r7, #16
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a0f      	ldr	r2, [pc, #60]	; (8001ed0 <HAL_TIM_MspPostInit+0x58>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d117      	bne.n	8001ec8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e98:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <HAL_TIM_MspPostInit+0x5c>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	4a0d      	ldr	r2, [pc, #52]	; (8001ed4 <HAL_TIM_MspPostInit+0x5c>)
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	6193      	str	r3, [r2, #24]
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <HAL_TIM_MspPostInit+0x5c>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	f003 0308 	and.w	r3, r3, #8
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001eb0:	2340      	movs	r3, #64	; 0x40
 8001eb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebc:	f107 0310 	add.w	r3, r7, #16
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4805      	ldr	r0, [pc, #20]	; (8001ed8 <HAL_TIM_MspPostInit+0x60>)
 8001ec4:	f000 fb92 	bl	80025ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ec8:	bf00      	nop
 8001eca:	3720      	adds	r7, #32
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40000800 	.word	0x40000800
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40010c00 	.word	0x40010c00

08001edc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	f107 0310 	add.w	r3, r7, #16
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a1c      	ldr	r2, [pc, #112]	; (8001f68 <HAL_UART_MspInit+0x8c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d131      	bne.n	8001f60 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001efc:	4b1b      	ldr	r3, [pc, #108]	; (8001f6c <HAL_UART_MspInit+0x90>)
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	4a1a      	ldr	r2, [pc, #104]	; (8001f6c <HAL_UART_MspInit+0x90>)
 8001f02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f06:	6193      	str	r3, [r2, #24]
 8001f08:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_UART_MspInit+0x90>)
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <HAL_UART_MspInit+0x90>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	4a14      	ldr	r2, [pc, #80]	; (8001f6c <HAL_UART_MspInit+0x90>)
 8001f1a:	f043 0304 	orr.w	r3, r3, #4
 8001f1e:	6193      	str	r3, [r2, #24]
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <HAL_UART_MspInit+0x90>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f32:	2302      	movs	r3, #2
 8001f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 0310 	add.w	r3, r7, #16
 8001f3e:	4619      	mov	r1, r3
 8001f40:	480b      	ldr	r0, [pc, #44]	; (8001f70 <HAL_UART_MspInit+0x94>)
 8001f42:	f000 fb53 	bl	80025ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f54:	f107 0310 	add.w	r3, r7, #16
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <HAL_UART_MspInit+0x94>)
 8001f5c:	f000 fb46 	bl	80025ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f60:	bf00      	nop
 8001f62:	3720      	adds	r7, #32
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40013800 	.word	0x40013800
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40010800 	.word	0x40010800

08001f74 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001f7a:	f107 0308 	add.w	r3, r7, #8
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	609a      	str	r2, [r3, #8]
 8001f86:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001f88:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_FSMC_MspInit+0x78>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d129      	bne.n	8001fe4 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001f90:	4b16      	ldr	r3, [pc, #88]	; (8001fec <HAL_FSMC_MspInit+0x78>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001f96:	4b16      	ldr	r3, [pc, #88]	; (8001ff0 <HAL_FSMC_MspInit+0x7c>)
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	4a15      	ldr	r2, [pc, #84]	; (8001ff0 <HAL_FSMC_MspInit+0x7c>)
 8001f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fa0:	6153      	str	r3, [r2, #20]
 8001fa2:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <HAL_FSMC_MspInit+0x7c>)
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001faa:	607b      	str	r3, [r7, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001fae:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001fb2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fbc:	f107 0308 	add.w	r3, r7, #8
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	480c      	ldr	r0, [pc, #48]	; (8001ff4 <HAL_FSMC_MspInit+0x80>)
 8001fc4:	f000 fb12 	bl	80025ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001fc8:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001fcc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd6:	f107 0308 	add.w	r3, r7, #8
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4806      	ldr	r0, [pc, #24]	; (8001ff8 <HAL_FSMC_MspInit+0x84>)
 8001fde:	f000 fb05 	bl	80025ec <HAL_GPIO_Init>
 8001fe2:	e000      	b.n	8001fe6 <HAL_FSMC_MspInit+0x72>
    return;
 8001fe4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	200002ac 	.word	0x200002ac
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40011800 	.word	0x40011800
 8001ff8:	40011400 	.word	0x40011400

08001ffc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002004:	f7ff ffb6 	bl	8001f74 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr

0800201c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002020:	e7fe      	b.n	8002020 <HardFault_Handler+0x4>

08002022 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002022:	b480      	push	{r7}
 8002024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002026:	e7fe      	b.n	8002026 <MemManage_Handler+0x4>

08002028 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800202c:	e7fe      	b.n	800202c <BusFault_Handler+0x4>

0800202e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002032:	e7fe      	b.n	8002032 <UsageFault_Handler+0x4>

08002034 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205c:	f000 f97c 	bl	8002358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}

08002064 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_3) != RESET)
 8002068:	4b17      	ldr	r3, [pc, #92]	; (80020c8 <EXTI3_IRQHandler+0x64>)
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d023      	beq.n	80020bc <EXTI3_IRQHandler+0x58>
  {
		if( Ov7725_vsync == 0 )
 8002074:	4b15      	ldr	r3, [pc, #84]	; (80020cc <EXTI3_IRQHandler+0x68>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10f      	bne.n	800209c <EXTI3_IRQHandler+0x38>
    {
				FIFO_WRST_L(); 	                      
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <EXTI3_IRQHandler+0x6c>)
 800207e:	2210      	movs	r2, #16
 8002080:	615a      	str	r2, [r3, #20]
        FIFO_WE_H();	                      
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <EXTI3_IRQHandler+0x70>)
 8002084:	2208      	movs	r2, #8
 8002086:	611a      	str	r2, [r3, #16]
            
        Ov7725_vsync = 1;	   	
 8002088:	4b10      	ldr	r3, [pc, #64]	; (80020cc <EXTI3_IRQHandler+0x68>)
 800208a:	2201      	movs	r2, #1
 800208c:	701a      	strb	r2, [r3, #0]
        FIFO_WE_H();                         
 800208e:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <EXTI3_IRQHandler+0x70>)
 8002090:	2208      	movs	r2, #8
 8002092:	611a      	str	r2, [r3, #16]
        FIFO_WRST_H();                     
 8002094:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <EXTI3_IRQHandler+0x6c>)
 8002096:	2210      	movs	r2, #16
 8002098:	611a      	str	r2, [r3, #16]
 800209a:	e009      	b.n	80020b0 <EXTI3_IRQHandler+0x4c>
    }
    else if( Ov7725_vsync == 1 )
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <EXTI3_IRQHandler+0x68>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d105      	bne.n	80020b0 <EXTI3_IRQHandler+0x4c>
    {
        FIFO_WE_L();                       
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <EXTI3_IRQHandler+0x70>)
 80020a6:	2208      	movs	r2, #8
 80020a8:	615a      	str	r2, [r3, #20]
        Ov7725_vsync = 2;
 80020aa:	4b08      	ldr	r3, [pc, #32]	; (80020cc <EXTI3_IRQHandler+0x68>)
 80020ac:	2202      	movs	r2, #2
 80020ae:	701a      	strb	r2, [r3, #0]
    }        
				
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 80020b0:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <EXTI3_IRQHandler+0x64>)
 80020b2:	2208      	movs	r2, #8
 80020b4:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_3);
 80020b6:	2008      	movs	r0, #8
 80020b8:	f000 fc78 	bl	80029ac <HAL_GPIO_EXTI_Callback>
  }

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80020bc:	2008      	movs	r0, #8
 80020be:	f000 fc5d 	bl	800297c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40010400 	.word	0x40010400
 80020cc:	200002a8 	.word	0x200002a8
 80020d0:	40011000 	.word	0x40011000
 80020d4:	40011400 	.word	0x40011400

080020d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
 80020e8:	e00a      	b.n	8002100 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020ea:	f3af 8000 	nop.w
 80020ee:	4601      	mov	r1, r0
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	60ba      	str	r2, [r7, #8]
 80020f6:	b2ca      	uxtb	r2, r1
 80020f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	3301      	adds	r3, #1
 80020fe:	617b      	str	r3, [r7, #20]
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	429a      	cmp	r2, r3
 8002106:	dbf0      	blt.n	80020ea <_read+0x12>
	}

return len;
 8002108:	687b      	ldr	r3, [r7, #4]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	e009      	b.n	8002138 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	1c5a      	adds	r2, r3, #1
 8002128:	60ba      	str	r2, [r7, #8]
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	3301      	adds	r3, #1
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	429a      	cmp	r2, r3
 800213e:	dbf1      	blt.n	8002124 <_write+0x12>
	}
	return len;
 8002140:	687b      	ldr	r3, [r7, #4]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <_close>:

int _close(int file)
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
	return -1;
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002170:	605a      	str	r2, [r3, #4]
	return 0;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr

0800217e <_isatty>:

int _isatty(int file)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
	return 1;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr

08002192 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002192:	b480      	push	{r7}
 8002194:	b085      	sub	sp, #20
 8002196:	af00      	add	r7, sp, #0
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	607a      	str	r2, [r7, #4]
	return 0;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
	...

080021ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b4:	4a14      	ldr	r2, [pc, #80]	; (8002208 <_sbrk+0x5c>)
 80021b6:	4b15      	ldr	r3, [pc, #84]	; (800220c <_sbrk+0x60>)
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c0:	4b13      	ldr	r3, [pc, #76]	; (8002210 <_sbrk+0x64>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d102      	bne.n	80021ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c8:	4b11      	ldr	r3, [pc, #68]	; (8002210 <_sbrk+0x64>)
 80021ca:	4a12      	ldr	r2, [pc, #72]	; (8002214 <_sbrk+0x68>)
 80021cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ce:	4b10      	ldr	r3, [pc, #64]	; (8002210 <_sbrk+0x64>)
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4413      	add	r3, r2
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d207      	bcs.n	80021ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021dc:	f002 ff98 	bl	8005110 <__errno>
 80021e0:	4603      	mov	r3, r0
 80021e2:	220c      	movs	r2, #12
 80021e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ea:	e009      	b.n	8002200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021ec:	4b08      	ldr	r3, [pc, #32]	; (8002210 <_sbrk+0x64>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f2:	4b07      	ldr	r3, [pc, #28]	; (8002210 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	4a05      	ldr	r2, [pc, #20]	; (8002210 <_sbrk+0x64>)
 80021fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021fe:	68fb      	ldr	r3, [r7, #12]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20010000 	.word	0x20010000
 800220c:	00000400 	.word	0x00000400
 8002210:	200002b0 	.word	0x200002b0
 8002214:	200002c8 	.word	0x200002c8

08002218 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800221c:	4b15      	ldr	r3, [pc, #84]	; (8002274 <SystemInit+0x5c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <SystemInit+0x5c>)
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <SystemInit+0x5c>)
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	4911      	ldr	r1, [pc, #68]	; (8002274 <SystemInit+0x5c>)
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <SystemInit+0x60>)
 8002230:	4013      	ands	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <SystemInit+0x5c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0e      	ldr	r2, [pc, #56]	; (8002274 <SystemInit+0x5c>)
 800223a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800223e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002242:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <SystemInit+0x5c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <SystemInit+0x5c>)
 800224a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800224e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <SystemInit+0x5c>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <SystemInit+0x5c>)
 8002256:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800225a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <SystemInit+0x5c>)
 800225e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002262:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <SystemInit+0x64>)
 8002266:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800226a:	609a      	str	r2, [r3, #8]
#endif 
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	40021000 	.word	0x40021000
 8002278:	f8ff0000 	.word	0xf8ff0000
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002280:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002282:	e003      	b.n	800228c <LoopCopyDataInit>

08002284 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002286:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002288:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800228a:	3104      	adds	r1, #4

0800228c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800228c:	480a      	ldr	r0, [pc, #40]	; (80022b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800228e:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002290:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002292:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002294:	d3f6      	bcc.n	8002284 <CopyDataInit>
  ldr r2, =_sbss
 8002296:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002298:	e002      	b.n	80022a0 <LoopFillZerobss>

0800229a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800229a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800229c:	f842 3b04 	str.w	r3, [r2], #4

080022a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80022a0:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80022a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80022a4:	d3f9      	bcc.n	800229a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022a6:	f7ff ffb7 	bl	8002218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022aa:	f002 ff37 	bl	800511c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022ae:	f7fe ff8d 	bl	80011cc <main>
  bx lr
 80022b2:	4770      	bx	lr
  ldr r3, =_sidata
 80022b4:	08006dc4 	.word	0x08006dc4
  ldr r0, =_sdata
 80022b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80022bc:	20000120 	.word	0x20000120
  ldr r2, =_sbss
 80022c0:	20000120 	.word	0x20000120
  ldr r3, = _ebss
 80022c4:	200002c8 	.word	0x200002c8

080022c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022c8:	e7fe      	b.n	80022c8 <ADC1_2_IRQHandler>
	...

080022cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022d0:	4b08      	ldr	r3, [pc, #32]	; (80022f4 <HAL_Init+0x28>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a07      	ldr	r2, [pc, #28]	; (80022f4 <HAL_Init+0x28>)
 80022d6:	f043 0310 	orr.w	r3, r3, #16
 80022da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022dc:	2003      	movs	r0, #3
 80022de:	f000 f943 	bl	8002568 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f000 f808 	bl	80022f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e8:	f7ff fd18 	bl	8001d1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40022000 	.word	0x40022000

080022f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002300:	4b12      	ldr	r3, [pc, #72]	; (800234c <HAL_InitTick+0x54>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	4b12      	ldr	r3, [pc, #72]	; (8002350 <HAL_InitTick+0x58>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	4619      	mov	r1, r3
 800230a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800230e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002312:	fbb2 f3f3 	udiv	r3, r2, r3
 8002316:	4618      	mov	r0, r3
 8002318:	f000 f95b 	bl	80025d2 <HAL_SYSTICK_Config>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e00e      	b.n	8002344 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b0f      	cmp	r3, #15
 800232a:	d80a      	bhi.n	8002342 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800232c:	2200      	movs	r2, #0
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	f04f 30ff 	mov.w	r0, #4294967295
 8002334:	f000 f923 	bl	800257e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002338:	4a06      	ldr	r2, [pc, #24]	; (8002354 <HAL_InitTick+0x5c>)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	e000      	b.n	8002344 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	200000b0 	.word	0x200000b0
 8002350:	200000b8 	.word	0x200000b8
 8002354:	200000b4 	.word	0x200000b4

08002358 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <HAL_IncTick+0x1c>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	461a      	mov	r2, r3
 8002362:	4b05      	ldr	r3, [pc, #20]	; (8002378 <HAL_IncTick+0x20>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4413      	add	r3, r2
 8002368:	4a03      	ldr	r2, [pc, #12]	; (8002378 <HAL_IncTick+0x20>)
 800236a:	6013      	str	r3, [r2, #0]
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr
 8002374:	200000b8 	.word	0x200000b8
 8002378:	200002b4 	.word	0x200002b4

0800237c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return uwTick;
 8002380:	4b02      	ldr	r3, [pc, #8]	; (800238c <HAL_GetTick+0x10>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	200002b4 	.word	0x200002b4

08002390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002398:	f7ff fff0 	bl	800237c <HAL_GetTick>
 800239c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a8:	d005      	beq.n	80023b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023aa:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <HAL_Delay+0x44>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4413      	add	r3, r2
 80023b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023b6:	bf00      	nop
 80023b8:	f7ff ffe0 	bl	800237c <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d8f7      	bhi.n	80023b8 <HAL_Delay+0x28>
  {
  }
}
 80023c8:	bf00      	nop
 80023ca:	bf00      	nop
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200000b8 	.word	0x200000b8

080023d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e8:	4b0c      	ldr	r3, [pc, #48]	; (800241c <NVIC_SetPriorityGrouping+0x44>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f4:	4013      	ands	r3, r2
 80023f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002400:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002404:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800240a:	4a04      	ldr	r2, [pc, #16]	; (800241c <NVIC_SetPriorityGrouping+0x44>)
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	60d3      	str	r3, [r2, #12]
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002424:	4b04      	ldr	r3, [pc, #16]	; (8002438 <NVIC_GetPriorityGrouping+0x18>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	0a1b      	lsrs	r3, r3, #8
 800242a:	f003 0307 	and.w	r3, r3, #7
}
 800242e:	4618      	mov	r0, r3
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	e000ed00 	.word	0xe000ed00

0800243c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	f003 021f 	and.w	r2, r3, #31
 800244c:	4906      	ldr	r1, [pc, #24]	; (8002468 <NVIC_EnableIRQ+0x2c>)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	2001      	movs	r0, #1
 8002456:	fa00 f202 	lsl.w	r2, r0, r2
 800245a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	e000e100 	.word	0xe000e100

0800246c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	6039      	str	r1, [r7, #0]
 8002476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247c:	2b00      	cmp	r3, #0
 800247e:	da0b      	bge.n	8002498 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	b2da      	uxtb	r2, r3
 8002484:	490c      	ldr	r1, [pc, #48]	; (80024b8 <NVIC_SetPriority+0x4c>)
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	3b04      	subs	r3, #4
 800248e:	0112      	lsls	r2, r2, #4
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	440b      	add	r3, r1
 8002494:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002496:	e009      	b.n	80024ac <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	4907      	ldr	r1, [pc, #28]	; (80024bc <NVIC_SetPriority+0x50>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	0112      	lsls	r2, r2, #4
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	e000ed00 	.word	0xe000ed00
 80024bc:	e000e100 	.word	0xe000e100

080024c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b089      	sub	sp, #36	; 0x24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f003 0307 	and.w	r3, r3, #7
 80024d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	f1c3 0307 	rsb	r3, r3, #7
 80024da:	2b04      	cmp	r3, #4
 80024dc:	bf28      	it	cs
 80024de:	2304      	movcs	r3, #4
 80024e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	3304      	adds	r3, #4
 80024e6:	2b06      	cmp	r3, #6
 80024e8:	d902      	bls.n	80024f0 <NVIC_EncodePriority+0x30>
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3b03      	subs	r3, #3
 80024ee:	e000      	b.n	80024f2 <NVIC_EncodePriority+0x32>
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f4:	f04f 32ff 	mov.w	r2, #4294967295
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	43da      	mvns	r2, r3
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	401a      	ands	r2, r3
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002508:	f04f 31ff 	mov.w	r1, #4294967295
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	fa01 f303 	lsl.w	r3, r1, r3
 8002512:	43d9      	mvns	r1, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002518:	4313      	orrs	r3, r2
         );
}
 800251a:	4618      	mov	r0, r3
 800251c:	3724      	adds	r7, #36	; 0x24
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3b01      	subs	r3, #1
 8002530:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002534:	d301      	bcc.n	800253a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002536:	2301      	movs	r3, #1
 8002538:	e00f      	b.n	800255a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800253a:	4a0a      	ldr	r2, [pc, #40]	; (8002564 <SysTick_Config+0x40>)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3b01      	subs	r3, #1
 8002540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002542:	210f      	movs	r1, #15
 8002544:	f04f 30ff 	mov.w	r0, #4294967295
 8002548:	f7ff ff90 	bl	800246c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800254c:	4b05      	ldr	r3, [pc, #20]	; (8002564 <SysTick_Config+0x40>)
 800254e:	2200      	movs	r2, #0
 8002550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002552:	4b04      	ldr	r3, [pc, #16]	; (8002564 <SysTick_Config+0x40>)
 8002554:	2207      	movs	r2, #7
 8002556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	e000e010 	.word	0xe000e010

08002568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff ff31 	bl	80023d8 <NVIC_SetPriorityGrouping>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800257e:	b580      	push	{r7, lr}
 8002580:	b086      	sub	sp, #24
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607a      	str	r2, [r7, #4]
 800258a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002590:	f7ff ff46 	bl	8002420 <NVIC_GetPriorityGrouping>
 8002594:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	68b9      	ldr	r1, [r7, #8]
 800259a:	6978      	ldr	r0, [r7, #20]
 800259c:	f7ff ff90 	bl	80024c0 <NVIC_EncodePriority>
 80025a0:	4602      	mov	r2, r0
 80025a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff ff5f 	bl	800246c <NVIC_SetPriority>
}
 80025ae:	bf00      	nop
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b082      	sub	sp, #8
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	4603      	mov	r3, r0
 80025be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff ff39 	bl	800243c <NVIC_EnableIRQ>
}
 80025ca:	bf00      	nop
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b082      	sub	sp, #8
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7ff ffa2 	bl	8002524 <SysTick_Config>
 80025e0:	4603      	mov	r3, r0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b08b      	sub	sp, #44	; 0x2c
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8002602:	2300      	movs	r3, #0
 8002604:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8002606:	2300      	movs	r3, #0
 8002608:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800260a:	2300      	movs	r3, #0
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
 800260e:	e179      	b.n	8002904 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8002610:	2201      	movs	r2, #1
 8002612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	69fa      	ldr	r2, [r7, #28]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	429a      	cmp	r2, r3
 800262a:	f040 8168 	bne.w	80028fe <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	4a96      	ldr	r2, [pc, #600]	; (800288c <HAL_GPIO_Init+0x2a0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d05e      	beq.n	80026f6 <HAL_GPIO_Init+0x10a>
 8002638:	4a94      	ldr	r2, [pc, #592]	; (800288c <HAL_GPIO_Init+0x2a0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d875      	bhi.n	800272a <HAL_GPIO_Init+0x13e>
 800263e:	4a94      	ldr	r2, [pc, #592]	; (8002890 <HAL_GPIO_Init+0x2a4>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d058      	beq.n	80026f6 <HAL_GPIO_Init+0x10a>
 8002644:	4a92      	ldr	r2, [pc, #584]	; (8002890 <HAL_GPIO_Init+0x2a4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d86f      	bhi.n	800272a <HAL_GPIO_Init+0x13e>
 800264a:	4a92      	ldr	r2, [pc, #584]	; (8002894 <HAL_GPIO_Init+0x2a8>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d052      	beq.n	80026f6 <HAL_GPIO_Init+0x10a>
 8002650:	4a90      	ldr	r2, [pc, #576]	; (8002894 <HAL_GPIO_Init+0x2a8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d869      	bhi.n	800272a <HAL_GPIO_Init+0x13e>
 8002656:	4a90      	ldr	r2, [pc, #576]	; (8002898 <HAL_GPIO_Init+0x2ac>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d04c      	beq.n	80026f6 <HAL_GPIO_Init+0x10a>
 800265c:	4a8e      	ldr	r2, [pc, #568]	; (8002898 <HAL_GPIO_Init+0x2ac>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d863      	bhi.n	800272a <HAL_GPIO_Init+0x13e>
 8002662:	4a8e      	ldr	r2, [pc, #568]	; (800289c <HAL_GPIO_Init+0x2b0>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d046      	beq.n	80026f6 <HAL_GPIO_Init+0x10a>
 8002668:	4a8c      	ldr	r2, [pc, #560]	; (800289c <HAL_GPIO_Init+0x2b0>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d85d      	bhi.n	800272a <HAL_GPIO_Init+0x13e>
 800266e:	2b12      	cmp	r3, #18
 8002670:	d82a      	bhi.n	80026c8 <HAL_GPIO_Init+0xdc>
 8002672:	2b12      	cmp	r3, #18
 8002674:	d859      	bhi.n	800272a <HAL_GPIO_Init+0x13e>
 8002676:	a201      	add	r2, pc, #4	; (adr r2, 800267c <HAL_GPIO_Init+0x90>)
 8002678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800267c:	080026f7 	.word	0x080026f7
 8002680:	080026d1 	.word	0x080026d1
 8002684:	080026e3 	.word	0x080026e3
 8002688:	08002725 	.word	0x08002725
 800268c:	0800272b 	.word	0x0800272b
 8002690:	0800272b 	.word	0x0800272b
 8002694:	0800272b 	.word	0x0800272b
 8002698:	0800272b 	.word	0x0800272b
 800269c:	0800272b 	.word	0x0800272b
 80026a0:	0800272b 	.word	0x0800272b
 80026a4:	0800272b 	.word	0x0800272b
 80026a8:	0800272b 	.word	0x0800272b
 80026ac:	0800272b 	.word	0x0800272b
 80026b0:	0800272b 	.word	0x0800272b
 80026b4:	0800272b 	.word	0x0800272b
 80026b8:	0800272b 	.word	0x0800272b
 80026bc:	0800272b 	.word	0x0800272b
 80026c0:	080026d9 	.word	0x080026d9
 80026c4:	080026ed 	.word	0x080026ed
 80026c8:	4a75      	ldr	r2, [pc, #468]	; (80028a0 <HAL_GPIO_Init+0x2b4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d013      	beq.n	80026f6 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026ce:	e02c      	b.n	800272a <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	623b      	str	r3, [r7, #32]
          break;
 80026d6:	e029      	b.n	800272c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	3304      	adds	r3, #4
 80026de:	623b      	str	r3, [r7, #32]
          break;
 80026e0:	e024      	b.n	800272c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	3308      	adds	r3, #8
 80026e8:	623b      	str	r3, [r7, #32]
          break;
 80026ea:	e01f      	b.n	800272c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	330c      	adds	r3, #12
 80026f2:	623b      	str	r3, [r7, #32]
          break;
 80026f4:	e01a      	b.n	800272c <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d102      	bne.n	8002704 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026fe:	2304      	movs	r3, #4
 8002700:	623b      	str	r3, [r7, #32]
          break;
 8002702:	e013      	b.n	800272c <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d105      	bne.n	8002718 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800270c:	2308      	movs	r3, #8
 800270e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69fa      	ldr	r2, [r7, #28]
 8002714:	611a      	str	r2, [r3, #16]
          break;
 8002716:	e009      	b.n	800272c <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002718:	2308      	movs	r3, #8
 800271a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	69fa      	ldr	r2, [r7, #28]
 8002720:	615a      	str	r2, [r3, #20]
          break;
 8002722:	e003      	b.n	800272c <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002724:	2300      	movs	r3, #0
 8002726:	623b      	str	r3, [r7, #32]
          break;
 8002728:	e000      	b.n	800272c <HAL_GPIO_Init+0x140>
          break;
 800272a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	2bff      	cmp	r3, #255	; 0xff
 8002730:	d801      	bhi.n	8002736 <HAL_GPIO_Init+0x14a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	e001      	b.n	800273a <HAL_GPIO_Init+0x14e>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	3304      	adds	r3, #4
 800273a:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	2bff      	cmp	r3, #255	; 0xff
 8002740:	d802      	bhi.n	8002748 <HAL_GPIO_Init+0x15c>
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	e002      	b.n	800274e <HAL_GPIO_Init+0x162>
 8002748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274a:	3b08      	subs	r3, #8
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	210f      	movs	r1, #15
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	fa01 f303 	lsl.w	r3, r1, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	401a      	ands	r2, r3
 8002760:	6a39      	ldr	r1, [r7, #32]
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	431a      	orrs	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 80c1 	beq.w	80028fe <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800277c:	4b49      	ldr	r3, [pc, #292]	; (80028a4 <HAL_GPIO_Init+0x2b8>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	4a48      	ldr	r2, [pc, #288]	; (80028a4 <HAL_GPIO_Init+0x2b8>)
 8002782:	f043 0301 	orr.w	r3, r3, #1
 8002786:	6193      	str	r3, [r2, #24]
 8002788:	4b46      	ldr	r3, [pc, #280]	; (80028a4 <HAL_GPIO_Init+0x2b8>)
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8002794:	4a44      	ldr	r2, [pc, #272]	; (80028a8 <HAL_GPIO_Init+0x2bc>)
 8002796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002798:	089b      	lsrs	r3, r3, #2
 800279a:	3302      	adds	r3, #2
 800279c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	f003 0303 	and.w	r3, r3, #3
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	220f      	movs	r2, #15
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	4013      	ands	r3, r2
 80027b6:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a3c      	ldr	r2, [pc, #240]	; (80028ac <HAL_GPIO_Init+0x2c0>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d01f      	beq.n	8002800 <HAL_GPIO_Init+0x214>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a3b      	ldr	r2, [pc, #236]	; (80028b0 <HAL_GPIO_Init+0x2c4>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d019      	beq.n	80027fc <HAL_GPIO_Init+0x210>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a3a      	ldr	r2, [pc, #232]	; (80028b4 <HAL_GPIO_Init+0x2c8>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d013      	beq.n	80027f8 <HAL_GPIO_Init+0x20c>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a39      	ldr	r2, [pc, #228]	; (80028b8 <HAL_GPIO_Init+0x2cc>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d00d      	beq.n	80027f4 <HAL_GPIO_Init+0x208>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a38      	ldr	r2, [pc, #224]	; (80028bc <HAL_GPIO_Init+0x2d0>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d007      	beq.n	80027f0 <HAL_GPIO_Init+0x204>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a37      	ldr	r2, [pc, #220]	; (80028c0 <HAL_GPIO_Init+0x2d4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d101      	bne.n	80027ec <HAL_GPIO_Init+0x200>
 80027e8:	2305      	movs	r3, #5
 80027ea:	e00a      	b.n	8002802 <HAL_GPIO_Init+0x216>
 80027ec:	2306      	movs	r3, #6
 80027ee:	e008      	b.n	8002802 <HAL_GPIO_Init+0x216>
 80027f0:	2304      	movs	r3, #4
 80027f2:	e006      	b.n	8002802 <HAL_GPIO_Init+0x216>
 80027f4:	2303      	movs	r3, #3
 80027f6:	e004      	b.n	8002802 <HAL_GPIO_Init+0x216>
 80027f8:	2302      	movs	r3, #2
 80027fa:	e002      	b.n	8002802 <HAL_GPIO_Init+0x216>
 80027fc:	2301      	movs	r3, #1
 80027fe:	e000      	b.n	8002802 <HAL_GPIO_Init+0x216>
 8002800:	2300      	movs	r3, #0
 8002802:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002804:	f002 0203 	and.w	r2, r2, #3
 8002808:	0092      	lsls	r2, r2, #2
 800280a:	4093      	lsls	r3, r2
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	4313      	orrs	r3, r2
 8002810:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8002812:	4925      	ldr	r1, [pc, #148]	; (80028a8 <HAL_GPIO_Init+0x2bc>)
 8002814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002816:	089b      	lsrs	r3, r3, #2
 8002818:	3302      	adds	r3, #2
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d006      	beq.n	800283a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800282c:	4b25      	ldr	r3, [pc, #148]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	4924      	ldr	r1, [pc, #144]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
 8002838:	e006      	b.n	8002848 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800283a:	4b22      	ldr	r3, [pc, #136]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	43db      	mvns	r3, r3
 8002842:	4920      	ldr	r1, [pc, #128]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 8002844:	4013      	ands	r3, r2
 8002846:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d006      	beq.n	8002862 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002854:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	491a      	ldr	r1, [pc, #104]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	604b      	str	r3, [r1, #4]
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002862:	4b18      	ldr	r3, [pc, #96]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	43db      	mvns	r3, r3
 800286a:	4916      	ldr	r1, [pc, #88]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 800286c:	4013      	ands	r3, r2
 800286e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d025      	beq.n	80028c8 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800287c:	4b11      	ldr	r3, [pc, #68]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	4910      	ldr	r1, [pc, #64]	; (80028c4 <HAL_GPIO_Init+0x2d8>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	608b      	str	r3, [r1, #8]
 8002888:	e025      	b.n	80028d6 <HAL_GPIO_Init+0x2ea>
 800288a:	bf00      	nop
 800288c:	10320000 	.word	0x10320000
 8002890:	10310000 	.word	0x10310000
 8002894:	10220000 	.word	0x10220000
 8002898:	10210000 	.word	0x10210000
 800289c:	10120000 	.word	0x10120000
 80028a0:	10110000 	.word	0x10110000
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40010000 	.word	0x40010000
 80028ac:	40010800 	.word	0x40010800
 80028b0:	40010c00 	.word	0x40010c00
 80028b4:	40011000 	.word	0x40011000
 80028b8:	40011400 	.word	0x40011400
 80028bc:	40011800 	.word	0x40011800
 80028c0:	40011c00 	.word	0x40011c00
 80028c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028c8:	4b13      	ldr	r3, [pc, #76]	; (8002918 <HAL_GPIO_Init+0x32c>)
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	4911      	ldr	r1, [pc, #68]	; (8002918 <HAL_GPIO_Init+0x32c>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d006      	beq.n	80028f0 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028e2:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_GPIO_Init+0x32c>)
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	490c      	ldr	r1, [pc, #48]	; (8002918 <HAL_GPIO_Init+0x32c>)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60cb      	str	r3, [r1, #12]
 80028ee:	e006      	b.n	80028fe <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028f0:	4b09      	ldr	r3, [pc, #36]	; (8002918 <HAL_GPIO_Init+0x32c>)
 80028f2:	68da      	ldr	r2, [r3, #12]
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	43db      	mvns	r3, r3
 80028f8:	4907      	ldr	r1, [pc, #28]	; (8002918 <HAL_GPIO_Init+0x32c>)
 80028fa:	4013      	ands	r3, r2
 80028fc:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	3301      	adds	r3, #1
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
 8002904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002906:	2b0f      	cmp	r3, #15
 8002908:	f67f ae82 	bls.w	8002610 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800290c:	bf00      	nop
 800290e:	bf00      	nop
 8002910:	372c      	adds	r7, #44	; 0x2c
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr
 8002918:	40010400 	.word	0x40010400

0800291c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	887b      	ldrh	r3, [r7, #2]
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002934:	2301      	movs	r3, #1
 8002936:	73fb      	strb	r3, [r7, #15]
 8002938:	e001      	b.n	800293e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800293e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002940:	4618      	mov	r0, r3
 8002942:	3714      	adds	r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr

0800294a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800294a:	b480      	push	{r7}
 800294c:	b083      	sub	sp, #12
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
 8002952:	460b      	mov	r3, r1
 8002954:	807b      	strh	r3, [r7, #2]
 8002956:	4613      	mov	r3, r2
 8002958:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800295a:	787b      	ldrb	r3, [r7, #1]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002960:	887a      	ldrh	r2, [r7, #2]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002966:	e003      	b.n	8002970 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002968:	887b      	ldrh	r3, [r7, #2]
 800296a:	041a      	lsls	r2, r3, #16
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	611a      	str	r2, [r3, #16]
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
	...

0800297c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002986:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002988:	695a      	ldr	r2, [r3, #20]
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	4013      	ands	r3, r2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d006      	beq.n	80029a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002992:	4a05      	ldr	r2, [pc, #20]	; (80029a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002994:	88fb      	ldrh	r3, [r7, #6]
 8002996:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002998:	88fb      	ldrh	r3, [r7, #6]
 800299a:	4618      	mov	r0, r3
 800299c:	f000 f806 	bl	80029ac <HAL_GPIO_EXTI_Callback>
  }
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40010400 	.word	0x40010400

080029ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 8087 	beq.w	8002ae8 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80029da:	4b92      	ldr	r3, [pc, #584]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 030c 	and.w	r3, r3, #12
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d00c      	beq.n	8002a00 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029e6:	4b8f      	ldr	r3, [pc, #572]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 030c 	and.w	r3, r3, #12
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d112      	bne.n	8002a18 <HAL_RCC_OscConfig+0x58>
 80029f2:	4b8c      	ldr	r3, [pc, #560]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029fe:	d10b      	bne.n	8002a18 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a00:	4b88      	ldr	r3, [pc, #544]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d06c      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x126>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d168      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e22d      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a20:	d106      	bne.n	8002a30 <HAL_RCC_OscConfig+0x70>
 8002a22:	4b80      	ldr	r3, [pc, #512]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a7f      	ldr	r2, [pc, #508]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a2c:	6013      	str	r3, [r2, #0]
 8002a2e:	e02e      	b.n	8002a8e <HAL_RCC_OscConfig+0xce>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10c      	bne.n	8002a52 <HAL_RCC_OscConfig+0x92>
 8002a38:	4b7a      	ldr	r3, [pc, #488]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a79      	ldr	r2, [pc, #484]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	4b77      	ldr	r3, [pc, #476]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a76      	ldr	r2, [pc, #472]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	e01d      	b.n	8002a8e <HAL_RCC_OscConfig+0xce>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a5a:	d10c      	bne.n	8002a76 <HAL_RCC_OscConfig+0xb6>
 8002a5c:	4b71      	ldr	r3, [pc, #452]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a70      	ldr	r2, [pc, #448]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	4b6e      	ldr	r3, [pc, #440]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a6d      	ldr	r2, [pc, #436]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	6013      	str	r3, [r2, #0]
 8002a74:	e00b      	b.n	8002a8e <HAL_RCC_OscConfig+0xce>
 8002a76:	4b6b      	ldr	r3, [pc, #428]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a6a      	ldr	r2, [pc, #424]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	4b68      	ldr	r3, [pc, #416]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a67      	ldr	r2, [pc, #412]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002a88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a8c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d013      	beq.n	8002abe <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a96:	f7ff fc71 	bl	800237c <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a9e:	f7ff fc6d 	bl	800237c <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b64      	cmp	r3, #100	; 0x64
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e1e1      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab0:	4b5c      	ldr	r3, [pc, #368]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0f0      	beq.n	8002a9e <HAL_RCC_OscConfig+0xde>
 8002abc:	e014      	b.n	8002ae8 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002abe:	f7ff fc5d 	bl	800237c <HAL_GetTick>
 8002ac2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ac6:	f7ff fc59 	bl	800237c <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b64      	cmp	r3, #100	; 0x64
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e1cd      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ad8:	4b52      	ldr	r3, [pc, #328]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1f0      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x106>
 8002ae4:	e000      	b.n	8002ae8 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d063      	beq.n	8002bbc <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002af4:	4b4b      	ldr	r3, [pc, #300]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 030c 	and.w	r3, r3, #12
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00b      	beq.n	8002b18 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b00:	4b48      	ldr	r3, [pc, #288]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 030c 	and.w	r3, r3, #12
 8002b08:	2b08      	cmp	r3, #8
 8002b0a:	d11c      	bne.n	8002b46 <HAL_RCC_OscConfig+0x186>
 8002b0c:	4b45      	ldr	r3, [pc, #276]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d116      	bne.n	8002b46 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b18:	4b42      	ldr	r3, [pc, #264]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <HAL_RCC_OscConfig+0x170>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e1a1      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b30:	4b3c      	ldr	r3, [pc, #240]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	4939      	ldr	r1, [pc, #228]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b44:	e03a      	b.n	8002bbc <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d020      	beq.n	8002b90 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b4e:	4b36      	ldr	r3, [pc, #216]	; (8002c28 <HAL_RCC_OscConfig+0x268>)
 8002b50:	2201      	movs	r2, #1
 8002b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7ff fc12 	bl	800237c <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b5c:	f7ff fc0e 	bl	800237c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e182      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b6e:	4b2d      	ldr	r3, [pc, #180]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d0f0      	beq.n	8002b5c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b7a:	4b2a      	ldr	r3, [pc, #168]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	4926      	ldr	r1, [pc, #152]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	600b      	str	r3, [r1, #0]
 8002b8e:	e015      	b.n	8002bbc <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b90:	4b25      	ldr	r3, [pc, #148]	; (8002c28 <HAL_RCC_OscConfig+0x268>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b96:	f7ff fbf1 	bl	800237c <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b9e:	f7ff fbed 	bl	800237c <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e161      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb0:	4b1c      	ldr	r3, [pc, #112]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1f0      	bne.n	8002b9e <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0308 	and.w	r3, r3, #8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d039      	beq.n	8002c3c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d019      	beq.n	8002c04 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd0:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd6:	f7ff fbd1 	bl	800237c <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bde:	f7ff fbcd 	bl	800237c <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e141      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <HAL_RCC_OscConfig+0x264>)
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0f0      	beq.n	8002bde <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f000 fb17 	bl	8003230 <RCC_Delay>
 8002c02:	e01b      	b.n	8002c3c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c04:	4b09      	ldr	r3, [pc, #36]	; (8002c2c <HAL_RCC_OscConfig+0x26c>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c0a:	f7ff fbb7 	bl	800237c <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c10:	e00e      	b.n	8002c30 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c12:	f7ff fbb3 	bl	800237c <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d907      	bls.n	8002c30 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e127      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
 8002c24:	40021000 	.word	0x40021000
 8002c28:	42420000 	.word	0x42420000
 8002c2c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c30:	4b92      	ldr	r3, [pc, #584]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1ea      	bne.n	8002c12 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80a6 	beq.w	8002d96 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c4e:	4b8b      	ldr	r3, [pc, #556]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10d      	bne.n	8002c76 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c5a:	4b88      	ldr	r3, [pc, #544]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	4a87      	ldr	r2, [pc, #540]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c64:	61d3      	str	r3, [r2, #28]
 8002c66:	4b85      	ldr	r3, [pc, #532]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002c68:	69db      	ldr	r3, [r3, #28]
 8002c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c72:	2301      	movs	r3, #1
 8002c74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c76:	4b82      	ldr	r3, [pc, #520]	; (8002e80 <HAL_RCC_OscConfig+0x4c0>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d118      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c82:	4b7f      	ldr	r3, [pc, #508]	; (8002e80 <HAL_RCC_OscConfig+0x4c0>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a7e      	ldr	r2, [pc, #504]	; (8002e80 <HAL_RCC_OscConfig+0x4c0>)
 8002c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c8e:	f7ff fb75 	bl	800237c <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c96:	f7ff fb71 	bl	800237c <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b64      	cmp	r3, #100	; 0x64
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e0e5      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca8:	4b75      	ldr	r3, [pc, #468]	; (8002e80 <HAL_RCC_OscConfig+0x4c0>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d0f0      	beq.n	8002c96 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d106      	bne.n	8002cca <HAL_RCC_OscConfig+0x30a>
 8002cbc:	4b6f      	ldr	r3, [pc, #444]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	4a6e      	ldr	r2, [pc, #440]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	6213      	str	r3, [r2, #32]
 8002cc8:	e02d      	b.n	8002d26 <HAL_RCC_OscConfig+0x366>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10c      	bne.n	8002cec <HAL_RCC_OscConfig+0x32c>
 8002cd2:	4b6a      	ldr	r3, [pc, #424]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	4a69      	ldr	r2, [pc, #420]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002cd8:	f023 0301 	bic.w	r3, r3, #1
 8002cdc:	6213      	str	r3, [r2, #32]
 8002cde:	4b67      	ldr	r3, [pc, #412]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	4a66      	ldr	r2, [pc, #408]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002ce4:	f023 0304 	bic.w	r3, r3, #4
 8002ce8:	6213      	str	r3, [r2, #32]
 8002cea:	e01c      	b.n	8002d26 <HAL_RCC_OscConfig+0x366>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2b05      	cmp	r3, #5
 8002cf2:	d10c      	bne.n	8002d0e <HAL_RCC_OscConfig+0x34e>
 8002cf4:	4b61      	ldr	r3, [pc, #388]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	4a60      	ldr	r2, [pc, #384]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002cfa:	f043 0304 	orr.w	r3, r3, #4
 8002cfe:	6213      	str	r3, [r2, #32]
 8002d00:	4b5e      	ldr	r3, [pc, #376]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	4a5d      	ldr	r2, [pc, #372]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d06:	f043 0301 	orr.w	r3, r3, #1
 8002d0a:	6213      	str	r3, [r2, #32]
 8002d0c:	e00b      	b.n	8002d26 <HAL_RCC_OscConfig+0x366>
 8002d0e:	4b5b      	ldr	r3, [pc, #364]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d10:	6a1b      	ldr	r3, [r3, #32]
 8002d12:	4a5a      	ldr	r2, [pc, #360]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	6213      	str	r3, [r2, #32]
 8002d1a:	4b58      	ldr	r3, [pc, #352]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	4a57      	ldr	r2, [pc, #348]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d015      	beq.n	8002d5a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d2e:	f7ff fb25 	bl	800237c <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d34:	e00a      	b.n	8002d4c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d36:	f7ff fb21 	bl	800237c <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e093      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4c:	4b4b      	ldr	r3, [pc, #300]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0ee      	beq.n	8002d36 <HAL_RCC_OscConfig+0x376>
 8002d58:	e014      	b.n	8002d84 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5a:	f7ff fb0f 	bl	800237c <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d60:	e00a      	b.n	8002d78 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d62:	f7ff fb0b 	bl	800237c <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e07d      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d78:	4b40      	ldr	r3, [pc, #256]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1ee      	bne.n	8002d62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d105      	bne.n	8002d96 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d8a:	4b3c      	ldr	r3, [pc, #240]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	4a3b      	ldr	r2, [pc, #236]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002d90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d069      	beq.n	8002e72 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d9e:	4b37      	ldr	r3, [pc, #220]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d061      	beq.n	8002e6e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d146      	bne.n	8002e40 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db2:	4b34      	ldr	r3, [pc, #208]	; (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db8:	f7ff fae0 	bl	800237c <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7ff fadc 	bl	800237c <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e050      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de6:	d108      	bne.n	8002dfa <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002de8:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	4921      	ldr	r1, [pc, #132]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dfa:	4b20      	ldr	r3, [pc, #128]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a19      	ldr	r1, [r3, #32]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0a:	430b      	orrs	r3, r1
 8002e0c:	491b      	ldr	r1, [pc, #108]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e12:	4b1c      	ldr	r3, [pc, #112]	; (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e18:	f7ff fab0 	bl	800237c <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e20:	f7ff faac 	bl	800237c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e020      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e32:	4b12      	ldr	r3, [pc, #72]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d0f0      	beq.n	8002e20 <HAL_RCC_OscConfig+0x460>
 8002e3e:	e018      	b.n	8002e72 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e40:	4b10      	ldr	r3, [pc, #64]	; (8002e84 <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e46:	f7ff fa99 	bl	800237c <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4c:	e008      	b.n	8002e60 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e4e:	f7ff fa95 	bl	800237c <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e009      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e60:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_RCC_OscConfig+0x4bc>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1f0      	bne.n	8002e4e <HAL_RCC_OscConfig+0x48e>
 8002e6c:	e001      	b.n	8002e72 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	40007000 	.word	0x40007000
 8002e84:	42420060 	.word	0x42420060

08002e88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002e96:	4b7e      	ldr	r3, [pc, #504]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d910      	bls.n	8002ec6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea4:	4b7a      	ldr	r3, [pc, #488]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f023 0207 	bic.w	r2, r3, #7
 8002eac:	4978      	ldr	r1, [pc, #480]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002eb4:	4b76      	ldr	r3, [pc, #472]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0307 	and.w	r3, r3, #7
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d001      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e0e0      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d020      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0304 	and.w	r3, r3, #4
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d005      	beq.n	8002eea <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ede:	4b6d      	ldr	r3, [pc, #436]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	4a6c      	ldr	r2, [pc, #432]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002ee4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ee8:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d005      	beq.n	8002f02 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ef6:	4b67      	ldr	r3, [pc, #412]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	4a66      	ldr	r2, [pc, #408]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002efc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f00:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f02:	4b64      	ldr	r3, [pc, #400]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	4961      	ldr	r1, [pc, #388]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d06a      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f28:	4b5a      	ldr	r3, [pc, #360]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d115      	bne.n	8002f60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0a7      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d107      	bne.n	8002f50 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f40:	4b54      	ldr	r3, [pc, #336]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d109      	bne.n	8002f60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e09b      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f50:	4b50      	ldr	r3, [pc, #320]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e093      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f60:	4b4c      	ldr	r3, [pc, #304]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f023 0203 	bic.w	r2, r3, #3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4949      	ldr	r1, [pc, #292]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f72:	f7ff fa03 	bl	800237c <HAL_GetTick>
 8002f76:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d112      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f80:	e00a      	b.n	8002f98 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f82:	f7ff f9fb 	bl	800237c <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e077      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f98:	4b3e      	ldr	r3, [pc, #248]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 030c 	and.w	r3, r3, #12
 8002fa0:	2b04      	cmp	r3, #4
 8002fa2:	d1ee      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xfa>
 8002fa4:	e027      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d11d      	bne.n	8002fea <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fae:	e00a      	b.n	8002fc6 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb0:	f7ff f9e4 	bl	800237c <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e060      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fc6:	4b33      	ldr	r3, [pc, #204]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d1ee      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x128>
 8002fd2:	e010      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd4:	f7ff f9d2 	bl	800237c <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e04e      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fea:	4b2a      	ldr	r3, [pc, #168]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1ee      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002ff6:	4b26      	ldr	r3, [pc, #152]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d210      	bcs.n	8003026 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003004:	4b22      	ldr	r3, [pc, #136]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 0207 	bic.w	r2, r3, #7
 800300c:	4920      	ldr	r1, [pc, #128]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	4313      	orrs	r3, r2
 8003012:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003014:	4b1e      	ldr	r3, [pc, #120]	; (8003090 <HAL_RCC_ClockConfig+0x208>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	429a      	cmp	r2, r3
 8003020:	d001      	beq.n	8003026 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e030      	b.n	8003088 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	2b00      	cmp	r3, #0
 8003030:	d008      	beq.n	8003044 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003032:	4b18      	ldr	r3, [pc, #96]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	4915      	ldr	r1, [pc, #84]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8003040:	4313      	orrs	r3, r2
 8003042:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b00      	cmp	r3, #0
 800304e:	d009      	beq.n	8003064 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003050:	4b10      	ldr	r3, [pc, #64]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	490d      	ldr	r1, [pc, #52]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003064:	f000 f854 	bl	8003110 <HAL_RCC_GetSysClockFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b0a      	ldr	r3, [pc, #40]	; (8003094 <HAL_RCC_ClockConfig+0x20c>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	091b      	lsrs	r3, r3, #4
 8003070:	f003 030f 	and.w	r3, r3, #15
 8003074:	4908      	ldr	r1, [pc, #32]	; (8003098 <HAL_RCC_ClockConfig+0x210>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
 800307c:	4a07      	ldr	r2, [pc, #28]	; (800309c <HAL_RCC_ClockConfig+0x214>)
 800307e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003080:	2000      	movs	r0, #0
 8003082:	f7ff f939 	bl	80022f8 <HAL_InitTick>
  
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40022000 	.word	0x40022000
 8003094:	40021000 	.word	0x40021000
 8003098:	08006d0c 	.word	0x08006d0c
 800309c:	200000b0 	.word	0x200000b0

080030a0 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b08a      	sub	sp, #40	; 0x28
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 80030ac:	f107 0318 	add.w	r3, r7, #24
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	605a      	str	r2, [r3, #4]
 80030b6:	609a      	str	r2, [r3, #8]
 80030b8:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80030ba:	2302      	movs	r3, #2
 80030bc:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80030be:	2303      	movs	r3, #3
 80030c0:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 80030c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030ca:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80030cc:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <HAL_RCC_MCOConfig+0x68>)
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	4a0d      	ldr	r2, [pc, #52]	; (8003108 <HAL_RCC_MCOConfig+0x68>)
 80030d2:	f043 0304 	orr.w	r3, r3, #4
 80030d6:	6193      	str	r3, [r2, #24]
 80030d8:	4b0b      	ldr	r3, [pc, #44]	; (8003108 <HAL_RCC_MCOConfig+0x68>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80030e4:	f107 0318 	add.w	r3, r7, #24
 80030e8:	4619      	mov	r1, r3
 80030ea:	4808      	ldr	r0, [pc, #32]	; (800310c <HAL_RCC_MCOConfig+0x6c>)
 80030ec:	f7ff fa7e 	bl	80025ec <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_RCC_MCOConfig+0x68>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80030f8:	4903      	ldr	r1, [pc, #12]	; (8003108 <HAL_RCC_MCOConfig+0x68>)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	604b      	str	r3, [r1, #4]
}
 8003100:	bf00      	nop
 8003102:	3728      	adds	r7, #40	; 0x28
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40021000 	.word	0x40021000
 800310c:	40010800 	.word	0x40010800

08003110 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003110:	b490      	push	{r4, r7}
 8003112:	b08a      	sub	sp, #40	; 0x28
 8003114:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003116:	4b29      	ldr	r3, [pc, #164]	; (80031bc <HAL_RCC_GetSysClockFreq+0xac>)
 8003118:	1d3c      	adds	r4, r7, #4
 800311a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800311c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003120:	f240 2301 	movw	r3, #513	; 0x201
 8003124:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003126:	2300      	movs	r3, #0
 8003128:	61fb      	str	r3, [r7, #28]
 800312a:	2300      	movs	r3, #0
 800312c:	61bb      	str	r3, [r7, #24]
 800312e:	2300      	movs	r3, #0
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
 8003132:	2300      	movs	r3, #0
 8003134:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003136:	2300      	movs	r3, #0
 8003138:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800313a:	4b21      	ldr	r3, [pc, #132]	; (80031c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	2b04      	cmp	r3, #4
 8003148:	d002      	beq.n	8003150 <HAL_RCC_GetSysClockFreq+0x40>
 800314a:	2b08      	cmp	r3, #8
 800314c:	d003      	beq.n	8003156 <HAL_RCC_GetSysClockFreq+0x46>
 800314e:	e02b      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003150:	4b1c      	ldr	r3, [pc, #112]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003152:	623b      	str	r3, [r7, #32]
      break;
 8003154:	e02b      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	0c9b      	lsrs	r3, r3, #18
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	3328      	adds	r3, #40	; 0x28
 8003160:	443b      	add	r3, r7
 8003162:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003166:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d012      	beq.n	8003198 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003172:	4b13      	ldr	r3, [pc, #76]	; (80031c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	0c5b      	lsrs	r3, r3, #17
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	3328      	adds	r3, #40	; 0x28
 800317e:	443b      	add	r3, r7
 8003180:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003184:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	4a0e      	ldr	r2, [pc, #56]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800318a:	fb03 f202 	mul.w	r2, r3, r2
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	fbb2 f3f3 	udiv	r3, r2, r3
 8003194:	627b      	str	r3, [r7, #36]	; 0x24
 8003196:	e004      	b.n	80031a2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	4a0b      	ldr	r2, [pc, #44]	; (80031c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800319c:	fb02 f303 	mul.w	r3, r2, r3
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	623b      	str	r3, [r7, #32]
      break;
 80031a6:	e002      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80031aa:	623b      	str	r3, [r7, #32]
      break;
 80031ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ae:	6a3b      	ldr	r3, [r7, #32]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3728      	adds	r7, #40	; 0x28
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc90      	pop	{r4, r7}
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	0800670c 	.word	0x0800670c
 80031c0:	40021000 	.word	0x40021000
 80031c4:	007a1200 	.word	0x007a1200
 80031c8:	003d0900 	.word	0x003d0900

080031cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031d0:	4b02      	ldr	r3, [pc, #8]	; (80031dc <HAL_RCC_GetHCLKFreq+0x10>)
 80031d2:	681b      	ldr	r3, [r3, #0]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr
 80031dc:	200000b0 	.word	0x200000b0

080031e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031e4:	f7ff fff2 	bl	80031cc <HAL_RCC_GetHCLKFreq>
 80031e8:	4602      	mov	r2, r0
 80031ea:	4b05      	ldr	r3, [pc, #20]	; (8003200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	f003 0307 	and.w	r3, r3, #7
 80031f4:	4903      	ldr	r1, [pc, #12]	; (8003204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031f6:	5ccb      	ldrb	r3, [r1, r3]
 80031f8:	fa22 f303 	lsr.w	r3, r2, r3
}    
 80031fc:	4618      	mov	r0, r3
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40021000 	.word	0x40021000
 8003204:	08006d1c 	.word	0x08006d1c

08003208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800320c:	f7ff ffde 	bl	80031cc <HAL_RCC_GetHCLKFreq>
 8003210:	4602      	mov	r2, r0
 8003212:	4b05      	ldr	r3, [pc, #20]	; (8003228 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	0adb      	lsrs	r3, r3, #11
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	4903      	ldr	r1, [pc, #12]	; (800322c <HAL_RCC_GetPCLK2Freq+0x24>)
 800321e:	5ccb      	ldrb	r3, [r1, r3]
 8003220:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8003224:	4618      	mov	r0, r3
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40021000 	.word	0x40021000
 800322c:	08006d1c 	.word	0x08006d1c

08003230 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003238:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <RCC_Delay+0x38>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a0b      	ldr	r2, [pc, #44]	; (800326c <RCC_Delay+0x3c>)
 800323e:	fba2 2303 	umull	r2, r3, r2, r3
 8003242:	0a5b      	lsrs	r3, r3, #9
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	fb02 f303 	mul.w	r3, r2, r3
 800324a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800324c:	bf00      	nop
}
 800324e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	1e5a      	subs	r2, r3, #1
 8003254:	60fa      	str	r2, [r7, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1f8      	bne.n	800324c <RCC_Delay+0x1c>
}
 800325a:	bf00      	nop
 800325c:	bf00      	nop
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	200000b0 	.word	0x200000b0
 800326c:	10624dd3 	.word	0x10624dd3

08003270 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08a      	sub	sp, #40	; 0x28
 8003274:	af02      	add	r7, sp, #8
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	4613      	mov	r3, r2
 800327e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003284:	2300      	movs	r3, #0
 8003286:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800328e:	2b01      	cmp	r3, #1
 8003290:	d101      	bne.n	8003296 <HAL_SPI_Transmit+0x26>
 8003292:	2302      	movs	r3, #2
 8003294:	e125      	b.n	80034e2 <HAL_SPI_Transmit+0x272>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800329e:	f7ff f86d 	bl	800237c <HAL_GetTick>
 80032a2:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d002      	beq.n	80032b6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80032b0:	2302      	movs	r3, #2
 80032b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032b4:	e10c      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
  }

  if((pData == NULL ) || (Size == 0U))
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d002      	beq.n	80032c2 <HAL_SPI_Transmit+0x52>
 80032bc:	88fb      	ldrh	r3, [r7, #6]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d102      	bne.n	80032c8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032c6:	e103      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2203      	movs	r2, #3
 80032cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	88fa      	ldrh	r2, [r7, #6]
 80032e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	88fa      	ldrh	r2, [r7, #6]
 80032e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800330e:	d107      	bne.n	8003320 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800331e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332a:	2b40      	cmp	r3, #64	; 0x40
 800332c:	d007      	beq.n	800333e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800333c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003346:	d147      	bne.n	80033d8 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d004      	beq.n	800335a <HAL_SPI_Transmit+0xea>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003354:	b29b      	uxth	r3, r3
 8003356:	2b01      	cmp	r3, #1
 8003358:	d138      	bne.n	80033cc <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	881a      	ldrh	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	3302      	adds	r3, #2
 8003368:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800336e:	b29b      	uxth	r3, r3
 8003370:	3b01      	subs	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003378:	e028      	b.n	80033cc <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b02      	cmp	r3, #2
 8003386:	d10f      	bne.n	80033a8 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	881a      	ldrh	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3302      	adds	r3, #2
 8003396:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800339c:	b29b      	uxth	r3, r3
 800339e:	3b01      	subs	r3, #1
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	86da      	strh	r2, [r3, #54]	; 0x36
 80033a6:	e011      	b.n	80033cc <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00b      	beq.n	80033c6 <HAL_SPI_Transmit+0x156>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b4:	d00a      	beq.n	80033cc <HAL_SPI_Transmit+0x15c>
 80033b6:	f7fe ffe1 	bl	800237c <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d802      	bhi.n	80033cc <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80033ca:	e081      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1d1      	bne.n	800337a <HAL_SPI_Transmit+0x10a>
 80033d6:	e048      	b.n	800346a <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d004      	beq.n	80033ea <HAL_SPI_Transmit+0x17a>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d13a      	bne.n	8003460 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	330c      	adds	r3, #12
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	7812      	ldrb	r2, [r2, #0]
 80033f4:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	3301      	adds	r3, #1
 80033fa:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003400:	b29b      	uxth	r3, r3
 8003402:	3b01      	subs	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800340a:	e029      	b.n	8003460 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	d110      	bne.n	800343c <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	330c      	adds	r3, #12
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	7812      	ldrb	r2, [r2, #0]
 8003424:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	3301      	adds	r3, #1
 800342a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003430:	b29b      	uxth	r3, r3
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	86da      	strh	r2, [r3, #54]	; 0x36
 800343a:	e011      	b.n	8003460 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00b      	beq.n	800345a <HAL_SPI_Transmit+0x1ea>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003448:	d00a      	beq.n	8003460 <HAL_SPI_Transmit+0x1f0>
 800344a:	f7fe ff97 	bl	800237c <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d802      	bhi.n	8003460 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800345e:	e037      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003464:	b29b      	uxth	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1d0      	bne.n	800340c <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2201      	movs	r2, #1
 8003472:	2102      	movs	r1, #2
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 fae8 	bl	8003a4a <SPI_WaitFlagStateUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d002      	beq.n	8003486 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003484:	e024      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	6839      	ldr	r1, [r7, #0]
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 fb46 	bl	8003b1c <SPI_CheckFlag_BSY>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d005      	beq.n	80034a2 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2220      	movs	r2, #32
 800349e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80034a0:	e016      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10a      	bne.n	80034c0 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	77fb      	strb	r3, [r7, #31]
 80034cc:	e000      	b.n	80034d0 <HAL_SPI_Transmit+0x260>
  }

error:
 80034ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3720      	adds	r7, #32
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b088      	sub	sp, #32
 80034ee:	af02      	add	r7, sp, #8
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	603b      	str	r3, [r7, #0]
 80034f6:	4613      	mov	r3, r2
 80034f8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80034fe:	2300      	movs	r3, #0
 8003500:	75fb      	strb	r3, [r7, #23]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800350a:	d112      	bne.n	8003532 <HAL_SPI_Receive+0x48>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10e      	bne.n	8003532 <HAL_SPI_Receive+0x48>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2204      	movs	r2, #4
 8003518:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 800351c:	88fa      	ldrh	r2, [r7, #6]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	4613      	mov	r3, r2
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f8ee 	bl	800370a <HAL_SPI_TransmitReceive>
 800352e:	4603      	mov	r3, r0
 8003530:	e0e7      	b.n	8003702 <HAL_SPI_Receive+0x218>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003538:	2b01      	cmp	r3, #1
 800353a:	d101      	bne.n	8003540 <HAL_SPI_Receive+0x56>
 800353c:	2302      	movs	r3, #2
 800353e:	e0e0      	b.n	8003702 <HAL_SPI_Receive+0x218>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003548:	f7fe ff18 	bl	800237c <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

  if(hspi->State != HAL_SPI_STATE_READY)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b01      	cmp	r3, #1
 8003558:	d002      	beq.n	8003560 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 800355a:	2302      	movs	r3, #2
 800355c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800355e:	e0c7      	b.n	80036f0 <HAL_SPI_Receive+0x206>
  }

  if((pData == NULL ) || (Size == 0U))
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d002      	beq.n	800356c <HAL_SPI_Receive+0x82>
 8003566:	88fb      	ldrh	r3, [r7, #6]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d102      	bne.n	8003572 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003570:	e0be      	b.n	80036f0 <HAL_SPI_Receive+0x206>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2204      	movs	r2, #4
 8003576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	88fa      	ldrh	r2, [r7, #6]
 800358a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	88fa      	ldrh	r2, [r7, #6]
 8003590:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b8:	d107      	bne.n	80035ca <HAL_SPI_Receive+0xe0>
  {
    SPI_1LINE_RX(hspi);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80035c8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d4:	2b40      	cmp	r3, #64	; 0x40
 80035d6:	d007      	beq.n	80035e8 <HAL_SPI_Receive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035e6:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d15b      	bne.n	80036a8 <HAL_SPI_Receive+0x1be>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 80035f0:	e02a      	b.n	8003648 <HAL_SPI_Receive+0x15e>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d111      	bne.n	8003624 <HAL_SPI_Receive+0x13a>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	330c      	adds	r3, #12
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	b2da      	uxtb	r2, r3
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3301      	adds	r3, #1
 8003612:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003618:	b29b      	uxth	r3, r3
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003622:	e011      	b.n	8003648 <HAL_SPI_Receive+0x15e>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00b      	beq.n	8003642 <HAL_SPI_Receive+0x158>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d00a      	beq.n	8003648 <HAL_SPI_Receive+0x15e>
 8003632:	f7fe fea3 	bl	800237c <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d802      	bhi.n	8003648 <HAL_SPI_Receive+0x15e>
        {
          errorcode = HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003646:	e053      	b.n	80036f0 <HAL_SPI_Receive+0x206>
    while(hspi->RxXferCount > 0U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800364c:	b29b      	uxth	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1cf      	bne.n	80035f2 <HAL_SPI_Receive+0x108>
 8003652:	e02e      	b.n	80036b2 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b01      	cmp	r3, #1
 8003660:	d110      	bne.n	8003684 <HAL_SPI_Receive+0x19a>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	b29a      	uxth	r2, r3
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	3302      	adds	r3, #2
 8003672:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003678:	b29b      	uxth	r3, r3
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003682:	e011      	b.n	80036a8 <HAL_SPI_Receive+0x1be>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00b      	beq.n	80036a2 <HAL_SPI_Receive+0x1b8>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003690:	d00a      	beq.n	80036a8 <HAL_SPI_Receive+0x1be>
 8003692:	f7fe fe73 	bl	800237c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d802      	bhi.n	80036a8 <HAL_SPI_Receive+0x1be>
        {
          errorcode = HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80036a6:	e023      	b.n	80036f0 <HAL_SPI_Receive+0x206>
    while(hspi->RxXferCount > 0U)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1d0      	bne.n	8003654 <HAL_SPI_Receive+0x16a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036ba:	d111      	bne.n	80036e0 <HAL_SPI_Receive+0x1f6>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036c4:	d004      	beq.n	80036d0 <HAL_SPI_Receive+0x1e6>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ce:	d107      	bne.n	80036e0 <HAL_SPI_Receive+0x1f6>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036de:	601a      	str	r2, [r3, #0]
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <HAL_SPI_Receive+0x204>
  {
    errorcode = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	75fb      	strb	r3, [r7, #23]
 80036ec:	e000      	b.n	80036f0 <HAL_SPI_Receive+0x206>
  }

error :
 80036ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003700:	7dfb      	ldrb	r3, [r7, #23]
}
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b08c      	sub	sp, #48	; 0x30
 800370e:	af02      	add	r7, sp, #8
 8003710:	60f8      	str	r0, [r7, #12]
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	607a      	str	r2, [r7, #4]
 8003716:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8003718:	2300      	movs	r3, #0
 800371a:	61fb      	str	r3, [r7, #28]
 800371c:	2300      	movs	r3, #0
 800371e:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8003724:	2301      	movs	r3, #1
 8003726:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003728:	2300      	movs	r3, #0
 800372a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <HAL_SPI_TransmitReceive+0x32>
 8003738:	2302      	movs	r3, #2
 800373a:	e182      	b.n	8003a42 <HAL_SPI_TransmitReceive+0x338>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003744:	f7fe fe1a 	bl	800237c <HAL_GetTick>
 8003748:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003750:	b2db      	uxtb	r3, r3
 8003752:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d00e      	beq.n	800377e <HAL_SPI_TransmitReceive+0x74>
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003766:	d106      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x6c>
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	2b04      	cmp	r3, #4
 8003774:	d003      	beq.n	800377e <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8003776:	2302      	movs	r3, #2
 8003778:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800377c:	e157      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d005      	beq.n	8003790 <HAL_SPI_TransmitReceive+0x86>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <HAL_SPI_TransmitReceive+0x86>
 800378a:	887b      	ldrh	r3, [r7, #2]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d103      	bne.n	8003798 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003796:	e14a      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d103      	bne.n	80037ac <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2205      	movs	r2, #5
 80037a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	887a      	ldrh	r2, [r7, #2]
 80037bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	887a      	ldrh	r2, [r7, #2]
 80037c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	887a      	ldrh	r2, [r7, #2]
 80037ce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	887a      	ldrh	r2, [r7, #2]
 80037d4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ec:	2b40      	cmp	r3, #64	; 0x40
 80037ee:	d007      	beq.n	8003800 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003808:	d171      	bne.n	80038ee <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d004      	beq.n	800381c <HAL_SPI_TransmitReceive+0x112>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b01      	cmp	r3, #1
 800381a:	d15d      	bne.n	80038d8 <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	881a      	ldrh	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	3302      	adds	r3, #2
 800382a:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800383a:	e04d      	b.n	80038d8 <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800383c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383e:	2b00      	cmp	r3, #0
 8003840:	d01c      	beq.n	800387c <HAL_SPI_TransmitReceive+0x172>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003846:	b29b      	uxth	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d017      	beq.n	800387c <HAL_SPI_TransmitReceive+0x172>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b02      	cmp	r3, #2
 8003858:	d110      	bne.n	800387c <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	881a      	ldrh	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	3302      	adds	r3, #2
 8003868:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003880:	b29b      	uxth	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d018      	beq.n	80038b8 <HAL_SPI_TransmitReceive+0x1ae>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b01      	cmp	r3, #1
 8003892:	d111      	bne.n	80038b8 <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	b29a      	uxth	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	3302      	adds	r3, #2
 80038a4:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80038b4:	2301      	movs	r3, #1
 80038b6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80038b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038be:	d00b      	beq.n	80038d8 <HAL_SPI_TransmitReceive+0x1ce>
 80038c0:	f7fe fd5c 	bl	800237c <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d803      	bhi.n	80038d8 <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80038d6:	e0aa      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1ac      	bne.n	800383c <HAL_SPI_TransmitReceive+0x132>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1a7      	bne.n	800383c <HAL_SPI_TransmitReceive+0x132>
 80038ec:	e070      	b.n	80039d0 <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d004      	beq.n	8003900 <HAL_SPI_TransmitReceive+0x1f6>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d15d      	bne.n	80039bc <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	330c      	adds	r3, #12
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	7812      	ldrb	r2, [r2, #0]
 800390a:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	3301      	adds	r3, #1
 8003910:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003920:	e04c      	b.n	80039bc <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	2b00      	cmp	r3, #0
 8003926:	d01c      	beq.n	8003962 <HAL_SPI_TransmitReceive+0x258>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800392c:	b29b      	uxth	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d017      	beq.n	8003962 <HAL_SPI_TransmitReceive+0x258>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b02      	cmp	r3, #2
 800393e:	d110      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	1c5a      	adds	r2, r3, #1
 8003944:	60ba      	str	r2, [r7, #8]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	6812      	ldr	r2, [r2, #0]
 800394a:	320c      	adds	r2, #12
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003954:	b29b      	uxth	r3, r3
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800395e:	2300      	movs	r3, #0
 8003960:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d017      	beq.n	800399c <HAL_SPI_TransmitReceive+0x292>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b01      	cmp	r3, #1
 8003978:	d110      	bne.n	800399c <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68d9      	ldr	r1, [r3, #12]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	607a      	str	r2, [r7, #4]
 8003986:	b2ca      	uxtb	r2, r1
 8003988:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8003998:	2301      	movs	r3, #1
 800399a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800399c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a2:	d00b      	beq.n	80039bc <HAL_SPI_TransmitReceive+0x2b2>
 80039a4:	f7fe fcea 	bl	800237c <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d803      	bhi.n	80039bc <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80039ba:	e038      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1ad      	bne.n	8003922 <HAL_SPI_TransmitReceive+0x218>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1a8      	bne.n	8003922 <HAL_SPI_TransmitReceive+0x218>
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d6:	2201      	movs	r2, #1
 80039d8:	2102      	movs	r1, #2
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f835 	bl	8003a4a <SPI_WaitFlagStateUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80039ec:	e01f      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 f892 	bl	8003b1c <SPI_CheckFlag_BSY>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d006      	beq.n	8003a0c <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003a0a:	e010      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10b      	bne.n	8003a2c <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a14:	2300      	movs	r3, #0
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	613b      	str	r3, [r7, #16]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	613b      	str	r3, [r7, #16]
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	e000      	b.n	8003a2e <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 8003a2c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3728      	adds	r7, #40	; 0x28
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b084      	sub	sp, #16
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	607a      	str	r2, [r7, #4]
 8003a56:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8003a58:	e04d      	b.n	8003af6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d049      	beq.n	8003af6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d007      	beq.n	8003a78 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8003a68:	f7fe fc88 	bl	800237c <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d83e      	bhi.n	8003af6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a86:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a90:	d111      	bne.n	8003ab6 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a9a:	d004      	beq.n	8003aa6 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aa4:	d107      	bne.n	8003ab6 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ab4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003abe:	d110      	bne.n	8003ae2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6819      	ldr	r1, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003ace:	400b      	ands	r3, r1
 8003ad0:	6013      	str	r3, [r2, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ae0:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e00e      	b.n	8003b14 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	4013      	ands	r3, r2
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d101      	bne.n	8003b0a <SPI_WaitFlagStateUntilTimeout+0xc0>
 8003b06:	2201      	movs	r2, #1
 8003b08:	e000      	b.n	8003b0c <SPI_WaitFlagStateUntilTimeout+0xc2>
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d1a3      	bne.n	8003a5a <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af02      	add	r7, sp, #8
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	2180      	movs	r1, #128	; 0x80
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f7ff ff89 	bl	8003a4a <SPI_WaitFlagStateUntilTimeout>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d007      	beq.n	8003b4e <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b42:	f043 0220 	orr.w	r2, r3, #32
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e000      	b.n	8003b50 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e057      	b.n	8003c1a <HAL_SPI_Init+0xc2>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d102      	bne.n	8003b82 <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7fe f8ff 	bl	8001d80 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2202      	movs	r2, #2
 8003b86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b98:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69db      	ldr	r3, [r3, #28]
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	ea42 0103 	orr.w	r1, r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	0c1b      	lsrs	r3, r3, #16
 8003be0:	f003 0104 	and.w	r1, r3, #4
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003bf8:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	69da      	ldr	r2, [r3, #28]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c08:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e034      	b.n	8003ca2 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d106      	bne.n	8003c52 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f7fe f9d5 	bl	8001ffc <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	3308      	adds	r3, #8
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4610      	mov	r0, r2
 8003c5e:	f001 f96b 	bl	8004f38 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6818      	ldr	r0, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	f001 f9e3 	bl	8005038 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6858      	ldr	r0, [r3, #4]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	f001 fa0e 	bl	80050a0 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	6892      	ldr	r2, [r2, #8]
 8003c8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	6892      	ldr	r2, [r2, #8]
 8003c98:	f041 0101 	orr.w	r1, r1, #1
 8003c9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b082      	sub	sp, #8
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e01d      	b.n	8003cf8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d106      	bne.n	8003cd6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7fe f89f 	bl	8001e14 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2202      	movs	r2, #2
 8003cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4610      	mov	r0, r2
 8003cea:	f000 fa57 	bl	800419c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d101      	bne.n	8003d12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e01d      	b.n	8003d4e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d106      	bne.n	8003d2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f815 	bl	8003d56 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2202      	movs	r2, #2
 8003d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4610      	mov	r0, r2
 8003d40:	f000 fa2c 	bl	800419c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bc80      	pop	{r7}
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2201      	movs	r2, #1
 8003d78:	6839      	ldr	r1, [r7, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fd88 	bl	8004890 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a10      	ldr	r2, [pc, #64]	; (8003dc8 <HAL_TIM_PWM_Start+0x60>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d004      	beq.n	8003d94 <HAL_TIM_PWM_Start+0x2c>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a0f      	ldr	r2, [pc, #60]	; (8003dcc <HAL_TIM_PWM_Start+0x64>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d101      	bne.n	8003d98 <HAL_TIM_PWM_Start+0x30>
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <HAL_TIM_PWM_Start+0x32>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d007      	beq.n	8003dae <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f042 0201 	orr.w	r2, r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40012c00 	.word	0x40012c00
 8003dcc:	40013400 	.word	0x40013400

08003dd0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e0b4      	b.n	8003f54 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2202      	movs	r2, #2
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b0c      	cmp	r3, #12
 8003dfe:	f200 809f 	bhi.w	8003f40 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003e02:	a201      	add	r2, pc, #4	; (adr r2, 8003e08 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e08:	08003e3d 	.word	0x08003e3d
 8003e0c:	08003f41 	.word	0x08003f41
 8003e10:	08003f41 	.word	0x08003f41
 8003e14:	08003f41 	.word	0x08003f41
 8003e18:	08003e7d 	.word	0x08003e7d
 8003e1c:	08003f41 	.word	0x08003f41
 8003e20:	08003f41 	.word	0x08003f41
 8003e24:	08003f41 	.word	0x08003f41
 8003e28:	08003ebf 	.word	0x08003ebf
 8003e2c:	08003f41 	.word	0x08003f41
 8003e30:	08003f41 	.word	0x08003f41
 8003e34:	08003f41 	.word	0x08003f41
 8003e38:	08003eff 	.word	0x08003eff
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68b9      	ldr	r1, [r7, #8]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fa28 	bl	8004298 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0208 	orr.w	r2, r2, #8
 8003e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0204 	bic.w	r2, r2, #4
 8003e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6999      	ldr	r1, [r3, #24]
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	691a      	ldr	r2, [r3, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	619a      	str	r2, [r3, #24]
    }
    break;
 8003e7a:	e062      	b.n	8003f42 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 fa7e 	bl	8004384 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6999      	ldr	r1, [r3, #24]
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	021a      	lsls	r2, r3, #8
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	619a      	str	r2, [r3, #24]
    }
    break;
 8003ebc:	e041      	b.n	8003f42 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68b9      	ldr	r1, [r7, #8]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 fad7 	bl	8004478 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f042 0208 	orr.w	r2, r2, #8
 8003ed8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0204 	bic.w	r2, r2, #4
 8003ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69d9      	ldr	r1, [r3, #28]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	61da      	str	r2, [r3, #28]
    }
    break;
 8003efc:	e021      	b.n	8003f42 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68b9      	ldr	r1, [r7, #8]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fb31 	bl	800456c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	69da      	ldr	r2, [r3, #28]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f18:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69da      	ldr	r2, [r3, #28]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	69d9      	ldr	r1, [r3, #28]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	021a      	lsls	r2, r3, #8
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	61da      	str	r2, [r3, #28]
    }
    break;
 8003f3e:	e000      	b.n	8003f42 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8003f40:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d101      	bne.n	8003f78 <HAL_TIM_ConfigClockSource+0x1c>
 8003f74:	2302      	movs	r3, #2
 8003f76:	e0d8      	b.n	800412a <HAL_TIM_ConfigClockSource+0x1ce>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fb0:	d052      	beq.n	8004058 <HAL_TIM_ConfigClockSource+0xfc>
 8003fb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fb6:	f200 80ae 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003fba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fbe:	d027      	beq.n	8004010 <HAL_TIM_ConfigClockSource+0xb4>
 8003fc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fc4:	f200 80a7 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003fc8:	2b70      	cmp	r3, #112	; 0x70
 8003fca:	d02a      	beq.n	8004022 <HAL_TIM_ConfigClockSource+0xc6>
 8003fcc:	2b70      	cmp	r3, #112	; 0x70
 8003fce:	f200 80a2 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003fd2:	2b60      	cmp	r3, #96	; 0x60
 8003fd4:	d063      	beq.n	800409e <HAL_TIM_ConfigClockSource+0x142>
 8003fd6:	2b60      	cmp	r3, #96	; 0x60
 8003fd8:	f200 809d 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003fdc:	2b50      	cmp	r3, #80	; 0x50
 8003fde:	d04e      	beq.n	800407e <HAL_TIM_ConfigClockSource+0x122>
 8003fe0:	2b50      	cmp	r3, #80	; 0x50
 8003fe2:	f200 8098 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d069      	beq.n	80040be <HAL_TIM_ConfigClockSource+0x162>
 8003fea:	2b40      	cmp	r3, #64	; 0x40
 8003fec:	f200 8093 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003ff0:	2b30      	cmp	r3, #48	; 0x30
 8003ff2:	f000 8089 	beq.w	8004108 <HAL_TIM_ConfigClockSource+0x1ac>
 8003ff6:	2b30      	cmp	r3, #48	; 0x30
 8003ff8:	f200 808d 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8003ffc:	2b20      	cmp	r3, #32
 8003ffe:	d07c      	beq.n	80040fa <HAL_TIM_ConfigClockSource+0x19e>
 8004000:	2b20      	cmp	r3, #32
 8004002:	f200 8088 	bhi.w	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
 8004006:	2b00      	cmp	r3, #0
 8004008:	d069      	beq.n	80040de <HAL_TIM_ConfigClockSource+0x182>
 800400a:	2b10      	cmp	r3, #16
 800400c:	d06e      	beq.n	80040ec <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800400e:	e082      	b.n	8004116 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689a      	ldr	r2, [r3, #8]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0207 	bic.w	r2, r2, #7
 800401e:	609a      	str	r2, [r3, #8]
    break;
 8004020:	e07a      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6818      	ldr	r0, [r3, #0]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	6899      	ldr	r1, [r3, #8]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	f000 fc0c 	bl	800484e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004044:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800404c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	609a      	str	r2, [r3, #8]
    break;
 8004056:	e05f      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6818      	ldr	r0, [r3, #0]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	6899      	ldr	r1, [r3, #8]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f000 fbf1 	bl	800484e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800407a:	609a      	str	r2, [r3, #8]
    break;
 800407c:	e04c      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6818      	ldr	r0, [r3, #0]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	6859      	ldr	r1, [r3, #4]
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	461a      	mov	r2, r3
 800408c:	f000 fb5b 	bl	8004746 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2150      	movs	r1, #80	; 0x50
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fbba 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 800409c:	e03c      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	6859      	ldr	r1, [r3, #4]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	461a      	mov	r2, r3
 80040ac:	f000 fb7d 	bl	80047aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2160      	movs	r1, #96	; 0x60
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 fbaa 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 80040bc:	e02c      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	6859      	ldr	r1, [r3, #4]
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	461a      	mov	r2, r3
 80040cc:	f000 fb3b 	bl	8004746 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2140      	movs	r1, #64	; 0x40
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fb9a 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 80040dc:	e01c      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fb93 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 80040ea:	e015      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2110      	movs	r1, #16
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fb8c 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 80040f8:	e00e      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2120      	movs	r1, #32
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fb85 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 8004106:	e007      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2130      	movs	r1, #48	; 0x30
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fb7e 	bl	8004810 <TIM_ITRx_SetConfig>
    break;
 8004114:	e000      	b.n	8004118 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8004116:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
 800413a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_TIM_SlaveConfigSynchronization+0x18>
 8004146:	2302      	movs	r3, #2
 8004148:	e024      	b.n	8004194 <HAL_TIM_SlaveConfigSynchronization+0x62>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2202      	movs	r2, #2
 8004156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800415a:	6839      	ldr	r1, [r7, #0]
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 fa5f 	bl	8004620 <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004170:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68da      	ldr	r2, [r3, #12]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004180:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
    }
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80041a6:	2300      	movs	r3, #0
 80041a8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a34      	ldr	r2, [pc, #208]	; (8004284 <TIM_Base_SetConfig+0xe8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d013      	beq.n	80041e0 <TIM_Base_SetConfig+0x44>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a33      	ldr	r2, [pc, #204]	; (8004288 <TIM_Base_SetConfig+0xec>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d00f      	beq.n	80041e0 <TIM_Base_SetConfig+0x44>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c6:	d00b      	beq.n	80041e0 <TIM_Base_SetConfig+0x44>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a30      	ldr	r2, [pc, #192]	; (800428c <TIM_Base_SetConfig+0xf0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d007      	beq.n	80041e0 <TIM_Base_SetConfig+0x44>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a2f      	ldr	r2, [pc, #188]	; (8004290 <TIM_Base_SetConfig+0xf4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d003      	beq.n	80041e0 <TIM_Base_SetConfig+0x44>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a2e      	ldr	r2, [pc, #184]	; (8004294 <TIM_Base_SetConfig+0xf8>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d108      	bne.n	80041f2 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a23      	ldr	r2, [pc, #140]	; (8004284 <TIM_Base_SetConfig+0xe8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d013      	beq.n	8004222 <TIM_Base_SetConfig+0x86>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a22      	ldr	r2, [pc, #136]	; (8004288 <TIM_Base_SetConfig+0xec>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00f      	beq.n	8004222 <TIM_Base_SetConfig+0x86>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004208:	d00b      	beq.n	8004222 <TIM_Base_SetConfig+0x86>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a1f      	ldr	r2, [pc, #124]	; (800428c <TIM_Base_SetConfig+0xf0>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d007      	beq.n	8004222 <TIM_Base_SetConfig+0x86>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a1e      	ldr	r2, [pc, #120]	; (8004290 <TIM_Base_SetConfig+0xf4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d003      	beq.n	8004222 <TIM_Base_SetConfig+0x86>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a1d      	ldr	r2, [pc, #116]	; (8004294 <TIM_Base_SetConfig+0xf8>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d108      	bne.n	8004234 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800423a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	4313      	orrs	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a09      	ldr	r2, [pc, #36]	; (8004284 <TIM_Base_SetConfig+0xe8>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d003      	beq.n	800426c <TIM_Base_SetConfig+0xd0>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a08      	ldr	r2, [pc, #32]	; (8004288 <TIM_Base_SetConfig+0xec>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d103      	bne.n	8004274 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	691a      	ldr	r2, [r3, #16]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	615a      	str	r2, [r3, #20]
}
 800427a:	bf00      	nop
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr
 8004284:	40012c00 	.word	0x40012c00
 8004288:	40013400 	.word	0x40013400
 800428c:	40000400 	.word	0x40000400
 8004290:	40000800 	.word	0x40000800
 8004294:	40000c00 	.word	0x40000c00

08004298 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80042a2:	2300      	movs	r3, #0
 80042a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	f023 0201 	bic.w	r2, r3, #1
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0303 	bic.w	r3, r3, #3
 80042da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f023 0302 	bic.w	r3, r3, #2
 80042ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a20      	ldr	r2, [pc, #128]	; (800437c <TIM_OC1_SetConfig+0xe4>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d003      	beq.n	8004308 <TIM_OC1_SetConfig+0x70>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a1f      	ldr	r2, [pc, #124]	; (8004380 <TIM_OC1_SetConfig+0xe8>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d10c      	bne.n	8004322 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	f023 0308 	bic.w	r3, r3, #8
 800430e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	4313      	orrs	r3, r2
 8004318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f023 0304 	bic.w	r3, r3, #4
 8004320:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a15      	ldr	r2, [pc, #84]	; (800437c <TIM_OC1_SetConfig+0xe4>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_OC1_SetConfig+0x9a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a14      	ldr	r2, [pc, #80]	; (8004380 <TIM_OC1_SetConfig+0xe8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d111      	bne.n	8004356 <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004338:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004340:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4313      	orrs	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	621a      	str	r2, [r3, #32]
}
 8004370:	bf00      	nop
 8004372:	371c      	adds	r7, #28
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr
 800437a:	bf00      	nop
 800437c:	40012c00 	.word	0x40012c00
 8004380:	40013400 	.word	0x40013400

08004384 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	f023 0210 	bic.w	r2, r3, #16
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	021b      	lsls	r3, r3, #8
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f023 0320 	bic.w	r3, r3, #32
 80043da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a21      	ldr	r2, [pc, #132]	; (8004470 <TIM_OC2_SetConfig+0xec>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d003      	beq.n	80043f8 <TIM_OC2_SetConfig+0x74>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a20      	ldr	r2, [pc, #128]	; (8004474 <TIM_OC2_SetConfig+0xf0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d10d      	bne.n	8004414 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	011b      	lsls	r3, r3, #4
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	4313      	orrs	r3, r2
 800440a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004412:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a16      	ldr	r2, [pc, #88]	; (8004470 <TIM_OC2_SetConfig+0xec>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d003      	beq.n	8004424 <TIM_OC2_SetConfig+0xa0>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a15      	ldr	r2, [pc, #84]	; (8004474 <TIM_OC2_SetConfig+0xf0>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d113      	bne.n	800444c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800442a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004432:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	4313      	orrs	r3, r2
 800443e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68fa      	ldr	r2, [r7, #12]
 8004456:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	621a      	str	r2, [r3, #32]
}
 8004466:	bf00      	nop
 8004468:	371c      	adds	r7, #28
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr
 8004470:	40012c00 	.word	0x40012c00
 8004474:	40013400 	.word	0x40013400

08004478 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004482:	2300      	movs	r3, #0
 8004484:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0303 	bic.w	r3, r3, #3
 80044ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	021b      	lsls	r3, r3, #8
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a21      	ldr	r2, [pc, #132]	; (8004564 <TIM_OC3_SetConfig+0xec>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d003      	beq.n	80044ea <TIM_OC3_SetConfig+0x72>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a20      	ldr	r2, [pc, #128]	; (8004568 <TIM_OC3_SetConfig+0xf0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d10d      	bne.n	8004506 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	021b      	lsls	r3, r3, #8
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004504:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a16      	ldr	r2, [pc, #88]	; (8004564 <TIM_OC3_SetConfig+0xec>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d003      	beq.n	8004516 <TIM_OC3_SetConfig+0x9e>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a15      	ldr	r2, [pc, #84]	; (8004568 <TIM_OC3_SetConfig+0xf0>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d113      	bne.n	800453e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800451c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	4313      	orrs	r3, r2
 8004530:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	011b      	lsls	r3, r3, #4
 8004538:	693a      	ldr	r2, [r7, #16]
 800453a:	4313      	orrs	r3, r2
 800453c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	621a      	str	r2, [r3, #32]
}
 8004558:	bf00      	nop
 800455a:	371c      	adds	r7, #28
 800455c:	46bd      	mov	sp, r7
 800455e:	bc80      	pop	{r7}
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40012c00 	.word	0x40012c00
 8004568:	40013400 	.word	0x40013400

0800456c <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800456c:	b480      	push	{r7}
 800456e:	b087      	sub	sp, #28
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800457a:	2300      	movs	r3, #0
 800457c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045a6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ae:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	021b      	lsls	r3, r3, #8
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045c2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	031b      	lsls	r3, r3, #12
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a11      	ldr	r2, [pc, #68]	; (8004618 <TIM_OC4_SetConfig+0xac>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d003      	beq.n	80045e0 <TIM_OC4_SetConfig+0x74>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a10      	ldr	r2, [pc, #64]	; (800461c <TIM_OC4_SetConfig+0xb0>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d109      	bne.n	80045f4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	019b      	lsls	r3, r3, #6
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	621a      	str	r2, [r3, #32]
}
 800460e:	bf00      	nop
 8004610:	371c      	adds	r7, #28
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr
 8004618:	40012c00 	.word	0x40012c00
 800461c:	40013400 	.word	0x40013400

08004620 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004644:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4313      	orrs	r3, r2
 800464e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f023 0307 	bic.w	r3, r3, #7
 8004656:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	4313      	orrs	r3, r2
 8004660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2b70      	cmp	r3, #112	; 0x70
 8004670:	d01a      	beq.n	80046a8 <TIM_SlaveTimer_SetConfig+0x88>
 8004672:	2b70      	cmp	r3, #112	; 0x70
 8004674:	d85a      	bhi.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
 8004676:	2b60      	cmp	r3, #96	; 0x60
 8004678:	d04e      	beq.n	8004718 <TIM_SlaveTimer_SetConfig+0xf8>
 800467a:	2b60      	cmp	r3, #96	; 0x60
 800467c:	d856      	bhi.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
 800467e:	2b50      	cmp	r3, #80	; 0x50
 8004680:	d040      	beq.n	8004704 <TIM_SlaveTimer_SetConfig+0xe4>
 8004682:	2b50      	cmp	r3, #80	; 0x50
 8004684:	d852      	bhi.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
 8004686:	2b40      	cmp	r3, #64	; 0x40
 8004688:	d019      	beq.n	80046be <TIM_SlaveTimer_SetConfig+0x9e>
 800468a:	2b40      	cmp	r3, #64	; 0x40
 800468c:	d84e      	bhi.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
 800468e:	2b30      	cmp	r3, #48	; 0x30
 8004690:	d04e      	beq.n	8004730 <TIM_SlaveTimer_SetConfig+0x110>
 8004692:	2b30      	cmp	r3, #48	; 0x30
 8004694:	d84a      	bhi.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
 8004696:	2b20      	cmp	r3, #32
 8004698:	d04c      	beq.n	8004734 <TIM_SlaveTimer_SetConfig+0x114>
 800469a:	2b20      	cmp	r3, #32
 800469c:	d846      	bhi.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d04a      	beq.n	8004738 <TIM_SlaveTimer_SetConfig+0x118>
 80046a2:	2b10      	cmp	r3, #16
 80046a4:	d04a      	beq.n	800473c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 80046a6:	e041      	b.n	800472c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	68d9      	ldr	r1, [r3, #12]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	f000 f8c9 	bl	800484e <TIM_ETR_SetConfig>
    break;
 80046bc:	e03f      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
      tmpccer = htim->Instance->CCER;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6a1a      	ldr	r2, [r3, #32]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0201 	bic.w	r2, r2, #1
 80046d4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046e4:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	011b      	lsls	r3, r3, #4
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	621a      	str	r2, [r3, #32]
    break;
 8004702:	e01c      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6818      	ldr	r0, [r3, #0]
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	6899      	ldr	r1, [r3, #8]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	461a      	mov	r2, r3
 8004712:	f000 f818 	bl	8004746 <TIM_TI1_ConfigInputStage>
    break;
 8004716:	e012      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6818      	ldr	r0, [r3, #0]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	6899      	ldr	r1, [r3, #8]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	461a      	mov	r2, r3
 8004726:	f000 f840 	bl	80047aa <TIM_TI2_ConfigInputStage>
    break;
 800472a:	e008      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 800472c:	bf00      	nop
 800472e:	e006      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 8004730:	bf00      	nop
 8004732:	e004      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 8004734:	bf00      	nop
 8004736:	e002      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 8004738:	bf00      	nop
 800473a:	e000      	b.n	800473e <TIM_SlaveTimer_SetConfig+0x11e>
    break;
 800473c:	bf00      	nop
  }
}
 800473e:	bf00      	nop
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004746:	b480      	push	{r7}
 8004748:	b087      	sub	sp, #28
 800474a:	af00      	add	r7, sp, #0
 800474c:	60f8      	str	r0, [r7, #12]
 800474e:	60b9      	str	r1, [r7, #8]
 8004750:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004752:	2300      	movs	r3, #0
 8004754:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f023 0201 	bic.w	r2, r3, #1
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004778:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	4313      	orrs	r3, r2
 8004782:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f023 030a 	bic.w	r3, r3, #10
 800478a:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	4313      	orrs	r3, r2
 8004792:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	621a      	str	r2, [r3, #32]
}
 80047a0:	bf00      	nop
 80047a2:	371c      	adds	r7, #28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bc80      	pop	{r7}
 80047a8:	4770      	bx	lr

080047aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b087      	sub	sp, #28
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	60b9      	str	r1, [r7, #8]
 80047b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80047ba:	2300      	movs	r3, #0
 80047bc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	f023 0210 	bic.w	r2, r3, #16
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	031b      	lsls	r3, r3, #12
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	621a      	str	r2, [r3, #32]
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr

08004810 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	460b      	mov	r3, r1
 800481a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482c:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800482e:	887b      	ldrh	r3, [r7, #2]
 8004830:	f043 0307 	orr.w	r3, r3, #7
 8004834:	b29b      	uxth	r3, r3
 8004836:	461a      	mov	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	609a      	str	r2, [r3, #8]
}
 8004844:	bf00      	nop
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	bc80      	pop	{r7}
 800484c:	4770      	bx	lr

0800484e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800484e:	b480      	push	{r7}
 8004850:	b087      	sub	sp, #28
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
 800485a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800486c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	021a      	lsls	r2, r3, #8
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	431a      	orrs	r2, r3
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	4313      	orrs	r3, r2
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	4313      	orrs	r3, r2
 800487e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	609a      	str	r2, [r3, #8]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr

08004890 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80048a0:	2201      	movs	r2, #1
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	fa02 f303 	lsl.w	r3, r2, r3
 80048a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6a1a      	ldr	r2, [r3, #32]
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	401a      	ands	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6a1a      	ldr	r2, [r3, #32]
 80048bc:	6879      	ldr	r1, [r7, #4]
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	fa01 f303 	lsl.w	r3, r1, r3
 80048c4:	431a      	orrs	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	621a      	str	r2, [r3, #32]
}
 80048ca:	bf00      	nop
 80048cc:	371c      	adds	r7, #28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr

080048d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e032      	b.n	8004952 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2202      	movs	r2, #2
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800490a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6859      	ldr	r1, [r3, #4]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800492c:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6899      	ldr	r1, [r3, #8]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	430a      	orrs	r2, r1
 800493e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr

0800495c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e03f      	b.n	80049ee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d106      	bne.n	8004988 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7fd faaa 	bl	8001edc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2224      	movs	r2, #36	; 0x24
 800498c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800499e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f9b1 	bl	8004d08 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	691a      	ldr	r2, [r3, #16]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	695a      	ldr	r2, [r3, #20]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049c4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68da      	ldr	r2, [r3, #12]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049d4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2220      	movs	r2, #32
 80049e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b088      	sub	sp, #32
 80049fa:	af02      	add	r7, sp, #8
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	603b      	str	r3, [r7, #0]
 8004a02:	4613      	mov	r3, r2
 8004a04:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b20      	cmp	r3, #32
 8004a14:	f040 8083 	bne.w	8004b1e <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_UART_Transmit+0x2e>
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e07b      	b.n	8004b20 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <HAL_UART_Transmit+0x40>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e074      	b.n	8004b20 <HAL_UART_Transmit+0x12a>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2221      	movs	r2, #33	; 0x21
 8004a48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004a4c:	f7fd fc96 	bl	800237c <HAL_GetTick>
 8004a50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	88fa      	ldrh	r2, [r7, #6]
 8004a56:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8004a5e:	e042      	b.n	8004ae6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a76:	d122      	bne.n	8004abe <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	2180      	movs	r1, #128	; 0x80
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 f8f6 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e046      	b.n	8004b20 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aa4:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d103      	bne.n	8004ab6 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	3302      	adds	r3, #2
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	e017      	b.n	8004ae6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	60bb      	str	r3, [r7, #8]
 8004abc:	e013      	b.n	8004ae6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	9300      	str	r3, [sp, #0]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	2180      	movs	r1, #128	; 0x80
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 f8d3 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e023      	b.n	8004b20 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	60ba      	str	r2, [r7, #8]
 8004ade:	781a      	ldrb	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1b7      	bne.n	8004a60 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	2200      	movs	r2, #0
 8004af8:	2140      	movs	r1, #64	; 0x40
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 f8ba 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e00a      	b.n	8004b20 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	e000      	b.n	8004b20 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004b1e:	2302      	movs	r3, #2
  }
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3718      	adds	r7, #24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b088      	sub	sp, #32
 8004b2c:	af02      	add	r7, sp, #8
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	603b      	str	r3, [r7, #0]
 8004b34:	4613      	mov	r3, r2
 8004b36:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b20      	cmp	r3, #32
 8004b46:	f040 8090 	bne.w	8004c6a <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d002      	beq.n	8004b56 <HAL_UART_Receive+0x2e>
 8004b50:	88fb      	ldrh	r3, [r7, #6]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e088      	b.n	8004c6c <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d101      	bne.n	8004b68 <HAL_UART_Receive+0x40>
 8004b64:	2302      	movs	r3, #2
 8004b66:	e081      	b.n	8004c6c <HAL_UART_Receive+0x144>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2222      	movs	r2, #34	; 0x22
 8004b7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b7e:	f7fd fbfd 	bl	800237c <HAL_GetTick>
 8004b82:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	88fa      	ldrh	r2, [r7, #6]
 8004b88:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	88fa      	ldrh	r2, [r7, #6]
 8004b8e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8004b90:	e05c      	b.n	8004c4c <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ba8:	d12b      	bne.n	8004c02 <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	2120      	movs	r1, #32
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f000 f85d 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d001      	beq.n	8004bc4 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e053      	b.n	8004c6c <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10c      	bne.n	8004bea <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	3302      	adds	r3, #2
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	e030      	b.n	8004c4c <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	b29a      	uxth	r2, r3
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	60bb      	str	r3, [r7, #8]
 8004c00:	e024      	b.n	8004c4c <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	2120      	movs	r1, #32
 8004c0c:	68f8      	ldr	r0, [r7, #12]
 8004c0e:	f000 f831 	bl	8004c74 <UART_WaitOnFlagUntilTimeout>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e027      	b.n	8004c6c <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d108      	bne.n	8004c36 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6859      	ldr	r1, [r3, #4]
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	60ba      	str	r2, [r7, #8]
 8004c30:	b2ca      	uxtb	r2, r1
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	e00a      	b.n	8004c4c <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	1c59      	adds	r1, r3, #1
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004c48:	b2d2      	uxtb	r2, r2
 8004c4a:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d19d      	bne.n	8004b92 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004c66:	2300      	movs	r3, #0
 8004c68:	e000      	b.n	8004c6c <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8004c6a:	2302      	movs	r3, #2
  }
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3718      	adds	r7, #24
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	603b      	str	r3, [r7, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004c84:	e02c      	b.n	8004ce0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8c:	d028      	beq.n	8004ce0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d007      	beq.n	8004ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c94:	f7fd fb72 	bl	800237c <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	69ba      	ldr	r2, [r7, #24]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d21d      	bcs.n	8004ce0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004cb2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695a      	ldr	r2, [r3, #20]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0201 	bic.w	r2, r2, #1
 8004cc2:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e00f      	b.n	8004d00 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	4013      	ands	r3, r2
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	bf0c      	ite	eq
 8004cf0:	2301      	moveq	r3, #1
 8004cf2:	2300      	movne	r3, #0
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d0c3      	beq.n	8004c86 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d08:	b5b0      	push	{r4, r5, r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004d10:	2300      	movs	r3, #0
 8004d12:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689a      	ldr	r2, [r3, #8]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	431a      	orrs	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004d4a:	f023 030c 	bic.w	r3, r3, #12
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6812      	ldr	r2, [r2, #0]
 8004d52:	68f9      	ldr	r1, [r7, #12]
 8004d54:	430b      	orrs	r3, r1
 8004d56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699a      	ldr	r2, [r3, #24]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a6f      	ldr	r2, [pc, #444]	; (8004f30 <UART_SetConfig+0x228>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d16b      	bne.n	8004e50 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004d78:	f7fe fa46 	bl	8003208 <HAL_RCC_GetPCLK2Freq>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	009a      	lsls	r2, r3, #2
 8004d86:	441a      	add	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d92:	4a68      	ldr	r2, [pc, #416]	; (8004f34 <UART_SetConfig+0x22c>)
 8004d94:	fba2 2303 	umull	r2, r3, r2, r3
 8004d98:	095b      	lsrs	r3, r3, #5
 8004d9a:	011c      	lsls	r4, r3, #4
 8004d9c:	f7fe fa34 	bl	8003208 <HAL_RCC_GetPCLK2Freq>
 8004da0:	4602      	mov	r2, r0
 8004da2:	4613      	mov	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4413      	add	r3, r2
 8004da8:	009a      	lsls	r2, r3, #2
 8004daa:	441a      	add	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	fbb2 f5f3 	udiv	r5, r2, r3
 8004db6:	f7fe fa27 	bl	8003208 <HAL_RCC_GetPCLK2Freq>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	009a      	lsls	r2, r3, #2
 8004dc4:	441a      	add	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd0:	4a58      	ldr	r2, [pc, #352]	; (8004f34 <UART_SetConfig+0x22c>)
 8004dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd6:	095b      	lsrs	r3, r3, #5
 8004dd8:	2264      	movs	r2, #100	; 0x64
 8004dda:	fb02 f303 	mul.w	r3, r2, r3
 8004dde:	1aeb      	subs	r3, r5, r3
 8004de0:	011b      	lsls	r3, r3, #4
 8004de2:	3332      	adds	r3, #50	; 0x32
 8004de4:	4a53      	ldr	r2, [pc, #332]	; (8004f34 <UART_SetConfig+0x22c>)
 8004de6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004df0:	441c      	add	r4, r3
 8004df2:	f7fe fa09 	bl	8003208 <HAL_RCC_GetPCLK2Freq>
 8004df6:	4602      	mov	r2, r0
 8004df8:	4613      	mov	r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009a      	lsls	r2, r3, #2
 8004e00:	441a      	add	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	fbb2 f5f3 	udiv	r5, r2, r3
 8004e0c:	f7fe f9fc 	bl	8003208 <HAL_RCC_GetPCLK2Freq>
 8004e10:	4602      	mov	r2, r0
 8004e12:	4613      	mov	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	009a      	lsls	r2, r3, #2
 8004e1a:	441a      	add	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e26:	4a43      	ldr	r2, [pc, #268]	; (8004f34 <UART_SetConfig+0x22c>)
 8004e28:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2c:	095b      	lsrs	r3, r3, #5
 8004e2e:	2264      	movs	r2, #100	; 0x64
 8004e30:	fb02 f303 	mul.w	r3, r2, r3
 8004e34:	1aeb      	subs	r3, r5, r3
 8004e36:	011b      	lsls	r3, r3, #4
 8004e38:	3332      	adds	r3, #50	; 0x32
 8004e3a:	4a3e      	ldr	r2, [pc, #248]	; (8004f34 <UART_SetConfig+0x22c>)
 8004e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e40:	095b      	lsrs	r3, r3, #5
 8004e42:	f003 020f 	and.w	r2, r3, #15
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4422      	add	r2, r4
 8004e4c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004e4e:	e06a      	b.n	8004f26 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004e50:	f7fe f9c6 	bl	80031e0 <HAL_RCC_GetPCLK1Freq>
 8004e54:	4602      	mov	r2, r0
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009a      	lsls	r2, r3, #2
 8004e5e:	441a      	add	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6a:	4a32      	ldr	r2, [pc, #200]	; (8004f34 <UART_SetConfig+0x22c>)
 8004e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e70:	095b      	lsrs	r3, r3, #5
 8004e72:	011c      	lsls	r4, r3, #4
 8004e74:	f7fe f9b4 	bl	80031e0 <HAL_RCC_GetPCLK1Freq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	009a      	lsls	r2, r3, #2
 8004e82:	441a      	add	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	fbb2 f5f3 	udiv	r5, r2, r3
 8004e8e:	f7fe f9a7 	bl	80031e0 <HAL_RCC_GetPCLK1Freq>
 8004e92:	4602      	mov	r2, r0
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	009a      	lsls	r2, r3, #2
 8004e9c:	441a      	add	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea8:	4a22      	ldr	r2, [pc, #136]	; (8004f34 <UART_SetConfig+0x22c>)
 8004eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	2264      	movs	r2, #100	; 0x64
 8004eb2:	fb02 f303 	mul.w	r3, r2, r3
 8004eb6:	1aeb      	subs	r3, r5, r3
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	3332      	adds	r3, #50	; 0x32
 8004ebc:	4a1d      	ldr	r2, [pc, #116]	; (8004f34 <UART_SetConfig+0x22c>)
 8004ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec2:	095b      	lsrs	r3, r3, #5
 8004ec4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ec8:	441c      	add	r4, r3
 8004eca:	f7fe f989 	bl	80031e0 <HAL_RCC_GetPCLK1Freq>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	4413      	add	r3, r2
 8004ed6:	009a      	lsls	r2, r3, #2
 8004ed8:	441a      	add	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ee4:	f7fe f97c 	bl	80031e0 <HAL_RCC_GetPCLK1Freq>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	4613      	mov	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	009a      	lsls	r2, r3, #2
 8004ef2:	441a      	add	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efe:	4a0d      	ldr	r2, [pc, #52]	; (8004f34 <UART_SetConfig+0x22c>)
 8004f00:	fba2 2303 	umull	r2, r3, r2, r3
 8004f04:	095b      	lsrs	r3, r3, #5
 8004f06:	2264      	movs	r2, #100	; 0x64
 8004f08:	fb02 f303 	mul.w	r3, r2, r3
 8004f0c:	1aeb      	subs	r3, r5, r3
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	3332      	adds	r3, #50	; 0x32
 8004f12:	4a08      	ldr	r2, [pc, #32]	; (8004f34 <UART_SetConfig+0x22c>)
 8004f14:	fba2 2303 	umull	r2, r3, r2, r3
 8004f18:	095b      	lsrs	r3, r3, #5
 8004f1a:	f003 020f 	and.w	r2, r3, #15
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4422      	add	r2, r4
 8004f24:	609a      	str	r2, [r3, #8]
}
 8004f26:	bf00      	nop
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bdb0      	pop	{r4, r5, r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40013800 	.word	0x40013800
 8004f34:	51eb851f 	.word	0x51eb851f

08004f38 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	6812      	ldr	r2, [r2, #0]
 8004f50:	f023 0101 	bic.w	r1, r3, #1
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d132      	bne.n	8004fc8 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004f6c:	4b31      	ldr	r3, [pc, #196]	; (8005034 <FSMC_NORSRAM_Init+0xfc>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	6851      	ldr	r1, [r2, #4]
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	6892      	ldr	r2, [r2, #8]
 8004f78:	4311      	orrs	r1, r2
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	68d2      	ldr	r2, [r2, #12]
 8004f7e:	4311      	orrs	r1, r2
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	6912      	ldr	r2, [r2, #16]
 8004f84:	4311      	orrs	r1, r2
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	6952      	ldr	r2, [r2, #20]
 8004f8a:	4311      	orrs	r1, r2
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	6992      	ldr	r2, [r2, #24]
 8004f90:	4311      	orrs	r1, r2
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	69d2      	ldr	r2, [r2, #28]
 8004f96:	4311      	orrs	r1, r2
 8004f98:	683a      	ldr	r2, [r7, #0]
 8004f9a:	6a12      	ldr	r2, [r2, #32]
 8004f9c:	4311      	orrs	r1, r2
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004fa2:	4311      	orrs	r1, r2
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004fa8:	4311      	orrs	r1, r2
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004fae:	4311      	orrs	r1, r2
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	6812      	ldr	r2, [r2, #0]
 8004fbc:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004fc6:	e02f      	b.n	8005028 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004fd2:	4b18      	ldr	r3, [pc, #96]	; (8005034 <FSMC_NORSRAM_Init+0xfc>)
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	6851      	ldr	r1, [r2, #4]
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	6892      	ldr	r2, [r2, #8]
 8004fde:	4311      	orrs	r1, r2
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	68d2      	ldr	r2, [r2, #12]
 8004fe4:	4311      	orrs	r1, r2
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	6912      	ldr	r2, [r2, #16]
 8004fea:	4311      	orrs	r1, r2
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	6952      	ldr	r2, [r2, #20]
 8004ff0:	4311      	orrs	r1, r2
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	6992      	ldr	r2, [r2, #24]
 8004ff6:	4311      	orrs	r1, r2
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	69d2      	ldr	r2, [r2, #28]
 8004ffc:	4311      	orrs	r1, r2
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	6a12      	ldr	r2, [r2, #32]
 8005002:	4311      	orrs	r1, r2
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005008:	4311      	orrs	r1, r2
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800500e:	4311      	orrs	r1, r2
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005014:	4311      	orrs	r1, r2
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800501a:	4311      	orrs	r1, r2
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	6812      	ldr	r2, [r2, #0]
 8005020:	4319      	orrs	r1, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	bc80      	pop	{r7}
 8005032:	4770      	bx	lr
 8005034:	fff70081 	.word	0xfff70081

08005038 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	1c5a      	adds	r2, r3, #1
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800504e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	011b      	lsls	r3, r3, #4
 800505c:	431a      	orrs	r2, r3
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	021b      	lsls	r3, r3, #8
 8005064:	431a      	orrs	r2, r3
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	041b      	lsls	r3, r3, #16
 800506c:	431a      	orrs	r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	3b01      	subs	r3, #1
 8005074:	051b      	lsls	r3, r3, #20
 8005076:	431a      	orrs	r2, r3
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	3b02      	subs	r3, #2
 800507e:	061b      	lsls	r3, r3, #24
 8005080:	431a      	orrs	r2, r3
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	4313      	orrs	r3, r2
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	3201      	adds	r2, #1
 800508c:	4319      	orrs	r1, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr

080050a0 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050b4:	d11d      	bne.n	80050f2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80050be:	4b13      	ldr	r3, [pc, #76]	; (800510c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80050c0:	4013      	ands	r3, r2
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	6811      	ldr	r1, [r2, #0]
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	6852      	ldr	r2, [r2, #4]
 80050ca:	0112      	lsls	r2, r2, #4
 80050cc:	4311      	orrs	r1, r2
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	6892      	ldr	r2, [r2, #8]
 80050d2:	0212      	lsls	r2, r2, #8
 80050d4:	4311      	orrs	r1, r2
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	6992      	ldr	r2, [r2, #24]
 80050da:	4311      	orrs	r1, r2
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	68d2      	ldr	r2, [r2, #12]
 80050e0:	0412      	lsls	r2, r2, #16
 80050e2:	430a      	orrs	r2, r1
 80050e4:	ea43 0102 	orr.w	r1, r3, r2
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80050f0:	e005      	b.n	80050fe <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80050fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	cff00000 	.word	0xcff00000

08005110 <__errno>:
 8005110:	4b01      	ldr	r3, [pc, #4]	; (8005118 <__errno+0x8>)
 8005112:	6818      	ldr	r0, [r3, #0]
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	200000bc 	.word	0x200000bc

0800511c <__libc_init_array>:
 800511c:	b570      	push	{r4, r5, r6, lr}
 800511e:	2600      	movs	r6, #0
 8005120:	4d0c      	ldr	r5, [pc, #48]	; (8005154 <__libc_init_array+0x38>)
 8005122:	4c0d      	ldr	r4, [pc, #52]	; (8005158 <__libc_init_array+0x3c>)
 8005124:	1b64      	subs	r4, r4, r5
 8005126:	10a4      	asrs	r4, r4, #2
 8005128:	42a6      	cmp	r6, r4
 800512a:	d109      	bne.n	8005140 <__libc_init_array+0x24>
 800512c:	f001 fa08 	bl	8006540 <_init>
 8005130:	2600      	movs	r6, #0
 8005132:	4d0a      	ldr	r5, [pc, #40]	; (800515c <__libc_init_array+0x40>)
 8005134:	4c0a      	ldr	r4, [pc, #40]	; (8005160 <__libc_init_array+0x44>)
 8005136:	1b64      	subs	r4, r4, r5
 8005138:	10a4      	asrs	r4, r4, #2
 800513a:	42a6      	cmp	r6, r4
 800513c:	d105      	bne.n	800514a <__libc_init_array+0x2e>
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	f855 3b04 	ldr.w	r3, [r5], #4
 8005144:	4798      	blx	r3
 8005146:	3601      	adds	r6, #1
 8005148:	e7ee      	b.n	8005128 <__libc_init_array+0xc>
 800514a:	f855 3b04 	ldr.w	r3, [r5], #4
 800514e:	4798      	blx	r3
 8005150:	3601      	adds	r6, #1
 8005152:	e7f2      	b.n	800513a <__libc_init_array+0x1e>
 8005154:	08006dbc 	.word	0x08006dbc
 8005158:	08006dbc 	.word	0x08006dbc
 800515c:	08006dbc 	.word	0x08006dbc
 8005160:	08006dc0 	.word	0x08006dc0

08005164 <memset>:
 8005164:	4603      	mov	r3, r0
 8005166:	4402      	add	r2, r0
 8005168:	4293      	cmp	r3, r2
 800516a:	d100      	bne.n	800516e <memset+0xa>
 800516c:	4770      	bx	lr
 800516e:	f803 1b01 	strb.w	r1, [r3], #1
 8005172:	e7f9      	b.n	8005168 <memset+0x4>

08005174 <iprintf>:
 8005174:	b40f      	push	{r0, r1, r2, r3}
 8005176:	4b0a      	ldr	r3, [pc, #40]	; (80051a0 <iprintf+0x2c>)
 8005178:	b513      	push	{r0, r1, r4, lr}
 800517a:	681c      	ldr	r4, [r3, #0]
 800517c:	b124      	cbz	r4, 8005188 <iprintf+0x14>
 800517e:	69a3      	ldr	r3, [r4, #24]
 8005180:	b913      	cbnz	r3, 8005188 <iprintf+0x14>
 8005182:	4620      	mov	r0, r4
 8005184:	f000 fa7a 	bl	800567c <__sinit>
 8005188:	ab05      	add	r3, sp, #20
 800518a:	4620      	mov	r0, r4
 800518c:	9a04      	ldr	r2, [sp, #16]
 800518e:	68a1      	ldr	r1, [r4, #8]
 8005190:	9301      	str	r3, [sp, #4]
 8005192:	f000 fdd9 	bl	8005d48 <_vfiprintf_r>
 8005196:	b002      	add	sp, #8
 8005198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800519c:	b004      	add	sp, #16
 800519e:	4770      	bx	lr
 80051a0:	200000bc 	.word	0x200000bc

080051a4 <_puts_r>:
 80051a4:	b570      	push	{r4, r5, r6, lr}
 80051a6:	460e      	mov	r6, r1
 80051a8:	4605      	mov	r5, r0
 80051aa:	b118      	cbz	r0, 80051b4 <_puts_r+0x10>
 80051ac:	6983      	ldr	r3, [r0, #24]
 80051ae:	b90b      	cbnz	r3, 80051b4 <_puts_r+0x10>
 80051b0:	f000 fa64 	bl	800567c <__sinit>
 80051b4:	69ab      	ldr	r3, [r5, #24]
 80051b6:	68ac      	ldr	r4, [r5, #8]
 80051b8:	b913      	cbnz	r3, 80051c0 <_puts_r+0x1c>
 80051ba:	4628      	mov	r0, r5
 80051bc:	f000 fa5e 	bl	800567c <__sinit>
 80051c0:	4b2c      	ldr	r3, [pc, #176]	; (8005274 <_puts_r+0xd0>)
 80051c2:	429c      	cmp	r4, r3
 80051c4:	d120      	bne.n	8005208 <_puts_r+0x64>
 80051c6:	686c      	ldr	r4, [r5, #4]
 80051c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051ca:	07db      	lsls	r3, r3, #31
 80051cc:	d405      	bmi.n	80051da <_puts_r+0x36>
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	0598      	lsls	r0, r3, #22
 80051d2:	d402      	bmi.n	80051da <_puts_r+0x36>
 80051d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051d6:	f000 faef 	bl	80057b8 <__retarget_lock_acquire_recursive>
 80051da:	89a3      	ldrh	r3, [r4, #12]
 80051dc:	0719      	lsls	r1, r3, #28
 80051de:	d51d      	bpl.n	800521c <_puts_r+0x78>
 80051e0:	6923      	ldr	r3, [r4, #16]
 80051e2:	b1db      	cbz	r3, 800521c <_puts_r+0x78>
 80051e4:	3e01      	subs	r6, #1
 80051e6:	68a3      	ldr	r3, [r4, #8]
 80051e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80051ec:	3b01      	subs	r3, #1
 80051ee:	60a3      	str	r3, [r4, #8]
 80051f0:	bb39      	cbnz	r1, 8005242 <_puts_r+0x9e>
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	da38      	bge.n	8005268 <_puts_r+0xc4>
 80051f6:	4622      	mov	r2, r4
 80051f8:	210a      	movs	r1, #10
 80051fa:	4628      	mov	r0, r5
 80051fc:	f000 f868 	bl	80052d0 <__swbuf_r>
 8005200:	3001      	adds	r0, #1
 8005202:	d011      	beq.n	8005228 <_puts_r+0x84>
 8005204:	250a      	movs	r5, #10
 8005206:	e011      	b.n	800522c <_puts_r+0x88>
 8005208:	4b1b      	ldr	r3, [pc, #108]	; (8005278 <_puts_r+0xd4>)
 800520a:	429c      	cmp	r4, r3
 800520c:	d101      	bne.n	8005212 <_puts_r+0x6e>
 800520e:	68ac      	ldr	r4, [r5, #8]
 8005210:	e7da      	b.n	80051c8 <_puts_r+0x24>
 8005212:	4b1a      	ldr	r3, [pc, #104]	; (800527c <_puts_r+0xd8>)
 8005214:	429c      	cmp	r4, r3
 8005216:	bf08      	it	eq
 8005218:	68ec      	ldreq	r4, [r5, #12]
 800521a:	e7d5      	b.n	80051c8 <_puts_r+0x24>
 800521c:	4621      	mov	r1, r4
 800521e:	4628      	mov	r0, r5
 8005220:	f000 f8a8 	bl	8005374 <__swsetup_r>
 8005224:	2800      	cmp	r0, #0
 8005226:	d0dd      	beq.n	80051e4 <_puts_r+0x40>
 8005228:	f04f 35ff 	mov.w	r5, #4294967295
 800522c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800522e:	07da      	lsls	r2, r3, #31
 8005230:	d405      	bmi.n	800523e <_puts_r+0x9a>
 8005232:	89a3      	ldrh	r3, [r4, #12]
 8005234:	059b      	lsls	r3, r3, #22
 8005236:	d402      	bmi.n	800523e <_puts_r+0x9a>
 8005238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800523a:	f000 fabe 	bl	80057ba <__retarget_lock_release_recursive>
 800523e:	4628      	mov	r0, r5
 8005240:	bd70      	pop	{r4, r5, r6, pc}
 8005242:	2b00      	cmp	r3, #0
 8005244:	da04      	bge.n	8005250 <_puts_r+0xac>
 8005246:	69a2      	ldr	r2, [r4, #24]
 8005248:	429a      	cmp	r2, r3
 800524a:	dc06      	bgt.n	800525a <_puts_r+0xb6>
 800524c:	290a      	cmp	r1, #10
 800524e:	d004      	beq.n	800525a <_puts_r+0xb6>
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	1c5a      	adds	r2, r3, #1
 8005254:	6022      	str	r2, [r4, #0]
 8005256:	7019      	strb	r1, [r3, #0]
 8005258:	e7c5      	b.n	80051e6 <_puts_r+0x42>
 800525a:	4622      	mov	r2, r4
 800525c:	4628      	mov	r0, r5
 800525e:	f000 f837 	bl	80052d0 <__swbuf_r>
 8005262:	3001      	adds	r0, #1
 8005264:	d1bf      	bne.n	80051e6 <_puts_r+0x42>
 8005266:	e7df      	b.n	8005228 <_puts_r+0x84>
 8005268:	250a      	movs	r5, #10
 800526a:	6823      	ldr	r3, [r4, #0]
 800526c:	1c5a      	adds	r2, r3, #1
 800526e:	6022      	str	r2, [r4, #0]
 8005270:	701d      	strb	r5, [r3, #0]
 8005272:	e7db      	b.n	800522c <_puts_r+0x88>
 8005274:	08006d48 	.word	0x08006d48
 8005278:	08006d68 	.word	0x08006d68
 800527c:	08006d28 	.word	0x08006d28

08005280 <puts>:
 8005280:	4b02      	ldr	r3, [pc, #8]	; (800528c <puts+0xc>)
 8005282:	4601      	mov	r1, r0
 8005284:	6818      	ldr	r0, [r3, #0]
 8005286:	f7ff bf8d 	b.w	80051a4 <_puts_r>
 800528a:	bf00      	nop
 800528c:	200000bc 	.word	0x200000bc

08005290 <siprintf>:
 8005290:	b40e      	push	{r1, r2, r3}
 8005292:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005296:	b500      	push	{lr}
 8005298:	b09c      	sub	sp, #112	; 0x70
 800529a:	ab1d      	add	r3, sp, #116	; 0x74
 800529c:	9002      	str	r0, [sp, #8]
 800529e:	9006      	str	r0, [sp, #24]
 80052a0:	9107      	str	r1, [sp, #28]
 80052a2:	9104      	str	r1, [sp, #16]
 80052a4:	4808      	ldr	r0, [pc, #32]	; (80052c8 <siprintf+0x38>)
 80052a6:	4909      	ldr	r1, [pc, #36]	; (80052cc <siprintf+0x3c>)
 80052a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80052ac:	9105      	str	r1, [sp, #20]
 80052ae:	6800      	ldr	r0, [r0, #0]
 80052b0:	a902      	add	r1, sp, #8
 80052b2:	9301      	str	r3, [sp, #4]
 80052b4:	f000 fc20 	bl	8005af8 <_svfiprintf_r>
 80052b8:	2200      	movs	r2, #0
 80052ba:	9b02      	ldr	r3, [sp, #8]
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	b01c      	add	sp, #112	; 0x70
 80052c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80052c4:	b003      	add	sp, #12
 80052c6:	4770      	bx	lr
 80052c8:	200000bc 	.word	0x200000bc
 80052cc:	ffff0208 	.word	0xffff0208

080052d0 <__swbuf_r>:
 80052d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052d2:	460e      	mov	r6, r1
 80052d4:	4614      	mov	r4, r2
 80052d6:	4605      	mov	r5, r0
 80052d8:	b118      	cbz	r0, 80052e2 <__swbuf_r+0x12>
 80052da:	6983      	ldr	r3, [r0, #24]
 80052dc:	b90b      	cbnz	r3, 80052e2 <__swbuf_r+0x12>
 80052de:	f000 f9cd 	bl	800567c <__sinit>
 80052e2:	4b21      	ldr	r3, [pc, #132]	; (8005368 <__swbuf_r+0x98>)
 80052e4:	429c      	cmp	r4, r3
 80052e6:	d12b      	bne.n	8005340 <__swbuf_r+0x70>
 80052e8:	686c      	ldr	r4, [r5, #4]
 80052ea:	69a3      	ldr	r3, [r4, #24]
 80052ec:	60a3      	str	r3, [r4, #8]
 80052ee:	89a3      	ldrh	r3, [r4, #12]
 80052f0:	071a      	lsls	r2, r3, #28
 80052f2:	d52f      	bpl.n	8005354 <__swbuf_r+0x84>
 80052f4:	6923      	ldr	r3, [r4, #16]
 80052f6:	b36b      	cbz	r3, 8005354 <__swbuf_r+0x84>
 80052f8:	6923      	ldr	r3, [r4, #16]
 80052fa:	6820      	ldr	r0, [r4, #0]
 80052fc:	b2f6      	uxtb	r6, r6
 80052fe:	1ac0      	subs	r0, r0, r3
 8005300:	6963      	ldr	r3, [r4, #20]
 8005302:	4637      	mov	r7, r6
 8005304:	4283      	cmp	r3, r0
 8005306:	dc04      	bgt.n	8005312 <__swbuf_r+0x42>
 8005308:	4621      	mov	r1, r4
 800530a:	4628      	mov	r0, r5
 800530c:	f000 f922 	bl	8005554 <_fflush_r>
 8005310:	bb30      	cbnz	r0, 8005360 <__swbuf_r+0x90>
 8005312:	68a3      	ldr	r3, [r4, #8]
 8005314:	3001      	adds	r0, #1
 8005316:	3b01      	subs	r3, #1
 8005318:	60a3      	str	r3, [r4, #8]
 800531a:	6823      	ldr	r3, [r4, #0]
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	6022      	str	r2, [r4, #0]
 8005320:	701e      	strb	r6, [r3, #0]
 8005322:	6963      	ldr	r3, [r4, #20]
 8005324:	4283      	cmp	r3, r0
 8005326:	d004      	beq.n	8005332 <__swbuf_r+0x62>
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	07db      	lsls	r3, r3, #31
 800532c:	d506      	bpl.n	800533c <__swbuf_r+0x6c>
 800532e:	2e0a      	cmp	r6, #10
 8005330:	d104      	bne.n	800533c <__swbuf_r+0x6c>
 8005332:	4621      	mov	r1, r4
 8005334:	4628      	mov	r0, r5
 8005336:	f000 f90d 	bl	8005554 <_fflush_r>
 800533a:	b988      	cbnz	r0, 8005360 <__swbuf_r+0x90>
 800533c:	4638      	mov	r0, r7
 800533e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005340:	4b0a      	ldr	r3, [pc, #40]	; (800536c <__swbuf_r+0x9c>)
 8005342:	429c      	cmp	r4, r3
 8005344:	d101      	bne.n	800534a <__swbuf_r+0x7a>
 8005346:	68ac      	ldr	r4, [r5, #8]
 8005348:	e7cf      	b.n	80052ea <__swbuf_r+0x1a>
 800534a:	4b09      	ldr	r3, [pc, #36]	; (8005370 <__swbuf_r+0xa0>)
 800534c:	429c      	cmp	r4, r3
 800534e:	bf08      	it	eq
 8005350:	68ec      	ldreq	r4, [r5, #12]
 8005352:	e7ca      	b.n	80052ea <__swbuf_r+0x1a>
 8005354:	4621      	mov	r1, r4
 8005356:	4628      	mov	r0, r5
 8005358:	f000 f80c 	bl	8005374 <__swsetup_r>
 800535c:	2800      	cmp	r0, #0
 800535e:	d0cb      	beq.n	80052f8 <__swbuf_r+0x28>
 8005360:	f04f 37ff 	mov.w	r7, #4294967295
 8005364:	e7ea      	b.n	800533c <__swbuf_r+0x6c>
 8005366:	bf00      	nop
 8005368:	08006d48 	.word	0x08006d48
 800536c:	08006d68 	.word	0x08006d68
 8005370:	08006d28 	.word	0x08006d28

08005374 <__swsetup_r>:
 8005374:	4b32      	ldr	r3, [pc, #200]	; (8005440 <__swsetup_r+0xcc>)
 8005376:	b570      	push	{r4, r5, r6, lr}
 8005378:	681d      	ldr	r5, [r3, #0]
 800537a:	4606      	mov	r6, r0
 800537c:	460c      	mov	r4, r1
 800537e:	b125      	cbz	r5, 800538a <__swsetup_r+0x16>
 8005380:	69ab      	ldr	r3, [r5, #24]
 8005382:	b913      	cbnz	r3, 800538a <__swsetup_r+0x16>
 8005384:	4628      	mov	r0, r5
 8005386:	f000 f979 	bl	800567c <__sinit>
 800538a:	4b2e      	ldr	r3, [pc, #184]	; (8005444 <__swsetup_r+0xd0>)
 800538c:	429c      	cmp	r4, r3
 800538e:	d10f      	bne.n	80053b0 <__swsetup_r+0x3c>
 8005390:	686c      	ldr	r4, [r5, #4]
 8005392:	89a3      	ldrh	r3, [r4, #12]
 8005394:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005398:	0719      	lsls	r1, r3, #28
 800539a:	d42c      	bmi.n	80053f6 <__swsetup_r+0x82>
 800539c:	06dd      	lsls	r5, r3, #27
 800539e:	d411      	bmi.n	80053c4 <__swsetup_r+0x50>
 80053a0:	2309      	movs	r3, #9
 80053a2:	6033      	str	r3, [r6, #0]
 80053a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053a8:	f04f 30ff 	mov.w	r0, #4294967295
 80053ac:	81a3      	strh	r3, [r4, #12]
 80053ae:	e03e      	b.n	800542e <__swsetup_r+0xba>
 80053b0:	4b25      	ldr	r3, [pc, #148]	; (8005448 <__swsetup_r+0xd4>)
 80053b2:	429c      	cmp	r4, r3
 80053b4:	d101      	bne.n	80053ba <__swsetup_r+0x46>
 80053b6:	68ac      	ldr	r4, [r5, #8]
 80053b8:	e7eb      	b.n	8005392 <__swsetup_r+0x1e>
 80053ba:	4b24      	ldr	r3, [pc, #144]	; (800544c <__swsetup_r+0xd8>)
 80053bc:	429c      	cmp	r4, r3
 80053be:	bf08      	it	eq
 80053c0:	68ec      	ldreq	r4, [r5, #12]
 80053c2:	e7e6      	b.n	8005392 <__swsetup_r+0x1e>
 80053c4:	0758      	lsls	r0, r3, #29
 80053c6:	d512      	bpl.n	80053ee <__swsetup_r+0x7a>
 80053c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053ca:	b141      	cbz	r1, 80053de <__swsetup_r+0x6a>
 80053cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053d0:	4299      	cmp	r1, r3
 80053d2:	d002      	beq.n	80053da <__swsetup_r+0x66>
 80053d4:	4630      	mov	r0, r6
 80053d6:	f000 fa57 	bl	8005888 <_free_r>
 80053da:	2300      	movs	r3, #0
 80053dc:	6363      	str	r3, [r4, #52]	; 0x34
 80053de:	89a3      	ldrh	r3, [r4, #12]
 80053e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80053e4:	81a3      	strh	r3, [r4, #12]
 80053e6:	2300      	movs	r3, #0
 80053e8:	6063      	str	r3, [r4, #4]
 80053ea:	6923      	ldr	r3, [r4, #16]
 80053ec:	6023      	str	r3, [r4, #0]
 80053ee:	89a3      	ldrh	r3, [r4, #12]
 80053f0:	f043 0308 	orr.w	r3, r3, #8
 80053f4:	81a3      	strh	r3, [r4, #12]
 80053f6:	6923      	ldr	r3, [r4, #16]
 80053f8:	b94b      	cbnz	r3, 800540e <__swsetup_r+0x9a>
 80053fa:	89a3      	ldrh	r3, [r4, #12]
 80053fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005404:	d003      	beq.n	800540e <__swsetup_r+0x9a>
 8005406:	4621      	mov	r1, r4
 8005408:	4630      	mov	r0, r6
 800540a:	f000 f9fd 	bl	8005808 <__smakebuf_r>
 800540e:	89a0      	ldrh	r0, [r4, #12]
 8005410:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005414:	f010 0301 	ands.w	r3, r0, #1
 8005418:	d00a      	beq.n	8005430 <__swsetup_r+0xbc>
 800541a:	2300      	movs	r3, #0
 800541c:	60a3      	str	r3, [r4, #8]
 800541e:	6963      	ldr	r3, [r4, #20]
 8005420:	425b      	negs	r3, r3
 8005422:	61a3      	str	r3, [r4, #24]
 8005424:	6923      	ldr	r3, [r4, #16]
 8005426:	b943      	cbnz	r3, 800543a <__swsetup_r+0xc6>
 8005428:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800542c:	d1ba      	bne.n	80053a4 <__swsetup_r+0x30>
 800542e:	bd70      	pop	{r4, r5, r6, pc}
 8005430:	0781      	lsls	r1, r0, #30
 8005432:	bf58      	it	pl
 8005434:	6963      	ldrpl	r3, [r4, #20]
 8005436:	60a3      	str	r3, [r4, #8]
 8005438:	e7f4      	b.n	8005424 <__swsetup_r+0xb0>
 800543a:	2000      	movs	r0, #0
 800543c:	e7f7      	b.n	800542e <__swsetup_r+0xba>
 800543e:	bf00      	nop
 8005440:	200000bc 	.word	0x200000bc
 8005444:	08006d48 	.word	0x08006d48
 8005448:	08006d68 	.word	0x08006d68
 800544c:	08006d28 	.word	0x08006d28

08005450 <__sflush_r>:
 8005450:	898a      	ldrh	r2, [r1, #12]
 8005452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005454:	4605      	mov	r5, r0
 8005456:	0710      	lsls	r0, r2, #28
 8005458:	460c      	mov	r4, r1
 800545a:	d457      	bmi.n	800550c <__sflush_r+0xbc>
 800545c:	684b      	ldr	r3, [r1, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	dc04      	bgt.n	800546c <__sflush_r+0x1c>
 8005462:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005464:	2b00      	cmp	r3, #0
 8005466:	dc01      	bgt.n	800546c <__sflush_r+0x1c>
 8005468:	2000      	movs	r0, #0
 800546a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800546c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800546e:	2e00      	cmp	r6, #0
 8005470:	d0fa      	beq.n	8005468 <__sflush_r+0x18>
 8005472:	2300      	movs	r3, #0
 8005474:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005478:	682f      	ldr	r7, [r5, #0]
 800547a:	602b      	str	r3, [r5, #0]
 800547c:	d032      	beq.n	80054e4 <__sflush_r+0x94>
 800547e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005480:	89a3      	ldrh	r3, [r4, #12]
 8005482:	075a      	lsls	r2, r3, #29
 8005484:	d505      	bpl.n	8005492 <__sflush_r+0x42>
 8005486:	6863      	ldr	r3, [r4, #4]
 8005488:	1ac0      	subs	r0, r0, r3
 800548a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800548c:	b10b      	cbz	r3, 8005492 <__sflush_r+0x42>
 800548e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005490:	1ac0      	subs	r0, r0, r3
 8005492:	2300      	movs	r3, #0
 8005494:	4602      	mov	r2, r0
 8005496:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005498:	4628      	mov	r0, r5
 800549a:	6a21      	ldr	r1, [r4, #32]
 800549c:	47b0      	blx	r6
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	89a3      	ldrh	r3, [r4, #12]
 80054a2:	d106      	bne.n	80054b2 <__sflush_r+0x62>
 80054a4:	6829      	ldr	r1, [r5, #0]
 80054a6:	291d      	cmp	r1, #29
 80054a8:	d82c      	bhi.n	8005504 <__sflush_r+0xb4>
 80054aa:	4a29      	ldr	r2, [pc, #164]	; (8005550 <__sflush_r+0x100>)
 80054ac:	40ca      	lsrs	r2, r1
 80054ae:	07d6      	lsls	r6, r2, #31
 80054b0:	d528      	bpl.n	8005504 <__sflush_r+0xb4>
 80054b2:	2200      	movs	r2, #0
 80054b4:	6062      	str	r2, [r4, #4]
 80054b6:	6922      	ldr	r2, [r4, #16]
 80054b8:	04d9      	lsls	r1, r3, #19
 80054ba:	6022      	str	r2, [r4, #0]
 80054bc:	d504      	bpl.n	80054c8 <__sflush_r+0x78>
 80054be:	1c42      	adds	r2, r0, #1
 80054c0:	d101      	bne.n	80054c6 <__sflush_r+0x76>
 80054c2:	682b      	ldr	r3, [r5, #0]
 80054c4:	b903      	cbnz	r3, 80054c8 <__sflush_r+0x78>
 80054c6:	6560      	str	r0, [r4, #84]	; 0x54
 80054c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054ca:	602f      	str	r7, [r5, #0]
 80054cc:	2900      	cmp	r1, #0
 80054ce:	d0cb      	beq.n	8005468 <__sflush_r+0x18>
 80054d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054d4:	4299      	cmp	r1, r3
 80054d6:	d002      	beq.n	80054de <__sflush_r+0x8e>
 80054d8:	4628      	mov	r0, r5
 80054da:	f000 f9d5 	bl	8005888 <_free_r>
 80054de:	2000      	movs	r0, #0
 80054e0:	6360      	str	r0, [r4, #52]	; 0x34
 80054e2:	e7c2      	b.n	800546a <__sflush_r+0x1a>
 80054e4:	6a21      	ldr	r1, [r4, #32]
 80054e6:	2301      	movs	r3, #1
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b0      	blx	r6
 80054ec:	1c41      	adds	r1, r0, #1
 80054ee:	d1c7      	bne.n	8005480 <__sflush_r+0x30>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d0c4      	beq.n	8005480 <__sflush_r+0x30>
 80054f6:	2b1d      	cmp	r3, #29
 80054f8:	d001      	beq.n	80054fe <__sflush_r+0xae>
 80054fa:	2b16      	cmp	r3, #22
 80054fc:	d101      	bne.n	8005502 <__sflush_r+0xb2>
 80054fe:	602f      	str	r7, [r5, #0]
 8005500:	e7b2      	b.n	8005468 <__sflush_r+0x18>
 8005502:	89a3      	ldrh	r3, [r4, #12]
 8005504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005508:	81a3      	strh	r3, [r4, #12]
 800550a:	e7ae      	b.n	800546a <__sflush_r+0x1a>
 800550c:	690f      	ldr	r7, [r1, #16]
 800550e:	2f00      	cmp	r7, #0
 8005510:	d0aa      	beq.n	8005468 <__sflush_r+0x18>
 8005512:	0793      	lsls	r3, r2, #30
 8005514:	bf18      	it	ne
 8005516:	2300      	movne	r3, #0
 8005518:	680e      	ldr	r6, [r1, #0]
 800551a:	bf08      	it	eq
 800551c:	694b      	ldreq	r3, [r1, #20]
 800551e:	1bf6      	subs	r6, r6, r7
 8005520:	600f      	str	r7, [r1, #0]
 8005522:	608b      	str	r3, [r1, #8]
 8005524:	2e00      	cmp	r6, #0
 8005526:	dd9f      	ble.n	8005468 <__sflush_r+0x18>
 8005528:	4633      	mov	r3, r6
 800552a:	463a      	mov	r2, r7
 800552c:	4628      	mov	r0, r5
 800552e:	6a21      	ldr	r1, [r4, #32]
 8005530:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005534:	47e0      	blx	ip
 8005536:	2800      	cmp	r0, #0
 8005538:	dc06      	bgt.n	8005548 <__sflush_r+0xf8>
 800553a:	89a3      	ldrh	r3, [r4, #12]
 800553c:	f04f 30ff 	mov.w	r0, #4294967295
 8005540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005544:	81a3      	strh	r3, [r4, #12]
 8005546:	e790      	b.n	800546a <__sflush_r+0x1a>
 8005548:	4407      	add	r7, r0
 800554a:	1a36      	subs	r6, r6, r0
 800554c:	e7ea      	b.n	8005524 <__sflush_r+0xd4>
 800554e:	bf00      	nop
 8005550:	20400001 	.word	0x20400001

08005554 <_fflush_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	690b      	ldr	r3, [r1, #16]
 8005558:	4605      	mov	r5, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b913      	cbnz	r3, 8005564 <_fflush_r+0x10>
 800555e:	2500      	movs	r5, #0
 8005560:	4628      	mov	r0, r5
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	b118      	cbz	r0, 800556e <_fflush_r+0x1a>
 8005566:	6983      	ldr	r3, [r0, #24]
 8005568:	b90b      	cbnz	r3, 800556e <_fflush_r+0x1a>
 800556a:	f000 f887 	bl	800567c <__sinit>
 800556e:	4b14      	ldr	r3, [pc, #80]	; (80055c0 <_fflush_r+0x6c>)
 8005570:	429c      	cmp	r4, r3
 8005572:	d11b      	bne.n	80055ac <_fflush_r+0x58>
 8005574:	686c      	ldr	r4, [r5, #4]
 8005576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d0ef      	beq.n	800555e <_fflush_r+0xa>
 800557e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005580:	07d0      	lsls	r0, r2, #31
 8005582:	d404      	bmi.n	800558e <_fflush_r+0x3a>
 8005584:	0599      	lsls	r1, r3, #22
 8005586:	d402      	bmi.n	800558e <_fflush_r+0x3a>
 8005588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800558a:	f000 f915 	bl	80057b8 <__retarget_lock_acquire_recursive>
 800558e:	4628      	mov	r0, r5
 8005590:	4621      	mov	r1, r4
 8005592:	f7ff ff5d 	bl	8005450 <__sflush_r>
 8005596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005598:	4605      	mov	r5, r0
 800559a:	07da      	lsls	r2, r3, #31
 800559c:	d4e0      	bmi.n	8005560 <_fflush_r+0xc>
 800559e:	89a3      	ldrh	r3, [r4, #12]
 80055a0:	059b      	lsls	r3, r3, #22
 80055a2:	d4dd      	bmi.n	8005560 <_fflush_r+0xc>
 80055a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055a6:	f000 f908 	bl	80057ba <__retarget_lock_release_recursive>
 80055aa:	e7d9      	b.n	8005560 <_fflush_r+0xc>
 80055ac:	4b05      	ldr	r3, [pc, #20]	; (80055c4 <_fflush_r+0x70>)
 80055ae:	429c      	cmp	r4, r3
 80055b0:	d101      	bne.n	80055b6 <_fflush_r+0x62>
 80055b2:	68ac      	ldr	r4, [r5, #8]
 80055b4:	e7df      	b.n	8005576 <_fflush_r+0x22>
 80055b6:	4b04      	ldr	r3, [pc, #16]	; (80055c8 <_fflush_r+0x74>)
 80055b8:	429c      	cmp	r4, r3
 80055ba:	bf08      	it	eq
 80055bc:	68ec      	ldreq	r4, [r5, #12]
 80055be:	e7da      	b.n	8005576 <_fflush_r+0x22>
 80055c0:	08006d48 	.word	0x08006d48
 80055c4:	08006d68 	.word	0x08006d68
 80055c8:	08006d28 	.word	0x08006d28

080055cc <std>:
 80055cc:	2300      	movs	r3, #0
 80055ce:	b510      	push	{r4, lr}
 80055d0:	4604      	mov	r4, r0
 80055d2:	e9c0 3300 	strd	r3, r3, [r0]
 80055d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055da:	6083      	str	r3, [r0, #8]
 80055dc:	8181      	strh	r1, [r0, #12]
 80055de:	6643      	str	r3, [r0, #100]	; 0x64
 80055e0:	81c2      	strh	r2, [r0, #14]
 80055e2:	6183      	str	r3, [r0, #24]
 80055e4:	4619      	mov	r1, r3
 80055e6:	2208      	movs	r2, #8
 80055e8:	305c      	adds	r0, #92	; 0x5c
 80055ea:	f7ff fdbb 	bl	8005164 <memset>
 80055ee:	4b05      	ldr	r3, [pc, #20]	; (8005604 <std+0x38>)
 80055f0:	6224      	str	r4, [r4, #32]
 80055f2:	6263      	str	r3, [r4, #36]	; 0x24
 80055f4:	4b04      	ldr	r3, [pc, #16]	; (8005608 <std+0x3c>)
 80055f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80055f8:	4b04      	ldr	r3, [pc, #16]	; (800560c <std+0x40>)
 80055fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055fc:	4b04      	ldr	r3, [pc, #16]	; (8005610 <std+0x44>)
 80055fe:	6323      	str	r3, [r4, #48]	; 0x30
 8005600:	bd10      	pop	{r4, pc}
 8005602:	bf00      	nop
 8005604:	080062f5 	.word	0x080062f5
 8005608:	08006317 	.word	0x08006317
 800560c:	0800634f 	.word	0x0800634f
 8005610:	08006373 	.word	0x08006373

08005614 <_cleanup_r>:
 8005614:	4901      	ldr	r1, [pc, #4]	; (800561c <_cleanup_r+0x8>)
 8005616:	f000 b8af 	b.w	8005778 <_fwalk_reent>
 800561a:	bf00      	nop
 800561c:	08005555 	.word	0x08005555

08005620 <__sfmoreglue>:
 8005620:	2268      	movs	r2, #104	; 0x68
 8005622:	b570      	push	{r4, r5, r6, lr}
 8005624:	1e4d      	subs	r5, r1, #1
 8005626:	4355      	muls	r5, r2
 8005628:	460e      	mov	r6, r1
 800562a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800562e:	f000 f993 	bl	8005958 <_malloc_r>
 8005632:	4604      	mov	r4, r0
 8005634:	b140      	cbz	r0, 8005648 <__sfmoreglue+0x28>
 8005636:	2100      	movs	r1, #0
 8005638:	e9c0 1600 	strd	r1, r6, [r0]
 800563c:	300c      	adds	r0, #12
 800563e:	60a0      	str	r0, [r4, #8]
 8005640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005644:	f7ff fd8e 	bl	8005164 <memset>
 8005648:	4620      	mov	r0, r4
 800564a:	bd70      	pop	{r4, r5, r6, pc}

0800564c <__sfp_lock_acquire>:
 800564c:	4801      	ldr	r0, [pc, #4]	; (8005654 <__sfp_lock_acquire+0x8>)
 800564e:	f000 b8b3 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 8005652:	bf00      	nop
 8005654:	200002b9 	.word	0x200002b9

08005658 <__sfp_lock_release>:
 8005658:	4801      	ldr	r0, [pc, #4]	; (8005660 <__sfp_lock_release+0x8>)
 800565a:	f000 b8ae 	b.w	80057ba <__retarget_lock_release_recursive>
 800565e:	bf00      	nop
 8005660:	200002b9 	.word	0x200002b9

08005664 <__sinit_lock_acquire>:
 8005664:	4801      	ldr	r0, [pc, #4]	; (800566c <__sinit_lock_acquire+0x8>)
 8005666:	f000 b8a7 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 800566a:	bf00      	nop
 800566c:	200002ba 	.word	0x200002ba

08005670 <__sinit_lock_release>:
 8005670:	4801      	ldr	r0, [pc, #4]	; (8005678 <__sinit_lock_release+0x8>)
 8005672:	f000 b8a2 	b.w	80057ba <__retarget_lock_release_recursive>
 8005676:	bf00      	nop
 8005678:	200002ba 	.word	0x200002ba

0800567c <__sinit>:
 800567c:	b510      	push	{r4, lr}
 800567e:	4604      	mov	r4, r0
 8005680:	f7ff fff0 	bl	8005664 <__sinit_lock_acquire>
 8005684:	69a3      	ldr	r3, [r4, #24]
 8005686:	b11b      	cbz	r3, 8005690 <__sinit+0x14>
 8005688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800568c:	f7ff bff0 	b.w	8005670 <__sinit_lock_release>
 8005690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005694:	6523      	str	r3, [r4, #80]	; 0x50
 8005696:	4b13      	ldr	r3, [pc, #76]	; (80056e4 <__sinit+0x68>)
 8005698:	4a13      	ldr	r2, [pc, #76]	; (80056e8 <__sinit+0x6c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	62a2      	str	r2, [r4, #40]	; 0x28
 800569e:	42a3      	cmp	r3, r4
 80056a0:	bf08      	it	eq
 80056a2:	2301      	moveq	r3, #1
 80056a4:	4620      	mov	r0, r4
 80056a6:	bf08      	it	eq
 80056a8:	61a3      	streq	r3, [r4, #24]
 80056aa:	f000 f81f 	bl	80056ec <__sfp>
 80056ae:	6060      	str	r0, [r4, #4]
 80056b0:	4620      	mov	r0, r4
 80056b2:	f000 f81b 	bl	80056ec <__sfp>
 80056b6:	60a0      	str	r0, [r4, #8]
 80056b8:	4620      	mov	r0, r4
 80056ba:	f000 f817 	bl	80056ec <__sfp>
 80056be:	2200      	movs	r2, #0
 80056c0:	2104      	movs	r1, #4
 80056c2:	60e0      	str	r0, [r4, #12]
 80056c4:	6860      	ldr	r0, [r4, #4]
 80056c6:	f7ff ff81 	bl	80055cc <std>
 80056ca:	2201      	movs	r2, #1
 80056cc:	2109      	movs	r1, #9
 80056ce:	68a0      	ldr	r0, [r4, #8]
 80056d0:	f7ff ff7c 	bl	80055cc <std>
 80056d4:	2202      	movs	r2, #2
 80056d6:	2112      	movs	r1, #18
 80056d8:	68e0      	ldr	r0, [r4, #12]
 80056da:	f7ff ff77 	bl	80055cc <std>
 80056de:	2301      	movs	r3, #1
 80056e0:	61a3      	str	r3, [r4, #24]
 80056e2:	e7d1      	b.n	8005688 <__sinit+0xc>
 80056e4:	08006d24 	.word	0x08006d24
 80056e8:	08005615 	.word	0x08005615

080056ec <__sfp>:
 80056ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ee:	4607      	mov	r7, r0
 80056f0:	f7ff ffac 	bl	800564c <__sfp_lock_acquire>
 80056f4:	4b1e      	ldr	r3, [pc, #120]	; (8005770 <__sfp+0x84>)
 80056f6:	681e      	ldr	r6, [r3, #0]
 80056f8:	69b3      	ldr	r3, [r6, #24]
 80056fa:	b913      	cbnz	r3, 8005702 <__sfp+0x16>
 80056fc:	4630      	mov	r0, r6
 80056fe:	f7ff ffbd 	bl	800567c <__sinit>
 8005702:	3648      	adds	r6, #72	; 0x48
 8005704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005708:	3b01      	subs	r3, #1
 800570a:	d503      	bpl.n	8005714 <__sfp+0x28>
 800570c:	6833      	ldr	r3, [r6, #0]
 800570e:	b30b      	cbz	r3, 8005754 <__sfp+0x68>
 8005710:	6836      	ldr	r6, [r6, #0]
 8005712:	e7f7      	b.n	8005704 <__sfp+0x18>
 8005714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005718:	b9d5      	cbnz	r5, 8005750 <__sfp+0x64>
 800571a:	4b16      	ldr	r3, [pc, #88]	; (8005774 <__sfp+0x88>)
 800571c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005720:	60e3      	str	r3, [r4, #12]
 8005722:	6665      	str	r5, [r4, #100]	; 0x64
 8005724:	f000 f847 	bl	80057b6 <__retarget_lock_init_recursive>
 8005728:	f7ff ff96 	bl	8005658 <__sfp_lock_release>
 800572c:	2208      	movs	r2, #8
 800572e:	4629      	mov	r1, r5
 8005730:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005734:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005738:	6025      	str	r5, [r4, #0]
 800573a:	61a5      	str	r5, [r4, #24]
 800573c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005740:	f7ff fd10 	bl	8005164 <memset>
 8005744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800574c:	4620      	mov	r0, r4
 800574e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005750:	3468      	adds	r4, #104	; 0x68
 8005752:	e7d9      	b.n	8005708 <__sfp+0x1c>
 8005754:	2104      	movs	r1, #4
 8005756:	4638      	mov	r0, r7
 8005758:	f7ff ff62 	bl	8005620 <__sfmoreglue>
 800575c:	4604      	mov	r4, r0
 800575e:	6030      	str	r0, [r6, #0]
 8005760:	2800      	cmp	r0, #0
 8005762:	d1d5      	bne.n	8005710 <__sfp+0x24>
 8005764:	f7ff ff78 	bl	8005658 <__sfp_lock_release>
 8005768:	230c      	movs	r3, #12
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	e7ee      	b.n	800574c <__sfp+0x60>
 800576e:	bf00      	nop
 8005770:	08006d24 	.word	0x08006d24
 8005774:	ffff0001 	.word	0xffff0001

08005778 <_fwalk_reent>:
 8005778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800577c:	4606      	mov	r6, r0
 800577e:	4688      	mov	r8, r1
 8005780:	2700      	movs	r7, #0
 8005782:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800578a:	f1b9 0901 	subs.w	r9, r9, #1
 800578e:	d505      	bpl.n	800579c <_fwalk_reent+0x24>
 8005790:	6824      	ldr	r4, [r4, #0]
 8005792:	2c00      	cmp	r4, #0
 8005794:	d1f7      	bne.n	8005786 <_fwalk_reent+0xe>
 8005796:	4638      	mov	r0, r7
 8005798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800579c:	89ab      	ldrh	r3, [r5, #12]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d907      	bls.n	80057b2 <_fwalk_reent+0x3a>
 80057a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057a6:	3301      	adds	r3, #1
 80057a8:	d003      	beq.n	80057b2 <_fwalk_reent+0x3a>
 80057aa:	4629      	mov	r1, r5
 80057ac:	4630      	mov	r0, r6
 80057ae:	47c0      	blx	r8
 80057b0:	4307      	orrs	r7, r0
 80057b2:	3568      	adds	r5, #104	; 0x68
 80057b4:	e7e9      	b.n	800578a <_fwalk_reent+0x12>

080057b6 <__retarget_lock_init_recursive>:
 80057b6:	4770      	bx	lr

080057b8 <__retarget_lock_acquire_recursive>:
 80057b8:	4770      	bx	lr

080057ba <__retarget_lock_release_recursive>:
 80057ba:	4770      	bx	lr

080057bc <__swhatbuf_r>:
 80057bc:	b570      	push	{r4, r5, r6, lr}
 80057be:	460e      	mov	r6, r1
 80057c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c4:	4614      	mov	r4, r2
 80057c6:	2900      	cmp	r1, #0
 80057c8:	461d      	mov	r5, r3
 80057ca:	b096      	sub	sp, #88	; 0x58
 80057cc:	da08      	bge.n	80057e0 <__swhatbuf_r+0x24>
 80057ce:	2200      	movs	r2, #0
 80057d0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80057d4:	602a      	str	r2, [r5, #0]
 80057d6:	061a      	lsls	r2, r3, #24
 80057d8:	d410      	bmi.n	80057fc <__swhatbuf_r+0x40>
 80057da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057de:	e00e      	b.n	80057fe <__swhatbuf_r+0x42>
 80057e0:	466a      	mov	r2, sp
 80057e2:	f000 fded 	bl	80063c0 <_fstat_r>
 80057e6:	2800      	cmp	r0, #0
 80057e8:	dbf1      	blt.n	80057ce <__swhatbuf_r+0x12>
 80057ea:	9a01      	ldr	r2, [sp, #4]
 80057ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057f4:	425a      	negs	r2, r3
 80057f6:	415a      	adcs	r2, r3
 80057f8:	602a      	str	r2, [r5, #0]
 80057fa:	e7ee      	b.n	80057da <__swhatbuf_r+0x1e>
 80057fc:	2340      	movs	r3, #64	; 0x40
 80057fe:	2000      	movs	r0, #0
 8005800:	6023      	str	r3, [r4, #0]
 8005802:	b016      	add	sp, #88	; 0x58
 8005804:	bd70      	pop	{r4, r5, r6, pc}
	...

08005808 <__smakebuf_r>:
 8005808:	898b      	ldrh	r3, [r1, #12]
 800580a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800580c:	079d      	lsls	r5, r3, #30
 800580e:	4606      	mov	r6, r0
 8005810:	460c      	mov	r4, r1
 8005812:	d507      	bpl.n	8005824 <__smakebuf_r+0x1c>
 8005814:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005818:	6023      	str	r3, [r4, #0]
 800581a:	6123      	str	r3, [r4, #16]
 800581c:	2301      	movs	r3, #1
 800581e:	6163      	str	r3, [r4, #20]
 8005820:	b002      	add	sp, #8
 8005822:	bd70      	pop	{r4, r5, r6, pc}
 8005824:	466a      	mov	r2, sp
 8005826:	ab01      	add	r3, sp, #4
 8005828:	f7ff ffc8 	bl	80057bc <__swhatbuf_r>
 800582c:	9900      	ldr	r1, [sp, #0]
 800582e:	4605      	mov	r5, r0
 8005830:	4630      	mov	r0, r6
 8005832:	f000 f891 	bl	8005958 <_malloc_r>
 8005836:	b948      	cbnz	r0, 800584c <__smakebuf_r+0x44>
 8005838:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800583c:	059a      	lsls	r2, r3, #22
 800583e:	d4ef      	bmi.n	8005820 <__smakebuf_r+0x18>
 8005840:	f023 0303 	bic.w	r3, r3, #3
 8005844:	f043 0302 	orr.w	r3, r3, #2
 8005848:	81a3      	strh	r3, [r4, #12]
 800584a:	e7e3      	b.n	8005814 <__smakebuf_r+0xc>
 800584c:	4b0d      	ldr	r3, [pc, #52]	; (8005884 <__smakebuf_r+0x7c>)
 800584e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005850:	89a3      	ldrh	r3, [r4, #12]
 8005852:	6020      	str	r0, [r4, #0]
 8005854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005858:	81a3      	strh	r3, [r4, #12]
 800585a:	9b00      	ldr	r3, [sp, #0]
 800585c:	6120      	str	r0, [r4, #16]
 800585e:	6163      	str	r3, [r4, #20]
 8005860:	9b01      	ldr	r3, [sp, #4]
 8005862:	b15b      	cbz	r3, 800587c <__smakebuf_r+0x74>
 8005864:	4630      	mov	r0, r6
 8005866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800586a:	f000 fdbb 	bl	80063e4 <_isatty_r>
 800586e:	b128      	cbz	r0, 800587c <__smakebuf_r+0x74>
 8005870:	89a3      	ldrh	r3, [r4, #12]
 8005872:	f023 0303 	bic.w	r3, r3, #3
 8005876:	f043 0301 	orr.w	r3, r3, #1
 800587a:	81a3      	strh	r3, [r4, #12]
 800587c:	89a0      	ldrh	r0, [r4, #12]
 800587e:	4305      	orrs	r5, r0
 8005880:	81a5      	strh	r5, [r4, #12]
 8005882:	e7cd      	b.n	8005820 <__smakebuf_r+0x18>
 8005884:	08005615 	.word	0x08005615

08005888 <_free_r>:
 8005888:	b538      	push	{r3, r4, r5, lr}
 800588a:	4605      	mov	r5, r0
 800588c:	2900      	cmp	r1, #0
 800588e:	d040      	beq.n	8005912 <_free_r+0x8a>
 8005890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005894:	1f0c      	subs	r4, r1, #4
 8005896:	2b00      	cmp	r3, #0
 8005898:	bfb8      	it	lt
 800589a:	18e4      	addlt	r4, r4, r3
 800589c:	f000 fdfa 	bl	8006494 <__malloc_lock>
 80058a0:	4a1c      	ldr	r2, [pc, #112]	; (8005914 <_free_r+0x8c>)
 80058a2:	6813      	ldr	r3, [r2, #0]
 80058a4:	b933      	cbnz	r3, 80058b4 <_free_r+0x2c>
 80058a6:	6063      	str	r3, [r4, #4]
 80058a8:	6014      	str	r4, [r2, #0]
 80058aa:	4628      	mov	r0, r5
 80058ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058b0:	f000 bdf6 	b.w	80064a0 <__malloc_unlock>
 80058b4:	42a3      	cmp	r3, r4
 80058b6:	d908      	bls.n	80058ca <_free_r+0x42>
 80058b8:	6820      	ldr	r0, [r4, #0]
 80058ba:	1821      	adds	r1, r4, r0
 80058bc:	428b      	cmp	r3, r1
 80058be:	bf01      	itttt	eq
 80058c0:	6819      	ldreq	r1, [r3, #0]
 80058c2:	685b      	ldreq	r3, [r3, #4]
 80058c4:	1809      	addeq	r1, r1, r0
 80058c6:	6021      	streq	r1, [r4, #0]
 80058c8:	e7ed      	b.n	80058a6 <_free_r+0x1e>
 80058ca:	461a      	mov	r2, r3
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	b10b      	cbz	r3, 80058d4 <_free_r+0x4c>
 80058d0:	42a3      	cmp	r3, r4
 80058d2:	d9fa      	bls.n	80058ca <_free_r+0x42>
 80058d4:	6811      	ldr	r1, [r2, #0]
 80058d6:	1850      	adds	r0, r2, r1
 80058d8:	42a0      	cmp	r0, r4
 80058da:	d10b      	bne.n	80058f4 <_free_r+0x6c>
 80058dc:	6820      	ldr	r0, [r4, #0]
 80058de:	4401      	add	r1, r0
 80058e0:	1850      	adds	r0, r2, r1
 80058e2:	4283      	cmp	r3, r0
 80058e4:	6011      	str	r1, [r2, #0]
 80058e6:	d1e0      	bne.n	80058aa <_free_r+0x22>
 80058e8:	6818      	ldr	r0, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	4401      	add	r1, r0
 80058ee:	6011      	str	r1, [r2, #0]
 80058f0:	6053      	str	r3, [r2, #4]
 80058f2:	e7da      	b.n	80058aa <_free_r+0x22>
 80058f4:	d902      	bls.n	80058fc <_free_r+0x74>
 80058f6:	230c      	movs	r3, #12
 80058f8:	602b      	str	r3, [r5, #0]
 80058fa:	e7d6      	b.n	80058aa <_free_r+0x22>
 80058fc:	6820      	ldr	r0, [r4, #0]
 80058fe:	1821      	adds	r1, r4, r0
 8005900:	428b      	cmp	r3, r1
 8005902:	bf01      	itttt	eq
 8005904:	6819      	ldreq	r1, [r3, #0]
 8005906:	685b      	ldreq	r3, [r3, #4]
 8005908:	1809      	addeq	r1, r1, r0
 800590a:	6021      	streq	r1, [r4, #0]
 800590c:	6063      	str	r3, [r4, #4]
 800590e:	6054      	str	r4, [r2, #4]
 8005910:	e7cb      	b.n	80058aa <_free_r+0x22>
 8005912:	bd38      	pop	{r3, r4, r5, pc}
 8005914:	200002bc 	.word	0x200002bc

08005918 <sbrk_aligned>:
 8005918:	b570      	push	{r4, r5, r6, lr}
 800591a:	4e0e      	ldr	r6, [pc, #56]	; (8005954 <sbrk_aligned+0x3c>)
 800591c:	460c      	mov	r4, r1
 800591e:	6831      	ldr	r1, [r6, #0]
 8005920:	4605      	mov	r5, r0
 8005922:	b911      	cbnz	r1, 800592a <sbrk_aligned+0x12>
 8005924:	f000 fcd6 	bl	80062d4 <_sbrk_r>
 8005928:	6030      	str	r0, [r6, #0]
 800592a:	4621      	mov	r1, r4
 800592c:	4628      	mov	r0, r5
 800592e:	f000 fcd1 	bl	80062d4 <_sbrk_r>
 8005932:	1c43      	adds	r3, r0, #1
 8005934:	d00a      	beq.n	800594c <sbrk_aligned+0x34>
 8005936:	1cc4      	adds	r4, r0, #3
 8005938:	f024 0403 	bic.w	r4, r4, #3
 800593c:	42a0      	cmp	r0, r4
 800593e:	d007      	beq.n	8005950 <sbrk_aligned+0x38>
 8005940:	1a21      	subs	r1, r4, r0
 8005942:	4628      	mov	r0, r5
 8005944:	f000 fcc6 	bl	80062d4 <_sbrk_r>
 8005948:	3001      	adds	r0, #1
 800594a:	d101      	bne.n	8005950 <sbrk_aligned+0x38>
 800594c:	f04f 34ff 	mov.w	r4, #4294967295
 8005950:	4620      	mov	r0, r4
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	200002c0 	.word	0x200002c0

08005958 <_malloc_r>:
 8005958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800595c:	1ccd      	adds	r5, r1, #3
 800595e:	f025 0503 	bic.w	r5, r5, #3
 8005962:	3508      	adds	r5, #8
 8005964:	2d0c      	cmp	r5, #12
 8005966:	bf38      	it	cc
 8005968:	250c      	movcc	r5, #12
 800596a:	2d00      	cmp	r5, #0
 800596c:	4607      	mov	r7, r0
 800596e:	db01      	blt.n	8005974 <_malloc_r+0x1c>
 8005970:	42a9      	cmp	r1, r5
 8005972:	d905      	bls.n	8005980 <_malloc_r+0x28>
 8005974:	230c      	movs	r3, #12
 8005976:	2600      	movs	r6, #0
 8005978:	603b      	str	r3, [r7, #0]
 800597a:	4630      	mov	r0, r6
 800597c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005980:	4e2e      	ldr	r6, [pc, #184]	; (8005a3c <_malloc_r+0xe4>)
 8005982:	f000 fd87 	bl	8006494 <__malloc_lock>
 8005986:	6833      	ldr	r3, [r6, #0]
 8005988:	461c      	mov	r4, r3
 800598a:	bb34      	cbnz	r4, 80059da <_malloc_r+0x82>
 800598c:	4629      	mov	r1, r5
 800598e:	4638      	mov	r0, r7
 8005990:	f7ff ffc2 	bl	8005918 <sbrk_aligned>
 8005994:	1c43      	adds	r3, r0, #1
 8005996:	4604      	mov	r4, r0
 8005998:	d14d      	bne.n	8005a36 <_malloc_r+0xde>
 800599a:	6834      	ldr	r4, [r6, #0]
 800599c:	4626      	mov	r6, r4
 800599e:	2e00      	cmp	r6, #0
 80059a0:	d140      	bne.n	8005a24 <_malloc_r+0xcc>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	4631      	mov	r1, r6
 80059a6:	4638      	mov	r0, r7
 80059a8:	eb04 0803 	add.w	r8, r4, r3
 80059ac:	f000 fc92 	bl	80062d4 <_sbrk_r>
 80059b0:	4580      	cmp	r8, r0
 80059b2:	d13a      	bne.n	8005a2a <_malloc_r+0xd2>
 80059b4:	6821      	ldr	r1, [r4, #0]
 80059b6:	3503      	adds	r5, #3
 80059b8:	1a6d      	subs	r5, r5, r1
 80059ba:	f025 0503 	bic.w	r5, r5, #3
 80059be:	3508      	adds	r5, #8
 80059c0:	2d0c      	cmp	r5, #12
 80059c2:	bf38      	it	cc
 80059c4:	250c      	movcc	r5, #12
 80059c6:	4638      	mov	r0, r7
 80059c8:	4629      	mov	r1, r5
 80059ca:	f7ff ffa5 	bl	8005918 <sbrk_aligned>
 80059ce:	3001      	adds	r0, #1
 80059d0:	d02b      	beq.n	8005a2a <_malloc_r+0xd2>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	442b      	add	r3, r5
 80059d6:	6023      	str	r3, [r4, #0]
 80059d8:	e00e      	b.n	80059f8 <_malloc_r+0xa0>
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	1b52      	subs	r2, r2, r5
 80059de:	d41e      	bmi.n	8005a1e <_malloc_r+0xc6>
 80059e0:	2a0b      	cmp	r2, #11
 80059e2:	d916      	bls.n	8005a12 <_malloc_r+0xba>
 80059e4:	1961      	adds	r1, r4, r5
 80059e6:	42a3      	cmp	r3, r4
 80059e8:	6025      	str	r5, [r4, #0]
 80059ea:	bf18      	it	ne
 80059ec:	6059      	strne	r1, [r3, #4]
 80059ee:	6863      	ldr	r3, [r4, #4]
 80059f0:	bf08      	it	eq
 80059f2:	6031      	streq	r1, [r6, #0]
 80059f4:	5162      	str	r2, [r4, r5]
 80059f6:	604b      	str	r3, [r1, #4]
 80059f8:	4638      	mov	r0, r7
 80059fa:	f104 060b 	add.w	r6, r4, #11
 80059fe:	f000 fd4f 	bl	80064a0 <__malloc_unlock>
 8005a02:	f026 0607 	bic.w	r6, r6, #7
 8005a06:	1d23      	adds	r3, r4, #4
 8005a08:	1af2      	subs	r2, r6, r3
 8005a0a:	d0b6      	beq.n	800597a <_malloc_r+0x22>
 8005a0c:	1b9b      	subs	r3, r3, r6
 8005a0e:	50a3      	str	r3, [r4, r2]
 8005a10:	e7b3      	b.n	800597a <_malloc_r+0x22>
 8005a12:	6862      	ldr	r2, [r4, #4]
 8005a14:	42a3      	cmp	r3, r4
 8005a16:	bf0c      	ite	eq
 8005a18:	6032      	streq	r2, [r6, #0]
 8005a1a:	605a      	strne	r2, [r3, #4]
 8005a1c:	e7ec      	b.n	80059f8 <_malloc_r+0xa0>
 8005a1e:	4623      	mov	r3, r4
 8005a20:	6864      	ldr	r4, [r4, #4]
 8005a22:	e7b2      	b.n	800598a <_malloc_r+0x32>
 8005a24:	4634      	mov	r4, r6
 8005a26:	6876      	ldr	r6, [r6, #4]
 8005a28:	e7b9      	b.n	800599e <_malloc_r+0x46>
 8005a2a:	230c      	movs	r3, #12
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	f000 fd36 	bl	80064a0 <__malloc_unlock>
 8005a34:	e7a1      	b.n	800597a <_malloc_r+0x22>
 8005a36:	6025      	str	r5, [r4, #0]
 8005a38:	e7de      	b.n	80059f8 <_malloc_r+0xa0>
 8005a3a:	bf00      	nop
 8005a3c:	200002bc 	.word	0x200002bc

08005a40 <__ssputs_r>:
 8005a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a44:	688e      	ldr	r6, [r1, #8]
 8005a46:	4682      	mov	sl, r0
 8005a48:	429e      	cmp	r6, r3
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	4690      	mov	r8, r2
 8005a4e:	461f      	mov	r7, r3
 8005a50:	d838      	bhi.n	8005ac4 <__ssputs_r+0x84>
 8005a52:	898a      	ldrh	r2, [r1, #12]
 8005a54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005a58:	d032      	beq.n	8005ac0 <__ssputs_r+0x80>
 8005a5a:	6825      	ldr	r5, [r4, #0]
 8005a5c:	6909      	ldr	r1, [r1, #16]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	eba5 0901 	sub.w	r9, r5, r1
 8005a64:	6965      	ldr	r5, [r4, #20]
 8005a66:	444b      	add	r3, r9
 8005a68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a70:	106d      	asrs	r5, r5, #1
 8005a72:	429d      	cmp	r5, r3
 8005a74:	bf38      	it	cc
 8005a76:	461d      	movcc	r5, r3
 8005a78:	0553      	lsls	r3, r2, #21
 8005a7a:	d531      	bpl.n	8005ae0 <__ssputs_r+0xa0>
 8005a7c:	4629      	mov	r1, r5
 8005a7e:	f7ff ff6b 	bl	8005958 <_malloc_r>
 8005a82:	4606      	mov	r6, r0
 8005a84:	b950      	cbnz	r0, 8005a9c <__ssputs_r+0x5c>
 8005a86:	230c      	movs	r3, #12
 8005a88:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8c:	f8ca 3000 	str.w	r3, [sl]
 8005a90:	89a3      	ldrh	r3, [r4, #12]
 8005a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a96:	81a3      	strh	r3, [r4, #12]
 8005a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a9c:	464a      	mov	r2, r9
 8005a9e:	6921      	ldr	r1, [r4, #16]
 8005aa0:	f000 fcd0 	bl	8006444 <memcpy>
 8005aa4:	89a3      	ldrh	r3, [r4, #12]
 8005aa6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005aae:	81a3      	strh	r3, [r4, #12]
 8005ab0:	6126      	str	r6, [r4, #16]
 8005ab2:	444e      	add	r6, r9
 8005ab4:	6026      	str	r6, [r4, #0]
 8005ab6:	463e      	mov	r6, r7
 8005ab8:	6165      	str	r5, [r4, #20]
 8005aba:	eba5 0509 	sub.w	r5, r5, r9
 8005abe:	60a5      	str	r5, [r4, #8]
 8005ac0:	42be      	cmp	r6, r7
 8005ac2:	d900      	bls.n	8005ac6 <__ssputs_r+0x86>
 8005ac4:	463e      	mov	r6, r7
 8005ac6:	4632      	mov	r2, r6
 8005ac8:	4641      	mov	r1, r8
 8005aca:	6820      	ldr	r0, [r4, #0]
 8005acc:	f000 fcc8 	bl	8006460 <memmove>
 8005ad0:	68a3      	ldr	r3, [r4, #8]
 8005ad2:	2000      	movs	r0, #0
 8005ad4:	1b9b      	subs	r3, r3, r6
 8005ad6:	60a3      	str	r3, [r4, #8]
 8005ad8:	6823      	ldr	r3, [r4, #0]
 8005ada:	4433      	add	r3, r6
 8005adc:	6023      	str	r3, [r4, #0]
 8005ade:	e7db      	b.n	8005a98 <__ssputs_r+0x58>
 8005ae0:	462a      	mov	r2, r5
 8005ae2:	f000 fce3 	bl	80064ac <_realloc_r>
 8005ae6:	4606      	mov	r6, r0
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	d1e1      	bne.n	8005ab0 <__ssputs_r+0x70>
 8005aec:	4650      	mov	r0, sl
 8005aee:	6921      	ldr	r1, [r4, #16]
 8005af0:	f7ff feca 	bl	8005888 <_free_r>
 8005af4:	e7c7      	b.n	8005a86 <__ssputs_r+0x46>
	...

08005af8 <_svfiprintf_r>:
 8005af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005afc:	4698      	mov	r8, r3
 8005afe:	898b      	ldrh	r3, [r1, #12]
 8005b00:	4607      	mov	r7, r0
 8005b02:	061b      	lsls	r3, r3, #24
 8005b04:	460d      	mov	r5, r1
 8005b06:	4614      	mov	r4, r2
 8005b08:	b09d      	sub	sp, #116	; 0x74
 8005b0a:	d50e      	bpl.n	8005b2a <_svfiprintf_r+0x32>
 8005b0c:	690b      	ldr	r3, [r1, #16]
 8005b0e:	b963      	cbnz	r3, 8005b2a <_svfiprintf_r+0x32>
 8005b10:	2140      	movs	r1, #64	; 0x40
 8005b12:	f7ff ff21 	bl	8005958 <_malloc_r>
 8005b16:	6028      	str	r0, [r5, #0]
 8005b18:	6128      	str	r0, [r5, #16]
 8005b1a:	b920      	cbnz	r0, 8005b26 <_svfiprintf_r+0x2e>
 8005b1c:	230c      	movs	r3, #12
 8005b1e:	603b      	str	r3, [r7, #0]
 8005b20:	f04f 30ff 	mov.w	r0, #4294967295
 8005b24:	e0d1      	b.n	8005cca <_svfiprintf_r+0x1d2>
 8005b26:	2340      	movs	r3, #64	; 0x40
 8005b28:	616b      	str	r3, [r5, #20]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b2e:	2320      	movs	r3, #32
 8005b30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b34:	2330      	movs	r3, #48	; 0x30
 8005b36:	f04f 0901 	mov.w	r9, #1
 8005b3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b3e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005ce4 <_svfiprintf_r+0x1ec>
 8005b42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b46:	4623      	mov	r3, r4
 8005b48:	469a      	mov	sl, r3
 8005b4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b4e:	b10a      	cbz	r2, 8005b54 <_svfiprintf_r+0x5c>
 8005b50:	2a25      	cmp	r2, #37	; 0x25
 8005b52:	d1f9      	bne.n	8005b48 <_svfiprintf_r+0x50>
 8005b54:	ebba 0b04 	subs.w	fp, sl, r4
 8005b58:	d00b      	beq.n	8005b72 <_svfiprintf_r+0x7a>
 8005b5a:	465b      	mov	r3, fp
 8005b5c:	4622      	mov	r2, r4
 8005b5e:	4629      	mov	r1, r5
 8005b60:	4638      	mov	r0, r7
 8005b62:	f7ff ff6d 	bl	8005a40 <__ssputs_r>
 8005b66:	3001      	adds	r0, #1
 8005b68:	f000 80aa 	beq.w	8005cc0 <_svfiprintf_r+0x1c8>
 8005b6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b6e:	445a      	add	r2, fp
 8005b70:	9209      	str	r2, [sp, #36]	; 0x24
 8005b72:	f89a 3000 	ldrb.w	r3, [sl]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 80a2 	beq.w	8005cc0 <_svfiprintf_r+0x1c8>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b86:	f10a 0a01 	add.w	sl, sl, #1
 8005b8a:	9304      	str	r3, [sp, #16]
 8005b8c:	9307      	str	r3, [sp, #28]
 8005b8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005b92:	931a      	str	r3, [sp, #104]	; 0x68
 8005b94:	4654      	mov	r4, sl
 8005b96:	2205      	movs	r2, #5
 8005b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b9c:	4851      	ldr	r0, [pc, #324]	; (8005ce4 <_svfiprintf_r+0x1ec>)
 8005b9e:	f000 fc43 	bl	8006428 <memchr>
 8005ba2:	9a04      	ldr	r2, [sp, #16]
 8005ba4:	b9d8      	cbnz	r0, 8005bde <_svfiprintf_r+0xe6>
 8005ba6:	06d0      	lsls	r0, r2, #27
 8005ba8:	bf44      	itt	mi
 8005baa:	2320      	movmi	r3, #32
 8005bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bb0:	0711      	lsls	r1, r2, #28
 8005bb2:	bf44      	itt	mi
 8005bb4:	232b      	movmi	r3, #43	; 0x2b
 8005bb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bba:	f89a 3000 	ldrb.w	r3, [sl]
 8005bbe:	2b2a      	cmp	r3, #42	; 0x2a
 8005bc0:	d015      	beq.n	8005bee <_svfiprintf_r+0xf6>
 8005bc2:	4654      	mov	r4, sl
 8005bc4:	2000      	movs	r0, #0
 8005bc6:	f04f 0c0a 	mov.w	ip, #10
 8005bca:	9a07      	ldr	r2, [sp, #28]
 8005bcc:	4621      	mov	r1, r4
 8005bce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005bd2:	3b30      	subs	r3, #48	; 0x30
 8005bd4:	2b09      	cmp	r3, #9
 8005bd6:	d94e      	bls.n	8005c76 <_svfiprintf_r+0x17e>
 8005bd8:	b1b0      	cbz	r0, 8005c08 <_svfiprintf_r+0x110>
 8005bda:	9207      	str	r2, [sp, #28]
 8005bdc:	e014      	b.n	8005c08 <_svfiprintf_r+0x110>
 8005bde:	eba0 0308 	sub.w	r3, r0, r8
 8005be2:	fa09 f303 	lsl.w	r3, r9, r3
 8005be6:	4313      	orrs	r3, r2
 8005be8:	46a2      	mov	sl, r4
 8005bea:	9304      	str	r3, [sp, #16]
 8005bec:	e7d2      	b.n	8005b94 <_svfiprintf_r+0x9c>
 8005bee:	9b03      	ldr	r3, [sp, #12]
 8005bf0:	1d19      	adds	r1, r3, #4
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	9103      	str	r1, [sp, #12]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	bfbb      	ittet	lt
 8005bfa:	425b      	neglt	r3, r3
 8005bfc:	f042 0202 	orrlt.w	r2, r2, #2
 8005c00:	9307      	strge	r3, [sp, #28]
 8005c02:	9307      	strlt	r3, [sp, #28]
 8005c04:	bfb8      	it	lt
 8005c06:	9204      	strlt	r2, [sp, #16]
 8005c08:	7823      	ldrb	r3, [r4, #0]
 8005c0a:	2b2e      	cmp	r3, #46	; 0x2e
 8005c0c:	d10c      	bne.n	8005c28 <_svfiprintf_r+0x130>
 8005c0e:	7863      	ldrb	r3, [r4, #1]
 8005c10:	2b2a      	cmp	r3, #42	; 0x2a
 8005c12:	d135      	bne.n	8005c80 <_svfiprintf_r+0x188>
 8005c14:	9b03      	ldr	r3, [sp, #12]
 8005c16:	3402      	adds	r4, #2
 8005c18:	1d1a      	adds	r2, r3, #4
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	9203      	str	r2, [sp, #12]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	bfb8      	it	lt
 8005c22:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c26:	9305      	str	r3, [sp, #20]
 8005c28:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005ce8 <_svfiprintf_r+0x1f0>
 8005c2c:	2203      	movs	r2, #3
 8005c2e:	4650      	mov	r0, sl
 8005c30:	7821      	ldrb	r1, [r4, #0]
 8005c32:	f000 fbf9 	bl	8006428 <memchr>
 8005c36:	b140      	cbz	r0, 8005c4a <_svfiprintf_r+0x152>
 8005c38:	2340      	movs	r3, #64	; 0x40
 8005c3a:	eba0 000a 	sub.w	r0, r0, sl
 8005c3e:	fa03 f000 	lsl.w	r0, r3, r0
 8005c42:	9b04      	ldr	r3, [sp, #16]
 8005c44:	3401      	adds	r4, #1
 8005c46:	4303      	orrs	r3, r0
 8005c48:	9304      	str	r3, [sp, #16]
 8005c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c4e:	2206      	movs	r2, #6
 8005c50:	4826      	ldr	r0, [pc, #152]	; (8005cec <_svfiprintf_r+0x1f4>)
 8005c52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c56:	f000 fbe7 	bl	8006428 <memchr>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d038      	beq.n	8005cd0 <_svfiprintf_r+0x1d8>
 8005c5e:	4b24      	ldr	r3, [pc, #144]	; (8005cf0 <_svfiprintf_r+0x1f8>)
 8005c60:	bb1b      	cbnz	r3, 8005caa <_svfiprintf_r+0x1b2>
 8005c62:	9b03      	ldr	r3, [sp, #12]
 8005c64:	3307      	adds	r3, #7
 8005c66:	f023 0307 	bic.w	r3, r3, #7
 8005c6a:	3308      	adds	r3, #8
 8005c6c:	9303      	str	r3, [sp, #12]
 8005c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c70:	4433      	add	r3, r6
 8005c72:	9309      	str	r3, [sp, #36]	; 0x24
 8005c74:	e767      	b.n	8005b46 <_svfiprintf_r+0x4e>
 8005c76:	460c      	mov	r4, r1
 8005c78:	2001      	movs	r0, #1
 8005c7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c7e:	e7a5      	b.n	8005bcc <_svfiprintf_r+0xd4>
 8005c80:	2300      	movs	r3, #0
 8005c82:	f04f 0c0a 	mov.w	ip, #10
 8005c86:	4619      	mov	r1, r3
 8005c88:	3401      	adds	r4, #1
 8005c8a:	9305      	str	r3, [sp, #20]
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c92:	3a30      	subs	r2, #48	; 0x30
 8005c94:	2a09      	cmp	r2, #9
 8005c96:	d903      	bls.n	8005ca0 <_svfiprintf_r+0x1a8>
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d0c5      	beq.n	8005c28 <_svfiprintf_r+0x130>
 8005c9c:	9105      	str	r1, [sp, #20]
 8005c9e:	e7c3      	b.n	8005c28 <_svfiprintf_r+0x130>
 8005ca0:	4604      	mov	r4, r0
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ca8:	e7f0      	b.n	8005c8c <_svfiprintf_r+0x194>
 8005caa:	ab03      	add	r3, sp, #12
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	462a      	mov	r2, r5
 8005cb0:	4638      	mov	r0, r7
 8005cb2:	4b10      	ldr	r3, [pc, #64]	; (8005cf4 <_svfiprintf_r+0x1fc>)
 8005cb4:	a904      	add	r1, sp, #16
 8005cb6:	f3af 8000 	nop.w
 8005cba:	1c42      	adds	r2, r0, #1
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	d1d6      	bne.n	8005c6e <_svfiprintf_r+0x176>
 8005cc0:	89ab      	ldrh	r3, [r5, #12]
 8005cc2:	065b      	lsls	r3, r3, #25
 8005cc4:	f53f af2c 	bmi.w	8005b20 <_svfiprintf_r+0x28>
 8005cc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005cca:	b01d      	add	sp, #116	; 0x74
 8005ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cd0:	ab03      	add	r3, sp, #12
 8005cd2:	9300      	str	r3, [sp, #0]
 8005cd4:	462a      	mov	r2, r5
 8005cd6:	4638      	mov	r0, r7
 8005cd8:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <_svfiprintf_r+0x1fc>)
 8005cda:	a904      	add	r1, sp, #16
 8005cdc:	f000 f9d4 	bl	8006088 <_printf_i>
 8005ce0:	e7eb      	b.n	8005cba <_svfiprintf_r+0x1c2>
 8005ce2:	bf00      	nop
 8005ce4:	08006d88 	.word	0x08006d88
 8005ce8:	08006d8e 	.word	0x08006d8e
 8005cec:	08006d92 	.word	0x08006d92
 8005cf0:	00000000 	.word	0x00000000
 8005cf4:	08005a41 	.word	0x08005a41

08005cf8 <__sfputc_r>:
 8005cf8:	6893      	ldr	r3, [r2, #8]
 8005cfa:	b410      	push	{r4}
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	6093      	str	r3, [r2, #8]
 8005d02:	da07      	bge.n	8005d14 <__sfputc_r+0x1c>
 8005d04:	6994      	ldr	r4, [r2, #24]
 8005d06:	42a3      	cmp	r3, r4
 8005d08:	db01      	blt.n	8005d0e <__sfputc_r+0x16>
 8005d0a:	290a      	cmp	r1, #10
 8005d0c:	d102      	bne.n	8005d14 <__sfputc_r+0x1c>
 8005d0e:	bc10      	pop	{r4}
 8005d10:	f7ff bade 	b.w	80052d0 <__swbuf_r>
 8005d14:	6813      	ldr	r3, [r2, #0]
 8005d16:	1c58      	adds	r0, r3, #1
 8005d18:	6010      	str	r0, [r2, #0]
 8005d1a:	7019      	strb	r1, [r3, #0]
 8005d1c:	4608      	mov	r0, r1
 8005d1e:	bc10      	pop	{r4}
 8005d20:	4770      	bx	lr

08005d22 <__sfputs_r>:
 8005d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d24:	4606      	mov	r6, r0
 8005d26:	460f      	mov	r7, r1
 8005d28:	4614      	mov	r4, r2
 8005d2a:	18d5      	adds	r5, r2, r3
 8005d2c:	42ac      	cmp	r4, r5
 8005d2e:	d101      	bne.n	8005d34 <__sfputs_r+0x12>
 8005d30:	2000      	movs	r0, #0
 8005d32:	e007      	b.n	8005d44 <__sfputs_r+0x22>
 8005d34:	463a      	mov	r2, r7
 8005d36:	4630      	mov	r0, r6
 8005d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d3c:	f7ff ffdc 	bl	8005cf8 <__sfputc_r>
 8005d40:	1c43      	adds	r3, r0, #1
 8005d42:	d1f3      	bne.n	8005d2c <__sfputs_r+0xa>
 8005d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005d48 <_vfiprintf_r>:
 8005d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4c:	460d      	mov	r5, r1
 8005d4e:	4614      	mov	r4, r2
 8005d50:	4698      	mov	r8, r3
 8005d52:	4606      	mov	r6, r0
 8005d54:	b09d      	sub	sp, #116	; 0x74
 8005d56:	b118      	cbz	r0, 8005d60 <_vfiprintf_r+0x18>
 8005d58:	6983      	ldr	r3, [r0, #24]
 8005d5a:	b90b      	cbnz	r3, 8005d60 <_vfiprintf_r+0x18>
 8005d5c:	f7ff fc8e 	bl	800567c <__sinit>
 8005d60:	4b89      	ldr	r3, [pc, #548]	; (8005f88 <_vfiprintf_r+0x240>)
 8005d62:	429d      	cmp	r5, r3
 8005d64:	d11b      	bne.n	8005d9e <_vfiprintf_r+0x56>
 8005d66:	6875      	ldr	r5, [r6, #4]
 8005d68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d6a:	07d9      	lsls	r1, r3, #31
 8005d6c:	d405      	bmi.n	8005d7a <_vfiprintf_r+0x32>
 8005d6e:	89ab      	ldrh	r3, [r5, #12]
 8005d70:	059a      	lsls	r2, r3, #22
 8005d72:	d402      	bmi.n	8005d7a <_vfiprintf_r+0x32>
 8005d74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d76:	f7ff fd1f 	bl	80057b8 <__retarget_lock_acquire_recursive>
 8005d7a:	89ab      	ldrh	r3, [r5, #12]
 8005d7c:	071b      	lsls	r3, r3, #28
 8005d7e:	d501      	bpl.n	8005d84 <_vfiprintf_r+0x3c>
 8005d80:	692b      	ldr	r3, [r5, #16]
 8005d82:	b9eb      	cbnz	r3, 8005dc0 <_vfiprintf_r+0x78>
 8005d84:	4629      	mov	r1, r5
 8005d86:	4630      	mov	r0, r6
 8005d88:	f7ff faf4 	bl	8005374 <__swsetup_r>
 8005d8c:	b1c0      	cbz	r0, 8005dc0 <_vfiprintf_r+0x78>
 8005d8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d90:	07dc      	lsls	r4, r3, #31
 8005d92:	d50e      	bpl.n	8005db2 <_vfiprintf_r+0x6a>
 8005d94:	f04f 30ff 	mov.w	r0, #4294967295
 8005d98:	b01d      	add	sp, #116	; 0x74
 8005d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d9e:	4b7b      	ldr	r3, [pc, #492]	; (8005f8c <_vfiprintf_r+0x244>)
 8005da0:	429d      	cmp	r5, r3
 8005da2:	d101      	bne.n	8005da8 <_vfiprintf_r+0x60>
 8005da4:	68b5      	ldr	r5, [r6, #8]
 8005da6:	e7df      	b.n	8005d68 <_vfiprintf_r+0x20>
 8005da8:	4b79      	ldr	r3, [pc, #484]	; (8005f90 <_vfiprintf_r+0x248>)
 8005daa:	429d      	cmp	r5, r3
 8005dac:	bf08      	it	eq
 8005dae:	68f5      	ldreq	r5, [r6, #12]
 8005db0:	e7da      	b.n	8005d68 <_vfiprintf_r+0x20>
 8005db2:	89ab      	ldrh	r3, [r5, #12]
 8005db4:	0598      	lsls	r0, r3, #22
 8005db6:	d4ed      	bmi.n	8005d94 <_vfiprintf_r+0x4c>
 8005db8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005dba:	f7ff fcfe 	bl	80057ba <__retarget_lock_release_recursive>
 8005dbe:	e7e9      	b.n	8005d94 <_vfiprintf_r+0x4c>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8005dc4:	2320      	movs	r3, #32
 8005dc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005dca:	2330      	movs	r3, #48	; 0x30
 8005dcc:	f04f 0901 	mov.w	r9, #1
 8005dd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dd4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005f94 <_vfiprintf_r+0x24c>
 8005dd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ddc:	4623      	mov	r3, r4
 8005dde:	469a      	mov	sl, r3
 8005de0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005de4:	b10a      	cbz	r2, 8005dea <_vfiprintf_r+0xa2>
 8005de6:	2a25      	cmp	r2, #37	; 0x25
 8005de8:	d1f9      	bne.n	8005dde <_vfiprintf_r+0x96>
 8005dea:	ebba 0b04 	subs.w	fp, sl, r4
 8005dee:	d00b      	beq.n	8005e08 <_vfiprintf_r+0xc0>
 8005df0:	465b      	mov	r3, fp
 8005df2:	4622      	mov	r2, r4
 8005df4:	4629      	mov	r1, r5
 8005df6:	4630      	mov	r0, r6
 8005df8:	f7ff ff93 	bl	8005d22 <__sfputs_r>
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f000 80aa 	beq.w	8005f56 <_vfiprintf_r+0x20e>
 8005e02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e04:	445a      	add	r2, fp
 8005e06:	9209      	str	r2, [sp, #36]	; 0x24
 8005e08:	f89a 3000 	ldrb.w	r3, [sl]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 80a2 	beq.w	8005f56 <_vfiprintf_r+0x20e>
 8005e12:	2300      	movs	r3, #0
 8005e14:	f04f 32ff 	mov.w	r2, #4294967295
 8005e18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e1c:	f10a 0a01 	add.w	sl, sl, #1
 8005e20:	9304      	str	r3, [sp, #16]
 8005e22:	9307      	str	r3, [sp, #28]
 8005e24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e28:	931a      	str	r3, [sp, #104]	; 0x68
 8005e2a:	4654      	mov	r4, sl
 8005e2c:	2205      	movs	r2, #5
 8005e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e32:	4858      	ldr	r0, [pc, #352]	; (8005f94 <_vfiprintf_r+0x24c>)
 8005e34:	f000 faf8 	bl	8006428 <memchr>
 8005e38:	9a04      	ldr	r2, [sp, #16]
 8005e3a:	b9d8      	cbnz	r0, 8005e74 <_vfiprintf_r+0x12c>
 8005e3c:	06d1      	lsls	r1, r2, #27
 8005e3e:	bf44      	itt	mi
 8005e40:	2320      	movmi	r3, #32
 8005e42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e46:	0713      	lsls	r3, r2, #28
 8005e48:	bf44      	itt	mi
 8005e4a:	232b      	movmi	r3, #43	; 0x2b
 8005e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e50:	f89a 3000 	ldrb.w	r3, [sl]
 8005e54:	2b2a      	cmp	r3, #42	; 0x2a
 8005e56:	d015      	beq.n	8005e84 <_vfiprintf_r+0x13c>
 8005e58:	4654      	mov	r4, sl
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	f04f 0c0a 	mov.w	ip, #10
 8005e60:	9a07      	ldr	r2, [sp, #28]
 8005e62:	4621      	mov	r1, r4
 8005e64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e68:	3b30      	subs	r3, #48	; 0x30
 8005e6a:	2b09      	cmp	r3, #9
 8005e6c:	d94e      	bls.n	8005f0c <_vfiprintf_r+0x1c4>
 8005e6e:	b1b0      	cbz	r0, 8005e9e <_vfiprintf_r+0x156>
 8005e70:	9207      	str	r2, [sp, #28]
 8005e72:	e014      	b.n	8005e9e <_vfiprintf_r+0x156>
 8005e74:	eba0 0308 	sub.w	r3, r0, r8
 8005e78:	fa09 f303 	lsl.w	r3, r9, r3
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	46a2      	mov	sl, r4
 8005e80:	9304      	str	r3, [sp, #16]
 8005e82:	e7d2      	b.n	8005e2a <_vfiprintf_r+0xe2>
 8005e84:	9b03      	ldr	r3, [sp, #12]
 8005e86:	1d19      	adds	r1, r3, #4
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	9103      	str	r1, [sp, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	bfbb      	ittet	lt
 8005e90:	425b      	neglt	r3, r3
 8005e92:	f042 0202 	orrlt.w	r2, r2, #2
 8005e96:	9307      	strge	r3, [sp, #28]
 8005e98:	9307      	strlt	r3, [sp, #28]
 8005e9a:	bfb8      	it	lt
 8005e9c:	9204      	strlt	r2, [sp, #16]
 8005e9e:	7823      	ldrb	r3, [r4, #0]
 8005ea0:	2b2e      	cmp	r3, #46	; 0x2e
 8005ea2:	d10c      	bne.n	8005ebe <_vfiprintf_r+0x176>
 8005ea4:	7863      	ldrb	r3, [r4, #1]
 8005ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ea8:	d135      	bne.n	8005f16 <_vfiprintf_r+0x1ce>
 8005eaa:	9b03      	ldr	r3, [sp, #12]
 8005eac:	3402      	adds	r4, #2
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	9203      	str	r2, [sp, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	bfb8      	it	lt
 8005eb8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ebc:	9305      	str	r3, [sp, #20]
 8005ebe:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005f98 <_vfiprintf_r+0x250>
 8005ec2:	2203      	movs	r2, #3
 8005ec4:	4650      	mov	r0, sl
 8005ec6:	7821      	ldrb	r1, [r4, #0]
 8005ec8:	f000 faae 	bl	8006428 <memchr>
 8005ecc:	b140      	cbz	r0, 8005ee0 <_vfiprintf_r+0x198>
 8005ece:	2340      	movs	r3, #64	; 0x40
 8005ed0:	eba0 000a 	sub.w	r0, r0, sl
 8005ed4:	fa03 f000 	lsl.w	r0, r3, r0
 8005ed8:	9b04      	ldr	r3, [sp, #16]
 8005eda:	3401      	adds	r4, #1
 8005edc:	4303      	orrs	r3, r0
 8005ede:	9304      	str	r3, [sp, #16]
 8005ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ee4:	2206      	movs	r2, #6
 8005ee6:	482d      	ldr	r0, [pc, #180]	; (8005f9c <_vfiprintf_r+0x254>)
 8005ee8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005eec:	f000 fa9c 	bl	8006428 <memchr>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d03f      	beq.n	8005f74 <_vfiprintf_r+0x22c>
 8005ef4:	4b2a      	ldr	r3, [pc, #168]	; (8005fa0 <_vfiprintf_r+0x258>)
 8005ef6:	bb1b      	cbnz	r3, 8005f40 <_vfiprintf_r+0x1f8>
 8005ef8:	9b03      	ldr	r3, [sp, #12]
 8005efa:	3307      	adds	r3, #7
 8005efc:	f023 0307 	bic.w	r3, r3, #7
 8005f00:	3308      	adds	r3, #8
 8005f02:	9303      	str	r3, [sp, #12]
 8005f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f06:	443b      	add	r3, r7
 8005f08:	9309      	str	r3, [sp, #36]	; 0x24
 8005f0a:	e767      	b.n	8005ddc <_vfiprintf_r+0x94>
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	2001      	movs	r0, #1
 8005f10:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f14:	e7a5      	b.n	8005e62 <_vfiprintf_r+0x11a>
 8005f16:	2300      	movs	r3, #0
 8005f18:	f04f 0c0a 	mov.w	ip, #10
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	3401      	adds	r4, #1
 8005f20:	9305      	str	r3, [sp, #20]
 8005f22:	4620      	mov	r0, r4
 8005f24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f28:	3a30      	subs	r2, #48	; 0x30
 8005f2a:	2a09      	cmp	r2, #9
 8005f2c:	d903      	bls.n	8005f36 <_vfiprintf_r+0x1ee>
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0c5      	beq.n	8005ebe <_vfiprintf_r+0x176>
 8005f32:	9105      	str	r1, [sp, #20]
 8005f34:	e7c3      	b.n	8005ebe <_vfiprintf_r+0x176>
 8005f36:	4604      	mov	r4, r0
 8005f38:	2301      	movs	r3, #1
 8005f3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f3e:	e7f0      	b.n	8005f22 <_vfiprintf_r+0x1da>
 8005f40:	ab03      	add	r3, sp, #12
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	462a      	mov	r2, r5
 8005f46:	4630      	mov	r0, r6
 8005f48:	4b16      	ldr	r3, [pc, #88]	; (8005fa4 <_vfiprintf_r+0x25c>)
 8005f4a:	a904      	add	r1, sp, #16
 8005f4c:	f3af 8000 	nop.w
 8005f50:	4607      	mov	r7, r0
 8005f52:	1c78      	adds	r0, r7, #1
 8005f54:	d1d6      	bne.n	8005f04 <_vfiprintf_r+0x1bc>
 8005f56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f58:	07d9      	lsls	r1, r3, #31
 8005f5a:	d405      	bmi.n	8005f68 <_vfiprintf_r+0x220>
 8005f5c:	89ab      	ldrh	r3, [r5, #12]
 8005f5e:	059a      	lsls	r2, r3, #22
 8005f60:	d402      	bmi.n	8005f68 <_vfiprintf_r+0x220>
 8005f62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f64:	f7ff fc29 	bl	80057ba <__retarget_lock_release_recursive>
 8005f68:	89ab      	ldrh	r3, [r5, #12]
 8005f6a:	065b      	lsls	r3, r3, #25
 8005f6c:	f53f af12 	bmi.w	8005d94 <_vfiprintf_r+0x4c>
 8005f70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f72:	e711      	b.n	8005d98 <_vfiprintf_r+0x50>
 8005f74:	ab03      	add	r3, sp, #12
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	462a      	mov	r2, r5
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	4b09      	ldr	r3, [pc, #36]	; (8005fa4 <_vfiprintf_r+0x25c>)
 8005f7e:	a904      	add	r1, sp, #16
 8005f80:	f000 f882 	bl	8006088 <_printf_i>
 8005f84:	e7e4      	b.n	8005f50 <_vfiprintf_r+0x208>
 8005f86:	bf00      	nop
 8005f88:	08006d48 	.word	0x08006d48
 8005f8c:	08006d68 	.word	0x08006d68
 8005f90:	08006d28 	.word	0x08006d28
 8005f94:	08006d88 	.word	0x08006d88
 8005f98:	08006d8e 	.word	0x08006d8e
 8005f9c:	08006d92 	.word	0x08006d92
 8005fa0:	00000000 	.word	0x00000000
 8005fa4:	08005d23 	.word	0x08005d23

08005fa8 <_printf_common>:
 8005fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fac:	4616      	mov	r6, r2
 8005fae:	4699      	mov	r9, r3
 8005fb0:	688a      	ldr	r2, [r1, #8]
 8005fb2:	690b      	ldr	r3, [r1, #16]
 8005fb4:	4607      	mov	r7, r0
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	bfb8      	it	lt
 8005fba:	4613      	movlt	r3, r2
 8005fbc:	6033      	str	r3, [r6, #0]
 8005fbe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fc8:	b10a      	cbz	r2, 8005fce <_printf_common+0x26>
 8005fca:	3301      	adds	r3, #1
 8005fcc:	6033      	str	r3, [r6, #0]
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	0699      	lsls	r1, r3, #26
 8005fd2:	bf42      	ittt	mi
 8005fd4:	6833      	ldrmi	r3, [r6, #0]
 8005fd6:	3302      	addmi	r3, #2
 8005fd8:	6033      	strmi	r3, [r6, #0]
 8005fda:	6825      	ldr	r5, [r4, #0]
 8005fdc:	f015 0506 	ands.w	r5, r5, #6
 8005fe0:	d106      	bne.n	8005ff0 <_printf_common+0x48>
 8005fe2:	f104 0a19 	add.w	sl, r4, #25
 8005fe6:	68e3      	ldr	r3, [r4, #12]
 8005fe8:	6832      	ldr	r2, [r6, #0]
 8005fea:	1a9b      	subs	r3, r3, r2
 8005fec:	42ab      	cmp	r3, r5
 8005fee:	dc28      	bgt.n	8006042 <_printf_common+0x9a>
 8005ff0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ff4:	1e13      	subs	r3, r2, #0
 8005ff6:	6822      	ldr	r2, [r4, #0]
 8005ff8:	bf18      	it	ne
 8005ffa:	2301      	movne	r3, #1
 8005ffc:	0692      	lsls	r2, r2, #26
 8005ffe:	d42d      	bmi.n	800605c <_printf_common+0xb4>
 8006000:	4649      	mov	r1, r9
 8006002:	4638      	mov	r0, r7
 8006004:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006008:	47c0      	blx	r8
 800600a:	3001      	adds	r0, #1
 800600c:	d020      	beq.n	8006050 <_printf_common+0xa8>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	68e5      	ldr	r5, [r4, #12]
 8006012:	f003 0306 	and.w	r3, r3, #6
 8006016:	2b04      	cmp	r3, #4
 8006018:	bf18      	it	ne
 800601a:	2500      	movne	r5, #0
 800601c:	6832      	ldr	r2, [r6, #0]
 800601e:	f04f 0600 	mov.w	r6, #0
 8006022:	68a3      	ldr	r3, [r4, #8]
 8006024:	bf08      	it	eq
 8006026:	1aad      	subeq	r5, r5, r2
 8006028:	6922      	ldr	r2, [r4, #16]
 800602a:	bf08      	it	eq
 800602c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006030:	4293      	cmp	r3, r2
 8006032:	bfc4      	itt	gt
 8006034:	1a9b      	subgt	r3, r3, r2
 8006036:	18ed      	addgt	r5, r5, r3
 8006038:	341a      	adds	r4, #26
 800603a:	42b5      	cmp	r5, r6
 800603c:	d11a      	bne.n	8006074 <_printf_common+0xcc>
 800603e:	2000      	movs	r0, #0
 8006040:	e008      	b.n	8006054 <_printf_common+0xac>
 8006042:	2301      	movs	r3, #1
 8006044:	4652      	mov	r2, sl
 8006046:	4649      	mov	r1, r9
 8006048:	4638      	mov	r0, r7
 800604a:	47c0      	blx	r8
 800604c:	3001      	adds	r0, #1
 800604e:	d103      	bne.n	8006058 <_printf_common+0xb0>
 8006050:	f04f 30ff 	mov.w	r0, #4294967295
 8006054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006058:	3501      	adds	r5, #1
 800605a:	e7c4      	b.n	8005fe6 <_printf_common+0x3e>
 800605c:	2030      	movs	r0, #48	; 0x30
 800605e:	18e1      	adds	r1, r4, r3
 8006060:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800606a:	4422      	add	r2, r4
 800606c:	3302      	adds	r3, #2
 800606e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006072:	e7c5      	b.n	8006000 <_printf_common+0x58>
 8006074:	2301      	movs	r3, #1
 8006076:	4622      	mov	r2, r4
 8006078:	4649      	mov	r1, r9
 800607a:	4638      	mov	r0, r7
 800607c:	47c0      	blx	r8
 800607e:	3001      	adds	r0, #1
 8006080:	d0e6      	beq.n	8006050 <_printf_common+0xa8>
 8006082:	3601      	adds	r6, #1
 8006084:	e7d9      	b.n	800603a <_printf_common+0x92>
	...

08006088 <_printf_i>:
 8006088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800608c:	7e0f      	ldrb	r7, [r1, #24]
 800608e:	4691      	mov	r9, r2
 8006090:	2f78      	cmp	r7, #120	; 0x78
 8006092:	4680      	mov	r8, r0
 8006094:	460c      	mov	r4, r1
 8006096:	469a      	mov	sl, r3
 8006098:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800609a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800609e:	d807      	bhi.n	80060b0 <_printf_i+0x28>
 80060a0:	2f62      	cmp	r7, #98	; 0x62
 80060a2:	d80a      	bhi.n	80060ba <_printf_i+0x32>
 80060a4:	2f00      	cmp	r7, #0
 80060a6:	f000 80d9 	beq.w	800625c <_printf_i+0x1d4>
 80060aa:	2f58      	cmp	r7, #88	; 0x58
 80060ac:	f000 80a4 	beq.w	80061f8 <_printf_i+0x170>
 80060b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060b8:	e03a      	b.n	8006130 <_printf_i+0xa8>
 80060ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060be:	2b15      	cmp	r3, #21
 80060c0:	d8f6      	bhi.n	80060b0 <_printf_i+0x28>
 80060c2:	a101      	add	r1, pc, #4	; (adr r1, 80060c8 <_printf_i+0x40>)
 80060c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060c8:	08006121 	.word	0x08006121
 80060cc:	08006135 	.word	0x08006135
 80060d0:	080060b1 	.word	0x080060b1
 80060d4:	080060b1 	.word	0x080060b1
 80060d8:	080060b1 	.word	0x080060b1
 80060dc:	080060b1 	.word	0x080060b1
 80060e0:	08006135 	.word	0x08006135
 80060e4:	080060b1 	.word	0x080060b1
 80060e8:	080060b1 	.word	0x080060b1
 80060ec:	080060b1 	.word	0x080060b1
 80060f0:	080060b1 	.word	0x080060b1
 80060f4:	08006243 	.word	0x08006243
 80060f8:	08006165 	.word	0x08006165
 80060fc:	08006225 	.word	0x08006225
 8006100:	080060b1 	.word	0x080060b1
 8006104:	080060b1 	.word	0x080060b1
 8006108:	08006265 	.word	0x08006265
 800610c:	080060b1 	.word	0x080060b1
 8006110:	08006165 	.word	0x08006165
 8006114:	080060b1 	.word	0x080060b1
 8006118:	080060b1 	.word	0x080060b1
 800611c:	0800622d 	.word	0x0800622d
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	1d1a      	adds	r2, r3, #4
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	602a      	str	r2, [r5, #0]
 8006128:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800612c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006130:	2301      	movs	r3, #1
 8006132:	e0a4      	b.n	800627e <_printf_i+0x1f6>
 8006134:	6820      	ldr	r0, [r4, #0]
 8006136:	6829      	ldr	r1, [r5, #0]
 8006138:	0606      	lsls	r6, r0, #24
 800613a:	f101 0304 	add.w	r3, r1, #4
 800613e:	d50a      	bpl.n	8006156 <_printf_i+0xce>
 8006140:	680e      	ldr	r6, [r1, #0]
 8006142:	602b      	str	r3, [r5, #0]
 8006144:	2e00      	cmp	r6, #0
 8006146:	da03      	bge.n	8006150 <_printf_i+0xc8>
 8006148:	232d      	movs	r3, #45	; 0x2d
 800614a:	4276      	negs	r6, r6
 800614c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006150:	230a      	movs	r3, #10
 8006152:	485e      	ldr	r0, [pc, #376]	; (80062cc <_printf_i+0x244>)
 8006154:	e019      	b.n	800618a <_printf_i+0x102>
 8006156:	680e      	ldr	r6, [r1, #0]
 8006158:	f010 0f40 	tst.w	r0, #64	; 0x40
 800615c:	602b      	str	r3, [r5, #0]
 800615e:	bf18      	it	ne
 8006160:	b236      	sxthne	r6, r6
 8006162:	e7ef      	b.n	8006144 <_printf_i+0xbc>
 8006164:	682b      	ldr	r3, [r5, #0]
 8006166:	6820      	ldr	r0, [r4, #0]
 8006168:	1d19      	adds	r1, r3, #4
 800616a:	6029      	str	r1, [r5, #0]
 800616c:	0601      	lsls	r1, r0, #24
 800616e:	d501      	bpl.n	8006174 <_printf_i+0xec>
 8006170:	681e      	ldr	r6, [r3, #0]
 8006172:	e002      	b.n	800617a <_printf_i+0xf2>
 8006174:	0646      	lsls	r6, r0, #25
 8006176:	d5fb      	bpl.n	8006170 <_printf_i+0xe8>
 8006178:	881e      	ldrh	r6, [r3, #0]
 800617a:	2f6f      	cmp	r7, #111	; 0x6f
 800617c:	bf0c      	ite	eq
 800617e:	2308      	moveq	r3, #8
 8006180:	230a      	movne	r3, #10
 8006182:	4852      	ldr	r0, [pc, #328]	; (80062cc <_printf_i+0x244>)
 8006184:	2100      	movs	r1, #0
 8006186:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800618a:	6865      	ldr	r5, [r4, #4]
 800618c:	2d00      	cmp	r5, #0
 800618e:	bfa8      	it	ge
 8006190:	6821      	ldrge	r1, [r4, #0]
 8006192:	60a5      	str	r5, [r4, #8]
 8006194:	bfa4      	itt	ge
 8006196:	f021 0104 	bicge.w	r1, r1, #4
 800619a:	6021      	strge	r1, [r4, #0]
 800619c:	b90e      	cbnz	r6, 80061a2 <_printf_i+0x11a>
 800619e:	2d00      	cmp	r5, #0
 80061a0:	d04d      	beq.n	800623e <_printf_i+0x1b6>
 80061a2:	4615      	mov	r5, r2
 80061a4:	fbb6 f1f3 	udiv	r1, r6, r3
 80061a8:	fb03 6711 	mls	r7, r3, r1, r6
 80061ac:	5dc7      	ldrb	r7, [r0, r7]
 80061ae:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061b2:	4637      	mov	r7, r6
 80061b4:	42bb      	cmp	r3, r7
 80061b6:	460e      	mov	r6, r1
 80061b8:	d9f4      	bls.n	80061a4 <_printf_i+0x11c>
 80061ba:	2b08      	cmp	r3, #8
 80061bc:	d10b      	bne.n	80061d6 <_printf_i+0x14e>
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	07de      	lsls	r6, r3, #31
 80061c2:	d508      	bpl.n	80061d6 <_printf_i+0x14e>
 80061c4:	6923      	ldr	r3, [r4, #16]
 80061c6:	6861      	ldr	r1, [r4, #4]
 80061c8:	4299      	cmp	r1, r3
 80061ca:	bfde      	ittt	le
 80061cc:	2330      	movle	r3, #48	; 0x30
 80061ce:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061d2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80061d6:	1b52      	subs	r2, r2, r5
 80061d8:	6122      	str	r2, [r4, #16]
 80061da:	464b      	mov	r3, r9
 80061dc:	4621      	mov	r1, r4
 80061de:	4640      	mov	r0, r8
 80061e0:	f8cd a000 	str.w	sl, [sp]
 80061e4:	aa03      	add	r2, sp, #12
 80061e6:	f7ff fedf 	bl	8005fa8 <_printf_common>
 80061ea:	3001      	adds	r0, #1
 80061ec:	d14c      	bne.n	8006288 <_printf_i+0x200>
 80061ee:	f04f 30ff 	mov.w	r0, #4294967295
 80061f2:	b004      	add	sp, #16
 80061f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061f8:	4834      	ldr	r0, [pc, #208]	; (80062cc <_printf_i+0x244>)
 80061fa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80061fe:	6829      	ldr	r1, [r5, #0]
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	f851 6b04 	ldr.w	r6, [r1], #4
 8006206:	6029      	str	r1, [r5, #0]
 8006208:	061d      	lsls	r5, r3, #24
 800620a:	d514      	bpl.n	8006236 <_printf_i+0x1ae>
 800620c:	07df      	lsls	r7, r3, #31
 800620e:	bf44      	itt	mi
 8006210:	f043 0320 	orrmi.w	r3, r3, #32
 8006214:	6023      	strmi	r3, [r4, #0]
 8006216:	b91e      	cbnz	r6, 8006220 <_printf_i+0x198>
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	f023 0320 	bic.w	r3, r3, #32
 800621e:	6023      	str	r3, [r4, #0]
 8006220:	2310      	movs	r3, #16
 8006222:	e7af      	b.n	8006184 <_printf_i+0xfc>
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	f043 0320 	orr.w	r3, r3, #32
 800622a:	6023      	str	r3, [r4, #0]
 800622c:	2378      	movs	r3, #120	; 0x78
 800622e:	4828      	ldr	r0, [pc, #160]	; (80062d0 <_printf_i+0x248>)
 8006230:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006234:	e7e3      	b.n	80061fe <_printf_i+0x176>
 8006236:	0659      	lsls	r1, r3, #25
 8006238:	bf48      	it	mi
 800623a:	b2b6      	uxthmi	r6, r6
 800623c:	e7e6      	b.n	800620c <_printf_i+0x184>
 800623e:	4615      	mov	r5, r2
 8006240:	e7bb      	b.n	80061ba <_printf_i+0x132>
 8006242:	682b      	ldr	r3, [r5, #0]
 8006244:	6826      	ldr	r6, [r4, #0]
 8006246:	1d18      	adds	r0, r3, #4
 8006248:	6961      	ldr	r1, [r4, #20]
 800624a:	6028      	str	r0, [r5, #0]
 800624c:	0635      	lsls	r5, r6, #24
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	d501      	bpl.n	8006256 <_printf_i+0x1ce>
 8006252:	6019      	str	r1, [r3, #0]
 8006254:	e002      	b.n	800625c <_printf_i+0x1d4>
 8006256:	0670      	lsls	r0, r6, #25
 8006258:	d5fb      	bpl.n	8006252 <_printf_i+0x1ca>
 800625a:	8019      	strh	r1, [r3, #0]
 800625c:	2300      	movs	r3, #0
 800625e:	4615      	mov	r5, r2
 8006260:	6123      	str	r3, [r4, #16]
 8006262:	e7ba      	b.n	80061da <_printf_i+0x152>
 8006264:	682b      	ldr	r3, [r5, #0]
 8006266:	2100      	movs	r1, #0
 8006268:	1d1a      	adds	r2, r3, #4
 800626a:	602a      	str	r2, [r5, #0]
 800626c:	681d      	ldr	r5, [r3, #0]
 800626e:	6862      	ldr	r2, [r4, #4]
 8006270:	4628      	mov	r0, r5
 8006272:	f000 f8d9 	bl	8006428 <memchr>
 8006276:	b108      	cbz	r0, 800627c <_printf_i+0x1f4>
 8006278:	1b40      	subs	r0, r0, r5
 800627a:	6060      	str	r0, [r4, #4]
 800627c:	6863      	ldr	r3, [r4, #4]
 800627e:	6123      	str	r3, [r4, #16]
 8006280:	2300      	movs	r3, #0
 8006282:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006286:	e7a8      	b.n	80061da <_printf_i+0x152>
 8006288:	462a      	mov	r2, r5
 800628a:	4649      	mov	r1, r9
 800628c:	4640      	mov	r0, r8
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	47d0      	blx	sl
 8006292:	3001      	adds	r0, #1
 8006294:	d0ab      	beq.n	80061ee <_printf_i+0x166>
 8006296:	6823      	ldr	r3, [r4, #0]
 8006298:	079b      	lsls	r3, r3, #30
 800629a:	d413      	bmi.n	80062c4 <_printf_i+0x23c>
 800629c:	68e0      	ldr	r0, [r4, #12]
 800629e:	9b03      	ldr	r3, [sp, #12]
 80062a0:	4298      	cmp	r0, r3
 80062a2:	bfb8      	it	lt
 80062a4:	4618      	movlt	r0, r3
 80062a6:	e7a4      	b.n	80061f2 <_printf_i+0x16a>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4632      	mov	r2, r6
 80062ac:	4649      	mov	r1, r9
 80062ae:	4640      	mov	r0, r8
 80062b0:	47d0      	blx	sl
 80062b2:	3001      	adds	r0, #1
 80062b4:	d09b      	beq.n	80061ee <_printf_i+0x166>
 80062b6:	3501      	adds	r5, #1
 80062b8:	68e3      	ldr	r3, [r4, #12]
 80062ba:	9903      	ldr	r1, [sp, #12]
 80062bc:	1a5b      	subs	r3, r3, r1
 80062be:	42ab      	cmp	r3, r5
 80062c0:	dcf2      	bgt.n	80062a8 <_printf_i+0x220>
 80062c2:	e7eb      	b.n	800629c <_printf_i+0x214>
 80062c4:	2500      	movs	r5, #0
 80062c6:	f104 0619 	add.w	r6, r4, #25
 80062ca:	e7f5      	b.n	80062b8 <_printf_i+0x230>
 80062cc:	08006d99 	.word	0x08006d99
 80062d0:	08006daa 	.word	0x08006daa

080062d4 <_sbrk_r>:
 80062d4:	b538      	push	{r3, r4, r5, lr}
 80062d6:	2300      	movs	r3, #0
 80062d8:	4d05      	ldr	r5, [pc, #20]	; (80062f0 <_sbrk_r+0x1c>)
 80062da:	4604      	mov	r4, r0
 80062dc:	4608      	mov	r0, r1
 80062de:	602b      	str	r3, [r5, #0]
 80062e0:	f7fb ff64 	bl	80021ac <_sbrk>
 80062e4:	1c43      	adds	r3, r0, #1
 80062e6:	d102      	bne.n	80062ee <_sbrk_r+0x1a>
 80062e8:	682b      	ldr	r3, [r5, #0]
 80062ea:	b103      	cbz	r3, 80062ee <_sbrk_r+0x1a>
 80062ec:	6023      	str	r3, [r4, #0]
 80062ee:	bd38      	pop	{r3, r4, r5, pc}
 80062f0:	200002c4 	.word	0x200002c4

080062f4 <__sread>:
 80062f4:	b510      	push	{r4, lr}
 80062f6:	460c      	mov	r4, r1
 80062f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062fc:	f000 f906 	bl	800650c <_read_r>
 8006300:	2800      	cmp	r0, #0
 8006302:	bfab      	itete	ge
 8006304:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006306:	89a3      	ldrhlt	r3, [r4, #12]
 8006308:	181b      	addge	r3, r3, r0
 800630a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800630e:	bfac      	ite	ge
 8006310:	6563      	strge	r3, [r4, #84]	; 0x54
 8006312:	81a3      	strhlt	r3, [r4, #12]
 8006314:	bd10      	pop	{r4, pc}

08006316 <__swrite>:
 8006316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800631a:	461f      	mov	r7, r3
 800631c:	898b      	ldrh	r3, [r1, #12]
 800631e:	4605      	mov	r5, r0
 8006320:	05db      	lsls	r3, r3, #23
 8006322:	460c      	mov	r4, r1
 8006324:	4616      	mov	r6, r2
 8006326:	d505      	bpl.n	8006334 <__swrite+0x1e>
 8006328:	2302      	movs	r3, #2
 800632a:	2200      	movs	r2, #0
 800632c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006330:	f000 f868 	bl	8006404 <_lseek_r>
 8006334:	89a3      	ldrh	r3, [r4, #12]
 8006336:	4632      	mov	r2, r6
 8006338:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800633c:	81a3      	strh	r3, [r4, #12]
 800633e:	4628      	mov	r0, r5
 8006340:	463b      	mov	r3, r7
 8006342:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800634a:	f000 b817 	b.w	800637c <_write_r>

0800634e <__sseek>:
 800634e:	b510      	push	{r4, lr}
 8006350:	460c      	mov	r4, r1
 8006352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006356:	f000 f855 	bl	8006404 <_lseek_r>
 800635a:	1c43      	adds	r3, r0, #1
 800635c:	89a3      	ldrh	r3, [r4, #12]
 800635e:	bf15      	itete	ne
 8006360:	6560      	strne	r0, [r4, #84]	; 0x54
 8006362:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006366:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800636a:	81a3      	strheq	r3, [r4, #12]
 800636c:	bf18      	it	ne
 800636e:	81a3      	strhne	r3, [r4, #12]
 8006370:	bd10      	pop	{r4, pc}

08006372 <__sclose>:
 8006372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006376:	f000 b813 	b.w	80063a0 <_close_r>
	...

0800637c <_write_r>:
 800637c:	b538      	push	{r3, r4, r5, lr}
 800637e:	4604      	mov	r4, r0
 8006380:	4608      	mov	r0, r1
 8006382:	4611      	mov	r1, r2
 8006384:	2200      	movs	r2, #0
 8006386:	4d05      	ldr	r5, [pc, #20]	; (800639c <_write_r+0x20>)
 8006388:	602a      	str	r2, [r5, #0]
 800638a:	461a      	mov	r2, r3
 800638c:	f7fb fec1 	bl	8002112 <_write>
 8006390:	1c43      	adds	r3, r0, #1
 8006392:	d102      	bne.n	800639a <_write_r+0x1e>
 8006394:	682b      	ldr	r3, [r5, #0]
 8006396:	b103      	cbz	r3, 800639a <_write_r+0x1e>
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	bd38      	pop	{r3, r4, r5, pc}
 800639c:	200002c4 	.word	0x200002c4

080063a0 <_close_r>:
 80063a0:	b538      	push	{r3, r4, r5, lr}
 80063a2:	2300      	movs	r3, #0
 80063a4:	4d05      	ldr	r5, [pc, #20]	; (80063bc <_close_r+0x1c>)
 80063a6:	4604      	mov	r4, r0
 80063a8:	4608      	mov	r0, r1
 80063aa:	602b      	str	r3, [r5, #0]
 80063ac:	f7fb fecd 	bl	800214a <_close>
 80063b0:	1c43      	adds	r3, r0, #1
 80063b2:	d102      	bne.n	80063ba <_close_r+0x1a>
 80063b4:	682b      	ldr	r3, [r5, #0]
 80063b6:	b103      	cbz	r3, 80063ba <_close_r+0x1a>
 80063b8:	6023      	str	r3, [r4, #0]
 80063ba:	bd38      	pop	{r3, r4, r5, pc}
 80063bc:	200002c4 	.word	0x200002c4

080063c0 <_fstat_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	2300      	movs	r3, #0
 80063c4:	4d06      	ldr	r5, [pc, #24]	; (80063e0 <_fstat_r+0x20>)
 80063c6:	4604      	mov	r4, r0
 80063c8:	4608      	mov	r0, r1
 80063ca:	4611      	mov	r1, r2
 80063cc:	602b      	str	r3, [r5, #0]
 80063ce:	f7fb fec7 	bl	8002160 <_fstat>
 80063d2:	1c43      	adds	r3, r0, #1
 80063d4:	d102      	bne.n	80063dc <_fstat_r+0x1c>
 80063d6:	682b      	ldr	r3, [r5, #0]
 80063d8:	b103      	cbz	r3, 80063dc <_fstat_r+0x1c>
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	bd38      	pop	{r3, r4, r5, pc}
 80063de:	bf00      	nop
 80063e0:	200002c4 	.word	0x200002c4

080063e4 <_isatty_r>:
 80063e4:	b538      	push	{r3, r4, r5, lr}
 80063e6:	2300      	movs	r3, #0
 80063e8:	4d05      	ldr	r5, [pc, #20]	; (8006400 <_isatty_r+0x1c>)
 80063ea:	4604      	mov	r4, r0
 80063ec:	4608      	mov	r0, r1
 80063ee:	602b      	str	r3, [r5, #0]
 80063f0:	f7fb fec5 	bl	800217e <_isatty>
 80063f4:	1c43      	adds	r3, r0, #1
 80063f6:	d102      	bne.n	80063fe <_isatty_r+0x1a>
 80063f8:	682b      	ldr	r3, [r5, #0]
 80063fa:	b103      	cbz	r3, 80063fe <_isatty_r+0x1a>
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	bd38      	pop	{r3, r4, r5, pc}
 8006400:	200002c4 	.word	0x200002c4

08006404 <_lseek_r>:
 8006404:	b538      	push	{r3, r4, r5, lr}
 8006406:	4604      	mov	r4, r0
 8006408:	4608      	mov	r0, r1
 800640a:	4611      	mov	r1, r2
 800640c:	2200      	movs	r2, #0
 800640e:	4d05      	ldr	r5, [pc, #20]	; (8006424 <_lseek_r+0x20>)
 8006410:	602a      	str	r2, [r5, #0]
 8006412:	461a      	mov	r2, r3
 8006414:	f7fb febd 	bl	8002192 <_lseek>
 8006418:	1c43      	adds	r3, r0, #1
 800641a:	d102      	bne.n	8006422 <_lseek_r+0x1e>
 800641c:	682b      	ldr	r3, [r5, #0]
 800641e:	b103      	cbz	r3, 8006422 <_lseek_r+0x1e>
 8006420:	6023      	str	r3, [r4, #0]
 8006422:	bd38      	pop	{r3, r4, r5, pc}
 8006424:	200002c4 	.word	0x200002c4

08006428 <memchr>:
 8006428:	4603      	mov	r3, r0
 800642a:	b510      	push	{r4, lr}
 800642c:	b2c9      	uxtb	r1, r1
 800642e:	4402      	add	r2, r0
 8006430:	4293      	cmp	r3, r2
 8006432:	4618      	mov	r0, r3
 8006434:	d101      	bne.n	800643a <memchr+0x12>
 8006436:	2000      	movs	r0, #0
 8006438:	e003      	b.n	8006442 <memchr+0x1a>
 800643a:	7804      	ldrb	r4, [r0, #0]
 800643c:	3301      	adds	r3, #1
 800643e:	428c      	cmp	r4, r1
 8006440:	d1f6      	bne.n	8006430 <memchr+0x8>
 8006442:	bd10      	pop	{r4, pc}

08006444 <memcpy>:
 8006444:	440a      	add	r2, r1
 8006446:	4291      	cmp	r1, r2
 8006448:	f100 33ff 	add.w	r3, r0, #4294967295
 800644c:	d100      	bne.n	8006450 <memcpy+0xc>
 800644e:	4770      	bx	lr
 8006450:	b510      	push	{r4, lr}
 8006452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006456:	4291      	cmp	r1, r2
 8006458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800645c:	d1f9      	bne.n	8006452 <memcpy+0xe>
 800645e:	bd10      	pop	{r4, pc}

08006460 <memmove>:
 8006460:	4288      	cmp	r0, r1
 8006462:	b510      	push	{r4, lr}
 8006464:	eb01 0402 	add.w	r4, r1, r2
 8006468:	d902      	bls.n	8006470 <memmove+0x10>
 800646a:	4284      	cmp	r4, r0
 800646c:	4623      	mov	r3, r4
 800646e:	d807      	bhi.n	8006480 <memmove+0x20>
 8006470:	1e43      	subs	r3, r0, #1
 8006472:	42a1      	cmp	r1, r4
 8006474:	d008      	beq.n	8006488 <memmove+0x28>
 8006476:	f811 2b01 	ldrb.w	r2, [r1], #1
 800647a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800647e:	e7f8      	b.n	8006472 <memmove+0x12>
 8006480:	4601      	mov	r1, r0
 8006482:	4402      	add	r2, r0
 8006484:	428a      	cmp	r2, r1
 8006486:	d100      	bne.n	800648a <memmove+0x2a>
 8006488:	bd10      	pop	{r4, pc}
 800648a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800648e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006492:	e7f7      	b.n	8006484 <memmove+0x24>

08006494 <__malloc_lock>:
 8006494:	4801      	ldr	r0, [pc, #4]	; (800649c <__malloc_lock+0x8>)
 8006496:	f7ff b98f 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 800649a:	bf00      	nop
 800649c:	200002b8 	.word	0x200002b8

080064a0 <__malloc_unlock>:
 80064a0:	4801      	ldr	r0, [pc, #4]	; (80064a8 <__malloc_unlock+0x8>)
 80064a2:	f7ff b98a 	b.w	80057ba <__retarget_lock_release_recursive>
 80064a6:	bf00      	nop
 80064a8:	200002b8 	.word	0x200002b8

080064ac <_realloc_r>:
 80064ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064b0:	4680      	mov	r8, r0
 80064b2:	4614      	mov	r4, r2
 80064b4:	460e      	mov	r6, r1
 80064b6:	b921      	cbnz	r1, 80064c2 <_realloc_r+0x16>
 80064b8:	4611      	mov	r1, r2
 80064ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064be:	f7ff ba4b 	b.w	8005958 <_malloc_r>
 80064c2:	b92a      	cbnz	r2, 80064d0 <_realloc_r+0x24>
 80064c4:	f7ff f9e0 	bl	8005888 <_free_r>
 80064c8:	4625      	mov	r5, r4
 80064ca:	4628      	mov	r0, r5
 80064cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064d0:	f000 f82e 	bl	8006530 <_malloc_usable_size_r>
 80064d4:	4284      	cmp	r4, r0
 80064d6:	4607      	mov	r7, r0
 80064d8:	d802      	bhi.n	80064e0 <_realloc_r+0x34>
 80064da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80064de:	d812      	bhi.n	8006506 <_realloc_r+0x5a>
 80064e0:	4621      	mov	r1, r4
 80064e2:	4640      	mov	r0, r8
 80064e4:	f7ff fa38 	bl	8005958 <_malloc_r>
 80064e8:	4605      	mov	r5, r0
 80064ea:	2800      	cmp	r0, #0
 80064ec:	d0ed      	beq.n	80064ca <_realloc_r+0x1e>
 80064ee:	42bc      	cmp	r4, r7
 80064f0:	4622      	mov	r2, r4
 80064f2:	4631      	mov	r1, r6
 80064f4:	bf28      	it	cs
 80064f6:	463a      	movcs	r2, r7
 80064f8:	f7ff ffa4 	bl	8006444 <memcpy>
 80064fc:	4631      	mov	r1, r6
 80064fe:	4640      	mov	r0, r8
 8006500:	f7ff f9c2 	bl	8005888 <_free_r>
 8006504:	e7e1      	b.n	80064ca <_realloc_r+0x1e>
 8006506:	4635      	mov	r5, r6
 8006508:	e7df      	b.n	80064ca <_realloc_r+0x1e>
	...

0800650c <_read_r>:
 800650c:	b538      	push	{r3, r4, r5, lr}
 800650e:	4604      	mov	r4, r0
 8006510:	4608      	mov	r0, r1
 8006512:	4611      	mov	r1, r2
 8006514:	2200      	movs	r2, #0
 8006516:	4d05      	ldr	r5, [pc, #20]	; (800652c <_read_r+0x20>)
 8006518:	602a      	str	r2, [r5, #0]
 800651a:	461a      	mov	r2, r3
 800651c:	f7fb fddc 	bl	80020d8 <_read>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d102      	bne.n	800652a <_read_r+0x1e>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	b103      	cbz	r3, 800652a <_read_r+0x1e>
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	200002c4 	.word	0x200002c4

08006530 <_malloc_usable_size_r>:
 8006530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006534:	1f18      	subs	r0, r3, #4
 8006536:	2b00      	cmp	r3, #0
 8006538:	bfbc      	itt	lt
 800653a:	580b      	ldrlt	r3, [r1, r0]
 800653c:	18c0      	addlt	r0, r0, r3
 800653e:	4770      	bx	lr

08006540 <_init>:
 8006540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006542:	bf00      	nop
 8006544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006546:	bc08      	pop	{r3}
 8006548:	469e      	mov	lr, r3
 800654a:	4770      	bx	lr

0800654c <_fini>:
 800654c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654e:	bf00      	nop
 8006550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006552:	bc08      	pop	{r3}
 8006554:	469e      	mov	lr, r3
 8006556:	4770      	bx	lr
