INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sources_1/new/sr_latch_and_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-311] analyzing module sr_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sim_1/new/tb_sr_latch_and_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr_latch_and_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
