m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Ealu
Z1 w1516821853
Z2 DPx12 lib_pipeline 17 riscv_core_config 0 22 >102idE7d7^k`=TOM73OT2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
Z9 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
l0
L9
V^WM92XP[lnnm7VLEN`dT<1
!s100 2nhT`lAlJcdllaOQ^cSES2
Z10 OV;C;10.5c;63
33
Z11 !s110 1516826472
!i10b 1
Z12 !s108 1516826472.000000
Z13 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
Z14 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_PIPELINE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 ^WM92XP[lnnm7VLEN`dT<1
l21
L17
VG0E_P:Cg2>WdHeFZMZe]Y0
!s100 9TQgU5Agk?C?fK:1S=7Rb2
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecache_controller
R1
R2
R3
R4
R5
R6
R7
R0
Z17 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
Z18 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
l0
L9
Vcl4h9He3Fjb=S1R==KJLU0
!s100 kUUcVi>20ilN435kEzZW]2
R10
33
R11
!i10b 1
R12
Z19 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
Z20 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
!i113 1
R15
R16
Acache_controller_arch
R2
R3
R4
R5
R6
R7
DEx4 work 16 cache_controller 0 22 cl4h9He3Fjb=S1R==KJLU0
l24
L23
VhbVc<Ol0Z@_AB[EioaTj_3
!s100 KOVlB]z><2KFg9Qo]?MXe2
R10
33
R11
!i10b 1
R12
R19
R20
!i113 1
R15
R16
Edecode
R1
R2
R3
R4
R5
R6
R7
R0
Z21 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
Z22 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
l0
L9
VXA`[;W=3E;;UKjO_m6QZ=0
!s100 8;enSEIAkKZ4_5e@j7Pnk0
R10
33
R11
!i10b 1
R12
Z23 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
Z24 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 XA`[;W=3E;;UKjO_m6QZ=0
l55
L35
VJo3`e6_Id`gHbST7`IiKo3
!s100 Qcg`?=1:>m=4C>VlNZ1`:1
R10
33
R11
!i10b 1
R12
R23
R24
!i113 1
R15
R16
Eexecute
R1
R2
R3
R4
R5
R6
R7
R0
Z25 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
Z26 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
l0
L9
VFc3=cdR4H<M_;4nEo3UEh2
!s100 TOha5>?]YHzGgIRGiE6zO2
R10
33
R11
!i10b 1
R12
Z27 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
Z28 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 Fc3=cdR4H<M_;4nEo3UEh2
l53
L28
VZTcJnOJg4O1DE4_T31c=Q3
!s100 @J>KSaVzW7E:0gl1B8lAA1
R10
33
R11
!i10b 1
R12
R27
R28
!i113 1
R15
R16
Efetch
R1
R2
R3
R4
R5
R6
R7
R0
Z29 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
Z30 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
l0
L9
V5;TAQKVlOjL;Ao92CO;hl2
!s100 f<lO1PL]<9zGWB0A93X4i1
R10
33
R11
!i10b 1
R12
Z31 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
Z32 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 5;TAQKVlOjL;Ao92CO;hl2
l28
L26
V:gLBk28JXAWSCMLb?@hdZ1
!s100 gkfdc8oYVjkH3FC4XOIba1
R10
33
R11
!i10b 1
R12
R31
R32
!i113 1
R15
R16
Ememory_access
R1
R2
R3
R4
R5
R6
R7
R0
Z33 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
Z34 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
l0
L9
Vh>1Ond;Rf:>fF@AS@RcCV2
!s100 `elzNP9eMo]XT_^3Lf80X3
R10
33
R11
!i10b 1
R12
Z35 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
Z36 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 h>1Ond;Rf:>fF@AS@RcCV2
l31
L26
V`K9?QSA^@azMWQEN2R=6]0
!s100 F]JbgGLk<<PWi5^`mfeU[3
R10
33
R11
!i10b 1
R12
R35
R36
!i113 1
R15
R16
Epc
R1
R2
R3
R4
R5
R6
R7
R0
Z37 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd
Z38 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd
l0
L9
V4:9N287MAG8<1RR<dA]4<2
!s100 gnBI3=2UkGWR7<TN2DYgE2
R10
33
R11
!i10b 1
R12
Z39 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd|
Z40 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd|
!i113 1
R15
R16
Apc_arch
R2
R3
R4
R5
R6
R7
DEx4 work 2 pc 0 22 4:9N287MAG8<1RR<dA]4<2
l24
L19
VQ7[J;]YKMA[6lSG[]]R3C1
!s100 m>[=c4aCmOT1DlYXc7]K91
R10
33
R11
!i10b 1
R12
R39
R40
!i113 1
R15
R16
Epipeline
R1
R2
R3
R4
R5
R6
R7
R0
Z41 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
Z42 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
l0
L9
VLlmM95`<3c9jm0>>7W3HP1
!s100 bY:ReWC<KW@>dJSfc^T]41
R10
33
R11
!i10b 1
R12
Z43 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
Z44 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
!i113 1
R15
R16
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 LlmM95`<3c9jm0>>7W3HP1
l205
L25
V351ahG322]Rbi]^Sd]>nZ3
!s100 7e69llCLi_2[5R5DCRRDo2
R10
33
R11
!i10b 1
R12
R43
R44
!i113 1
R15
R16
Ereg_integer
R1
R2
R3
R4
R5
R6
R7
R0
Z45 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd
Z46 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd
l0
L9
V8<60[<[9l[MG=hRYUTT1;3
!s100 ?4hTBSCfVhhI2EXAX2>IL0
R10
33
R11
!i10b 1
R12
Z47 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd|
Z48 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd|
!i113 1
R15
R16
Areg_integer_arch
R2
R3
R4
R5
R6
R7
DEx4 work 11 reg_integer 0 22 8<60[<[9l[MG=hRYUTT1;3
l25
L21
V?lP]k0599C`@<<XlCmGUa2
!s100 d3FjDb3i:W^AhlXSd[hV80
R10
33
R11
!i10b 1
R12
R47
R48
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R1
R0
8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V>102idE7d7^k`=TOM73OT2
!s100 ]3dHk^B1M_Gnf`3flXB3>2
R10
33
!s110 1516826471
!i10b 1
Z49 !s108 1516826471.000000
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R0
Z50 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
Z51 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
l0
L9
VXE>3I?HgU9UFL8WD?Fmlj2
!s100 @[k;cTSgOa]fZ7R`C4LAK0
R10
33
R11
!i10b 1
R49
Z52 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
Z53 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 XE>3I?HgU9UFL8WD?Fmlj2
l18
L17
VZcOf9=AEf5B0`4KfZ=SH23
!s100 jNZzIP9N<lLC:@mzYzVdb2
R10
33
R11
!i10b 1
R49
R52
R53
!i113 1
R15
R16
