m255
K3
13
cModel Technology
Z0 dE:\Modelsim\examples\Single Cycle Processor
T_opt
VVmaK@kknz:X68X9`PWYD23
04 7 4 work MIPS_tb fast 0
=17-c85b7639b160-5ae2e6f0-59-5644
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
Z1 OE;O;10.1a;51
Z2 dE:\Modelsim\examples\Single Cycle Processor
T_opt1
Voc=0BAJF_R1gD6DAji1`h0
04 3 4 work alu fast 0
=1-c85b7639b160-5aec2010-320-1c64
o-quiet -auto_acc_if_foreign -work work
n@_opt1
R1
vAdd_Branch
IRQ52nG:5MadiOze4DT7V12
VN]g^C8939PTaVNRha3G_W0
Z3 dE:\Modelsim\examples\SCPU_experiment
w1511519571
8E:/Modelsim/examples/SCPU_experiment/Add_Branch.v
FE:/Modelsim/examples/SCPU_experiment/Add_Branch.v
L0 2
Z4 OE;L;10.1a;51
r1
31
Z5 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@add_@branch
!s100 B`V>cYdbLnTPB;3e]Ddi_3
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/Add_Branch.v|
!s108 1524818242.986000
!s107 E:/Modelsim/examples/SCPU_experiment/Add_Branch.v|
!i10b 1
!s85 0
vAdd_PC
Io=3FI0:`Q_130e:OO?b0@0
V7lj>@f>7e>kfGBddWPn6z3
R3
w1511741363
8E:/Modelsim/examples/SCPU_experiment/Add_PC.v
FE:/Modelsim/examples/SCPU_experiment/Add_PC.v
L0 2
R4
r1
31
R5
n@add_@p@c
!s100 ESznoz8eX9H3TDMP>AAzf3
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/Add_PC.v|
!s108 1524818247.542000
!s107 E:/Modelsim/examples/SCPU_experiment/Add_PC.v|
!i10b 1
!s85 0
valu
Im1[`F__CfWEQYk:8U_1Z90
VPVE8fklgeof`N5SZI1MHB1
R3
w1524309364
Z6 8E:/Modelsim/examples/SCPU_experiment/ALU.v
Z7 FE:/Modelsim/examples/SCPU_experiment/ALU.v
L0 3
R4
r1
31
Z8 !s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/ALU.v|
R5
Z9 !s107 Instruction_def.v|E:/Modelsim/examples/SCPU_experiment/ALU.v|
!s100 ogZIbd`jzD]B>X89iHhLF3
!s108 1524324233.623000
!i10b 1
!s85 0
vALU
IeK3dhZfXD3^?DPgG=F3?D2
V?8cfA11G]mRGNRiM4AY`a1
R3
w1524821270
R6
R7
L0 3
R4
r1
31
R8
R5
n@a@l@u
!s100 _UAn[:nOm7a6^BL23VF;H2
!s108 1524821273.629000
R9
!i10b 1
!s85 0
vALU_ctrl
IE_m87z>>mF>QGRf`B1k_10
VQ_oHW=W`1a<[[ON@9b1]k1
R3
w1524819674
8E:/Modelsim/examples/SCPU_experiment/ALU_Ctrl.v
FE:/Modelsim/examples/SCPU_experiment/ALU_Ctrl.v
L0 3
R4
r1
31
R5
n@a@l@u_ctrl
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/ALU_Ctrl.v|
!s100 OSHcOZ34M5hZeSZ90TSa:0
!s108 1524819682.146000
!s107 Instruction_def.v|E:/Modelsim/examples/SCPU_experiment/ALU_Ctrl.v|
!i10b 1
!s85 0
vCtrl
Ib84E2agG@jNmKGLXj`XSi3
VCV64=@zHT8z?^PMZSof2I3
R3
w1524822552
8E:/Modelsim/examples/SCPU_experiment/Ctrl.v
FE:/Modelsim/examples/SCPU_experiment/Ctrl.v
L0 3
R4
r1
31
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/Ctrl.v|
R5
n@ctrl
!i10b 1
!s100 k9kA4P>TC=dhCOlNe87:C3
!s85 0
!s108 1524822555.727000
!s107 Instruction_def.v|E:/Modelsim/examples/SCPU_experiment/Ctrl.v|
vDM
I^ldgzn?Qm6=Nd3XG;48SE1
VX0TmZZliM_ei1iRl2`NC=2
R3
w1524322734
8E:/Modelsim/examples/SCPU_experiment/DM.v
FE:/Modelsim/examples/SCPU_experiment/DM.v
L0 2
R4
r1
31
R5
n@d@m
!s100 Z6HZnFDgA2j<nZl;C8P;22
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/DM.v|
!s108 1524818246.368000
!s107 E:/Modelsim/examples/SCPU_experiment/DM.v|
!i10b 1
!s85 0
vEXT
IX4ZBZ2=UPEO^mCLaL?QO01
V<7cNAXfh<OZUAQUXYJkY42
R3
w1524820985
8E:/Modelsim/examples/SCPU_experiment/EXT.v
FE:/Modelsim/examples/SCPU_experiment/EXT.v
L0 2
R4
r1
31
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/EXT.v|
R5
n@e@x@t
!s100 X=Nlk_BBDRHPD[mROTjPf0
!s108 1524820996.255000
!s107 E:/Modelsim/examples/SCPU_experiment/EXT.v|
!i10b 1
!s85 0
vIM
IoV>a@<JFB[i?cMEe=9HCX0
VZzT2KD6_nKET3^>F>jY=i1
R3
w1524818214
8E:/Modelsim/examples/SCPU_experiment/IM.v
FE:/Modelsim/examples/SCPU_experiment/IM.v
L0 2
R4
r1
31
R5
n@i@m
!s100 4WCIo>c;;L6`iZTm>bZ^^2
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/IM.v|
!s108 1524818246.023000
!s107 E:/Modelsim/examples/SCPU_experiment/IM.v|
!i10b 1
!s85 0
vMIPS
I959VRSWY7JnUYJP2`1CY]3
V6f5:RWo>4gZUfh;AA44G13
R3
w1524322515
8E:/Modelsim/examples/SCPU_experiment/MIPS.v
FE:/Modelsim/examples/SCPU_experiment/MIPS.v
L0 2
R4
r1
31
R5
n@m@i@p@s
!s100 4SSINaCV2lCCSkHTkg1Wg2
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/MIPS.v|
!s108 1524818512.337000
!s107 Instruction_def.v|E:/Modelsim/examples/SCPU_experiment/MIPS.v|
!i10b 1
!s85 0
vMIPS_tb
I:J^LgabGAT7H=Seam]:;43
VO]iS4[R`21Ta`:D9kWDfJ3
R3
w1524818510
8E:/Modelsim/examples/SCPU_experiment/MIPS_tb.v
FE:/Modelsim/examples/SCPU_experiment/MIPS_tb.v
L0 1
R4
r1
31
R5
n@m@i@p@s_tb
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/MIPS_tb.v|
!s100 a4g=Zc?Gel89iZ@14XQaQ1
!s108 1524818540.772000
!s107 E:/Modelsim/examples/SCPU_experiment/MIPS_tb.v|
!i10b 1
!s85 0
vMUX
I94gjS8^KglLGP]dWDVV@]2
VTlneS0@MIV>01:h3ab0oS3
R3
w1511534451
8E:/Modelsim/examples/SCPU_experiment/MUX.v
FE:/Modelsim/examples/SCPU_experiment/MUX.v
L0 1
R4
r1
31
R5
n@m@u@x
!s100 ;n=X]F>mnziR:eCk[DoaZ0
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/MUX.v|
!s108 1524818245.260000
!s107 E:/Modelsim/examples/SCPU_experiment/MUX.v|
!i10b 1
!s85 0
vPC
I3VG?9f1B^7f`K74EZMTNk2
VO;eXQ3m4h;IIf[Xcm`01X3
R3
w1524818077
8E:/Modelsim/examples/SCPU_experiment/PC.v
FE:/Modelsim/examples/SCPU_experiment/PC.v
L0 2
R4
r1
31
R5
n@p@c
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/PC.v|
!s100 H92klCU6J2hbjbULI^gdA2
!s108 1524818244.668000
!s107 E:/Modelsim/examples/SCPU_experiment/PC.v|
!i10b 1
!s85 0
vRF
IaGa6CmQllo5kQZXL@<[6A2
Vl`z<YP;U3g:jHdfJF_T]I0
R3
w1524324218
8E:/Modelsim/examples/SCPU_experiment/RF.v
FE:/Modelsim/examples/SCPU_experiment/RF.v
L0 2
R4
r1
31
R5
n@r@f
!s100 TOk@l4f@AXGR0KBThRf7F1
!s108 1524818244.289000
!s107 E:/Modelsim/examples/SCPU_experiment/RF.v|
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/RF.v|
!i10b 1
!s85 0
vSCPU
IL<O<MA:Z<b:cdBoXFFRVL3
VIBe;n`543ljaRVdRZnQG70
R3
w1524322848
8E:/Modelsim/examples/SCPU_experiment/SCPU.v
FE:/Modelsim/examples/SCPU_experiment/SCPU.v
L0 1
R4
r1
31
R5
n@s@c@p@u
!s100 Y^_D6fdjMafebH_i?JO9M2
!s90 -reportprogress|300|-work|work|-vopt|E:/Modelsim/examples/SCPU_experiment/SCPU.v|
!s108 1524818245.640000
!s107 E:/Modelsim/examples/SCPU_experiment/SCPU.v|
!i10b 1
!s85 0
