module router_fifo (clock, resetn, write_enb, soft_reset, read_enb, data_in, lfd_state,
                empty, data_out, full);

parameter MEM_WIDTH = 9;
parameter MEM_DEPTH = 16;
parameter ADD_WIDTH = 4;

input clock, 
      resetn, 
      write_enb, 
      soft_reset, 
      read_enb,
      lfd_state;
input wire [MEM_WIDTH - 2: 0] data_in;

output wire [MEM_WIDTH - 2:0] data_out;
output wire empty;
output wire full;

reg [MEM_WIDTH - 1:0] mem [MEM_DEPTH - 1:0];
reg [MEM_WIDTH - 2:0] temp = 0;

reg [5:0] counter = 0;
reg [4:0] timeout_counter = 0;

reg [ADD_WIDTH :0] write_pointer = 0;
reg [ADD_WIDTH :0] read_pointer = 0;
wire last_bit_comp;
wire pointer_comp;

assign last_bit_comp = write_pointer[4] ^ read_pointer[4];
assign pointer_equal = (write_pointer[0] ^ read_pointer[0])&
                        (write_pointer[1] ^ read_pointer[1])&
                        (write_pointer[2] ^ read_pointer[2])&
                        (write_pointer[3] ^ read_pointer[3]);
                        
assign empty = last_bit_comp & pointer_equal;
assign full = (~last_bit_comp) & pointer_equal;

assign data_out = (soft_reset)?'hz:temp;
reg [ADD_WIDTH - 1:0] itr =0;

initial begin
    $monitor("FULL: %d",full);
end

always @(posedge clock) begin
    //$display("last_bit_comp: %d, pointer_equal : %d, write pointer: %d, read_pointer: %d",last_bit_comp,pointer_equal,write_pointer, read_pointer);
    if(!resetn)begin
        for(itr = 0; itr < MEM_DEPTH; itr = itr + 1)
            mem[itr] = 0;
    end

    if((write_enb) && (~full)) begin
        mem[write_pointer] <= {lfd_state,data_in};
        write_pointer <= write_pointer + 1;
        
        //$display("INPUT DATA: %d, write_pointer: %d, read_pointer",{data_in},write_pointer, read_pointer);
    end
    if(~empty)begin
        if(read_enb)begin
            if(mem[read_pointer][8] == 1) begin
                counter <= mem[read_pointer][7:2] + 1'b1;
            end
            else begin
                counter <= counter - 1;
            end
            temp <= mem[read_pointer][7:0];
            read_pointer <= read_pointer + 1;
        end
    end
    /*if(read_pointer==write_pointer) begin
        if(counter != 0)begin
            full <= 1;
            empty <= 0;
        end
        else begin
            full <= 0;
            empty <= 1;
        end
    end
    else begin
        full <= 0;
        empty <= 0;
    end
    */
end

endmodule


