
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -250.10

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -19.10

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -19.10

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.64   18.46   36.29   36.29 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.46    0.03   36.33 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.72    7.25   43.58 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.00   43.58 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.58   data arrival time
-----------------------------------------------------------------------------
                                 35.18   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.57   28.56   42.12   42.12 v dpath.b_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _292_ (net)
                 28.56    0.07   42.19 v _573_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.48   68.42  110.61 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 76.48    0.07  110.68 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.49    9.53   33.02  143.70 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.53    0.00  143.70 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.18   29.29  172.99 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.19    0.11  173.10 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.40   21.10  194.20 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.41    0.14  194.35 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.27  214.62 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.03  214.65 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.21   24.22  238.87 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.21    0.02  238.89 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.83    9.17   28.20  267.09 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.17    0.01  267.10 ^ resp_msg[13] (out)
                                267.10   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -267.10   data arrival time
-----------------------------------------------------------------------------
                                -19.10   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.57   28.56   42.12   42.12 v dpath.b_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _292_ (net)
                 28.56    0.07   42.19 v _573_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.48   68.42  110.61 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 76.48    0.07  110.68 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.49    9.53   33.02  143.70 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.53    0.00  143.70 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.18   29.29  172.99 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.19    0.11  173.10 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.40   21.10  194.20 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.41    0.14  194.35 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.27  214.62 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.03  214.65 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.21   24.22  238.87 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.21    0.02  238.89 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.83    9.17   28.20  267.09 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.17    0.01  267.10 ^ resp_msg[13] (out)
                                267.10   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -267.10   data arrival time
-----------------------------------------------------------------------------
                                -19.10   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
233.61013793945312

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7300

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.766891479492188

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8145

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  41.96   41.96 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.30  108.26 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.70  145.96 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.78  163.74 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.38  184.11 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.26  204.37 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.58  221.95 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.94  248.89 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.51  274.40 ^ _378_/Y (BUFx6f_ASAP7_75t_R)
   9.57  283.97 v _481_/Y (NOR2x1_ASAP7_75t_R)
  25.84  309.82 v _487_/Y (OA33x2_ASAP7_75t_R)
   0.02  309.83 v dpath.a_reg.out[8]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         309.83   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.94  299.06   library setup time
         299.06   data required time
---------------------------------------------------------
         299.06   data required time
        -309.83   data arrival time
---------------------------------------------------------
         -10.77   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.29   36.29 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.29   43.58 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.58 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.58   data arrival time
---------------------------------------------------------
          35.18   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
267.0976

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-19.0976

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.150046

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
