
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003568                       # Number of seconds simulated
sim_ticks                                  3567710220                       # Number of ticks simulated
final_tick                               533132090157                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314457                       # Simulator instruction rate (inst/s)
host_op_rate                                   407434                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283404                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918556                       # Number of bytes of host memory used
host_seconds                                 12588.79                       # Real time elapsed on the host
sim_insts                                  3958629544                       # Number of instructions simulated
sim_ops                                    5129107677                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       272768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       230144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       141824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       164608                       # Number of bytes read from this memory
system.physmem.bytes_read::total               816128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       276608                       # Number of bytes written to this memory
system.physmem.bytes_written::total            276608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1798                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1108                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1286                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6376                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2161                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2161                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       394651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     76454640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       538160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64507481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       502283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     39752107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       466406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     46138276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               228754005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       394651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       538160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       502283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       466406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1901500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77530960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77530960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77530960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       394651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     76454640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       538160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64507481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       502283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     39752107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       466406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     46138276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              306284965                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8555661                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3111275                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554873                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202728                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1252555                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1201511                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314062                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8712                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3198556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17063837                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3111275                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1515573                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083845                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        700105                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1562691                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8437870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4776696     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366542      4.34%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317232      3.76%     64.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342442      4.06%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299701      3.55%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154738      1.83%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101150      1.20%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269272      3.19%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810097     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8437870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363651                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994450                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3366957                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       657151                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480048                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56514                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877191                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506823                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1006                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20232643                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877191                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3535699                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         299740                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80710                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364499                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280023                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19542149                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          385                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175775                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76838                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27141968                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91092982                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91092982                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10334987                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3364                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1767                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745557                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26514                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       279044                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18418638                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774254                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28216                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18768276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8437870                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3025640     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794070     21.26%     57.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1172771     13.90%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760237      9.01%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       762764      9.04%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       440204      5.22%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339913      4.03%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75791      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66480      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8437870                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108485     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21338     13.62%     82.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26838     17.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140095     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200676      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578805     10.69%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853081      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774254                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.726840                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156666                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010604                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38171258                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24567893                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14930920                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26782                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708364                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226457                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877191                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         226052                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16724                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18422000                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937567                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006357                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          907                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237356                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14514576                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484989                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259676                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312994                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056803                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828005                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.696488                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372116                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357468                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358328                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26136310                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.678125                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358059                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6183118                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204876                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7560679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173121                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3036704     40.16%     40.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041666     27.00%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835582     11.05%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428910      5.67%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366828      4.85%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179504      2.37%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198118      2.62%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100709      1.33%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372658      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7560679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372658                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25610466                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37723042                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 117791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855566                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855566                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.168817                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.168817                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65541744                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679880                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18990375                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8555661                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3125733                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2727441                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199853                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1545358                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1491678                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226565                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6393                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3660663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17364817                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3125733                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1718243                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3582732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981838                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        426063                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1804667                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8450332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.370755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4867600     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          180084      2.13%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328823      3.89%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308935      3.66%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          494432      5.85%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          509822      6.03%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124056      1.47%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94678      1.12%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1541902     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8450332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365341                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029629                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3779991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       411824                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3464456                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13979                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        780081                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345806                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19455637                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        780081                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3943117                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142315                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47185                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3313912                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       223721                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18926799                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75735                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        91008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25178255                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86198289                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86198289                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16308526                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8869709                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1100                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600041                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2877872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10596                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       230137                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17906167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15072096                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20471                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5421153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14940231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8450332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783610                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2932447     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1576857     18.66%     53.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1378065     16.31%     69.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840025      9.94%     79.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       874610     10.35%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514787      6.09%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230180      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61309      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42052      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8450332                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60003     66.45%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19241     21.31%     87.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11053     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11844914     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120510      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2563796     17.01%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541774      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15072096                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761652                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90297                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005991                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38705291                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23329572                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14583165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15162393                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36972                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       833245                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156397                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        780081                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76544                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6599                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17908371                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2877872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638373                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224401                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14791524                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2462898                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280571                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2991381                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2233232                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528483                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728858                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14599313                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14583165                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8963444                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21983291                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704505                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407739                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10910011                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12421825                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5486630                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200191                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7670251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619481                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.312598                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3521605     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1636948     21.34%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905784     11.81%     79.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310899      4.05%     83.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298979      3.90%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125292      1.63%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326110      4.25%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95496      1.25%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449138      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7670251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10910011                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12421825                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2526602                       # Number of memory references committed
system.switch_cpus1.commit.loads              2044626                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1941363                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10852329                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170128                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449138                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25129568                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36597673                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 105329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10910011                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12421825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10910011                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.784203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.784203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.275180                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.275180                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68361913                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19150962                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19992554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8555661                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3146337                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2566361                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211637                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1328877                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1226065                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338761                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9475                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3148126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17294624                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3146337                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1564826                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3839897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1123602                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        548987                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1554187                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8446409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4606512     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          254015      3.01%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          473449      5.61%     63.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470722      5.57%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292478      3.46%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          232304      2.75%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147275      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137517      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1832137     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8446409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367749                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021425                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3284932                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       542732                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3686926                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22654                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        909158                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530618                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20751390                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        909158                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3524707                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101428                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       114954                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3465371                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       330785                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20000491                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        136858                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       102019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28076381                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93307515                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93307515                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17309289                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10767023                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3533                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           926035                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1857893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       942908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11842                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       327397                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18846683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14987599                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29316                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6408573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19614407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8446409                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774434                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2913742     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1826867     21.63%     56.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1210702     14.33%     70.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       793186      9.39%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       833529      9.87%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404415      4.79%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       317937      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72291      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73740      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8446409                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93148     72.14%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18311     14.18%     86.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17659     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12537160     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201234      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1449750      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       797750      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14987599                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751776                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             129118                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008615                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38580038                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25258707                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14644679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15116717                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47118                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729113                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227765                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        909158                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          53853                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9129                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18850098                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1857893                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       942908                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249779                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14788457                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1383852                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       199139                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2162689                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2095551                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            778837                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.728500                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14649515                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14644679                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9333349                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26784189                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711695                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348465                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10081795                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12414016                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6436084                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213975                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7537251                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.647022                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146768                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2876995     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2103915     27.91%     66.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       875355     11.61%     77.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434824      5.77%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       435171      5.77%     89.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174706      2.32%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       177336      2.35%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94903      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364046      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7537251                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10081795                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12414016                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1843914                       # Number of memory references committed
system.switch_cpus2.commit.loads              1128774                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1791840                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11184127                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256050                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364046                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26023305                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38609991                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 109252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10081795                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12414016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10081795                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848625                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848625                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178377                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178377                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66434482                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20341387                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19057962                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8555661                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3125714                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2545421                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209798                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1331536                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1228542                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          321336                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9329                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3450101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17062429                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3125714                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1549878                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3584178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1074264                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        535046                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1686513                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8430363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4846185     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192289      2.28%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253027      3.00%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          379949      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          367693      4.36%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279667      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165550      1.96%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          249061      2.95%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1696942     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8430363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365339                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.994285                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3564041                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       523818                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3454462                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27212                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        860829                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527361                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20414291                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        860829                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3754850                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106280                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       142052                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3286410                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279936                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19813986                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120107                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27614307                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92267638                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92267638                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17136359                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10477875                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4151                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2306                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           794050                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1837080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18881                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       346415                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18411651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14815548                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28225                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6004489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18268630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          584                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8430363                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757403                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895662                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2921593     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1856035     22.02%     56.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1205890     14.30%     70.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813617      9.65%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       761884      9.04%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407703      4.84%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299131      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90035      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74475      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8430363                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72560     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14921     14.25%     83.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17198     16.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12330360     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209205      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1673      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1462946      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       811364      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14815548                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.731666                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104680                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007066                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38194363                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24420157                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14398403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14920228                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50258                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       706032                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245462                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        860829                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          62371                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9897                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18415584                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       126669                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1837080                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970392                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2256                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246688                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14531018                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1377357                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       284529                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2171238                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2035290                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793881                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.698410                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14402502                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14398403                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9250168                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25974574                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.682909                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356124                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10035829                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12335344                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6080228                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213007                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7569534                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.629604                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150824                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2913044     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2179364     28.79%     67.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800336     10.57%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458904      6.06%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383221      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       193609      2.56%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185117      2.45%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80547      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375392      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7569534                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10035829                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12335344                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855972                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131045                       # Number of loads committed
system.switch_cpus3.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769404                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11118546                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251750                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375392                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25609714                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37692474                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 125298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10035829                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12335344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10035829                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852512                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852512                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173005                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173005                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65390811                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19890615                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18849471                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                           6377                       # number of replacements
system.l2.tagsinuse                      16383.923153                       # Cycle average of tags in use
system.l2.total_refs                           748959                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22761                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.905364                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           174.846913                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1097.318673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.940585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    940.726824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.651143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    550.360140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970728                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    680.315776                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3999.001696                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3548.387480                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2337.426395                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3003.010649                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010672                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.066975                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000912                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.057417                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000833                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033591                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.041523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.244080                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.216576                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.142665                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.183289                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999995                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7717                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3582                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2904                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3838                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18041                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5551                       # number of Writeback hits
system.l2.Writeback_hits::total                  5551                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3582                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2904                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3838                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18041                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7717                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3582                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2904                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3838                       # number of overall hits
system.l2.overall_hits::total                   18041                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1798                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1108                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1285                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6375                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1798                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1286                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6376                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2131                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1798                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1108                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1286                       # number of overall misses
system.l2.overall_misses::total                  6376                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       450694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    103039846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       740558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     82997259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       559634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     50754805                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       545371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     57471777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       296559944                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        34905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         34905                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       450694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    103039846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       740558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     82997259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       559634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     50754805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       545371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     57506682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        296594849                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       450694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    103039846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       740558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     82997259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       559634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     50754805                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       545371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     57506682                       # number of overall miss cycles
system.l2.overall_miss_latency::total       296594849                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24416                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5551                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5551                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5380                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5124                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24417                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5380                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5124                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24417                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.216389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.334201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.276171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.250830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.261099                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.216389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.334201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.276171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.250976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261130                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.216389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.334201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.276171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.250976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261130                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40972.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48352.813702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49370.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46160.878198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39973.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45807.585740                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41951.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44725.118288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46519.206902                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        34905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        34905                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40972.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48352.813702                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49370.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46160.878198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39973.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45807.585740                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41951.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44717.482115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46517.385351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40972.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48352.813702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49370.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46160.878198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39973.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45807.585740                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41951.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44717.482115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46517.385351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2161                       # number of writebacks
system.l2.writebacks::total                      2161                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1798                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6375                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6376                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6376                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       386484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     90868785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       655352                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     72569338                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       479665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     44354082                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       470004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     50021372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    259805082                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        28774                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        28774                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       386484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     90868785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       655352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     72569338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       479665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     44354082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       470004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     50050146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    259833856                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       386484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     90868785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       655352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     72569338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       479665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     44354082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       470004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     50050146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    259833856                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.334201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250830                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261099                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.334201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.276171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.250976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.334201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.276171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.250976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261130                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35134.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42641.381980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43690.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40361.144605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 34261.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40030.759928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36154.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38927.137743                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40753.738353                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        28774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        28774                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35134.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42641.381980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43690.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40361.144605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 34261.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40030.759928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36154.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38919.242613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40751.859473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35134.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42641.381980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43690.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40361.144605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 34261.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40030.759928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36154.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38919.242613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40751.859473                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966134                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001570340                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817732.014519                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966134                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1562679                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1562679                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1562679                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1562679                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1562679                       # number of overall hits
system.cpu0.icache.overall_hits::total        1562679                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       558123                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       558123                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       558123                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       558123                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       558123                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       558123                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1562691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1562691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1562691                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1562691                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1562691                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1562691                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46510.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46510.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46510.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46510.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46510.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46510.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       463364                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       463364                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       463364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       463364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       463364                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       463364                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        42124                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        42124                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        42124                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        42124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        42124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        42124                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467976                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17267.218527                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.051487                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.948513                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898639                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101361                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166192                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166192                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1672                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942884                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942884                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942884                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942884                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38333                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38333                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38333                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38333                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38333                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38333                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1158751601                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1158751601                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1158751601                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1158751601                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1158751601                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1158751601                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981217                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981217                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981217                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981217                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031824                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019348                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019348                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019348                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019348                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30228.565492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30228.565492                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30228.565492                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30228.565492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30228.565492                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30228.565492                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1613                       # number of writebacks
system.cpu0.dcache.writebacks::total             1613                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28485                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28485                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28485                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    179328283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    179328283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    179328283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179328283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    179328283                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179328283                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18209.614439                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18209.614439                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18209.614439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18209.614439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18209.614439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18209.614439                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.940551                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913270641                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685001.182657                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.940551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023943                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868494                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1804651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1804651                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1804651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1804651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1804651                       # number of overall hits
system.cpu1.icache.overall_hits::total        1804651                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       866294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       866294                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       866294                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       866294                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       866294                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       866294                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1804667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1804667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1804667                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1804667                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1804667                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1804667                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54143.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54143.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54143.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54143.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54143.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54143.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       790262                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       790262                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       790262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       790262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       790262                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       790262                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52684.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52684.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52684.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52684.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52684.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52684.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5380                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207681379                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5636                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36849.073634                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.185078                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.814922                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.785879                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.214121                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2230201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2230201                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479774                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479774                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2709975                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2709975                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2709975                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2709975                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17679                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17679                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17679                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17679                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17679                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17679                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    686925215                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    686925215                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    686925215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    686925215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    686925215                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    686925215                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2247880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2247880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2727654                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2727654                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2727654                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2727654                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007865                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006481                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006481                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006481                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006481                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38855.433848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38855.433848                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38855.433848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38855.433848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38855.433848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38855.433848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          947                       # number of writebacks
system.cpu1.dcache.writebacks::total              947                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12299                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12299                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12299                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12299                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5380                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5380                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5380                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    115940741                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    115940741                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    115940741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    115940741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    115940741                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    115940741                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21550.323606                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21550.323606                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21550.323606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21550.323606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21550.323606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21550.323606                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977316                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004514044                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169576.768898                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977316                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022400                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1554170                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1554170                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1554170                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1554170                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1554170                       # number of overall hits
system.cpu2.icache.overall_hits::total        1554170                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       752681                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       752681                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       752681                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       752681                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       752681                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       752681                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1554187                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1554187                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1554187                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1554187                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1554187                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1554187                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44275.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44275.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44275.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44275.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44275.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44275.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       613314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       613314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       613314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       613314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       613314                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       613314                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43808.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43808.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43808.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43808.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43808.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43808.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153870575                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36052.149719                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.929033                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.070967                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863004                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136996                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1055607                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1055607                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       711792                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        711792                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1767399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1767399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1767399                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1767399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10536                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10536                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10536                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10536                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10536                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10536                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    360370060                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    360370060                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    360370060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    360370060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    360370060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    360370060                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1066143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1066143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       711792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       711792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1777935                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1777935                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1777935                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1777935                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009882                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34203.688307                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34203.688307                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34203.688307                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34203.688307                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34203.688307                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34203.688307                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          869                       # number of writebacks
system.cpu2.dcache.writebacks::total              869                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6524                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6524                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6524                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6524                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     74639088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     74639088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     74639088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     74639088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     74639088                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     74639088                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18603.960120                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18603.960120                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18603.960120                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18603.960120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18603.960120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18603.960120                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970704                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004909918                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026028.060484                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970704                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1686497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1686497                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1686497                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1686497                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1686497                       # number of overall hits
system.cpu3.icache.overall_hits::total        1686497                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       735704                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       735704                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       735704                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       735704                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       735704                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       735704                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1686513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1686513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1686513                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1686513                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1686513                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1686513                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45981.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45981.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45981.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45981.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45981.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45981.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       566857                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       566857                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       566857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       566857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       566857                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       566857                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43604.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43604.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43604.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43604.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43604.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43604.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5124                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158242023                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5380                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29413.015428                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.207670                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.792330                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883624                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116376                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1048207                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1048207                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721225                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721225                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1672                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1769432                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1769432                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1769432                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1769432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13124                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13124                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13378                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13378                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13378                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13378                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    462734434                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    462734434                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12362274                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12362274                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    475096708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    475096708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    475096708                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    475096708                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1061331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1061331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721479                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721479                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1782810                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1782810                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1782810                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1782810                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012366                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012366                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007504                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007504                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007504                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007504                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35258.643249                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35258.643249                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48670.370079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48670.370079                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35513.283600                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35513.283600                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35513.283600                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35513.283600                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        18885                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        18885                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2122                       # number of writebacks
system.cpu3.dcache.writebacks::total             2122                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8001                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8001                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8254                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8254                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5123                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5123                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5124                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5124                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5124                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5124                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95652937                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95652937                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        35905                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        35905                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95688842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95688842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95688842                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95688842                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002874                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002874                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002874                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002874                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18671.274058                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18671.274058                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        35905                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        35905                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18674.637393                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18674.637393                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18674.637393                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18674.637393                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
