--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mem_test.twx mem_test.ncd -o mem_test.twr mem_test.pcf

Design file:              mem_test.ncd
Physical constraint file: mem_test.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    3.752(R)|      SLOW  |   -1.809(R)|      FAST  |clk_BUFGP         |   0.000|
            |    3.665(F)|      SLOW  |   -1.224(F)|      SLOW  |clk_BUFGP         |   0.000|
enab        |    4.146(R)|      SLOW  |   -1.796(R)|      FAST  |clk_BUFGP         |   0.000|
            |    2.612(F)|      SLOW  |   -1.179(F)|      SLOW  |clk_BUFGP         |   0.000|
rw          |    2.009(R)|      SLOW  |   -0.942(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr0<1>    |        10.921(F)|      SLOW  |         4.864(F)|      FAST  |clk_BUFGP         |   0.000|
addr0<3>    |        11.126(F)|      SLOW  |         4.993(F)|      FAST  |clk_BUFGP         |   0.000|
addr0<5>    |        10.886(F)|      SLOW  |         4.839(F)|      FAST  |clk_BUFGP         |   0.000|
addr0<7>    |        10.512(F)|      SLOW  |         4.627(F)|      FAST  |clk_BUFGP         |   0.000|
data0<0>    |         9.661(F)|      SLOW  |         4.157(F)|      FAST  |clk_BUFGP         |   0.000|
data0<2>    |         9.750(F)|      SLOW  |         4.177(F)|      FAST  |clk_BUFGP         |   0.000|
data0<4>    |         9.546(F)|      SLOW  |         4.069(F)|      FAST  |clk_BUFGP         |   0.000|
data0<6>    |         9.111(F)|      SLOW  |         3.730(F)|      FAST  |clk_BUFGP         |   0.000|
data0<7>    |         9.316(F)|      SLOW  |         3.859(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<0> |         9.786(F)|      SLOW  |         4.165(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         9.797(F)|      SLOW  |         4.175(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         9.953(F)|      SLOW  |         4.270(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         9.560(F)|      SLOW  |         4.068(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         9.479(F)|      SLOW  |         3.921(F)|      FAST  |clk_BUFGP         |   0.000|
state<0>    |        10.531(R)|      SLOW  |         4.579(R)|      FAST  |clk_BUFGP         |   0.000|
state<1>    |        10.283(R)|      SLOW  |         4.470(R)|      FAST  |clk_BUFGP         |   0.000|
state<2>    |        10.298(R)|      SLOW  |         4.452(R)|      FAST  |clk_BUFGP         |   0.000|
state<3>    |        10.498(R)|      SLOW  |         4.579(R)|      FAST  |clk_BUFGP         |   0.000|
target_rw   |        10.898(R)|      SLOW  |         4.850(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.748|         |    2.415|    2.291|
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 11 00:49:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 274 MB



