[13:30:23.605] <TB0>     INFO: *** Welcome to pxar ***
[13:30:23.605] <TB0>     INFO: *** Today: 2016/09/28
[13:30:23.612] <TB0>     INFO: *** Version: 47bc-dirty
[13:30:23.612] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:30:23.612] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:30:23.612] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//defaultMaskFile.dat
[13:30:23.612] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C15.dat
[13:30:23.687] <TB0>     INFO:         clk: 4
[13:30:23.687] <TB0>     INFO:         ctr: 4
[13:30:23.687] <TB0>     INFO:         sda: 19
[13:30:23.687] <TB0>     INFO:         tin: 9
[13:30:23.687] <TB0>     INFO:         level: 15
[13:30:23.687] <TB0>     INFO:         triggerdelay: 0
[13:30:23.687] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:30:23.687] <TB0>     INFO: Log level: DEBUG
[13:30:23.698] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:30:23.710] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:30:23.713] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:30:23.716] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:30:25.270] <TB0>     INFO: DUT info: 
[13:30:25.270] <TB0>     INFO: The DUT currently contains the following objects:
[13:30:25.270] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:30:25.270] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:30:25.270] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:30:25.270] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:30:25.270] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:30:25.270] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:30:25.271] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:25.272] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:25.276] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33181696
[13:30:25.276] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x256f310
[13:30:25.276] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x24e1770
[13:30:25.276] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f28edd94010
[13:30:25.276] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f28f3fff510
[13:30:25.277] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33247232 fPxarMemory = 0x7f28edd94010
[13:30:25.277] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[13:30:25.278] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[13:30:25.278] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:30:25.279] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:30:25.679] <TB0>     INFO: enter 'restricted' command line mode
[13:30:25.679] <TB0>     INFO: enter test to run
[13:30:25.679] <TB0>     INFO:   test: FPIXTest no parameter change
[13:30:25.679] <TB0>     INFO:   running: fpixtest
[13:30:25.679] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:30:25.682] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:30:25.682] <TB0>     INFO: ######################################################################
[13:30:25.682] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:30:25.682] <TB0>     INFO: ######################################################################
[13:30:25.685] <TB0>     INFO: ######################################################################
[13:30:25.685] <TB0>     INFO: PixTestPretest::doTest()
[13:30:25.685] <TB0>     INFO: ######################################################################
[13:30:25.688] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:25.688] <TB0>     INFO:    PixTestPretest::programROC() 
[13:30:25.688] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:43.706] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:30:43.706] <TB0>     INFO: IA differences per ROC:  21.7 16.9 16.9 18.5 18.5 19.3 18.5 17.7 19.3 18.5 18.5 19.3 19.3 19.3 18.5 20.1
[13:30:43.773] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:43.773] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:30:43.773] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:45.026] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:30:45.528] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:30:46.029] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:30:46.531] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:30:47.033] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:30:47.535] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:30:48.036] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:30:48.538] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:30:49.040] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:30:49.541] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:30:50.043] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:30:50.545] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:30:51.047] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:30:51.548] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:30:52.050] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:30:52.552] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:30:52.805] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 
[13:30:52.805] <TB0>     INFO: Test took 9035 ms.
[13:30:52.805] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:30:52.837] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:52.837] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:30:52.837] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:52.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:30:53.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.5188 mA
[13:30:53.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  70 Ia 23.9188 mA
[13:30:53.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.5188 mA
[13:30:53.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.7188 mA
[13:30:53.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 23.9188 mA
[13:30:53.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 20.7188 mA
[13:30:53.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  98 Ia 24.7188 mA
[13:30:53.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  95 Ia 24.7188 mA
[13:30:53.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  92 Ia 23.1188 mA
[13:30:53.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  97 Ia 24.7188 mA
[13:30:54.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  94 Ia 23.9188 mA
[13:30:54.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[13:30:54.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[13:30:54.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[13:30:54.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 23.9188 mA
[13:30:54.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[13:30:54.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[13:30:54.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 24.7188 mA
[13:30:54.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 23.9188 mA
[13:30:54.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[13:30:55.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[13:30:55.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.9188 mA
[13:30:55.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[13:30:55.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 23.9188 mA
[13:30:55.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.5188 mA
[13:30:55.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 24.7188 mA
[13:30:55.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  90 Ia 23.9188 mA
[13:30:55.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[13:30:55.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[13:30:55.969] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[13:30:56.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:30:56.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[13:30:56.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[13:30:56.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.7188 mA
[13:30:56.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 23.9188 mA
[13:30:56.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:30:56.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:30:56.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 24.7188 mA
[13:30:56.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.9188 mA
[13:30:56.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[13:30:57.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[13:30:57.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[13:30:57.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[13:30:57.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[13:30:57.484] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[13:30:57.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[13:30:57.685] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 23.9188 mA
[13:30:57.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9188 mA
[13:30:57.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  70
[13:30:57.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[13:30:57.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  94
[13:30:57.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[13:30:57.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[13:30:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[13:30:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  83
[13:30:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  90
[13:30:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:30:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[13:30:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[13:30:57.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[13:30:57.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:30:57.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[13:30:57.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[13:30:57.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:30:59.647] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 393.9 mA = 24.6187 mA/ROC
[13:30:59.647] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  19.3  20.1  20.1  20.1  20.1
[13:30:59.684] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:59.684] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:30:59.684] <TB0>     INFO:    ----------------------------------------------------------------------
[13:30:59.820] <TB0>     INFO: Expecting 231680 events.
[13:31:07.983] <TB0>     INFO: 231680 events read in total (7445ms).
[13:31:08.134] <TB0>     INFO: Test took 8446ms.
[13:31:08.335] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 114 and Delta(CalDel) = 61
[13:31:08.339] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:31:08.342] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:31:08.346] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 127 and Delta(CalDel) = 59
[13:31:08.349] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:31:08.353] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:31:08.356] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:31:08.360] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:31:08.363] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 126 and Delta(CalDel) = 59
[13:31:08.367] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:31:08.370] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:31:08.374] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:31:08.377] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 115 and Delta(CalDel) = 63
[13:31:08.381] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 114 and Delta(CalDel) = 62
[13:31:08.384] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 111 and Delta(CalDel) = 61
[13:31:08.388] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 101 and Delta(CalDel) = 61
[13:31:08.429] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:31:08.469] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:08.469] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:31:08.469] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:08.606] <TB0>     INFO: Expecting 231680 events.
[13:31:16.721] <TB0>     INFO: 231680 events read in total (7400ms).
[13:31:16.725] <TB0>     INFO: Test took 8251ms.
[13:31:16.748] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:31:17.062] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[13:31:17.066] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:31:17.069] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30
[13:31:17.073] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:31:17.076] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:31:17.080] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30.5
[13:31:17.084] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:31:17.087] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[13:31:17.091] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[13:31:17.094] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 31.5
[13:31:17.098] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:31:17.102] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[13:31:17.105] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:31:17.109] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:31:17.113] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[13:31:17.150] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:31:17.150] <TB0>     INFO: CalDel:      135   144   135   138   135   144   135   143   125   148   157   131   137   144   131   130
[13:31:17.150] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    52    51    51
[13:31:17.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat
[13:31:17.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C1.dat
[13:31:17.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C2.dat
[13:31:17.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C3.dat
[13:31:17.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C4.dat
[13:31:17.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C5.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C6.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C7.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C8.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C9.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C10.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C11.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C12.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C13.dat
[13:31:17.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C14.dat
[13:31:17.156] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:31:17.156] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:31:17.156] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:31:17.156] <TB0>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:31:17.156] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:31:17.242] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:31:17.242] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:31:17.242] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:31:17.242] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:31:17.245] <TB0>     INFO: ######################################################################
[13:31:17.245] <TB0>     INFO: PixTestTiming::doTest()
[13:31:17.245] <TB0>     INFO: ######################################################################
[13:31:17.245] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:17.245] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:31:17.245] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:17.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:31:18.575] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:31:20.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:31:23.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:31:25.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:31:27.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:31:29.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:31:32.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:31:34.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:31:35.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:31:37.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:31:38.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:31:40.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:31:41.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:31:43.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:31:44.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:31:46.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:31:47.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:31:49.491] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:31:51.011] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:31:52.531] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:31:54.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:31:55.572] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:31:57.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:31:58.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:32:11.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:32:23.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:32:35.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:32:48.185] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:33:00.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:33:12.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:33:25.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:33:37.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:33:39.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:33:40.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:33:42.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:33:43.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:33:45.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:33:46.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:33:48.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:33:49.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:33:51.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:33:54.040] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:33:56.313] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:33:58.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:34:00.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:34:03.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:34:05.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:34:07.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:34:09.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:34:12.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:34:14.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:34:16.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:34:19.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:34:21.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:34:23.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:34:25.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:34:27.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:34:29.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:34:31.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:34:34.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:34:36.479] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:34:38.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:34:41.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:34:43.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:34:45.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:34:47.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:34:49.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:34:52.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:34:54.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:34:56.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:34:58.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:35:01.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:35:02.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:35:04.902] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:35:07.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:35:09.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:35:11.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:35:13.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:35:16.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:35:18.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:35:20.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:35:21.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:35:23.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:35:24.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:35:26.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:35:27.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:35:29.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:35:30.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:35:32.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:35:33.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:35:35.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:35:36.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:35:38.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:35:39.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:35:41.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:35:42.882] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:35:44.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:35:45.923] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:35:47.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:35:48.964] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:50.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:52.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:35:53.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:35:55.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:35:57.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:35:59.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:36:01.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:36:07.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:36:09.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:36:12.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:36:14.451] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:36:16.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:36:18.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:36:21.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:36:23.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:36:25.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:36:28.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:36:30.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:36:32.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:36:34.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:36:37.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:36:39.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:36:41.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:36:44.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:36:46.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:36:48.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:36:50.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:36:53.481] <TB0>     INFO: TBM Phase Settings: 236
[13:36:53.481] <TB0>     INFO: 400MHz Phase: 3
[13:36:53.481] <TB0>     INFO: 160MHz Phase: 7
[13:36:53.481] <TB0>     INFO: Functional Phase Area: 3
[13:36:53.484] <TB0>     INFO: Test took 336239 ms.
[13:36:53.484] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:36:53.484] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:53.484] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:36:53.484] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:53.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:36:54.626] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:36:57.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:36:59.547] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:37:01.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:37:03.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:37:05.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:37:08.635] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:37:10.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:37:12.239] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:37:13.760] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:37:15.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:37:16.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:37:18.321] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:37:19.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:37:21.362] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:37:22.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:37:24.402] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:37:25.922] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:37:27.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:37:28.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:37:30.481] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:37:31.000] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:37:33.519] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:37:35.039] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:37:36.559] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:37:38.079] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:37:40.352] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:37:42.625] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:37:44.898] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:37:47.171] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:37:49.445] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:37:50.965] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:37:52.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:37:54.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:37:56.278] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:37:58.551] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:38:00.824] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:38:03.097] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:38:05.371] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:38:06.891] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:38:08.410] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:38:09.932] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:38:12.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:38:14.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:38:16.751] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:38:19.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:38:21.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:38:22.820] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:38:24.339] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:38:25.859] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:38:28.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:38:30.406] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:38:32.679] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:38:34.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:38:37.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:38:38.745] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:38:40.265] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:38:41.785] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:38:43.305] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:38:44.824] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:38:46.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:38:47.864] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:38:49.384] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:38:51.287] <TB0>     INFO: ROC Delay Settings: 228
[13:38:51.287] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:38:51.287] <TB0>     INFO: ROC Port 0 Delay: 4
[13:38:51.287] <TB0>     INFO: ROC Port 1 Delay: 4
[13:38:51.287] <TB0>     INFO: Functional ROC Area: 4
[13:38:51.290] <TB0>     INFO: Test took 117806 ms.
[13:38:51.290] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:38:51.290] <TB0>     INFO:    ----------------------------------------------------------------------
[13:38:51.290] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:38:51.290] <TB0>     INFO:    ----------------------------------------------------------------------
[13:38:52.429] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c8 40c9 40c9 40c9 40c9 e062 c000 a101 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c9 40c8 e062 c000 
[13:38:52.429] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e022 c000 a102 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:38:52.429] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:38:52.429] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:39:06.496] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:06.496] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:39:20.486] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:20.486] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:39:34.526] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:34.526] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:39:48.542] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:48.542] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:40:02.550] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:02.551] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:40:16.549] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:16.549] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:40:30.564] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:30.564] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:40:44.655] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:44.655] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:40:58.759] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:58.759] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:41:12.736] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:13.119] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:13.131] <TB0>     INFO: Decoding statistics:
[13:41:13.131] <TB0>     INFO:   General information:
[13:41:13.131] <TB0>     INFO: 	 16bit words read:         240000000
[13:41:13.131] <TB0>     INFO: 	 valid events total:       20000000
[13:41:13.131] <TB0>     INFO: 	 empty events:             20000000
[13:41:13.131] <TB0>     INFO: 	 valid events with pixels: 0
[13:41:13.131] <TB0>     INFO: 	 valid pixel hits:         0
[13:41:13.131] <TB0>     INFO:   Event errors: 	           0
[13:41:13.131] <TB0>     INFO: 	 start marker:             0
[13:41:13.131] <TB0>     INFO: 	 stop marker:              0
[13:41:13.131] <TB0>     INFO: 	 overflow:                 0
[13:41:13.131] <TB0>     INFO: 	 invalid 5bit words:       0
[13:41:13.131] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:41:13.131] <TB0>     INFO:   TBM errors: 		           0
[13:41:13.131] <TB0>     INFO: 	 flawed TBM headers:       0
[13:41:13.131] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:41:13.131] <TB0>     INFO: 	 event ID mismatches:      0
[13:41:13.131] <TB0>     INFO:   ROC errors: 		           0
[13:41:13.131] <TB0>     INFO: 	 missing ROC header(s):    0
[13:41:13.131] <TB0>     INFO: 	 misplaced readback start: 0
[13:41:13.131] <TB0>     INFO:   Pixel decoding errors:	   0
[13:41:13.131] <TB0>     INFO: 	 pixel data incomplete:    0
[13:41:13.131] <TB0>     INFO: 	 pixel address:            0
[13:41:13.131] <TB0>     INFO: 	 pulse height fill bit:    0
[13:41:13.131] <TB0>     INFO: 	 buffer corruption:        0
[13:41:13.132] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.132] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:41:13.132] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.132] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.132] <TB0>     INFO:    Read back bit status: 1
[13:41:13.132] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.132] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.132] <TB0>     INFO:    Timings are good!
[13:41:13.132] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.132] <TB0>     INFO: Test took 141842 ms.
[13:41:13.132] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:41:13.132] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:13.132] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:13.132] <TB0>     INFO: PixTestTiming::doTest took 595890 ms.
[13:41:13.132] <TB0>     INFO: PixTestTiming::doTest() done
[13:41:13.132] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:41:13.132] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:41:13.132] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:41:13.132] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:41:13.132] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:41:13.133] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:41:13.133] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:41:13.485] <TB0>     INFO: ######################################################################
[13:41:13.486] <TB0>     INFO: PixTestAlive::doTest()
[13:41:13.486] <TB0>     INFO: ######################################################################
[13:41:13.489] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.489] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:13.489] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:13.490] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:13.833] <TB0>     INFO: Expecting 41600 events.
[13:41:17.908] <TB0>     INFO: 41600 events read in total (3360ms).
[13:41:17.909] <TB0>     INFO: Test took 4419ms.
[13:41:17.917] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:17.917] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:41:17.917] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:41:18.292] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:41:18.292] <TB0>     INFO: number of dead pixels (per ROC):     0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:18.292] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     2   24    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:18.296] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:18.296] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:18.296] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:18.297] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:18.649] <TB0>     INFO: Expecting 41600 events.
[13:41:21.602] <TB0>     INFO: 41600 events read in total (2238ms).
[13:41:21.602] <TB0>     INFO: Test took 3305ms.
[13:41:21.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:21.602] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:41:21.602] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:41:21.603] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:41:22.009] <TB0>     INFO: PixTestAlive::maskTest() done
[13:41:22.009] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:22.012] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:22.012] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:22.012] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:22.013] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:22.365] <TB0>     INFO: Expecting 41600 events.
[13:41:26.441] <TB0>     INFO: 41600 events read in total (3361ms).
[13:41:26.442] <TB0>     INFO: Test took 4429ms.
[13:41:26.450] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:26.450] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:41:26.450] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:41:26.827] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:41:26.827] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:26.827] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:41:26.827] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:41:26.835] <TB0>     INFO: ######################################################################
[13:41:26.835] <TB0>     INFO: PixTestTrim::doTest()
[13:41:26.835] <TB0>     INFO: ######################################################################
[13:41:26.838] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:26.838] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:41:26.838] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:26.918] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:41:26.918] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:41:26.943] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:26.943] <TB0>     INFO:     run 1 of 1
[13:41:26.943] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:27.286] <TB0>     INFO: Expecting 5025280 events.
[13:42:11.841] <TB0>     INFO: 1401024 events read in total (43841ms).
[13:42:55.522] <TB0>     INFO: 2788840 events read in total (87522ms).
[13:43:38.056] <TB0>     INFO: 4176168 events read in total (130057ms).
[13:44:04.525] <TB0>     INFO: 5025280 events read in total (156525ms).
[13:44:04.567] <TB0>     INFO: Test took 157624ms.
[13:44:04.625] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:04.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:06.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:07.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:09.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:10.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:11.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:13.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:14.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:16.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:17.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:19.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:20.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:22.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:23.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:24.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:26.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:27.932] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233537536
[13:44:27.935] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.58 minThrLimit = 108.475 minThrNLimit = 134.771 -> result = 108.58 -> 108
[13:44:27.935] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4711 minThrLimit = 99.3339 minThrNLimit = 122.803 -> result = 99.4711 -> 99
[13:44:27.936] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9682 minThrLimit = 95.9542 minThrNLimit = 120.877 -> result = 95.9682 -> 95
[13:44:27.936] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.198 minThrLimit = 104.095 minThrNLimit = 135.722 -> result = 104.198 -> 104
[13:44:27.936] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5704 minThrLimit = 99.561 minThrNLimit = 123.449 -> result = 99.5704 -> 99
[13:44:27.937] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.543 minThrLimit = 101.532 minThrNLimit = 134.011 -> result = 101.543 -> 101
[13:44:27.937] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.323 minThrLimit = 106.277 minThrNLimit = 133.167 -> result = 106.323 -> 106
[13:44:27.938] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.571 minThrLimit = 100.552 minThrNLimit = 117.683 -> result = 100.571 -> 100
[13:44:27.938] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.89 minThrLimit = 110.864 minThrNLimit = 140.207 -> result = 110.89 -> 110
[13:44:27.938] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6309 minThrLimit = 91.6093 minThrNLimit = 117.608 -> result = 91.6309 -> 91
[13:44:27.939] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1955 minThrLimit = 87.117 minThrNLimit = 114.019 -> result = 87.1955 -> 87
[13:44:27.939] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.235 minThrLimit = 100.203 minThrNLimit = 125.558 -> result = 100.235 -> 100
[13:44:27.940] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.208 minThrLimit = 106.195 minThrNLimit = 132.258 -> result = 106.208 -> 106
[13:44:27.940] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 113.997 minThrLimit = 113.996 minThrNLimit = 140.378 -> result = 113.997 -> 113
[13:44:27.940] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.247 minThrLimit = 109.219 minThrNLimit = 137.409 -> result = 109.247 -> 109
[13:44:27.941] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.319 minThrLimit = 102.248 minThrNLimit = 131.148 -> result = 102.319 -> 102
[13:44:27.941] <TB0>     INFO: ROC 0 VthrComp = 108
[13:44:27.941] <TB0>     INFO: ROC 1 VthrComp = 99
[13:44:27.941] <TB0>     INFO: ROC 2 VthrComp = 95
[13:44:27.941] <TB0>     INFO: ROC 3 VthrComp = 104
[13:44:27.941] <TB0>     INFO: ROC 4 VthrComp = 99
[13:44:27.942] <TB0>     INFO: ROC 5 VthrComp = 101
[13:44:27.942] <TB0>     INFO: ROC 6 VthrComp = 106
[13:44:27.942] <TB0>     INFO: ROC 7 VthrComp = 100
[13:44:27.942] <TB0>     INFO: ROC 8 VthrComp = 110
[13:44:27.942] <TB0>     INFO: ROC 9 VthrComp = 91
[13:44:27.943] <TB0>     INFO: ROC 10 VthrComp = 87
[13:44:27.943] <TB0>     INFO: ROC 11 VthrComp = 100
[13:44:27.943] <TB0>     INFO: ROC 12 VthrComp = 106
[13:44:27.943] <TB0>     INFO: ROC 13 VthrComp = 113
[13:44:27.943] <TB0>     INFO: ROC 14 VthrComp = 109
[13:44:27.943] <TB0>     INFO: ROC 15 VthrComp = 102
[13:44:27.943] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:44:27.943] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:27.955] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:27.955] <TB0>     INFO:     run 1 of 1
[13:44:27.955] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:28.298] <TB0>     INFO: Expecting 5025280 events.
[13:45:04.099] <TB0>     INFO: 893168 events read in total (35086ms).
[13:45:39.120] <TB0>     INFO: 1782920 events read in total (70107ms).
[13:46:13.774] <TB0>     INFO: 2670984 events read in total (104761ms).
[13:46:48.725] <TB0>     INFO: 3548560 events read in total (139712ms).
[13:47:22.481] <TB0>     INFO: 4420904 events read in total (173468ms).
[13:47:46.143] <TB0>     INFO: 5025280 events read in total (197130ms).
[13:47:46.210] <TB0>     INFO: Test took 198256ms.
[13:47:46.386] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:46.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:48.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:50.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:51.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:53.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:54.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:56.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:57.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:59.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:01.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:02.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:04.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:05.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:07.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:09.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:10.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:12.162] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281214976
[13:48:12.165] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 66.0485 for pixel 0/3 mean/min/max = 48.9843/31.8449/66.1237
[13:48:12.166] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 76.1402 for pixel 5/2 mean/min/max = 51.7708/27.0102/76.5313
[13:48:12.167] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 65.364 for pixel 22/0 mean/min/max = 48.2147/31.0169/65.4124
[13:48:12.167] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.6803 for pixel 23/0 mean/min/max = 48.1017/33.5048/62.6987
[13:48:12.167] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.3772 for pixel 6/0 mean/min/max = 47.1407/31.8065/62.4748
[13:48:12.168] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3257 for pixel 2/8 mean/min/max = 43.7775/32.1981/55.3569
[13:48:12.168] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.6287 for pixel 34/78 mean/min/max = 47.4195/33.9299/60.9092
[13:48:12.168] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.8241 for pixel 51/8 mean/min/max = 47.3239/32.7975/61.8503
[13:48:12.168] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.7631 for pixel 3/10 mean/min/max = 47.3954/33.9426/60.8482
[13:48:12.169] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.2873 for pixel 0/74 mean/min/max = 47.1563/31.7823/62.5303
[13:48:12.169] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.9464 for pixel 1/4 mean/min/max = 43.5138/31.9607/55.0668
[13:48:12.169] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.3157 for pixel 21/2 mean/min/max = 45.1456/31.8492/58.4421
[13:48:12.170] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.3185 for pixel 0/79 mean/min/max = 46.718/34.0691/59.3669
[13:48:12.170] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.3636 for pixel 14/3 mean/min/max = 46.6712/31.8122/61.5301
[13:48:12.170] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.9162 for pixel 0/39 mean/min/max = 47.2786/32.6078/61.9494
[13:48:12.171] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0589 for pixel 19/4 mean/min/max = 44.6545/32.1281/57.181
[13:48:12.171] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:48:12.303] <TB0>     INFO: Expecting 411648 events.
[13:48:19.973] <TB0>     INFO: 411648 events read in total (6955ms).
[13:48:19.978] <TB0>     INFO: Expecting 411648 events.
[13:48:27.671] <TB0>     INFO: 411648 events read in total (7027ms).
[13:48:27.680] <TB0>     INFO: Expecting 411648 events.
[13:48:35.212] <TB0>     INFO: 411648 events read in total (6876ms).
[13:48:35.223] <TB0>     INFO: Expecting 411648 events.
[13:48:42.802] <TB0>     INFO: 411648 events read in total (6912ms).
[13:48:42.816] <TB0>     INFO: Expecting 411648 events.
[13:48:50.438] <TB0>     INFO: 411648 events read in total (6969ms).
[13:48:50.455] <TB0>     INFO: Expecting 411648 events.
[13:48:58.147] <TB0>     INFO: 411648 events read in total (7043ms).
[13:48:58.167] <TB0>     INFO: Expecting 411648 events.
[13:49:05.790] <TB0>     INFO: 411648 events read in total (6980ms).
[13:49:05.813] <TB0>     INFO: Expecting 411648 events.
[13:49:13.327] <TB0>     INFO: 411648 events read in total (6870ms).
[13:49:13.351] <TB0>     INFO: Expecting 411648 events.
[13:49:20.966] <TB0>     INFO: 411648 events read in total (6964ms).
[13:49:20.992] <TB0>     INFO: Expecting 411648 events.
[13:49:28.668] <TB0>     INFO: 411648 events read in total (7034ms).
[13:49:28.697] <TB0>     INFO: Expecting 411648 events.
[13:49:36.270] <TB0>     INFO: 411648 events read in total (6934ms).
[13:49:36.303] <TB0>     INFO: Expecting 411648 events.
[13:49:43.900] <TB0>     INFO: 411648 events read in total (6963ms).
[13:49:43.934] <TB0>     INFO: Expecting 411648 events.
[13:49:51.378] <TB0>     INFO: 411648 events read in total (6809ms).
[13:49:51.418] <TB0>     INFO: Expecting 411648 events.
[13:49:58.901] <TB0>     INFO: 411648 events read in total (6847ms).
[13:49:58.943] <TB0>     INFO: Expecting 411648 events.
[13:50:06.320] <TB0>     INFO: 411648 events read in total (6750ms).
[13:50:06.364] <TB0>     INFO: Expecting 411648 events.
[13:50:13.786] <TB0>     INFO: 411648 events read in total (6794ms).
[13:50:13.834] <TB0>     INFO: Test took 121663ms.
[13:50:14.320] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1572 < 35 for itrim = 125; old thr = 33.808 ... break
[13:50:14.351] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3628 < 35 for itrim+1 = 173; old thr = 34.9449 ... break
[13:50:14.375] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1724 < 35 for itrim = 110; old thr = 33.8386 ... break
[13:50:14.413] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0584 < 35 for itrim = 119; old thr = 34.4172 ... break
[13:50:14.451] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2954 < 35 for itrim = 124; old thr = 33.8571 ... break
[13:50:14.500] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2707 < 35 for itrim = 111; old thr = 34.3722 ... break
[13:50:14.539] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1869 < 35 for itrim = 120; old thr = 34.1253 ... break
[13:50:14.563] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1454 < 35 for itrim = 102; old thr = 34.2597 ... break
[13:50:14.601] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2016 < 35 for itrim+1 = 122; old thr = 34.8214 ... break
[13:50:14.635] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3986 < 35 for itrim = 124; old thr = 34.2967 ... break
[13:50:14.681] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1642 < 35 for itrim = 110; old thr = 34.29 ... break
[13:50:14.722] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0479 < 35 for itrim = 115; old thr = 34.8616 ... break
[13:50:14.750] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0141 < 35 for itrim = 107; old thr = 34.4417 ... break
[13:50:14.787] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0062 < 35 for itrim = 128; old thr = 33.3525 ... break
[13:50:14.822] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5932 < 35 for itrim = 122; old thr = 33.8731 ... break
[13:50:14.866] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2532 < 35 for itrim = 117; old thr = 34.3835 ... break
[13:50:14.941] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:50:14.952] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:14.952] <TB0>     INFO:     run 1 of 1
[13:50:14.952] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:15.295] <TB0>     INFO: Expecting 5025280 events.
[13:50:50.697] <TB0>     INFO: 874080 events read in total (34688ms).
[13:51:25.448] <TB0>     INFO: 1745816 events read in total (69438ms).
[13:52:00.200] <TB0>     INFO: 2615968 events read in total (104191ms).
[13:52:34.756] <TB0>     INFO: 3474760 events read in total (138746ms).
[13:53:08.549] <TB0>     INFO: 4328456 events read in total (172539ms).
[13:53:36.276] <TB0>     INFO: 5025280 events read in total (200266ms).
[13:53:36.353] <TB0>     INFO: Test took 201401ms.
[13:53:36.532] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:36.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:38.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:40.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:41.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:43.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:44.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:46.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:47.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:49.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:50.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:52.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:53.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:55.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:56.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:58.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:59.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:01.445] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259534848
[13:54:01.448] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.356486 .. 255.000000
[13:54:01.523] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:54:01.533] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:01.533] <TB0>     INFO:     run 1 of 1
[13:54:01.533] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:01.877] <TB0>     INFO: Expecting 8453120 events.
[13:54:35.898] <TB0>     INFO: 823600 events read in total (33306ms).
[13:55:09.683] <TB0>     INFO: 1647424 events read in total (67091ms).
[13:55:43.558] <TB0>     INFO: 2471416 events read in total (100966ms).
[13:56:17.901] <TB0>     INFO: 3295624 events read in total (135309ms).
[13:56:51.763] <TB0>     INFO: 4119704 events read in total (169171ms).
[13:57:24.860] <TB0>     INFO: 4943336 events read in total (202268ms).
[13:57:58.795] <TB0>     INFO: 5765880 events read in total (236203ms).
[13:58:32.833] <TB0>     INFO: 6587248 events read in total (270241ms).
[13:59:06.290] <TB0>     INFO: 7407920 events read in total (303698ms).
[13:59:39.733] <TB0>     INFO: 8228624 events read in total (337141ms).
[13:59:50.475] <TB0>     INFO: 8453120 events read in total (347883ms).
[13:59:50.583] <TB0>     INFO: Test took 349050ms.
[13:59:50.944] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:51.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:53.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:55.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:57.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:59.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:01.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:03.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:04.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:06.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:08.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:10.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:12.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:14.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:16.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:17.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:19.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:21.570] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401055744
[14:00:21.652] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.761190 .. 61.074375
[14:00:21.726] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 71 (-1/-1) hits flags = 528 (plus default)
[14:00:21.736] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:21.736] <TB0>     INFO:     run 1 of 1
[14:00:21.736] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:22.079] <TB0>     INFO: Expecting 2229760 events.
[14:00:59.771] <TB0>     INFO: 1034488 events read in total (36970ms).
[14:01:37.623] <TB0>     INFO: 2066688 events read in total (74822ms).
[14:01:44.015] <TB0>     INFO: 2229760 events read in total (81214ms).
[14:01:44.040] <TB0>     INFO: Test took 82304ms.
[14:01:44.098] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:44.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:45.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:46.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:47.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:48.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:49.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:50.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:51.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:53.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:54.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:55.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:56.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:57.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:58.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:59.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:00.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:01.948] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407760896
[14:02:02.033] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.671335 .. 52.325662
[14:02:02.111] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:02:02.120] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:02.120] <TB0>     INFO:     run 1 of 1
[14:02:02.121] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:02.468] <TB0>     INFO: Expecting 1730560 events.
[14:02:42.038] <TB0>     INFO: 1047808 events read in total (38856ms).
[14:03:07.155] <TB0>     INFO: 1730560 events read in total (63973ms).
[14:03:07.175] <TB0>     INFO: Test took 65054ms.
[14:03:07.218] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:07.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:08.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:09.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:10.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:11.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:12.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:13.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:14.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:15.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:16.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:17.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:18.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:19.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:20.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:21.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:22.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:23.728] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357183488
[14:03:23.812] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.539581 .. 52.325662
[14:03:23.887] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:03:23.897] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:23.897] <TB0>     INFO:     run 1 of 1
[14:03:23.897] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:24.239] <TB0>     INFO: Expecting 1697280 events.
[14:04:03.507] <TB0>     INFO: 1042344 events read in total (38553ms).
[14:04:27.689] <TB0>     INFO: 1697280 events read in total (62735ms).
[14:04:27.707] <TB0>     INFO: Test took 63810ms.
[14:04:27.751] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:27.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:28.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:29.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:30.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:31.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:32.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:33.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:34.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:35.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:37.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:38.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:39.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:40.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:41.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:42.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:43.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:44.223] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340684800
[14:04:44.308] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:04:44.308] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:04:44.318] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:44.319] <TB0>     INFO:     run 1 of 1
[14:04:44.319] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:44.682] <TB0>     INFO: Expecting 1364480 events.
[14:05:26.734] <TB0>     INFO: 1075440 events read in total (41337ms).
[14:05:37.629] <TB0>     INFO: 1364480 events read in total (52232ms).
[14:05:37.641] <TB0>     INFO: Test took 53322ms.
[14:05:37.674] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:37.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:38.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:39.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:40.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:41.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:42.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:43.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:44.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:45.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:46.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:47.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:48.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:49.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:50.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:51.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:52.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:53.199] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360595456
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:05:53.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:05:53.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:05:53.237] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C0.dat
[14:05:53.245] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C1.dat
[14:05:53.251] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C2.dat
[14:05:53.258] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C3.dat
[14:05:53.265] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C4.dat
[14:05:53.272] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C5.dat
[14:05:53.278] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C6.dat
[14:05:53.285] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C7.dat
[14:05:53.292] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C8.dat
[14:05:53.298] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C9.dat
[14:05:53.305] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C10.dat
[14:05:53.312] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C11.dat
[14:05:53.319] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C12.dat
[14:05:53.325] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C13.dat
[14:05:53.332] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C14.dat
[14:05:53.339] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C15.dat
[14:05:53.346] <TB0>     INFO: PixTestTrim::trimTest() done
[14:05:53.346] <TB0>     INFO: vtrim:     125 173 110 119 124 111 120 102 122 124 110 115 107 128 122 117 
[14:05:53.346] <TB0>     INFO: vthrcomp:  108  99  95 104  99 101 106 100 110  91  87 100 106 113 109 102 
[14:05:53.346] <TB0>     INFO: vcal mean:  35.07  34.95  35.07  35.00  35.00  34.97  35.04  34.97  35.00  35.02  34.96  34.96  34.97  34.98  34.99  34.98 
[14:05:53.346] <TB0>     INFO: vcal RMS:    1.10   1.39   1.05   0.84   0.88   0.80   0.83   0.88   0.85   0.84   0.79   0.85   0.79   0.92   0.84   0.81 
[14:05:53.346] <TB0>     INFO: bits mean:   8.12   9.28   8.07   8.61   9.56  10.16   8.88   8.59   8.71   9.06  10.09   9.88   8.46   9.63   8.84   9.87 
[14:05:53.346] <TB0>     INFO: bits RMS:    2.67   2.52   3.11   2.66   2.60   2.45   2.58   2.90   2.66   2.79   2.56   2.61   2.77   2.55   2.78   2.61 
[14:05:53.356] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:53.356] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:05:53.356] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:53.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:05:53.359] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:05:53.369] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:53.369] <TB0>     INFO:     run 1 of 1
[14:05:53.369] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:53.713] <TB0>     INFO: Expecting 4160000 events.
[14:06:41.909] <TB0>     INFO: 1197910 events read in total (47481ms).
[14:07:28.994] <TB0>     INFO: 2377770 events read in total (94566ms).
[14:08:17.771] <TB0>     INFO: 3541270 events read in total (143343ms).
[14:08:42.588] <TB0>     INFO: 4160000 events read in total (168160ms).
[14:08:42.636] <TB0>     INFO: Test took 169267ms.
[14:08:42.752] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:42.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:44.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:46.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:48.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:50.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:52.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:54.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:56.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:57.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:59.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:01.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:03.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:05.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:07.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:08.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:10.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:12.685] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314454016
[14:09:12.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:09:12.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:09:12.760] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:09:12.770] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:12.770] <TB0>     INFO:     run 1 of 1
[14:09:12.770] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:13.113] <TB0>     INFO: Expecting 4326400 events.
[14:09:59.773] <TB0>     INFO: 1128535 events read in total (45945ms).
[14:10:47.134] <TB0>     INFO: 2244300 events read in total (93306ms).
[14:11:31.957] <TB0>     INFO: 3344515 events read in total (138130ms).
[14:12:11.001] <TB0>     INFO: 4326400 events read in total (178173ms).
[14:12:12.070] <TB0>     INFO: Test took 179300ms.
[14:12:12.206] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:12.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:14.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:16.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:18.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:20.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:22.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:23.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:25.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:27.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:29.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:31.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:33.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:35.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:37.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:39.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:41.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:43.116] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350887936
[14:12:43.117] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:12:43.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:12:43.190] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 216 (-1/-1) hits flags = 528 (plus default)
[14:12:43.202] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:43.202] <TB0>     INFO:     run 1 of 1
[14:12:43.202] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:43.546] <TB0>     INFO: Expecting 4513600 events.
[14:13:28.894] <TB0>     INFO: 1106585 events read in total (44634ms).
[14:14:13.879] <TB0>     INFO: 2202460 events read in total (89619ms).
[14:14:58.641] <TB0>     INFO: 3284050 events read in total (134381ms).
[14:15:42.552] <TB0>     INFO: 4361585 events read in total (178292ms).
[14:15:49.196] <TB0>     INFO: 4513600 events read in total (184936ms).
[14:15:49.262] <TB0>     INFO: Test took 186061ms.
[14:15:49.418] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:49.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:51.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:53.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:55.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:57.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:59.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:01.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:03.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:05.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:07.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:09.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:11.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:13.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:15.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:17.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:19.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:21.654] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346083328
[14:16:21.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:16:21.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:16:21.729] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 224 (-1/-1) hits flags = 528 (plus default)
[14:16:21.741] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:21.741] <TB0>     INFO:     run 1 of 1
[14:16:21.741] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:22.086] <TB0>     INFO: Expecting 4680000 events.
[14:17:07.169] <TB0>     INFO: 1089670 events read in total (44368ms).
[14:17:51.498] <TB0>     INFO: 2169240 events read in total (88697ms).
[14:18:35.450] <TB0>     INFO: 3235500 events read in total (132649ms).
[14:19:19.054] <TB0>     INFO: 4297205 events read in total (176253ms).
[14:19:34.987] <TB0>     INFO: 4680000 events read in total (192186ms).
[14:19:35.053] <TB0>     INFO: Test took 193312ms.
[14:19:35.216] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:35.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:37.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:39.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:41.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:43.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:45.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:47.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:49.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:51.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:53.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:55.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:57.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:59.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:01.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:03.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:05.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:07.413] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315543552
[14:20:07.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:20:07.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:20:07.487] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 244 (-1/-1) hits flags = 528 (plus default)
[14:20:07.497] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:07.497] <TB0>     INFO:     run 1 of 1
[14:20:07.497] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:07.848] <TB0>     INFO: Expecting 5096000 events.
[14:20:52.360] <TB0>     INFO: 1052295 events read in total (43797ms).
[14:21:35.836] <TB0>     INFO: 2096740 events read in total (87273ms).
[14:22:19.277] <TB0>     INFO: 3132200 events read in total (130714ms).
[14:23:02.329] <TB0>     INFO: 4160965 events read in total (173766ms).
[14:23:41.802] <TB0>     INFO: 5096000 events read in total (213239ms).
[14:23:41.872] <TB0>     INFO: Test took 214375ms.
[14:23:42.064] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:42.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:44.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:46.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:49.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:51.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:53.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:55.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:57.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:59.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:02.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:04.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:06.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:08.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:10.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:12.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:15.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:17.047] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366972928
[14:24:17.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.73621, thr difference RMS: 1.46953
[14:24:17.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.91173, thr difference RMS: 1.62365
[14:24:17.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.29403, thr difference RMS: 1.73772
[14:24:17.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.6887, thr difference RMS: 1.43122
[14:24:17.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0886, thr difference RMS: 1.31377
[14:24:17.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.46316, thr difference RMS: 1.42348
[14:24:17.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.3667, thr difference RMS: 1.25187
[14:24:17.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.379, thr difference RMS: 1.25185
[14:24:17.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.3158, thr difference RMS: 1.21343
[14:24:17.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.39546, thr difference RMS: 1.47854
[14:24:17.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.83171, thr difference RMS: 1.06777
[14:24:17.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.13732, thr difference RMS: 1.56332
[14:24:17.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.67016, thr difference RMS: 1.15992
[14:24:17.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.2129, thr difference RMS: 1.48436
[14:24:17.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.617, thr difference RMS: 1.26558
[14:24:17.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.80188, thr difference RMS: 1.50233
[14:24:17.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.94589, thr difference RMS: 1.41887
[14:24:17.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.70421, thr difference RMS: 1.57487
[14:24:17.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.23646, thr difference RMS: 1.75795
[14:24:17.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.7515, thr difference RMS: 1.42771
[14:24:17.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.0989, thr difference RMS: 1.29354
[14:24:17.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.56105, thr difference RMS: 1.40695
[14:24:17.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.3631, thr difference RMS: 1.23414
[14:24:17.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.3257, thr difference RMS: 1.27019
[14:24:17.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.3782, thr difference RMS: 1.20848
[14:24:17.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.4277, thr difference RMS: 1.47118
[14:24:17.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.7393, thr difference RMS: 1.07772
[14:24:17.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.08997, thr difference RMS: 1.5708
[14:24:17.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.73616, thr difference RMS: 1.16601
[14:24:17.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.2099, thr difference RMS: 1.47335
[14:24:17.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.51563, thr difference RMS: 1.27514
[14:24:17.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.7122, thr difference RMS: 1.48182
[14:24:17.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.93971, thr difference RMS: 1.40431
[14:24:17.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.6006, thr difference RMS: 1.49774
[14:24:17.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.12423, thr difference RMS: 1.73128
[14:24:17.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.9032, thr difference RMS: 1.43768
[14:24:17.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.2218, thr difference RMS: 1.29853
[14:24:17.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.68352, thr difference RMS: 1.41001
[14:24:17.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.5387, thr difference RMS: 1.22226
[14:24:17.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3997, thr difference RMS: 1.26985
[14:24:17.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.4481, thr difference RMS: 1.18272
[14:24:17.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.3071, thr difference RMS: 1.48178
[14:24:17.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.67891, thr difference RMS: 1.06627
[14:24:17.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.08806, thr difference RMS: 1.57262
[14:24:17.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.85596, thr difference RMS: 1.15943
[14:24:17.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.2298, thr difference RMS: 1.46571
[14:24:17.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.47536, thr difference RMS: 1.26578
[14:24:17.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.69842, thr difference RMS: 1.49484
[14:24:17.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1744, thr difference RMS: 1.36739
[14:24:17.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.80957, thr difference RMS: 1.34915
[14:24:17.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.28829, thr difference RMS: 1.76492
[14:24:17.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.9434, thr difference RMS: 1.44614
[14:24:17.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.3244, thr difference RMS: 1.28855
[14:24:17.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.84643, thr difference RMS: 1.4042
[14:24:17.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.5957, thr difference RMS: 1.21614
[14:24:17.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.5842, thr difference RMS: 1.25755
[14:24:17.060] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6407, thr difference RMS: 1.19017
[14:24:17.060] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.31437, thr difference RMS: 1.4775
[14:24:17.060] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.74148, thr difference RMS: 1.05495
[14:24:17.060] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.0708, thr difference RMS: 1.56252
[14:24:17.060] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.96289, thr difference RMS: 1.14029
[14:24:17.061] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.3691, thr difference RMS: 1.43757
[14:24:17.061] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.50113, thr difference RMS: 1.25236
[14:24:17.061] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.80943, thr difference RMS: 1.47865
[14:24:17.165] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:24:17.168] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2570 seconds
[14:24:17.168] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:24:17.900] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:24:17.900] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:24:17.903] <TB0>     INFO: ######################################################################
[14:24:17.903] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:24:17.903] <TB0>     INFO: ######################################################################
[14:24:17.903] <TB0>     INFO:    ----------------------------------------------------------------------
[14:24:17.903] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:24:17.903] <TB0>     INFO:    ----------------------------------------------------------------------
[14:24:17.903] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:24:17.914] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:24:17.914] <TB0>     INFO:     run 1 of 1
[14:24:17.915] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:18.257] <TB0>     INFO: Expecting 59072000 events.
[14:24:47.494] <TB0>     INFO: 1073400 events read in total (28522ms).
[14:25:15.967] <TB0>     INFO: 2142000 events read in total (56995ms).
[14:25:44.381] <TB0>     INFO: 3210400 events read in total (85409ms).
[14:26:12.902] <TB0>     INFO: 4282600 events read in total (113930ms).
[14:26:41.281] <TB0>     INFO: 5351400 events read in total (142309ms).
[14:27:09.699] <TB0>     INFO: 6421600 events read in total (170727ms).
[14:27:38.134] <TB0>     INFO: 7492000 events read in total (199162ms).
[14:28:06.619] <TB0>     INFO: 8560400 events read in total (227647ms).
[14:28:35.134] <TB0>     INFO: 9630600 events read in total (256162ms).
[14:29:03.605] <TB0>     INFO: 10702000 events read in total (284633ms).
[14:29:32.120] <TB0>     INFO: 11770200 events read in total (313148ms).
[14:30:00.621] <TB0>     INFO: 12840800 events read in total (341649ms).
[14:30:29.145] <TB0>     INFO: 13910800 events read in total (370173ms).
[14:30:57.553] <TB0>     INFO: 14979400 events read in total (398581ms).
[14:31:26.070] <TB0>     INFO: 16049800 events read in total (427098ms).
[14:31:54.617] <TB0>     INFO: 17120600 events read in total (455645ms).
[14:32:23.012] <TB0>     INFO: 18188600 events read in total (484041ms).
[14:32:51.524] <TB0>     INFO: 19258800 events read in total (512552ms).
[14:33:19.975] <TB0>     INFO: 20329400 events read in total (541003ms).
[14:33:48.526] <TB0>     INFO: 21398400 events read in total (569554ms).
[14:34:17.085] <TB0>     INFO: 22470600 events read in total (598113ms).
[14:34:45.599] <TB0>     INFO: 23539000 events read in total (626627ms).
[14:35:14.245] <TB0>     INFO: 24607200 events read in total (655273ms).
[14:35:42.756] <TB0>     INFO: 25678800 events read in total (683784ms).
[14:36:11.099] <TB0>     INFO: 26748400 events read in total (712127ms).
[14:36:39.603] <TB0>     INFO: 27817000 events read in total (740631ms).
[14:37:08.214] <TB0>     INFO: 28888400 events read in total (769242ms).
[14:37:36.762] <TB0>     INFO: 29957800 events read in total (797790ms).
[14:38:05.198] <TB0>     INFO: 31026000 events read in total (826226ms).
[14:38:33.656] <TB0>     INFO: 32097800 events read in total (854684ms).
[14:39:02.112] <TB0>     INFO: 33167000 events read in total (883140ms).
[14:39:30.819] <TB0>     INFO: 34235400 events read in total (911847ms).
[14:39:59.148] <TB0>     INFO: 35306400 events read in total (940177ms).
[14:40:27.397] <TB0>     INFO: 36376000 events read in total (968425ms).
[14:40:55.586] <TB0>     INFO: 37444400 events read in total (996614ms).
[14:41:23.772] <TB0>     INFO: 38515800 events read in total (1024800ms).
[14:41:51.924] <TB0>     INFO: 39585000 events read in total (1052952ms).
[14:42:19.881] <TB0>     INFO: 40653400 events read in total (1080909ms).
[14:42:47.812] <TB0>     INFO: 41723800 events read in total (1108840ms).
[14:43:15.863] <TB0>     INFO: 42793400 events read in total (1136891ms).
[14:43:43.831] <TB0>     INFO: 43861200 events read in total (1164859ms).
[14:44:11.936] <TB0>     INFO: 44929600 events read in total (1192964ms).
[14:44:39.832] <TB0>     INFO: 46001200 events read in total (1220860ms).
[14:45:07.837] <TB0>     INFO: 47069400 events read in total (1248865ms).
[14:45:35.737] <TB0>     INFO: 48137600 events read in total (1276765ms).
[14:46:02.912] <TB0>     INFO: 49208400 events read in total (1303940ms).
[14:46:31.122] <TB0>     INFO: 50277400 events read in total (1332150ms).
[14:46:59.202] <TB0>     INFO: 51345200 events read in total (1360230ms).
[14:47:27.294] <TB0>     INFO: 52414000 events read in total (1388322ms).
[14:47:55.563] <TB0>     INFO: 53485000 events read in total (1416591ms).
[14:48:23.625] <TB0>     INFO: 54552200 events read in total (1444653ms).
[14:48:51.732] <TB0>     INFO: 55620400 events read in total (1472760ms).
[14:49:19.843] <TB0>     INFO: 56691000 events read in total (1500871ms).
[14:49:48.139] <TB0>     INFO: 57761400 events read in total (1529167ms).
[14:50:15.946] <TB0>     INFO: 58830200 events read in total (1556974ms).
[14:50:22.200] <TB0>     INFO: 59072000 events read in total (1563228ms).
[14:50:22.224] <TB0>     INFO: Test took 1564309ms.
[14:50:22.293] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:22.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:22.430] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:23.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:23.741] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:24.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:24.979] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:26.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:26.152] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:27.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:27.309] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:28.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:28.501] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:29.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:29.663] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:30.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:30.830] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:32.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:32.031] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:33.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:33.250] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:34.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:34.453] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:35.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:35.703] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:36.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:36.936] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:38.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:38.193] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:39.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:39.416] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:40.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:40.646] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:41.860] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433881088
[14:50:41.898] <TB0>     INFO: PixTestScurves::scurves() done 
[14:50:41.898] <TB0>     INFO: Vcal mean:  34.91  35.16  35.16  35.09  35.12  35.03  35.09  35.12  35.18  35.11  35.05  35.04  35.09  35.08  35.11  35.08 
[14:50:41.898] <TB0>     INFO: Vcal RMS:    1.02   1.32   0.97   0.73   0.77   0.66   0.72   0.77   0.73   0.73   0.67   0.73   0.66   0.80   0.73   0.68 
[14:50:41.898] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:50:41.982] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:50:41.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:50:41.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:50:41.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:50:41.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:50:41.982] <TB0>     INFO: ######################################################################
[14:50:41.982] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:50:41.982] <TB0>     INFO: ######################################################################
[14:50:41.987] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:50:42.333] <TB0>     INFO: Expecting 41600 events.
[14:50:46.339] <TB0>     INFO: 41600 events read in total (3282ms).
[14:50:46.340] <TB0>     INFO: Test took 4350ms.
[14:50:46.348] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:46.348] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:50:46.348] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 1, 0] has eff 9/10
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 1, 0]
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 45, 49] has eff 0/10
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 45, 49]
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 50, 54] has eff 0/10
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 50, 54]
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 59] has eff 0/10
[14:50:46.352] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 59]
[14:50:46.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 32, 76] has eff 1/10
[14:50:46.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 32, 76]
[14:50:46.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[14:50:46.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:50:46.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:50:46.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:50:46.697] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:50:47.077] <TB0>     INFO: Expecting 41600 events.
[14:50:51.202] <TB0>     INFO: 41600 events read in total (3411ms).
[14:50:51.202] <TB0>     INFO: Test took 4505ms.
[14:50:51.210] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:51.210] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:50:51.210] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.16
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 175
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.236
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 193
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.248
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.292
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 170
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.09
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.187
[14:50:51.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.157
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.511
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 169
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.963
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.149
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.276
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.068
[14:50:51.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.195
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.23
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.28
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 167
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.243
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:50:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:50:51.299] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:50:51.648] <TB0>     INFO: Expecting 41600 events.
[14:50:55.794] <TB0>     INFO: 41600 events read in total (3431ms).
[14:50:55.795] <TB0>     INFO: Test took 4496ms.
[14:50:55.802] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:55.803] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:50:55.803] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:50:55.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:50:55.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 3
[14:50:55.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.1257
[14:50:55.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 63
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8757
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7402
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [27 ,48] phvalue 74
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.9954
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 54
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.144
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 64
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.5337
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 89
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9988
[14:50:55.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.8422
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 56
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9817
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 73
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.986
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 79
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7422
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 81
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0033
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 69
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8202
[14:50:55.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 85
[14:50:55.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3937
[14:50:55.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 73
[14:50:55.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.3797
[14:50:55.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[14:50:55.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3352
[14:50:55.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[14:50:55.811] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 0 0
[14:50:56.217] <TB0>     INFO: Expecting 2560 events.
[14:50:57.178] <TB0>     INFO: 2560 events read in total (247ms).
[14:50:57.178] <TB0>     INFO: Test took 1367ms.
[14:50:57.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:57.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:50:57.686] <TB0>     INFO: Expecting 2560 events.
[14:50:58.644] <TB0>     INFO: 2560 events read in total (244ms).
[14:50:58.646] <TB0>     INFO: Test took 1467ms.
[14:50:58.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:58.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 27, 48, 2 2
[14:50:59.152] <TB0>     INFO: Expecting 2560 events.
[14:51:00.110] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:00.111] <TB0>     INFO: Test took 1465ms.
[14:51:00.111] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:00.111] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 3 3
[14:51:00.618] <TB0>     INFO: Expecting 2560 events.
[14:51:01.578] <TB0>     INFO: 2560 events read in total (245ms).
[14:51:01.578] <TB0>     INFO: Test took 1467ms.
[14:51:01.579] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:01.580] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 4 4
[14:51:02.086] <TB0>     INFO: Expecting 2560 events.
[14:51:03.044] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:03.044] <TB0>     INFO: Test took 1464ms.
[14:51:03.044] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:03.045] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 5 5
[14:51:03.552] <TB0>     INFO: Expecting 2560 events.
[14:51:04.510] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:04.511] <TB0>     INFO: Test took 1466ms.
[14:51:04.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:04.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[14:51:05.019] <TB0>     INFO: Expecting 2560 events.
[14:51:05.977] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:05.977] <TB0>     INFO: Test took 1466ms.
[14:51:05.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:05.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[14:51:06.485] <TB0>     INFO: Expecting 2560 events.
[14:51:07.445] <TB0>     INFO: 2560 events read in total (245ms).
[14:51:07.445] <TB0>     INFO: Test took 1467ms.
[14:51:07.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:07.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[14:51:07.953] <TB0>     INFO: Expecting 2560 events.
[14:51:08.911] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:08.911] <TB0>     INFO: Test took 1466ms.
[14:51:08.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:08.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 9 9
[14:51:09.419] <TB0>     INFO: Expecting 2560 events.
[14:51:10.377] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:10.377] <TB0>     INFO: Test took 1465ms.
[14:51:10.378] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:10.378] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 10 10
[14:51:10.885] <TB0>     INFO: Expecting 2560 events.
[14:51:11.843] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:11.844] <TB0>     INFO: Test took 1466ms.
[14:51:11.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:11.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 11 11
[14:51:12.351] <TB0>     INFO: Expecting 2560 events.
[14:51:13.310] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:13.310] <TB0>     INFO: Test took 1466ms.
[14:51:13.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:13.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 12 12
[14:51:13.817] <TB0>     INFO: Expecting 2560 events.
[14:51:14.776] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:14.777] <TB0>     INFO: Test took 1467ms.
[14:51:14.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:14.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 13 13
[14:51:15.285] <TB0>     INFO: Expecting 2560 events.
[14:51:16.245] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:16.245] <TB0>     INFO: Test took 1467ms.
[14:51:16.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:16.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:51:16.753] <TB0>     INFO: Expecting 2560 events.
[14:51:17.711] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:17.711] <TB0>     INFO: Test took 1465ms.
[14:51:17.712] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:17.712] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[14:51:18.219] <TB0>     INFO: Expecting 2560 events.
[14:51:19.176] <TB0>     INFO: 2560 events read in total (242ms).
[14:51:19.176] <TB0>     INFO: Test took 1464ms.
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC1
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:51:19.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[14:51:19.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:51:19.179] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:19.686] <TB0>     INFO: Expecting 655360 events.
[14:51:31.385] <TB0>     INFO: 655360 events read in total (10985ms).
[14:51:31.396] <TB0>     INFO: Expecting 655360 events.
[14:51:43.090] <TB0>     INFO: 655360 events read in total (11133ms).
[14:51:43.106] <TB0>     INFO: Expecting 655360 events.
[14:51:54.787] <TB0>     INFO: 655360 events read in total (11126ms).
[14:51:54.806] <TB0>     INFO: Expecting 655360 events.
[14:52:06.429] <TB0>     INFO: 655360 events read in total (11069ms).
[14:52:06.454] <TB0>     INFO: Expecting 655360 events.
[14:52:17.988] <TB0>     INFO: 655360 events read in total (10982ms).
[14:52:18.016] <TB0>     INFO: Expecting 655360 events.
[14:52:29.389] <TB0>     INFO: 655360 events read in total (10833ms).
[14:52:29.422] <TB0>     INFO: Expecting 655360 events.
[14:52:40.717] <TB0>     INFO: 655360 events read in total (10757ms).
[14:52:40.754] <TB0>     INFO: Expecting 655360 events.
[14:52:52.656] <TB0>     INFO: 655360 events read in total (11363ms).
[14:52:52.715] <TB0>     INFO: Expecting 655360 events.
[14:53:04.134] <TB0>     INFO: 655360 events read in total (10892ms).
[14:53:04.181] <TB0>     INFO: Expecting 655360 events.
[14:53:15.806] <TB0>     INFO: 655360 events read in total (11095ms).
[14:53:15.854] <TB0>     INFO: Expecting 655360 events.
[14:53:27.597] <TB0>     INFO: 655360 events read in total (11216ms).
[14:53:27.650] <TB0>     INFO: Expecting 655360 events.
[14:53:39.247] <TB0>     INFO: 655360 events read in total (11070ms).
[14:53:39.304] <TB0>     INFO: Expecting 655360 events.
[14:53:50.847] <TB0>     INFO: 655360 events read in total (11016ms).
[14:53:50.908] <TB0>     INFO: Expecting 655360 events.
[14:54:02.657] <TB0>     INFO: 655360 events read in total (11223ms).
[14:54:02.723] <TB0>     INFO: Expecting 655360 events.
[14:54:14.442] <TB0>     INFO: 655360 events read in total (11193ms).
[14:54:14.511] <TB0>     INFO: Expecting 655360 events.
[14:54:26.068] <TB0>     INFO: 655360 events read in total (11030ms).
[14:54:26.142] <TB0>     INFO: Test took 186963ms.
[14:54:26.237] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:26.543] <TB0>     INFO: Expecting 655360 events.
[14:54:38.262] <TB0>     INFO: 655360 events read in total (11005ms).
[14:54:38.273] <TB0>     INFO: Expecting 655360 events.
[14:54:49.808] <TB0>     INFO: 655360 events read in total (10974ms).
[14:54:49.824] <TB0>     INFO: Expecting 655360 events.
[14:55:01.380] <TB0>     INFO: 655360 events read in total (10979ms).
[14:55:01.399] <TB0>     INFO: Expecting 655360 events.
[14:55:12.666] <TB0>     INFO: 655360 events read in total (10713ms).
[14:55:12.691] <TB0>     INFO: Expecting 655360 events.
[14:55:23.962] <TB0>     INFO: 655360 events read in total (10724ms).
[14:55:23.992] <TB0>     INFO: Expecting 655360 events.
[14:55:35.669] <TB0>     INFO: 655360 events read in total (11132ms).
[14:55:35.700] <TB0>     INFO: Expecting 655360 events.
[14:55:47.332] <TB0>     INFO: 655360 events read in total (11090ms).
[14:55:47.368] <TB0>     INFO: Expecting 655360 events.
[14:55:58.976] <TB0>     INFO: 655360 events read in total (11071ms).
[14:55:59.016] <TB0>     INFO: Expecting 655360 events.
[14:56:10.647] <TB0>     INFO: 655360 events read in total (11095ms).
[14:56:10.693] <TB0>     INFO: Expecting 655360 events.
[14:56:21.001] <TB0>     INFO: 655360 events read in total (10781ms).
[14:56:22.050] <TB0>     INFO: Expecting 655360 events.
[14:56:33.353] <TB0>     INFO: 655360 events read in total (10775ms).
[14:56:33.405] <TB0>     INFO: Expecting 655360 events.
[14:56:44.731] <TB0>     INFO: 655360 events read in total (10799ms).
[14:56:44.789] <TB0>     INFO: Expecting 655360 events.
[14:56:56.445] <TB0>     INFO: 655360 events read in total (11129ms).
[14:56:56.506] <TB0>     INFO: Expecting 655360 events.
[14:57:08.231] <TB0>     INFO: 655360 events read in total (11198ms).
[14:57:08.297] <TB0>     INFO: Expecting 655360 events.
[14:57:19.983] <TB0>     INFO: 655360 events read in total (11159ms).
[14:57:20.055] <TB0>     INFO: Expecting 655360 events.
[14:57:31.677] <TB0>     INFO: 655360 events read in total (11095ms).
[14:57:31.751] <TB0>     INFO: Test took 185514ms.
[14:57:31.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:57:31.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:57:31.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:57:31.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:57:31.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:57:31.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:57:31.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:57:31.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:57:31.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:57:31.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:57:31.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:57:31.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:57:31.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:57:31.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:57:31.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:57:31.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:31.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:57:31.928] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.935] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.942] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.949] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.956] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.963] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.969] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:31.976] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:57:31.983] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:57:31.990] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:57:31.996] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:57:32.003] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:57:32.010] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:57:32.016] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:57:32.023] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:57:32.030] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.037] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.043] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:57:32.050] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:57:32.057] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:57:32.064] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:57:32.070] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:57:32.077] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:57:32.084] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.091] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:57:32.097] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.104] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.111] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.118] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.125] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.131] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:32.139] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:57:32.167] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:57:32.168] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:57:32.169] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:57:32.169] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:57:32.169] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:57:32.169] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:57:32.169] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:57:32.169] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:57:32.518] <TB0>     INFO: Expecting 41600 events.
[14:57:36.345] <TB0>     INFO: 41600 events read in total (3112ms).
[14:57:36.345] <TB0>     INFO: Test took 4173ms.
[14:57:36.993] <TB0>     INFO: Expecting 41600 events.
[14:57:40.846] <TB0>     INFO: 41600 events read in total (3138ms).
[14:57:40.847] <TB0>     INFO: Test took 4198ms.
[14:57:41.496] <TB0>     INFO: Expecting 41600 events.
[14:57:45.354] <TB0>     INFO: 41600 events read in total (3143ms).
[14:57:45.354] <TB0>     INFO: Test took 4205ms.
[14:57:45.654] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:45.785] <TB0>     INFO: Expecting 2560 events.
[14:57:46.745] <TB0>     INFO: 2560 events read in total (245ms).
[14:57:46.746] <TB0>     INFO: Test took 1092ms.
[14:57:46.747] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:47.254] <TB0>     INFO: Expecting 2560 events.
[14:57:48.213] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:48.213] <TB0>     INFO: Test took 1466ms.
[14:57:48.215] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:48.722] <TB0>     INFO: Expecting 2560 events.
[14:57:49.680] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:49.681] <TB0>     INFO: Test took 1466ms.
[14:57:49.683] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:50.189] <TB0>     INFO: Expecting 2560 events.
[14:57:51.148] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:51.148] <TB0>     INFO: Test took 1465ms.
[14:57:51.150] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:51.656] <TB0>     INFO: Expecting 2560 events.
[14:57:52.615] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:52.615] <TB0>     INFO: Test took 1465ms.
[14:57:52.617] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:53.123] <TB0>     INFO: Expecting 2560 events.
[14:57:54.083] <TB0>     INFO: 2560 events read in total (245ms).
[14:57:54.084] <TB0>     INFO: Test took 1467ms.
[14:57:54.086] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:54.592] <TB0>     INFO: Expecting 2560 events.
[14:57:55.551] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:55.551] <TB0>     INFO: Test took 1465ms.
[14:57:55.553] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:56.059] <TB0>     INFO: Expecting 2560 events.
[14:57:57.019] <TB0>     INFO: 2560 events read in total (245ms).
[14:57:57.019] <TB0>     INFO: Test took 1466ms.
[14:57:57.021] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:57.528] <TB0>     INFO: Expecting 2560 events.
[14:57:58.487] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:58.488] <TB0>     INFO: Test took 1467ms.
[14:57:58.490] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:58.996] <TB0>     INFO: Expecting 2560 events.
[14:57:59.954] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:59.955] <TB0>     INFO: Test took 1465ms.
[14:57:59.957] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:00.464] <TB0>     INFO: Expecting 2560 events.
[14:58:01.422] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:01.422] <TB0>     INFO: Test took 1466ms.
[14:58:01.424] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:01.931] <TB0>     INFO: Expecting 2560 events.
[14:58:02.887] <TB0>     INFO: 2560 events read in total (241ms).
[14:58:02.887] <TB0>     INFO: Test took 1463ms.
[14:58:02.889] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:03.395] <TB0>     INFO: Expecting 2560 events.
[14:58:04.355] <TB0>     INFO: 2560 events read in total (245ms).
[14:58:04.355] <TB0>     INFO: Test took 1466ms.
[14:58:04.357] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:04.864] <TB0>     INFO: Expecting 2560 events.
[14:58:05.822] <TB0>     INFO: 2560 events read in total (243ms).
[14:58:05.823] <TB0>     INFO: Test took 1466ms.
[14:58:05.824] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:06.331] <TB0>     INFO: Expecting 2560 events.
[14:58:07.291] <TB0>     INFO: 2560 events read in total (245ms).
[14:58:07.291] <TB0>     INFO: Test took 1467ms.
[14:58:07.293] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:07.800] <TB0>     INFO: Expecting 2560 events.
[14:58:08.758] <TB0>     INFO: 2560 events read in total (243ms).
[14:58:08.758] <TB0>     INFO: Test took 1465ms.
[14:58:08.760] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:09.267] <TB0>     INFO: Expecting 2560 events.
[14:58:10.229] <TB0>     INFO: 2560 events read in total (246ms).
[14:58:10.229] <TB0>     INFO: Test took 1469ms.
[14:58:10.231] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:10.737] <TB0>     INFO: Expecting 2560 events.
[14:58:11.696] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:11.696] <TB0>     INFO: Test took 1465ms.
[14:58:11.699] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:12.205] <TB0>     INFO: Expecting 2560 events.
[14:58:13.163] <TB0>     INFO: 2560 events read in total (243ms).
[14:58:13.163] <TB0>     INFO: Test took 1465ms.
[14:58:13.165] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:13.672] <TB0>     INFO: Expecting 2560 events.
[14:58:14.631] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:14.631] <TB0>     INFO: Test took 1466ms.
[14:58:14.633] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:15.140] <TB0>     INFO: Expecting 2560 events.
[14:58:16.099] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:16.099] <TB0>     INFO: Test took 1466ms.
[14:58:16.101] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:16.607] <TB0>     INFO: Expecting 2560 events.
[14:58:17.566] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:17.567] <TB0>     INFO: Test took 1466ms.
[14:58:17.568] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:18.075] <TB0>     INFO: Expecting 2560 events.
[14:58:19.034] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:19.035] <TB0>     INFO: Test took 1467ms.
[14:58:19.037] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:19.543] <TB0>     INFO: Expecting 2560 events.
[14:58:20.502] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:20.502] <TB0>     INFO: Test took 1465ms.
[14:58:20.504] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:21.010] <TB0>     INFO: Expecting 2560 events.
[14:58:21.969] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:21.969] <TB0>     INFO: Test took 1465ms.
[14:58:21.972] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:22.477] <TB0>     INFO: Expecting 2560 events.
[14:58:23.436] <TB0>     INFO: 2560 events read in total (243ms).
[14:58:23.437] <TB0>     INFO: Test took 1466ms.
[14:58:23.440] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:23.945] <TB0>     INFO: Expecting 2560 events.
[14:58:24.902] <TB0>     INFO: 2560 events read in total (242ms).
[14:58:24.903] <TB0>     INFO: Test took 1463ms.
[14:58:24.905] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:25.411] <TB0>     INFO: Expecting 2560 events.
[14:58:26.370] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:26.370] <TB0>     INFO: Test took 1465ms.
[14:58:26.372] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:26.879] <TB0>     INFO: Expecting 2560 events.
[14:58:27.837] <TB0>     INFO: 2560 events read in total (243ms).
[14:58:27.838] <TB0>     INFO: Test took 1466ms.
[14:58:27.840] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:28.346] <TB0>     INFO: Expecting 2560 events.
[14:58:29.305] <TB0>     INFO: 2560 events read in total (245ms).
[14:58:29.305] <TB0>     INFO: Test took 1465ms.
[14:58:29.307] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:29.814] <TB0>     INFO: Expecting 2560 events.
[14:58:30.773] <TB0>     INFO: 2560 events read in total (245ms).
[14:58:30.773] <TB0>     INFO: Test took 1466ms.
[14:58:30.775] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:31.282] <TB0>     INFO: Expecting 2560 events.
[14:58:32.240] <TB0>     INFO: 2560 events read in total (244ms).
[14:58:32.240] <TB0>     INFO: Test took 1465ms.
[14:58:33.264] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:58:33.264] <TB0>     INFO: PH scale (per ROC):    71  72  77  79  69  85  74  67  78  77  84  77  74  70  72  80
[14:58:33.264] <TB0>     INFO: PH offset (per ROC):  187 173 174 191 187 159 176 195 176 174 165 178 169 178 191 169
[14:58:33.435] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:58:33.438] <TB0>     INFO: ######################################################################
[14:58:33.438] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:58:33.438] <TB0>     INFO: ######################################################################
[14:58:33.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:58:33.448] <TB0>     INFO: scanning low vcal = 10
[14:58:33.791] <TB0>     INFO: Expecting 41600 events.
[14:58:37.514] <TB0>     INFO: 41600 events read in total (3009ms).
[14:58:37.514] <TB0>     INFO: Test took 4066ms.
[14:58:37.516] <TB0>     INFO: scanning low vcal = 20
[14:58:38.022] <TB0>     INFO: Expecting 41600 events.
[14:58:41.747] <TB0>     INFO: 41600 events read in total (3010ms).
[14:58:41.747] <TB0>     INFO: Test took 4231ms.
[14:58:41.749] <TB0>     INFO: scanning low vcal = 30
[14:58:42.255] <TB0>     INFO: Expecting 41600 events.
[14:58:45.985] <TB0>     INFO: 41600 events read in total (3015ms).
[14:58:45.986] <TB0>     INFO: Test took 4237ms.
[14:58:45.988] <TB0>     INFO: scanning low vcal = 40
[14:58:46.489] <TB0>     INFO: Expecting 41600 events.
[14:58:50.732] <TB0>     INFO: 41600 events read in total (3529ms).
[14:58:50.733] <TB0>     INFO: Test took 4745ms.
[14:58:50.736] <TB0>     INFO: scanning low vcal = 50
[14:58:51.153] <TB0>     INFO: Expecting 41600 events.
[14:58:55.367] <TB0>     INFO: 41600 events read in total (3499ms).
[14:58:55.368] <TB0>     INFO: Test took 4632ms.
[14:58:55.371] <TB0>     INFO: scanning low vcal = 60
[14:58:55.790] <TB0>     INFO: Expecting 41600 events.
[14:59:00.005] <TB0>     INFO: 41600 events read in total (3500ms).
[14:59:00.006] <TB0>     INFO: Test took 4635ms.
[14:59:00.009] <TB0>     INFO: scanning low vcal = 70
[14:59:00.428] <TB0>     INFO: Expecting 41600 events.
[14:59:04.647] <TB0>     INFO: 41600 events read in total (3504ms).
[14:59:04.648] <TB0>     INFO: Test took 4639ms.
[14:59:04.651] <TB0>     INFO: scanning low vcal = 80
[14:59:05.070] <TB0>     INFO: Expecting 41600 events.
[14:59:09.303] <TB0>     INFO: 41600 events read in total (3518ms).
[14:59:09.304] <TB0>     INFO: Test took 4653ms.
[14:59:09.307] <TB0>     INFO: scanning low vcal = 90
[14:59:09.726] <TB0>     INFO: Expecting 41600 events.
[14:59:13.942] <TB0>     INFO: 41600 events read in total (3501ms).
[14:59:13.942] <TB0>     INFO: Test took 4635ms.
[14:59:13.946] <TB0>     INFO: scanning low vcal = 100
[14:59:14.367] <TB0>     INFO: Expecting 41600 events.
[14:59:18.725] <TB0>     INFO: 41600 events read in total (3643ms).
[14:59:18.726] <TB0>     INFO: Test took 4780ms.
[14:59:18.729] <TB0>     INFO: scanning low vcal = 110
[14:59:19.151] <TB0>     INFO: Expecting 41600 events.
[14:59:23.378] <TB0>     INFO: 41600 events read in total (3512ms).
[14:59:23.379] <TB0>     INFO: Test took 4650ms.
[14:59:23.382] <TB0>     INFO: scanning low vcal = 120
[14:59:23.804] <TB0>     INFO: Expecting 41600 events.
[14:59:28.033] <TB0>     INFO: 41600 events read in total (3514ms).
[14:59:28.034] <TB0>     INFO: Test took 4652ms.
[14:59:28.037] <TB0>     INFO: scanning low vcal = 130
[14:59:28.460] <TB0>     INFO: Expecting 41600 events.
[14:59:32.688] <TB0>     INFO: 41600 events read in total (3513ms).
[14:59:32.689] <TB0>     INFO: Test took 4652ms.
[14:59:32.692] <TB0>     INFO: scanning low vcal = 140
[14:59:33.114] <TB0>     INFO: Expecting 41600 events.
[14:59:37.341] <TB0>     INFO: 41600 events read in total (3512ms).
[14:59:37.341] <TB0>     INFO: Test took 4649ms.
[14:59:37.344] <TB0>     INFO: scanning low vcal = 150
[14:59:37.766] <TB0>     INFO: Expecting 41600 events.
[14:59:41.993] <TB0>     INFO: 41600 events read in total (3512ms).
[14:59:41.993] <TB0>     INFO: Test took 4649ms.
[14:59:41.996] <TB0>     INFO: scanning low vcal = 160
[14:59:42.418] <TB0>     INFO: Expecting 41600 events.
[14:59:46.646] <TB0>     INFO: 41600 events read in total (3513ms).
[14:59:46.646] <TB0>     INFO: Test took 4650ms.
[14:59:46.649] <TB0>     INFO: scanning low vcal = 170
[14:59:47.072] <TB0>     INFO: Expecting 41600 events.
[14:59:51.299] <TB0>     INFO: 41600 events read in total (3512ms).
[14:59:51.300] <TB0>     INFO: Test took 4651ms.
[14:59:51.304] <TB0>     INFO: scanning low vcal = 180
[14:59:51.725] <TB0>     INFO: Expecting 41600 events.
[14:59:55.955] <TB0>     INFO: 41600 events read in total (3515ms).
[14:59:55.956] <TB0>     INFO: Test took 4651ms.
[14:59:55.959] <TB0>     INFO: scanning low vcal = 190
[14:59:56.381] <TB0>     INFO: Expecting 41600 events.
[15:00:00.612] <TB0>     INFO: 41600 events read in total (3516ms).
[15:00:00.613] <TB0>     INFO: Test took 4654ms.
[15:00:00.616] <TB0>     INFO: scanning low vcal = 200
[15:00:01.038] <TB0>     INFO: Expecting 41600 events.
[15:00:05.268] <TB0>     INFO: 41600 events read in total (3515ms).
[15:00:05.269] <TB0>     INFO: Test took 4653ms.
[15:00:05.272] <TB0>     INFO: scanning low vcal = 210
[15:00:05.693] <TB0>     INFO: Expecting 41600 events.
[15:00:09.923] <TB0>     INFO: 41600 events read in total (3514ms).
[15:00:09.924] <TB0>     INFO: Test took 4652ms.
[15:00:09.927] <TB0>     INFO: scanning low vcal = 220
[15:00:10.348] <TB0>     INFO: Expecting 41600 events.
[15:00:14.577] <TB0>     INFO: 41600 events read in total (3514ms).
[15:00:14.577] <TB0>     INFO: Test took 4650ms.
[15:00:14.580] <TB0>     INFO: scanning low vcal = 230
[15:00:15.002] <TB0>     INFO: Expecting 41600 events.
[15:00:19.230] <TB0>     INFO: 41600 events read in total (3513ms).
[15:00:19.231] <TB0>     INFO: Test took 4651ms.
[15:00:19.234] <TB0>     INFO: scanning low vcal = 240
[15:00:19.655] <TB0>     INFO: Expecting 41600 events.
[15:00:23.880] <TB0>     INFO: 41600 events read in total (3510ms).
[15:00:23.880] <TB0>     INFO: Test took 4646ms.
[15:00:23.883] <TB0>     INFO: scanning low vcal = 250
[15:00:24.307] <TB0>     INFO: Expecting 41600 events.
[15:00:28.537] <TB0>     INFO: 41600 events read in total (3515ms).
[15:00:28.537] <TB0>     INFO: Test took 4654ms.
[15:00:28.542] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:00:28.963] <TB0>     INFO: Expecting 41600 events.
[15:00:33.191] <TB0>     INFO: 41600 events read in total (3513ms).
[15:00:33.192] <TB0>     INFO: Test took 4650ms.
[15:00:33.195] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:00:33.616] <TB0>     INFO: Expecting 41600 events.
[15:00:37.844] <TB0>     INFO: 41600 events read in total (3512ms).
[15:00:37.844] <TB0>     INFO: Test took 4649ms.
[15:00:37.847] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:00:38.270] <TB0>     INFO: Expecting 41600 events.
[15:00:42.498] <TB0>     INFO: 41600 events read in total (3513ms).
[15:00:42.499] <TB0>     INFO: Test took 4652ms.
[15:00:42.502] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:00:42.924] <TB0>     INFO: Expecting 41600 events.
[15:00:47.152] <TB0>     INFO: 41600 events read in total (3513ms).
[15:00:47.153] <TB0>     INFO: Test took 4651ms.
[15:00:47.156] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:00:47.578] <TB0>     INFO: Expecting 41600 events.
[15:00:51.806] <TB0>     INFO: 41600 events read in total (3513ms).
[15:00:51.807] <TB0>     INFO: Test took 4651ms.
[15:00:52.328] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:00:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:00:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:00:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:00:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:00:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:00:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:00:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:00:52.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:00:52.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:00:52.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:00:52.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:00:52.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:00:52.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:00:52.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:00:52.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:00:52.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:01:30.539] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:01:30.539] <TB0>     INFO: non-linearity mean:  0.959 0.962 0.962 0.962 0.959 0.956 0.970 0.961 0.966 0.959 0.956 0.959 0.962 0.958 0.963 0.963
[15:01:30.539] <TB0>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.006 0.006 0.005 0.004 0.006 0.004 0.004 0.005 0.005 0.006 0.007 0.005 0.005
[15:01:30.539] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:01:30.561] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:01:30.584] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:01:30.606] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:01:30.628] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:01:30.650] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:01:30.672] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:01:30.694] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:01:30.717] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:01:30.739] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:01:30.761] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:01:30.784] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:01:30.806] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:01:30.828] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:01:30.850] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:01:30.873] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:01:30.895] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:01:30.895] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:01:30.902] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:01:30.902] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:01:30.905] <TB0>     INFO: ######################################################################
[15:01:30.905] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:01:30.905] <TB0>     INFO: ######################################################################
[15:01:30.908] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:01:30.918] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:01:30.918] <TB0>     INFO:     run 1 of 1
[15:01:30.918] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:31.258] <TB0>     INFO: Expecting 3120000 events.
[15:02:18.869] <TB0>     INFO: 1250070 events read in total (46896ms).
[15:03:05.883] <TB0>     INFO: 2498605 events read in total (93910ms).
[15:03:29.396] <TB0>     INFO: 3120000 events read in total (117423ms).
[15:03:29.447] <TB0>     INFO: Test took 118530ms.
[15:03:29.536] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:29.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:31.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:32.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:34.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:35.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:37.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:38.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:40.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:41.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:42.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:44.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:45.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:47.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:48.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:50.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:51.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:53.339] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390045696
[15:03:53.371] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:03:53.371] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7744, RMS = 1.87347
[15:03:53.371] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:03:53.371] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:03:53.371] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1073, RMS = 2.50275
[15:03:53.371] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:03:53.372] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:03:53.372] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2233, RMS = 1.7546
[15:03:53.372] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:03:53.372] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:03:53.372] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5678, RMS = 2.15848
[15:03:53.372] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:03:53.373] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:03:53.373] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6992, RMS = 1.1724
[15:03:53.373] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:03:53.373] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:03:53.373] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6424, RMS = 1.28142
[15:03:53.373] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:03:53.374] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:03:53.374] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.619, RMS = 2.09641
[15:03:53.374] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:03:53.374] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:03:53.374] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1787, RMS = 2.21079
[15:03:53.374] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:03:53.375] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:03:53.375] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1692, RMS = 1.40628
[15:03:53.375] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:03:53.375] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:03:53.375] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1028, RMS = 1.4755
[15:03:53.375] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:03:53.376] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:03:53.376] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9947, RMS = 1.93146
[15:03:53.376] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:03:53.376] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:03:53.376] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3863, RMS = 2.16785
[15:03:53.376] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:03:53.377] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:03:53.377] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6256, RMS = 2.17994
[15:03:53.377] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:03:53.378] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:03:53.378] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5215, RMS = 2.13473
[15:03:53.378] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:03:53.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:03:53.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9581, RMS = 1.68668
[15:03:53.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:03:53.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:03:53.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8276, RMS = 2.2373
[15:03:53.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:03:53.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:03:53.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.6843, RMS = 1.57049
[15:03:53.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:03:53.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:03:53.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.7297, RMS = 1.8249
[15:03:53.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:03:53.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:03:53.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7939, RMS = 1.4664
[15:03:53.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:03:53.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:03:53.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4705, RMS = 2.46097
[15:03:53.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:03:53.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:03:53.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0258, RMS = 1.60427
[15:03:53.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:03:53.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:03:53.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8057, RMS = 2.05713
[15:03:53.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:03:53.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:03:53.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2054, RMS = 1.64726
[15:03:53.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:03:53.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:03:53.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.472, RMS = 1.61816
[15:03:53.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:03:53.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:03:53.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.838, RMS = 2.0099
[15:03:53.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:03:53.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:03:53.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.3449, RMS = 2.08958
[15:03:53.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:03:53.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:03:53.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.8616, RMS = 1.43362
[15:03:53.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[15:03:53.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:03:53.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.6168, RMS = 1.45516
[15:03:53.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:03:53.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:03:53.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9614, RMS = 1.81533
[15:03:53.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:03:53.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:03:53.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4789, RMS = 2.06065
[15:03:53.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:03:53.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:03:53.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0937, RMS = 2.07381
[15:03:53.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:03:53.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:03:53.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1908, RMS = 2.47256
[15:03:53.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:03:53.390] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:03:53.390] <TB0>     INFO: number of dead bumps (per ROC):    13    2   17    0    0    0    0    0    2    1    0    1    0    0    0    0
[15:03:53.390] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:03:53.484] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:03:53.484] <TB0>     INFO: enter test to run
[15:03:53.484] <TB0>     INFO:   test:  no parameter change
[15:03:53.485] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 395.5mA
[15:03:53.485] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:03:53.485] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:03:53.485] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:03:53.927] <TB0>    QUIET: Connection to board 133 closed.
[15:03:53.931] <TB0>     INFO: pXar: this is the end, my friend
[15:03:53.931] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
