<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADD_data_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DEC.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SUB_data_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SUB_data_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SUB_data_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multipleksor_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mv_data_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="proc_load_data_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="proc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="procesor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="procesor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="procesor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="procesor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="procesor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="procesor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesor_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542891176" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542891176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542893019" xil_pn:in_ck="-5231344901775904136" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542893019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD_data_tb.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="CU_tb.vhd"/>
      <outfile xil_pn:name="DEC.vhd"/>
      <outfile xil_pn:name="SUB_data_tb.vhd"/>
      <outfile xil_pn:name="cnt.vhd"/>
      <outfile xil_pn:name="multiplekser.vhd"/>
      <outfile xil_pn:name="multipleksor_tb.vhd"/>
      <outfile xil_pn:name="mux_generics.vhd"/>
      <outfile xil_pn:name="mv_data_tb.vhd"/>
      <outfile xil_pn:name="proc_load_data_tb.vhd"/>
      <outfile xil_pn:name="proc_tb.vhd"/>
      <outfile xil_pn:name="procesor.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542893019" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1192779582419070862" xil_pn:start_ts="1542893019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542893019" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7468069963824373772" xil_pn:start_ts="1542893019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542891176" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7345652502449415827" xil_pn:start_ts="1542891176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542893019" xil_pn:in_ck="-5231344901775904136" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542893019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD_data_tb.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="CU_tb.vhd"/>
      <outfile xil_pn:name="DEC.vhd"/>
      <outfile xil_pn:name="SUB_data_tb.vhd"/>
      <outfile xil_pn:name="cnt.vhd"/>
      <outfile xil_pn:name="multiplekser.vhd"/>
      <outfile xil_pn:name="multipleksor_tb.vhd"/>
      <outfile xil_pn:name="mux_generics.vhd"/>
      <outfile xil_pn:name="mv_data_tb.vhd"/>
      <outfile xil_pn:name="proc_load_data_tb.vhd"/>
      <outfile xil_pn:name="proc_tb.vhd"/>
      <outfile xil_pn:name="procesor.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542893023" xil_pn:in_ck="-5231344901775904136" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2737234804622182908" xil_pn:start_ts="1542893019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SUB_data_tb_beh.prj"/>
      <outfile xil_pn:name="SUB_data_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542893023" xil_pn:in_ck="-4847720079190244032" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1425852193274738217" xil_pn:start_ts="1542893023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SUB_data_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1542721830" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8806144317531059234" xil_pn:start_ts="1542721830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542721830" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7345652502449415827" xil_pn:start_ts="1542721830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542721830" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542721830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542721830" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4981799881066416484" xil_pn:start_ts="1542721830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542721830" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1542721830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542721830" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3131188281111241693" xil_pn:start_ts="1542721830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542889419" xil_pn:in_ck="-8349642882217977497" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1691898411120009324" xil_pn:start_ts="1542889408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesor.lso"/>
      <outfile xil_pn:name="procesor.ngc"/>
      <outfile xil_pn:name="procesor.ngr"/>
      <outfile xil_pn:name="procesor.prj"/>
      <outfile xil_pn:name="procesor.stx"/>
      <outfile xil_pn:name="procesor.syr"/>
      <outfile xil_pn:name="procesor.xst"/>
      <outfile xil_pn:name="procesor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
