{
   "ActiveEmotionalView":"Color Coded No Loops Reduced Jogs",
   "Color Coded No Loops Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Color Coded No Loops Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 10 -x 3010 -y 200 -defaultsOSRD
preplace port led_16bits -pg 1 -lvl 10 -x 3010 -y 60 -defaultsOSRD
preplace port usb_uart -pg 1 -lvl 10 -x 3010 -y 720 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -10 -y 800 -defaultsOSRD
preplace port port-id_seg_dp -pg 1 -lvl 10 -x 3010 -y 1000 -defaultsOSRD
preplace port port-id_add_value -pg 1 -lvl 0 -x -10 -y 720 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace portBus seg_display -pg 1 -lvl 10 -x 3010 -y 970 -defaultsOSRD
preplace portBus seg_select -pg 1 -lvl 10 -x 3010 -y 940 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 1660 -y 340 -swap {0 1 2 3 16 5 6 7 8 9 10 11 12 13 14 15 25 17 18 19 20 21 22 23 24 4 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56} -defaultsOSRD -pinDir INTERRUPT left -pinY INTERRUPT 20L -pinDir DLMB right -pinY DLMB 520R -pinDir ILMB right -pinY ILMB 540R -pinDir M_AXI_DP right -pinY M_AXI_DP 20R -pinDir DEBUG left -pinY DEBUG 500L -pinDir Clk left -pinY Clk 520L -pinDir Reset left -pinY Reset 540L
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 2050 -y 840 -defaultsOSRD -pinDir DLMB left -pinY DLMB 20L -pinDir ILMB left -pinY ILMB 40L -pinDir LMB_Clk left -pinY LMB_Clk 60L -pinDir SYS_Rst left -pinY SYS_Rst 120L
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2050 -y 40 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 120 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 40 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 80 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 169 160 170 161 171 162 172 163 173 164 174 165 175 166 176 167 177 168} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 320L -pinDir M00_AXI left -pinY M00_AXI 260L -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir M02_AXI right -pinY M02_AXI 480R -pinDir M03_AXI right -pinY M03_AXI 20R -pinDir M04_AXI right -pinY M04_AXI 400R -pinDir M05_AXI right -pinY M05_AXI 300R -pinDir M06_AXI right -pinY M06_AXI 680R -pinDir ACLK left -pinY ACLK 520L -pinDir ARESETN left -pinY ARESETN 340L -pinDir S00_ACLK left -pinY S00_ACLK 540L -pinDir S00_ARESETN left -pinY S00_ARESETN 360L -pinDir M00_ACLK left -pinY M00_ACLK 560L -pinDir M00_ARESETN left -pinY M00_ARESETN 380L -pinDir M01_ACLK left -pinY M01_ACLK 580L -pinDir M01_ARESETN left -pinY M01_ARESETN 400L -pinDir M02_ACLK left -pinY M02_ACLK 600L -pinDir M02_ARESETN left -pinY M02_ARESETN 420L -pinDir M03_ACLK left -pinY M03_ACLK 620L -pinDir M03_ARESETN left -pinY M03_ARESETN 440L -pinDir M04_ACLK left -pinY M04_ACLK 640L -pinDir M04_ARESETN left -pinY M04_ARESETN 460L -pinDir M05_ACLK left -pinY M05_ACLK 660L -pinDir M05_ARESETN left -pinY M05_ARESETN 480L -pinDir M06_ACLK left -pinY M06_ACLK 680L -pinDir M06_ARESETN left -pinY M06_ARESETN 500L
preplace inst interrupt_controller -pg 1 -lvl 5 -x 1280 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 26 24 23 25} -defaultsOSRD -pinDir s_axi right -pinY s_axi 20R -pinDir interrupt right -pinY interrupt 80R -pinDir s_axi_aclk left -pinY s_axi_aclk 320L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 420L -pinBusDir intr left -pinBusY intr 380L -pinDir processor_clk left -pinY processor_clk 340L -pinDir processor_rst left -pinY processor_rst 400L
preplace inst mdm_1 -pg 1 -lvl 5 -x 1280 -y 820 -defaultsOSRD -pinDir MBDEBUG_0 right -pinY MBDEBUG_0 20R -pinDir Debug_SYS_Rst left -pinY Debug_SYS_Rst 80L
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 110 -y 840 -defaultsOSRD -pinDir reset left -pinY reset 20L -pinDir clk_in1 left -pinY clk_in1 40L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir locked right -pinY locked 40R
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 380 -y 780 -swap {2 0 1 6 4 7 8 3 5 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst right -pinY mb_debug_sys_rst 120R -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 140R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 170R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 210R
preplace inst switches_gpio -pg 1 -lvl 8 -x 2440 -y 180 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst decimal_digit_splitt_0 -pg 1 -lvl 8 -x 2440 -y 1060 -swap {3 1 2 0 4 5 6 7} -defaultsOSRD -pinDir input_r_ap_vld left -pinY input_r_ap_vld 80L -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst left -pinY ap_rst 60L -pinBusDir input_r left -pinBusY input_r 20L -pinBusDir digit_1 right -pinBusY digit_1 20R -pinBusDir digit_2 right -pinBusY digit_2 40R -pinBusDir digit_3 right -pinBusY digit_3 60R -pinBusDir digit_4 right -pinBusY digit_4 80R
preplace inst seg_14_bit_io -pg 1 -lvl 8 -x 2440 -y 500 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO left -pinY GPIO 40L -pinDir GPIO.gpio_io_o left -pinY GPIO.gpio_io_o 60L -pinDir s_axi_aclk left -pinY s_axi_aclk 80L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2050 -y 1050 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst four_digit_7_seg_dri_0 -pg 1 -lvl 9 -x 2820 -y 920 -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 40L -pinDir next_digit left -pinY next_digit 60L -pinBusDir digit_1 left -pinBusY digit_1 160L -pinBusDir digit_2 left -pinBusY digit_2 180L -pinBusDir digit_3 left -pinBusY digit_3 200L -pinBusDir digit_4 left -pinBusY digit_4 220L -pinBusDir dp_enable left -pinBusY dp_enable 320L -pinBusDir seg_select right -pinBusY seg_select 20R -pinBusDir seg_display right -pinBusY seg_display 50R -pinDir seg_dp right -pinY seg_dp 80R
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 2440 -y 1220 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst seg_driver_clock_div_0 -pg 1 -lvl 8 -x 2440 -y 920 -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 40L -pinDir input_r left -pinY input_r 60L -pinDir output_r right -pinY output_r 60R
preplace inst leds_gpio -pg 1 -lvl 8 -x 2440 -y 40 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst debouncer_0 -pg 1 -lvl 3 -x 680 -y 700 -swap {1 2 0 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst left -pinY ap_rst 140L -pinDir input_r left -pinY input_r 20L -pinDir output_r right -pinY output_r 20R
preplace inst edge_detector_0 -pg 1 -lvl 4 -x 950 -y 640 -swap {0 2 1 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 200L -pinDir input_r left -pinY input_r 80L -pinDir rising_edge_r right -pinY rising_edge_r 20R
preplace inst axis_adder -pg 1 -lvl 9 -x 2820 -y 760 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 23 22} -defaultsOSRD -pinDir s_axi_ap_controls left -pinY s_axi_ap_controls 40L -pinDir input_data left -pinY input_data 20L -pinDir ap_clk left -pinY ap_clk 80L -pinDir ap_rst_n left -pinY ap_rst_n 60L
preplace inst axi_fifo_to_adder -pg 1 -lvl 8 -x 2440 -y 320 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_STR_TXD right -pinY AXI_STR_TXD 20R -pinDir interrupt right -pinY interrupt 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 60R
preplace inst usb_uart -pg 1 -lvl 8 -x 2440 -y 700 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir UART right -pinY UART 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt right -pinY interrupt 40R
preplace inst system_ila_0 -pg 1 -lvl 9 -x 2820 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 103 102} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 20L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 40L -pinDir SLOT_2_AXI left -pinY SLOT_2_AXI 60L -pinDir clk left -pinY clk 260L -pinDir resetn left -pinY resetn 240L
preplace netloc axi_gpio_1_gpio_io_o 1 7 1 2290 560n
preplace netloc clk_wiz_1_locked 1 1 1 N 880
preplace netloc debouncer_0_output_r 1 3 1 N 720
preplace netloc decimal_digit_splitt_0_digit_1 1 8 1 N 1080
preplace netloc decimal_digit_splitt_0_digit_2 1 8 1 N 1100
preplace netloc decimal_digit_splitt_0_digit_3 1 8 1 N 1120
preplace netloc decimal_digit_splitt_0_digit_4 1 8 1 N 1140
preplace netloc edge_detector_0_rising_edge_r 1 4 1 N 660
preplace netloc four_digit_7_seg_dri_0_seg_display 1 9 1 NJ 970
preplace netloc four_digit_7_seg_dri_0_seg_dp 1 9 1 NJ 1000
preplace netloc four_digit_7_seg_dri_0_seg_select 1 9 1 NJ 940
preplace netloc input_r_0_1 1 0 3 NJ 720 NJ 720 NJ
preplace netloc mdm_1_debug_sys_rst 1 2 3 NJ 900 NJ 900 NJ
preplace netloc microblaze_0_Clk 1 1 8 220 740 560 660 810 600 1150 760 1430 940 1910 780 2230 820 2660
preplace netloc reset_1 1 0 2 20 800 N
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 5 NJ 950 NJ 950 1090J 960 NJ 960 N
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 4 NJ 920 NJ 920 1130 780 1410J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 7 NJ 990 NJ 990 1110 240 NJ 240 1890 800 2190 660 2640
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 7 560 970 810 1010 NJ 1010 NJ 1010 NJ 1010 2250 880 2590
preplace netloc seg_driver_clock_div_0_output_r 1 8 1 N 980
preplace netloc sys_clock_1 1 0 1 NJ 880
preplace netloc xlconstant_0_dout 1 7 1 2270 980n
preplace netloc xlconstant_1_dout 1 8 1 N 1240
preplace netloc axi_fifo_mm_s_0_AXI_STR_TXD 1 8 1 2600 340n
preplace netloc axi_gpio_0_GPIO 1 8 2 NJ 200 NJ
preplace netloc axi_gpio_2_GPIO 1 8 2 NJ 60 NJ
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 720 NJ
preplace netloc microblaze_0_axi_dp 1 6 1 N 360
preplace netloc microblaze_0_axi_periph_M01_AXI 1 7 1 N 200
preplace netloc microblaze_0_axi_periph_M02_AXI 1 7 1 N 520
preplace netloc microblaze_0_axi_periph_M03_AXI 1 7 1 N 60
preplace netloc microblaze_0_axi_periph_M04_AXI 1 7 2 N 440 2620
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 2 2210 460 NJ
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 N 720
preplace netloc microblaze_0_debug 1 5 1 N 840
preplace netloc microblaze_0_dlmb_1 1 6 1 N 860
preplace netloc microblaze_0_ilmb_1 1 6 1 N 880
preplace netloc microblaze_0_intc_axi 1 5 2 NJ 300 N
preplace netloc microblaze_0_interrupt 1 5 1 N 360
levelinfo -pg 1 -10 110 380 680 950 1280 1660 2050 2440 2820 3010
pagesize -pg 1 -db -bbox -sgen -130 0 3200 1300
",
   "Color Coded No Loops Reduced Jogs_ScaleFactor":"3.04201",
   "Color Coded No Loops Reduced Jogs_TopLeft":"2620,373",
   "Default View_ScaleFactor":"2.32865",
   "Default View_TopLeft":"13,-12",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 850 -y 330 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1250 -y 340 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1250 -y 120 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1520 -y 260 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 1250 -y 470 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 420 -y 330 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 120 -y 610 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 420 -y 580 -defaultsOSRD
preplace netloc microblaze_0_intr 1 4 1 1390J 270n
preplace netloc microblaze_0_Clk 1 1 4 230 420 600 420 1090 240 1400
preplace netloc clk_wiz_1_locked 1 1 1 N 620
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 3 610 550 NJ 550 1400
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 NJ 560 1110
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 NJ 620 1100 250 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 240 400 590
preplace netloc microblaze_0_dlmb_1 1 3 1 N 310
preplace netloc microblaze_0_ilmb_1 1 3 1 N 330
preplace netloc microblaze_0_axi_dp 1 3 1 1080 60n
preplace netloc microblaze_0_interrupt 1 2 4 620 540 NJ 540 NJ 540 1640
preplace netloc microblaze_0_intc_axi 1 4 1 1400 120n
preplace netloc microblaze_0_debug 1 2 1 N 320
levelinfo -pg 1 0 120 420 850 1250 1520 1660
pagesize -pg 1 -db -bbox -sgen 0 0 1660 680
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"6",
   "da_clkrst_cnt":"5",
   "da_mb_cnt":"2"
}
