MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 4
  DestDataType: 4
  ComputeDataType: 4
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: false
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: false
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 8
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 8
  LSPA: 8
  LSPB: 64
  LVCA: 32
  LVCB: 4
  LVPA: 2
  LVPB: 32
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 8
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 8
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 4
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_HB_MT128x64x8_SN_GRVW4_K1_LRVW4_TT8_4_VW4
  SolutionIndex: 0
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 8
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 8
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 8
  LSPA: 8
  LSPB: 64
  LVCA: 32
  LVCB: 4
  LVPA: 2
  LVPB: 32
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 8
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 8
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 4
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_HB_MT128x64x8_SN_GRVW8_K1_LRVW4_TT8_4_VW4
  SolutionIndex: 1
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 8
  LSPB: 64
  LVCA: 32
  LVCB: 4
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_HB_MT128x64x16_SN_GRVW4_K1_LRVW4_TT8_4_VW4
  SolutionIndex: 2
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 8
  GlobalLoadVectorWidthB: 8
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 8
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 8
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 16
  LSPB: 128
  LVCA: 16
  LVCB: 2
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 8
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 128
  MacroTileA: 128
  MacroTileB: 128
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 64
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 8]
  ThreadTile0: 8
  ThreadTile1: 8
  ThreadTileA: 8
  ThreadTileB: 8
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 8
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_HB_MT128x128x16_SN_GRVW8_K1_LRVW8_TT8_8_VW8
  SolutionIndex: 3
  key: [8, 8, 0, 1, true, 128]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 8
  LSPB: 64
  LVCA: 32
  LVCB: 4
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 128
  MacroTileA: 128
  MacroTileB: 128
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 64
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 8]
  ThreadTile0: 8
  ThreadTile1: 8
  ThreadTileA: 8
  ThreadTileB: 8
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_HB_MT128x128x16_SN_GRVW4_K1_LRVW4_TT8_8_VW4
  SolutionIndex: 4
  key: [8, 8, 0, 1, true, 128]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.0078125, mt1: 0.0078125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0078125, mt1: 0.0078125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0078125}
  trees:
  - tree:
    - {featureIdx: 4, threshold: 0.9175000190734863, nextIdxLTE: 1, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 3800.0, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3092.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 3132.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 3669.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3862.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3810.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 4069.5, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9853394031524658, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2357.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 3, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 4086.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9911620914936066, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9913493692874908, nextIdxLTE: 14, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 2913.0, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 3, threshold: 9.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.999444454908371, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 3956.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9951171875, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 0
  - tree:
    - {featureIdx: 4, threshold: 0.9175000190734863, nextIdxLTE: 1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 3800.0, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9922743141651154, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2619.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.9944126904010773, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.8905505836009979, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2623.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2852.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3810.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 4069.5, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9853394031524658, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9107407629489899, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 3, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 4086.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3103.5, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 3105.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 3589.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3591.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 2368.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2354.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 1
  - tree:
    - {featureIdx: 0, threshold: 2597.0, nextIdxLTE: 1, nextIdxGT: 39}
    - {featureIdx: 4, threshold: 0.9210227429866791, nextIdxLTE: 2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 4043.0, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9976699650287628, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9960365295410156, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2748.0, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.9946148991584778, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2983.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 3092.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2342.0, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2988.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2687.0, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 3269.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2487.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2520.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3019.0, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3677.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8986110985279083, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 3, threshold: 9.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 4, threshold: 0.9108333587646484, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3776.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: 22, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 3173.5, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9819678068161011, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9808795750141144, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2279.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9691666662693024, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3513.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 4, threshold: 0.9397222101688385, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 30, nextIdxGT: 32}
    - {featureIdx: 4, threshold: 0.9250841736793518, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9234848618507385, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3193.5, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 4, threshold: 0.9825000166893005, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 2700.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.998139888048172, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3722.0, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9881797432899475, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 3257.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3541.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 3, threshold: 9.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: 42, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 2363.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.99388587474823, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 3667.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9980343282222748, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 3803.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 2
  - tree:
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 1, nextIdxGT: 27}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.797222226858139, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.828125, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9701704680919647, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3742.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2781.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4011.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 3635.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8672619163990021, nextIdxLTE: 11, nextIdxGT: 17}
    - {featureIdx: 8, threshold: 0.9809771180152893, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3415.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3415.0, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 8, threshold: 0.9787159264087677, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2496.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2425.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2303.0, nextIdxLTE: 18, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 3309.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3042.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 8, threshold: 0.9740985631942749, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2067.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2179.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9855769276618958, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3020.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3667.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.986799567937851, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9903769791126251, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 8, threshold: 0.9768254160881042, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3612.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 2, threshold: 3325.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 7, threshold: 0.9208333194255829, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2111.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 3441.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 8, threshold: 0.9977022111415863, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.9837601184844971, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.9825892746448517, nextIdxLTE: 9, nextIdxGT: 13}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.911342591047287, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3803.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4071.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 4
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2048, max: 4096}
  - type: SizeInRange
    index: 1
    value: {min: 2048, max: 4096}
  - type: SizeInRange
    index: 3
    value: {min: 2048, max: 4096}
