{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540014039310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540014039310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 07:40:39 2018 " "Processing started: Sat Oct 20 07:40:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540014039310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014039310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off u16 -c u16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off u16 -c u16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014039310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540014039622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540014039622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/ps2/io_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/ps2/io_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_keyboard-rtl " "Found design unit 1: io_ps2_keyboard-rtl" {  } { { "../rtl/PS2/io_ps2_keyboard.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/PS2/io_ps2_keyboard.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051213 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_keyboard " "Found entity 1: io_ps2_keyboard" {  } { { "../rtl/PS2/io_ps2_keyboard.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/PS2/io_ps2_keyboard.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/ps2/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/ps2/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../rtl/PS2/io_ps2_com.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/PS2/io_ps2_com.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051229 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../rtl/PS2/io_ps2_com.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/PS2/io_ps2_com.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/ssg/ay8910.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/ssg/ay8910.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ay8910-rtl " "Found design unit 1: ay8910-rtl" {  } { { "../rtl/ssg/ay8910.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ssg/ay8910.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ay8910 " "Found entity 1: ay8910" {  } { { "../rtl/ssg/ay8910.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ssg/ay8910.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/divmmc/divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/divmmc/divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-rtl " "Found design unit 1: divmmc-rtl" {  } { { "../rtl/divmmc/divmmc.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/divmmc/divmmc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "../rtl/divmmc/divmmc.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/divmmc/divmmc.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/ram/rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/ram/rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom0-SYN " "Found design unit 1: rom0-SYN" {  } { { "../rtl/ram/rom0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom0 " "Found entity 1: rom0" {  } { { "../rtl/ram/rom0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/zx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/zx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zx-rtl " "Found design unit 1: zx-rtl" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""} { "Info" "ISGN_ENTITY_NAME" "1 zx " "Found entity 1: zx" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/dac/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/dac/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "../rtl/dac/dac.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/dac/dac.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../rtl/dac/dac.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/dac/dac.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/hdmi/serializer.vhd " "Can't analyze file -- file ../rtl/hdmi/serializer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/hdmi/hdmi.vhd " "Can't analyze file -- file ../rtl/hdmi/hdmi.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/hdmi/encoder.vhd " "Can't analyze file -- file ../rtl/hdmi/encoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/keyboard/receiver.vhd " "Can't analyze file -- file ../rtl/keyboard/receiver.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1540014051244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/keyboard/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/keyboard/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-rtl " "Found design unit 1: keyboard-rtl" {  } { { "../rtl/keyboard/keyboard.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/keyboard/keyboard.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../rtl/keyboard/keyboard.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/keyboard/keyboard.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/pll/altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/pll/altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "../rtl/pll/altpll1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "../rtl/pll/altpll1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/pll/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/pll/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "../rtl/pll/altpll0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "../rtl/pll/altpll0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../rtl/ram/ram.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/ram/ram.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/sdram/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/sdram/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "../rtl/sdram/sdram.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/sdram/sdram.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../rtl/sdram/sdram.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/sdram/sdram.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/t80/t80cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/t80/t80cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80CPU-RTL " "Found design unit 1: T80CPU-RTL" {  } { { "../rtl/t80/T80CPU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80CPU " "Found entity 1: T80CPU" {  } { { "../rtl/t80/T80CPU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/t80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/t80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../rtl/t80/T80_Reg.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051276 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../rtl/t80/T80_Reg.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/t80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/t80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../rtl/t80/T80_Pack.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/t80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/t80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../rtl/t80/T80_MCode.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_MCode.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051307 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../rtl/t80/T80_MCode.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_MCode.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/t80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/t80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../rtl/t80/T80_ALU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_ALU.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051322 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../rtl/t80/T80_ALU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80_ALU.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/t80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/t80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../rtl/t80/T80.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051322 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../rtl/t80/T80.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/video/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/video/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-rtl " "Found design unit 1: vga-rtl" {  } { { "../rtl/video/vga.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/video/vga.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051338 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../rtl/video/vga.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/video/vga.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/_yahechos/u16_zx128k/src/rtl/ram/rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/_yahechos/u16_zx128k/src/rtl/ram/rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "../rtl/ram/rom1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051338 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "../rtl/ram/rom1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014051338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014051338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zx " "Elaborating entity \"zx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540014052040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_blank zx.vhd(134) " "Verilog HDL or VHDL warning at zx.vhd(134): object \"vga_blank\" assigned a value but never read" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540014052134 "|zx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_hcnt zx.vhd(137) " "Verilog HDL or VHDL warning at zx.vhd(137): object \"vga_hcnt\" assigned a value but never read" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540014052134 "|zx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ecc zx.vhd(175) " "Verilog HDL or VHDL warning at zx.vhd(175): object \"ecc\" assigned a value but never read" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540014052134 "|zx"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDS\[1..0\] zx.vhd(68) " "Using initial value X (don't care) for net \"LEDS\[1..0\]\" at zx.vhd(68)" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014052149 "|zx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:U0 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:U0\"" {  } { { "../rtl/zx.vhd" "U0" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014052477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:U0\|altpll:altpll_component\"" {  } { { "../rtl/pll/altpll0.vhd" "altpll_component" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll0.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:U0\|altpll:altpll_component\"" {  } { { "../rtl/pll/altpll0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll0.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:U0\|altpll:altpll_component " "Instantiated megafunction \"altpll0:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053241 ""}  } { { "../rtl/pll/altpll0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll0.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540014053241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_hrb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_hrb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_hrb2 " "Found entity 1: altpll_hrb2" {  } { { "db/altpll_hrb2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll_hrb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014053506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014053506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_hrb2 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated " "Elaborating entity \"altpll_hrb2\" for hierarchy \"altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:U1 " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:U1\"" {  } { { "../rtl/zx.vhd" "U1" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:U1\|altpll:altpll_component\"" {  } { { "../rtl/pll/altpll1.vhd" "altpll_component" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll1.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:U1\|altpll:altpll_component\"" {  } { { "../rtl/pll/altpll1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll1.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:U1\|altpll:altpll_component " "Instantiated megafunction \"altpll1:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 42 " "Parameter \"clk0_multiply_by\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 7 " "Parameter \"clk1_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 200 " "Parameter \"clk3_divide_by\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 7 " "Parameter \"clk3_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053709 ""}  } { { "../rtl/pll/altpll1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll1.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540014053709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014053787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014053787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom0 rom0:U2 " "Elaborating entity \"rom0\" for hierarchy \"rom0:U2\"" {  } { { "../rtl/zx.vhd" "U2" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom0:U2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom0:U2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/rom0.vhd" "altsyncram_component" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom0.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom0:U2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom0:U2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/rom0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom0.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014053990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom0:U2\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom0:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom/128.hex " "Parameter \"init_file\" = \"../rom/128.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014053990 ""}  } { { "../rtl/ram/rom0.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom0.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540014053990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4a1 " "Found entity 1: altsyncram_s4a1" {  } { { "db/altsyncram_s4a1.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_s4a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4a1 rom0:U2\|altsyncram:altsyncram_component\|altsyncram_s4a1:auto_generated " "Elaborating entity \"altsyncram_s4a1\" for hierarchy \"rom0:U2\|altsyncram:altsyncram_component\|altsyncram_s4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054084 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "128.hex 1024 10 " "Width of data items in \"128.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1024 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 128.hex " "Data at line (1) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 128.hex " "Data at line (2) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 128.hex " "Data at line (3) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 128.hex " "Data at line (4) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 128.hex " "Data at line (5) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 128.hex " "Data at line (6) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 128.hex " "Data at line (7) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 128.hex " "Data at line (8) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 128.hex " "Data at line (9) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 128.hex " "Data at line (10) of memory initialization file \"128.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014054349 ""}  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/128.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1540014054349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a rom0:U2\|altsyncram:altsyncram_component\|altsyncram_s4a1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"rom0:U2\|altsyncram:altsyncram_component\|altsyncram_s4a1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_s4a1.tdf" "rden_decode" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_s4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb rom0:U2\|altsyncram:altsyncram_component\|altsyncram_s4a1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"rom0:U2\|altsyncram:altsyncram_component\|altsyncram_s4a1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_s4a1.tdf" "mux2" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_s4a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U3 " "Elaborating entity \"ram\" for hierarchy \"ram:U3\"" {  } { { "../rtl/zx.vhd" "U3" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:U3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:U3\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/ram.vhd" "altsyncram_component" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/ram.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:U3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:U3\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/ram.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/ram.vhd" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:U3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:U3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014054739 ""}  } { { "../rtl/ram/ram.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/ram.vhd" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540014054739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ld2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ld2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ld2 " "Found entity 1: altsyncram_3ld2" {  } { { "db/altsyncram_3ld2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_3ld2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ld2 ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated " "Elaborating entity \"altsyncram_3ld2\" for hierarchy \"ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_3ld2.tdf" "decode2" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_3ld2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\|decode_c8a:rden_decode_a " "Elaborating entity \"decode_c8a\" for hierarchy \"ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\|decode_c8a:rden_decode_a\"" {  } { { "db/altsyncram_3ld2.tdf" "rden_decode_a" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_3ld2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014054988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014054988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\|mux_3nb:mux4 " "Elaborating entity \"mux_3nb\" for hierarchy \"ram:U3\|altsyncram:altsyncram_component\|altsyncram_3ld2:auto_generated\|mux_3nb:mux4\"" {  } { { "db/altsyncram_3ld2.tdf" "mux4" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_3ld2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014054988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80CPU T80CPU:U4 " "Elaborating entity \"T80CPU\" for hierarchy \"T80CPU:U4\"" {  } { { "../rtl/zx.vhd" "U4" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80CPU:U4\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80CPU:U4\|T80:u0\"" {  } { { "../rtl/t80/T80CPU.vhd" "u0" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80CPU:U4\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80CPU:U4\|T80:u0\|T80_MCode:mcode\"" {  } { { "../rtl/t80/T80.vhd" "mcode" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80CPU:U4\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80CPU:U4\|T80:u0\|T80_ALU:alu\"" {  } { { "../rtl/t80/T80.vhd" "alu" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80CPU:U4\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80CPU:U4\|T80:u0\|T80_Reg:Regs\"" {  } { { "../rtl/t80/T80.vhd" "Regs" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:U5 " "Elaborating entity \"vga\" for hierarchy \"vga:U5\"" {  } { { "../rtl/zx.vhd" "U5" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:U6 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:U6\"" {  } { { "../rtl/zx.vhd" "U6" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_keyboard keyboard:U6\|io_ps2_keyboard:Ps2Keyboard " "Elaborating entity \"io_ps2_keyboard\" for hierarchy \"keyboard:U6\|io_ps2_keyboard:Ps2Keyboard\"" {  } { { "../rtl/keyboard/keyboard.vhd" "Ps2Keyboard" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/keyboard/keyboard.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com keyboard:U6\|io_ps2_keyboard:Ps2Keyboard\|io_ps2_com:myPs2Com " "Elaborating entity \"io_ps2_com\" for hierarchy \"keyboard:U6\|io_ps2_keyboard:Ps2Keyboard\|io_ps2_com:myPs2Com\"" {  } { { "../rtl/PS2/io_ps2_keyboard.vhd" "myPs2Com" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/PS2/io_ps2_keyboard.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:U7 " "Elaborating entity \"dac\" for hierarchy \"dac:U7\"" {  } { { "../rtl/zx.vhd" "U7" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:U10 " "Elaborating entity \"sdram\" for hierarchy \"sdram:U10\"" {  } { { "../rtl/zx.vhd" "U10" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:U11 " "Elaborating entity \"rom1\" for hierarchy \"rom1:U11\"" {  } { { "../rtl/zx.vhd" "U11" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:U11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:U11\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/rom1.vhd" "altsyncram_component" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:U11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:U11\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/rom1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom1.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:U11\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:U11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom/ESXMMC.hex " "Parameter \"init_file\" = \"../rom/ESXMMC.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540014055831 ""}  } { { "../rtl/ram/rom1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ram/rom1.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540014055831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hs3 " "Found entity 1: altsyncram_9hs3" {  } { { "db/altsyncram_9hs3.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altsyncram_9hs3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540014055878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014055878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hs3 rom1:U11\|altsyncram:altsyncram_component\|altsyncram_9hs3:auto_generated " "Elaborating entity \"altsyncram_9hs3\" for hierarchy \"rom1:U11\|altsyncram:altsyncram_component\|altsyncram_9hs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055878 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ESXMMC.hex 256 10 " "Width of data items in \"ESXMMC.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 ESXMMC.hex " "Data at line (1) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ESXMMC.hex " "Data at line (2) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ESXMMC.hex " "Data at line (3) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ESXMMC.hex " "Data at line (4) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ESXMMC.hex " "Data at line (5) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ESXMMC.hex " "Data at line (6) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ESXMMC.hex " "Data at line (7) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ESXMMC.hex " "Data at line (8) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ESXMMC.hex " "Data at line (9) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ESXMMC.hex " "Data at line (10) of memory initialization file \"ESXMMC.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1540014055940 ""}  } { { "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rom/ESXMMC.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1540014055940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc divmmc:U12 " "Elaborating entity \"divmmc\" for hierarchy \"divmmc:U12\"" {  } { { "../rtl/zx.vhd" "U12" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ay8910 ay8910:U13 " "Elaborating entity \"ay8910\" for hierarchy \"ay8910:U13\"" {  } { { "../rtl/zx.vhd" "U13" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014055987 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/divmmc/divmmc.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/divmmc/divmmc.vhd" 80 -1 0 } } { "../rtl/divmmc/divmmc.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/divmmc/divmmc.vhd" 48 -1 0 } } { "../rtl/t80/T80CPU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 91 -1 0 } } { "../rtl/t80/T80CPU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 89 -1 0 } } { "../rtl/t80/T80.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 113 -1 0 } } { "../rtl/t80/T80CPU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 88 -1 0 } } { "../rtl/t80/T80CPU.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80CPU.vhd" 90 -1 0 } } { "../rtl/t80/T80.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 988 -1 0 } } { "../rtl/t80/T80.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 365 -1 0 } } { "../rtl/keyboard/keyboard.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/keyboard/keyboard.vhd" 117 -1 0 } } { "../rtl/t80/T80.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/t80/T80.vhd" 109 -1 0 } } { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 112 -1 0 } } { "../rtl/ssg/ay8910.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ssg/ay8910.vhd" 219 -1 0 } } { "../rtl/ssg/ay8910.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ssg/ay8910.vhd" 242 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540014063693 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540014063693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540014069262 "|zx|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540014069262 "|zx|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540014069262 "|zx|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_NCS GND " "Pin \"DRAM_NCS\" is stuck at GND" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540014069262 "|zx|DRAM_NCS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540014069262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540014069621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540014077905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540014077905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3958 " "Implemented 3958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540014079543 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540014079543 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1540014079543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3823 " "Implemented 3823 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540014079543 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540014079543 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1540014079543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540014079543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540014079590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 07:41:19 2018 " "Processing ended: Sat Oct 20 07:41:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540014079590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540014079590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540014079590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540014079590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540014084129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540014084129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 07:41:21 2018 " "Processing started: Sat Oct 20 07:41:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540014084129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540014084129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off u16 -c u16 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off u16 -c u16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540014084129 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540014085736 ""}
{ "Info" "0" "" "Project  = u16" {  } {  } 0 0 "Project  = u16" 0 0 "Fitter" 0 0 1540014085752 ""}
{ "Info" "0" "" "Revision = u16" {  } {  } 0 0 "Revision = u16" 0 0 "Fitter" 0 0 1540014085767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540014085939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540014085939 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "u16 EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"u16\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540014086095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540014086266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540014086266 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 42 25 0 0 " "Implementing clock multiplication of 42, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1540014086812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[1\] 7 100 0 0 " "Implementing clock multiplication of 7, clock division of 100, and phase shift of 0 degrees (0 ps) for altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1540014086812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] 14 25 0 0 " "Implementing clock multiplication of 14, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1540014086812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[3\] 7 200 0 0 " "Implementing clock multiplication of 7, clock division of 200, and phase shift of 0 degrees (0 ps) for altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1540014086812 ""}  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1540014086812 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_hrb2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll_hrb2.tdf" 30 2 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1540014086812 ""}  } { { "db/altpll_hrb2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll_hrb2.tdf" 30 2 0 } } { "" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1540014086812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540014087280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540014087421 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540014088482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540014088482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540014088482 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540014088482 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540014088653 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540014088653 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540014088653 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540014088653 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540014088747 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540014088950 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The parameters of the PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 and the PLL altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 42 " "The value of the parameter \"M\" for the PLL atom altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 42" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Auto self-reset on loss-of-lock altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 " "The values of the parameter \"Auto self-reset on loss-of-lock\" do not match for the PLL atoms altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 OFF " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is OFF" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 ON " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 is ON" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 12919 " "The value of the parameter \"Min Lock Period\" for the PLL atom altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 12919" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and PLL altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 27997 " "The value of the parameter \"Max Lock Period\" for the PLL atom altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 27997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1540014090556 ""}  } { { "db/altpll_hrb2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll_hrb2.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 92 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1540014090556 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1 0 Pin_E1 " "PLL \"altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_E1\"" {  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 191 0 0 } } { "db/altpll_hrb2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll_hrb2.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1540014090634 ""}
{ "Info" "ISTA_SDC_FOUND" "u16.sdc " "Reading SDC File: 'u16.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540014091943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1540014091943 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014091959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 42 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 42 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014091959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014091959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 14 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 14 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014091959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 200 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 200 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014091959 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1540014091959 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1540014091990 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540014092005 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK_50MHZ " "  20.000    CLK_50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.904 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  11.904 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 285.714 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 285.714 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  35.714 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  35.714 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 571.428 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 571.428 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540014092005 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540014092005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node altpll0:U0\|altpll:altpll_component\|altpll_hrb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "db/altpll_hrb2.tdf" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll_hrb2.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ay8910:U13\|Freq_N~0 " "Destination node ay8910:U13\|Freq_N~0" {  } { { "../rtl/ssg/ay8910.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/ssg/ay8910.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 1831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_reset~0  " "Automatically promoted node cpu_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540014092473 ""}  } { { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540014092473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540014093363 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540014093378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540014093378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540014093378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540014093394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540014093394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540014093394 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540014093409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540014093640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1540014093644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540014093644 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 clk\[0\] DRAM_CLK~output " "PLL \"altpll1:U1\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll1_altpll.v" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/db/altpll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll/altpll1.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/pll/altpll1.vhd" 164 0 0 } } { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 199 0 0 } } { "../rtl/zx.vhd" "" { Text "E:/Altera/_YAHECHOS/u16_zx128k/src/rtl/zx.vhd" 90 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1540014093733 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540014093938 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540014094107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540014095873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540014097127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540014097268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540014102306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540014102306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540014103180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540014106906 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540014106906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540014109246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540014109246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540014109261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.34 " "Total time spent on timing analysis during the Fitter is 3.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540014109542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540014109620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540014110291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540014110291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540014111118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540014112366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Altera/_YAHECHOS/u16_zx128k/src/syn/u16.fit.smsg " "Generated suppressed messages file E:/Altera/_YAHECHOS/u16_zx128k/src/syn/u16.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540014113395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1370 " "Peak virtual memory: 1370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540014115033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 07:41:55 2018 " "Processing ended: Sat Oct 20 07:41:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540014115033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540014115033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540014115033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540014115033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540014118447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540014118447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 07:41:58 2018 " "Processing started: Sat Oct 20 07:41:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540014118447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540014118447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off u16 -c u16 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off u16 -c u16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540014118447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540014118821 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540014120534 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540014120628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540014121470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 07:42:01 2018 " "Processing ended: Sat Oct 20 07:42:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540014121470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540014121470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540014121470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540014121470 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540014122531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540014123433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540014123449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 07:42:02 2018 " "Processing started: Sat Oct 20 07:42:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540014123449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1540014123449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta u16 -c u16 " "Command: quartus_sta u16 -c u16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1540014123449 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1540014123574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1540014123870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1540014123870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014123932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014123932 ""}
{ "Info" "ISTA_SDC_FOUND" "u16.sdc " "Reading SDC File: 'u16.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1540014124447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1540014124447 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014124463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 42 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 42 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014124463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014124463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 14 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 14 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014124463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 200 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 200 -multiply_by 7 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540014124463 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014124463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014124494 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1540014124494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1540014124556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1540014124681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1540014124681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.447 " "Worst-case setup slack is -4.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.447              -4.447 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.447              -4.447 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541             -80.423 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.541             -80.423 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.859               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.859               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.250               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.250               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.204               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.204               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014124681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.454               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.455               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.455               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.455               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014124712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.465 " "Worst-case recovery slack is 6.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.465               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.465               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.498               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.498               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.559               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.559               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.642               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.642               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014124712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.397 " "Worst-case removal slack is 3.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.397               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.397               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.260               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.260               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.484               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.484               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.511               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.511               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014124728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.645 " "Worst-case minimum pulse width slack is 5.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.645               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.645               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.920               0.000 CLK_50MHZ  " "    9.920               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.551               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.551               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.687               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.687               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  142.548               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  142.548               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  285.407               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  285.407               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014124728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014124728 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1540014125071 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014125102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014125102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014125102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014125102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.189 ns " "Worst Case Available Settling Time: 32.189 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014125102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014125102 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014125102 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1540014125102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1540014125180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1540014126288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014126662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1540014126725 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1540014126725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.052 " "Worst-case setup slack is -4.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.052              -4.052 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.052              -4.052 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.375             -75.342 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.375             -75.342 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.451               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.451               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.483               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.483               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.357               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.357               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014126725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.403               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.403               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014126756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.859 " "Worst-case recovery slack is 6.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.859               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.859               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.892               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.892               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.940               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.940               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.035               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.035               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014126772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.044 " "Worst-case removal slack is 3.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.044               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.044               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.812               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.812               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.019               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.019               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.043               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.043               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014126787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.646 " "Worst-case minimum pulse width slack is 5.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.646               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.646               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.928               0.000 CLK_50MHZ  " "    9.928               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.553               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.553               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.691               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  142.549               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  142.549               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  285.409               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  285.409               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014126787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014126787 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1540014127115 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.477 ns " "Worst Case Available Settling Time: 32.477 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127146 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014127146 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1540014127162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014127427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1540014127458 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1540014127458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.766 " "Worst-case setup slack is -1.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.766              -1.766 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.766              -1.766 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895             -28.203 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.895             -28.203 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.163               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.163               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.812               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.812               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.228               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   10.228               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014127474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.187               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014127505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.357 " "Worst-case recovery slack is 9.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.357               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.357               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.391               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.391               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.402               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.402               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.451               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.451               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014127520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.461 " "Worst-case removal slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.461               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.862               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.862               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.965               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.965               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.993               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014127536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.699 " "Worst-case minimum pulse width slack is 5.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.699               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.699               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 CLK_50MHZ  " "    9.584               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.640               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.640               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.754               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.754               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  142.640               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  142.640               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  285.497               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  285.497               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540014127552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1540014127552 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1540014127957 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.207 ns " "Worst Case Available Settling Time: 34.207 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1540014127973 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1540014127973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1540014128566 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1540014128566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540014128815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 07:42:08 2018 " "Processing ended: Sat Oct 20 07:42:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540014128815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540014128815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540014128815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1540014128815 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1540014129673 ""}
