// Seed: 3027689371
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wand id_4
);
endmodule
module module_1 #(
    parameter id_5 = 32'd5
) (
    output wire id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri id_4,
    input wor _id_5,
    output wire id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wor id_9,
    input tri id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output wor id_15
);
  logic [  1 : id_5] id_17;
  logic [-1 'b0 : 1] id_18;
  ;
  wire id_19;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_3,
      id_9,
      id_15
  );
endmodule
