 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : Topmodule
Version: K-2015.06
Date   : Mon Dec 16 03:03:21 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: Sc[0] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[0] (in)                                              0.08      30.08 f
  U14/Y (AND2X2M)                                         0.38      30.47 f
  FSM/Sc[1] (Traffic_Controller)                          0.00      30.47 f
  FSM/U48/Y (OAI32X2M)                                    0.45      30.92 r
  FSM/U43/Y (NOR3BX2M)                                    0.23      31.15 f
  FSM/U93/Y (NAND3X2M)                                    0.17      31.32 r
  FSM/U92/Y (NAND4X2M)                                    0.21      31.53 f
  FSM/current_state_reg[1]/D (DFFRX1M)                    0.00      31.53 f
  data arrival time                                                 31.53

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -31.53
  --------------------------------------------------------------------------
  slack (MET)                                                       31.52


  Startpoint: Sb[0] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sb[0] (in)                                              0.08      30.08 f
  U15/Y (AND2X2M)                                         0.34      30.43 f
  FSM/Sb[1] (Traffic_Controller)                          0.00      30.43 f
  FSM/U47/Y (OAI32X2M)                                    0.48      30.91 r
  FSM/U18/Y (NOR3BX4M)                                    0.27      31.17 f
  FSM/U90/Y (NAND3XLM)                                    0.28      31.45 r
  FSM/U88/Y (NAND4X2M)                                    0.23      31.69 f
  FSM/current_state_reg[0]/D (DFFRX1M)                    0.00      31.69 f
  data arrival time                                                 31.69

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -31.69
  --------------------------------------------------------------------------
  slack (MET)                                                       31.67


  Startpoint: Sc[1] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[1] (in)                                              0.09      30.09 f
  U10/Y (CLKXOR2X2M)                                      0.41      30.50 r
  FSM/Sc[0] (Traffic_Controller)                          0.00      30.50 r
  FSM/U48/Y (OAI32X2M)                                    0.23      30.73 f
  FSM/U60/Y (AOI31X2M)                                    0.26      30.99 r
  FSM/U51/Y (AOI221XLM)                                   0.33      31.33 f
  FSM/U35/Y (OAI221X1M)                                   0.39      31.71 r
  FSM/current_state_reg[2]/D (DFFRX1M)                    0.00      31.71 r
  data arrival time                                                 31.71

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (DFFRX1M)                   0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -31.71
  --------------------------------------------------------------------------
  slack (MET)                                                       31.85


  Startpoint: Sc[1] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[0]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[1] (in)                                              0.09      30.09 f
  U10/Y (CLKXOR2X2M)                                      0.41      30.50 r
  FSM/Sc[0] (Traffic_Controller)                          0.00      30.50 r
  FSM/U48/Y (OAI32X2M)                                    0.23      30.73 f
  FSM/U60/Y (AOI31X2M)                                    0.26      30.99 r
  FSM/U51/Y (AOI221XLM)                                   0.33      31.33 f
  FSM/U35/Y (OAI221X1M)                                   0.39      31.71 r
  FSM/load_value[0] (Traffic_Controller)                  0.00      31.71 r
  internal_counter/data[0] (counter)                      0.00      31.71 r
  internal_counter/U5/Y (AO22X1M)                         0.29      32.01 r
  internal_counter/count_reg[0]/D (DFFSQX2M)              0.00      32.01 r
  data arrival time                                                 32.01

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[0]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                -32.01
  --------------------------------------------------------------------------
  slack (MET)                                                       32.02


  Startpoint: Sc[1] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[2]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[1] (in)                                              0.09      30.09 f
  U10/Y (CLKXOR2X2M)                                      0.41      30.50 r
  FSM/Sc[0] (Traffic_Controller)                          0.00      30.50 r
  FSM/U48/Y (OAI32X2M)                                    0.23      30.73 f
  FSM/U60/Y (AOI31X2M)                                    0.26      30.99 r
  FSM/U51/Y (AOI221XLM)                                   0.33      31.33 f
  FSM/U35/Y (OAI221X1M)                                   0.39      31.71 r
  FSM/U40/Y (INVX2M)                                      0.30      32.01 f
  FSM/load_value[2] (Traffic_Controller)                  0.00      32.01 f
  internal_counter/data[2] (counter)                      0.00      32.01 f
  internal_counter/U4/Y (AO22X1M)                         0.37      32.39 f
  internal_counter/count_reg[2]/D (DFFSQX2M)              0.00      32.39 f
  data arrival time                                                 32.39

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[2]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -32.39
  --------------------------------------------------------------------------
  slack (MET)                                                       32.44


  Startpoint: Sc[1] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[3]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[1] (in)                                              0.09      30.09 f
  U10/Y (CLKXOR2X2M)                                      0.41      30.50 r
  FSM/Sc[0] (Traffic_Controller)                          0.00      30.50 r
  FSM/U48/Y (OAI32X2M)                                    0.23      30.73 f
  FSM/U60/Y (AOI31X2M)                                    0.26      30.99 r
  FSM/U51/Y (AOI221XLM)                                   0.33      31.33 f
  FSM/U35/Y (OAI221X1M)                                   0.39      31.71 r
  FSM/U40/Y (INVX2M)                                      0.30      32.01 f
  FSM/load_value[3] (Traffic_Controller)                  0.00      32.01 f
  internal_counter/data[3] (counter)                      0.00      32.01 f
  internal_counter/U8/Y (AO22X1M)                         0.37      32.39 f
  internal_counter/count_reg[3]/D (DFFSQX2M)              0.00      32.39 f
  data arrival time                                                 32.39

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[3]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -32.39
  --------------------------------------------------------------------------
  slack (MET)                                                       32.44


  Startpoint: Sc[1] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[4]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[1] (in)                                              0.09      30.09 f
  U10/Y (CLKXOR2X2M)                                      0.41      30.50 r
  FSM/Sc[0] (Traffic_Controller)                          0.00      30.50 r
  FSM/U48/Y (OAI32X2M)                                    0.23      30.73 f
  FSM/U60/Y (AOI31X2M)                                    0.26      30.99 r
  FSM/U51/Y (AOI221XLM)                                   0.33      31.33 f
  FSM/U35/Y (OAI221X1M)                                   0.39      31.71 r
  FSM/U40/Y (INVX2M)                                      0.30      32.01 f
  FSM/load_value[4] (Traffic_Controller)                  0.00      32.01 f
  internal_counter/data[4] (counter)                      0.00      32.01 f
  internal_counter/U7/Y (AO22X1M)                         0.39      32.41 f
  internal_counter/count_reg[4]/D (DFFSQX2M)              0.00      32.41 f
  data arrival time                                                 32.41

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[4]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.10      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                -32.41
  --------------------------------------------------------------------------
  slack (MET)                                                       32.46


  Startpoint: Sc[1] (input port clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[1]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Sc[1] (in)                                              0.09      30.09 f
  U10/Y (CLKXOR2X2M)                                      0.41      30.50 r
  FSM/Sc[0] (Traffic_Controller)                          0.00      30.50 r
  FSM/U48/Y (OAI32X2M)                                    0.23      30.73 f
  FSM/U60/Y (AOI31X2M)                                    0.26      30.99 r
  FSM/U51/Y (AOI221XLM)                                   0.33      31.33 f
  FSM/U35/Y (OAI221X1M)                                   0.39      31.71 r
  FSM/U40/Y (INVX2M)                                      0.30      32.01 f
  FSM/U86/Y (XNOR2X4M)                                    0.42      32.43 r
  FSM/load_counter (Traffic_Controller)                   0.00      32.43 r
  internal_counter/load (counter)                         0.00      32.43 r
  internal_counter/U9/Y (AO22X1M)                         0.29      32.72 r
  internal_counter/count_reg[1]/D (DFFSQX2M)              0.00      32.72 r
  data arrival time                                                 32.72

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[1]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                -32.72
  --------------------------------------------------------------------------
  slack (MET)                                                       32.73


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Td[0] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U25/Y (OR3X2M)                                      0.34       1.08 r
  FSM/U26/Y (INVX8M)                                      0.44       1.52 f
  FSM/Td[0] (Traffic_Controller)                          0.00       1.52 f
  Td[0] (out)                                             0.00       1.52 f
  data arrival time                                                  1.52

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       31.47


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Ta[2] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.64       0.64 f
  FSM/U3/Y (OR3X2M)                                       0.57       1.21 f
  FSM/U4/Y (NAND3X12M)                                    0.62       1.83 r
  FSM/Ta[2] (Traffic_Controller)                          0.00       1.83 r
  Ta[2] (out)                                             0.00       1.83 r
  data arrival time                                                  1.83

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                       31.78


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Tb[0] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.64       0.64 f
  FSM/U3/Y (OR3X2M)                                       0.57       1.21 f
  FSM/U17/Y (CLKINVX8M)                                   0.81       2.02 r
  FSM/Tb[0] (Traffic_Controller)                          0.00       2.02 r
  Tb[0] (out)                                             0.00       2.02 r
  data arrival time                                                  2.02

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                       31.97


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Td[2] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[1]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U20/Y (NOR3X2M)                                     0.27       1.01 f
  FSM/U21/Y (INVX2M)                                      0.40       1.41 r
  FSM/U7/Y (NAND3X12M)                                    0.71       2.12 f
  FSM/Td[2] (Traffic_Controller)                          0.00       2.12 f
  Td[2] (out)                                             0.00       2.12 f
  data arrival time                                                  2.12

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                       32.07


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Td[1] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U31/Y (NOR3X2M)                                     0.26       1.00 f
  FSM/U32/Y (INVX2M)                                      0.32       1.32 r
  FSM/U30/Y (CLKINVX8M)                                   0.90       2.23 f
  FSM/Td[1] (Traffic_Controller)                          0.00       2.23 f
  Td[1] (out)                                             0.00       2.23 f
  data arrival time                                                  2.23

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                       32.18


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Tb[2] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[1]/QN (DFFRX1M)                   0.64       0.64 f
  FSM/U9/Y (NOR3X2M)                                      0.73       1.37 r
  FSM/U6/Y (NOR3BX4M)                                     0.30       1.67 f
  FSM/U5/Y (NAND3X12M)                                    0.59       2.26 r
  FSM/Tb[2] (Traffic_Controller)                          0.00       2.26 r
  Tb[2] (out)                                             0.00       2.26 r
  data arrival time                                                  2.26

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       32.21


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Tc[1] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[1]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U20/Y (NOR3X2M)                                     0.27       1.01 f
  FSM/U21/Y (INVX2M)                                      0.40       1.41 r
  FSM/U19/Y (CLKINVX8M)                                   0.93       2.34 f
  FSM/Tc[1] (Traffic_Controller)                          0.00       2.34 f
  Tc[1] (out)                                             0.00       2.34 f
  data arrival time                                                  2.34

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                       32.29


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Tc[0] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[1]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U9/Y (NOR3X2M)                                      0.29       1.03 f
  FSM/U10/Y (INVX2M)                                      0.41       1.44 r
  FSM/U8/Y (CLKINVX8M)                                    0.91       2.35 f
  FSM/Tc[0] (Traffic_Controller)                          0.00       2.35 f
  Tc[0] (out)                                             0.00       2.35 f
  data arrival time                                                  2.35

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                       32.30


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Tb[1] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U12/Y (NOR3X2M)                                     0.25       0.99 f
  FSM/U13/Y (INVX2M)                                      0.46       1.45 r
  FSM/U11/Y (CLKINVX8M)                                   0.96       2.41 f
  FSM/Tb[1] (Traffic_Controller)                          0.00       2.41 f
  Tb[1] (out)                                             0.00       2.41 f
  data arrival time                                                  2.41

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                       32.36


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Tc[2] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U31/Y (NOR3X2M)                                     0.26       1.00 f
  FSM/U32/Y (INVX2M)                                      0.32       1.32 r
  FSM/U16/Y (NAND3BX2M)                                   0.22       1.54 f
  FSM/U14/Y (CLKBUFX8M)                                   0.90       2.44 f
  FSM/Tc[2] (Traffic_Controller)                          0.00       2.44 f
  Tc[2] (out)                                             0.00       2.44 f
  data arrival time                                                  2.44

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       32.39


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Ta[0] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[1]/Q (DFFRX1M)                    1.00       1.00 r
  FSM/U28/Y (NOR3X2M)                                     0.27       1.27 f
  FSM/U29/Y (INVX2M)                                      0.41       1.68 r
  FSM/U27/Y (CLKINVX8M)                                   0.91       2.58 f
  FSM/Ta[0] (Traffic_Controller)                          0.00       2.58 f
  Ta[0] (out)                                             0.00       2.58 f
  data arrival time                                                  2.58

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                       32.53


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: Ta[1] (output port clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[2]/QN (DFFRX1M)                   0.95       0.95 r
  FSM/U24/Y (NOR3X2M)                                     0.30       1.25 f
  FSM/U23/Y (INVX2M)                                      0.53       1.78 r
  FSM/U22/Y (CLKINVX8M)                                   0.98       2.75 f
  FSM/Ta[1] (Traffic_Controller)                          0.00       2.75 f
  Ta[1] (out)                                             0.00       2.75 f
  data arrival time                                                  2.75

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                                 -30.00     -29.95
  data required time                                               -29.95
  --------------------------------------------------------------------------
  data required time                                               -29.95
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                       32.70


  Startpoint: internal_counter/count_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[0]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  internal_counter/count_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  internal_counter/count_reg[0]/Q (DFFSQX2M)              0.63       0.63 f
  internal_counter/U6/Y (INVX2M)                          0.16       0.78 r
  internal_counter/U5/Y (AO22X1M)                         0.26       1.04 r
  internal_counter/count_reg[0]/D (DFFSQX2M)              0.00       1.04 r
  data arrival time                                                  1.04

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[0]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: internal_counter/count_reg[4]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[4]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  internal_counter/count_reg[4]/CK (DFFSQX2M)             0.00       0.00 r
  internal_counter/count_reg[4]/Q (DFFSQX2M)              0.56       0.56 r
  internal_counter/U17/Y (CLKXOR2X2M)                     0.25       0.81 r
  internal_counter/U7/Y (AO22X1M)                         0.26       1.06 r
  internal_counter/count_reg[4]/D (DFFSQX2M)              0.00       1.06 r
  data arrival time                                                  1.06

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[4]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: internal_counter/count_reg[3]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[3]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  internal_counter/count_reg[3]/CK (DFFSQX2M)             0.00       0.00 r
  internal_counter/count_reg[3]/Q (DFFSQX2M)              0.59       0.59 f
  internal_counter/U15/Y (XNOR2X1M)                       0.28       0.87 r
  internal_counter/U8/Y (AO22X1M)                         0.31       1.18 r
  internal_counter/count_reg[3]/D (DFFSQX2M)              0.00       1.18 r
  data arrival time                                                  1.18

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[3]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: internal_counter/count_reg[1]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[1]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  internal_counter/count_reg[1]/CK (DFFSQX2M)             0.00       0.00 r
  internal_counter/count_reg[1]/Q (DFFSQX2M)              0.59       0.59 r
  internal_counter/U12/Y (AO21XLM)                        0.35       0.94 r
  internal_counter/U9/Y (AO22X1M)                         0.30       1.25 r
  internal_counter/count_reg[1]/D (DFFSQX2M)              0.00       1.25 r
  data arrival time                                                  1.25

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[1]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: internal_counter/count_reg[2]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: internal_counter/count_reg[2]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  internal_counter/count_reg[2]/CK (DFFSQX2M)             0.00       0.00 r
  internal_counter/count_reg[2]/Q (DFFSQX2M)              0.55       0.55 r
  internal_counter/U10/Y (INVX2M)                         0.15       0.71 f
  internal_counter/U14/Y (OAI21X1M)                       0.32       1.03 r
  internal_counter/U4/Y (AO22X1M)                         0.28       1.31 r
  internal_counter/count_reg[2]/D (DFFSQX2M)              0.00       1.31 r
  data arrival time                                                  1.31

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  internal_counter/count_reg[2]/CK (DFFSQX2M)             0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[2]/QN (DFFRX1M)                   0.78       0.78 f
  FSM/U94/Y (AOI21X2M)                                    0.39       1.16 r
  FSM/U92/Y (NAND4X2M)                                    0.22       1.39 f
  FSM/current_state_reg[1]/D (DFFRX1M)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[1]/CK (DFFRX1M)                   0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[2]/QN (DFFRX1M)                   0.78       0.78 f
  FSM/U91/Y (AOI22X1M)                                    0.43       1.21 r
  FSM/U88/Y (NAND4X2M)                                    0.24       1.45 f
  FSM/current_state_reg[0]/D (DFFRX1M)                    0.00       1.45 f
  data arrival time                                                  1.45

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TRAFFIC_CONTROLLER_CLK)
  Path Group: TRAFFIC_CONTROLLER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Topmodule          tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX1M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX1M)                   0.74       0.74 r
  FSM/U3/Y (OR3X2M)                                       0.64       1.38 r
  FSM/U35/Y (OAI221X1M)                                   0.60       1.98 f
  FSM/current_state_reg[2]/D (DFFRX1M)                    0.00       1.98 f
  data arrival time                                                  1.98

  clock TRAFFIC_CONTROLLER_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (DFFRX1M)                   0.00       0.05 r
  library hold time                                      -0.09      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


1
