{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669728961284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669728961285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:36:01 2022 " "Processing started: Tue Nov 29 20:36:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669728961285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669728961285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lnx -c lnx " "Command: quartus_map --read_settings_files=on --write_settings_files=off lnx -c lnx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669728961285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669728961558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnx.v 1 1 " "Found 1 design units, including 1 entities, in source file lnx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lnx " "Found entity 1: lnx" {  } { { "lnx.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/lnx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b CAS.v(2) " "Verilog HDL Declaration information at CAS.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "CAS.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669728961596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas.v 1 1 " "Found 1 design units, including 1 entities, in source file cas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS " "Found entity 1: CAS" {  } { { "CAS.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cas8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS8bit " "Found entity 1: CAS8bit" {  } { { "CAS8bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas80bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cas80bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS80bit " "Found entity 1: CAS80bit" {  } { { "CAS80bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS80bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getwait.v 1 1 " "Found 1 design units, including 1 entities, in source file getwait.v" { { "Info" "ISGN_ENTITY_NAME" "1 GetWait " "Found entity 1: GetWait" {  } { { "GetWait.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/GetWait.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_rs1.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_rs1.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_RS1 " "Found entity 1: REG_RS1" {  } { { "REG_RS1.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG_RS1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG8bit " "Found entity 1: REG8bit" {  } { { "REG8bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regat.v 1 1 " "Found 1 design units, including 1 entities, in source file regat.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegAT " "Found entity 1: RegAT" {  } { { "RegAT.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/RegAT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regp.v 1 1 " "Found 1 design units, including 1 entities, in source file regp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegP " "Found entity 1: RegP" {  } { { "RegP.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/RegP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regqb.v 1 1 " "Found 1 design units, including 1 entities, in source file regqb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegQB " "Found entity 1: RegQB" {  } { { "RegQB.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/RegQB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.v 1 1 " "Found 1 design units, including 1 entities, in source file regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegS " "Found entity 1: RegS" {  } { { "RegS.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/RegS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.v 1 1 " "Found 1 design units, including 1 entities, in source file regx.v" { { "Info" "ISGN_ENTITY_NAME" "1 regX " "Found entity 1: regX" {  } { { "regX.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/regX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961612 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MUL.v(28) " "Verilog HDL Module Instantiation warning at MUL.v(28): ignored dangling comma in List of Port Connections" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961613 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(11) " "Verilog HDL Module Instantiation warning at DIV.v(11): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961614 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(12) " "Verilog HDL Module Instantiation warning at DIV.v(12): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961614 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(13) " "Verilog HDL Module Instantiation warning at DIV.v(13): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961614 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(14) " "Verilog HDL Module Instantiation warning at DIV.v(14): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961614 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(15) " "Verilog HDL Module Instantiation warning at DIV.v(15): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961615 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(16) " "Verilog HDL Module Instantiation warning at DIV.v(16): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961615 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(17) " "Verilog HDL Module Instantiation warning at DIV.v(17): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961615 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(18) " "Verilog HDL Module Instantiation warning at DIV.v(18): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961615 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DIV.v(19) " "Verilog HDL Module Instantiation warning at DIV.v(19): ignored dangling comma in List of Port Connections" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "androw.v 1 1 " "Found 1 design units, including 1 entities, in source file androw.v" { { "Info" "ISGN_ENTITY_NAME" "1 AndRow " "Found entity 1: AndRow" {  } { { "AndRow.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/AndRow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cas7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS7bit " "Found entity 1: CAS7bit" {  } { { "CAS7bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS7bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tristate " "Found entity 1: Tristate" {  } { { "Tristate.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/Tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961620 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath.v(51) " "Verilog HDL Module Instantiation warning at Datapath.v(51): ignored dangling comma in List of Port Connections" {  } { { "Datapath.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/Datapath.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1669728961621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961621 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1669728961622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/ADD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/SUB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG16bit " "Found entity 1: REG16bit" {  } { { "REG16bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cas16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS16bit " "Found entity 1: CAS16bit" {  } { { "CAS16bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.v 1 1 " "Found 1 design units, including 1 entities, in source file or16.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR16 " "Found entity 1: OR16" {  } { { "OR16.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/OR16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG32bit " "Found entity 1: REG32bit" {  } { { "REG32bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cas32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS32bit " "Found entity 1: CAS32bit" {  } { { "CAS32bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cas17bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cas17bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAS17bit " "Found entity 1: CAS17bit" {  } { { "CAS17bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS17bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669728961634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669728961634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_regsl2 MUL.v(18) " "Verilog HDL Implicit Net warning at MUL.v(18): created implicit net for \"B_regsl2\"" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669728961634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_regSL2 MUL.v(30) " "Verilog HDL Implicit Net warning at MUL.v(30): created implicit net for \"B_regSL2\"" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669728961634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUL " "Elaborating entity \"MUL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669728961659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_regsl2 MUL.v(18) " "Verilog HDL or VHDL warning at MUL.v(18): object \"B_regsl2\" assigned a value but never read" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669728961659 "|MUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 MUL.v(18) " "Verilog HDL assignment warning at MUL.v(18): truncated value with size 16 to match size of target (1)" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669728961660 "|MUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16bit REG16bit:regB " "Elaborating entity \"REG16bit\" for hierarchy \"REG16bit:regB\"" {  } { { "MUL.v" "regB" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8bit REG16bit:regB\|REG8bit:REG0 " "Elaborating entity \"REG8bit\" for hierarchy \"REG16bit:regB\|REG8bit:REG0\"" {  } { { "REG16bit.v" "REG0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG16bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG16bit:regB\|REG8bit:REG0\|REG:reg7 " "Elaborating entity \"REG\" for hierarchy \"REG16bit:regB\|REG8bit:REG0\|REG:reg7\"" {  } { { "REG8bit.v" "reg7" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG8bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER REG16bit:regB\|REG8bit:REG0\|REG:reg7\|REGISTER:reg0 " "Elaborating entity \"REGISTER\" for hierarchy \"REG16bit:regB\|REG8bit:REG0\|REG:reg7\|REGISTER:reg0\"" {  } { { "REG.v" "reg0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/REG.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32bit REG32bit:regA " "Elaborating entity \"REG32bit\" for hierarchy \"REG32bit:regA\"" {  } { { "MUL.v" "regA" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndRow AndRow:Row0 " "Elaborating entity \"AndRow\" for hierarchy \"AndRow:Row0\"" {  } { { "MUL.v" "Row0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAS32bit CAS32bit:CAS80 " "Elaborating entity \"CAS32bit\" for hierarchy \"CAS32bit:CAS80\"" {  } { { "MUL.v" "CAS80" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961825 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout CAS32bit.v(5) " "Output port \"cout\" at CAS32bit.v(5) has no driver" {  } { { "CAS32bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS32bit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669728961825 "|MUL|CAS32bit:CAS80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAS16bit CAS32bit:CAS80\|CAS16bit:CAS0 " "Elaborating entity \"CAS16bit\" for hierarchy \"CAS32bit:CAS80\|CAS16bit:CAS0\"" {  } { { "CAS32bit.v" "CAS0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS32bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961826 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout CAS16bit.v(5) " "Output port \"cout\" at CAS16bit.v(5) has no driver" {  } { { "CAS16bit.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS16bit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669728961827 "|Datapath|DIV:DIVIDER|CAS16bit:CAS0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAS8bit CAS32bit:CAS80\|CAS16bit:CAS0\|CAS8bit:CAS0 " "Elaborating entity \"CAS8bit\" for hierarchy \"CAS32bit:CAS80\|CAS16bit:CAS0\|CAS8bit:CAS0\"" {  } { { "CAS16bit.v" "CAS0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS16bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAS CAS32bit:CAS80\|CAS16bit:CAS0\|CAS8bit:CAS0\|CAS:CAS0 " "Elaborating entity \"CAS\" for hierarchy \"CAS32bit:CAS80\|CAS16bit:CAS0\|CAS8bit:CAS0\|CAS:CAS0\"" {  } { { "CAS8bit.v" "CAS0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS8bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA CAS32bit:CAS80\|CAS16bit:CAS0\|CAS8bit:CAS0\|CAS:CAS0\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"CAS32bit:CAS80\|CAS16bit:CAS0\|CAS8bit:CAS0\|CAS:CAS0\|FA:FA0\"" {  } { { "CAS.v" "FA0" { Text "D:/CE213-TKHTSHDL/LT/Lnx/CAS.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16 OR16:getReady " "Elaborating entity \"OR16\" for hierarchy \"OR16:getReady\"" {  } { { "MUL.v" "getReady" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669728961886 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1669728962203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ready GND " "Pin \"Ready\" is stuck at GND" {  } { { "MUL.v" "" { Text "D:/CE213-TKHTSHDL/LT/Lnx/MUL.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669728962255 "|MUL|Ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669728962255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CE213-TKHTSHDL/LT/Lnx/output_files/lnx.map.smsg " "Generated suppressed messages file D:/CE213-TKHTSHDL/LT/Lnx/output_files/lnx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669728962501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669728962592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669728962592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669728962629 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669728962629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669728962629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669728962629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669728962647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:36:02 2022 " "Processing ended: Tue Nov 29 20:36:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669728962647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669728962647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669728962647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669728962647 ""}
