###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       113291   # Number of WRITE/WRITEP commands
num_reads_done                 =       520465   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       403227   # Number of read row buffer hits
num_read_cmds                  =       520463   # Number of READ/READP commands
num_writes_done                =       113299   # Number of read requests issued
num_write_row_hits             =        92216   # Number of write row buffer hits
num_act_cmds                   =       138847   # Number of ACT commands
num_pre_cmds                   =       138816   # Number of PRE commands
num_ondemand_pres              =       115643   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9388572   # Cyles of rank active rank.0
rank_active_cycles.1           =      9049835   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       611428   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       950165   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       595202   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5220   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2067   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3391   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1255   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          370   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          478   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          683   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          953   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          776   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23370   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          235   # Write cmd latency (cycles)
write_latency[40-59]           =          413   # Write cmd latency (cycles)
write_latency[60-79]           =          645   # Write cmd latency (cycles)
write_latency[80-99]           =         1226   # Write cmd latency (cycles)
write_latency[100-119]         =         2101   # Write cmd latency (cycles)
write_latency[120-139]         =         3747   # Write cmd latency (cycles)
write_latency[140-159]         =         5487   # Write cmd latency (cycles)
write_latency[160-179]         =         6284   # Write cmd latency (cycles)
write_latency[180-199]         =         6407   # Write cmd latency (cycles)
write_latency[200-]            =        86737   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       213672   # Read request latency (cycles)
read_latency[40-59]            =        69737   # Read request latency (cycles)
read_latency[60-79]            =        78988   # Read request latency (cycles)
read_latency[80-99]            =        31732   # Read request latency (cycles)
read_latency[100-119]          =        22666   # Read request latency (cycles)
read_latency[120-139]          =        18127   # Read request latency (cycles)
read_latency[140-159]          =        10007   # Read request latency (cycles)
read_latency[160-179]          =         7484   # Read request latency (cycles)
read_latency[180-199]          =         5782   # Read request latency (cycles)
read_latency[200-]             =        62267   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.65549e+08   # Write energy
read_energy                    =  2.09851e+09   # Read energy
act_energy                     =  3.79885e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.93485e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.56079e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85847e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6471e+09   # Active standby energy rank.1
average_read_latency           =        108.3   # Average read request latency (cycles)
average_interarrival           =      15.7786   # Average request interarrival latency (cycles)
total_energy                   =  1.60037e+10   # Total energy (pJ)
average_power                  =      1600.37   # Average power (mW)
average_bandwidth              =      5.40812   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       118367   # Number of WRITE/WRITEP commands
num_reads_done                 =       529675   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       391469   # Number of read row buffer hits
num_read_cmds                  =       529676   # Number of READ/READP commands
num_writes_done                =       118376   # Number of read requests issued
num_write_row_hits             =        89538   # Number of write row buffer hits
num_act_cmds                   =       167626   # Number of ACT commands
num_pre_cmds                   =       167596   # Number of PRE commands
num_ondemand_pres              =       145560   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9208053   # Cyles of rank active rank.0
rank_active_cycles.1           =      9149784   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       791947   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       850216   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       609637   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5107   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2078   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3532   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1092   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          366   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          508   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          676   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          956   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          812   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23293   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          185   # Write cmd latency (cycles)
write_latency[40-59]           =          310   # Write cmd latency (cycles)
write_latency[60-79]           =          500   # Write cmd latency (cycles)
write_latency[80-99]           =         1062   # Write cmd latency (cycles)
write_latency[100-119]         =         1768   # Write cmd latency (cycles)
write_latency[120-139]         =         3347   # Write cmd latency (cycles)
write_latency[140-159]         =         4937   # Write cmd latency (cycles)
write_latency[160-179]         =         5768   # Write cmd latency (cycles)
write_latency[180-199]         =         6284   # Write cmd latency (cycles)
write_latency[200-]            =        94199   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       210453   # Read request latency (cycles)
read_latency[40-59]            =        66826   # Read request latency (cycles)
read_latency[60-79]            =        87673   # Read request latency (cycles)
read_latency[80-99]            =        33927   # Read request latency (cycles)
read_latency[100-119]          =        26107   # Read request latency (cycles)
read_latency[120-139]          =        20303   # Read request latency (cycles)
read_latency[140-159]          =        11240   # Read request latency (cycles)
read_latency[160-179]          =         8528   # Read request latency (cycles)
read_latency[180-199]          =         6433   # Read request latency (cycles)
read_latency[200-]             =        58184   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.90888e+08   # Write energy
read_energy                    =  2.13565e+09   # Read energy
act_energy                     =  4.58625e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.80135e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.08104e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74583e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70947e+09   # Active standby energy rank.1
average_read_latency           =      101.372   # Average read request latency (cycles)
average_interarrival           =      15.4306   # Average request interarrival latency (cycles)
total_energy                   =  1.61333e+10   # Total energy (pJ)
average_power                  =      1613.33   # Average power (mW)
average_bandwidth              =      5.53004   # Average bandwidth
