library IEEE; 
use IEEE.STD_LOGIC_1164.all; 
use ieee.std_logic_unsigned.all ;
use ieee.std_logic_arith.all ;

entity mips_tb is 
end entity;

architecture test of mips_tb is 

	component mips 
	port (
		clk, reset				: in  STD_LOGIC;
		writedata, dataadr	: out STD_LOGIC_VECTOR(31 downto 0);
		memwrite					: out	STD_LOGIC;
		clk_out					: out STD_LOGIC
	);


end architecture;