Warning (10268): Verilog HDL information at alu.v(23): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/Projects/EV22G5/modules/alu.v Line: 23
Warning (10268): Verilog HDL information at MIR.v(89): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 89
Warning (10268): Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 19
