// Seed: 3404672828
module module_0 (
    input wor id_0,
    input supply0 id_1
    , id_7,
    input tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output supply0 id_5
);
  id_8(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(id_3)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  logic id_1,
    input  tri1  id_2,
    output tri0  id_3,
    output logic id_4,
    input  uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    output wire  id_8,
    output uwire id_9
);
  logic id_11 = id_1;
  wire  id_12;
  always @(posedge 1'b0 or posedge 1 - 1) begin
    #1 id_4 <= id_1;
  end
  module_0(
      id_5, id_0, id_2, id_5, id_9, id_9
  );
  wire id_13;
endmodule
