// Seed: 2621069674
module module_0 (
    output wand id_0,
    input uwire id_1,
    input wand id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7
);
  assign {1, id_1, 1, 1} = ~1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    output wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    output tri0 id_10,
    inout tri id_11,
    input tri id_12,
    output uwire id_13,
    output uwire id_14,
    output wire id_15,
    input supply1 id_16,
    output supply1 id_17,
    input supply0 id_18
);
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_2,
      id_8,
      id_3,
      id_18,
      id_6,
      id_7
  );
  assign modCall_1.id_0 = 0;
  wire id_22;
endmodule
