;redcode
;assert 1
	SPL -9, @-12
	ADD 312, @410
	MOV -27, <-10
	SPL @30, 220
	MOV -27, <-10
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-722
	MOV -9, <-20
	DJN -1, @-20
	SPL -9, @-12
	SPL -9, @-12
	SUB 20, @1
	SUB 20, @1
	SUB 20, @1
	SUB @0, @0
	SLT 321, 50
	SLT 321, 50
	SLT 321, 50
	SUB 0, 0
	SLT 321, 50
	SUB #1, <-1
	SLT 20, @1
	SUB 21, 2
	SUB @0, @0
	SLT <40, <81
	SUB #3, <-1
	SLT 321, 50
	SUB 0, 0
	SUB @121, 103
	SLT 290, 90
	SLT 321, 50
	SLT 321, 50
	SUB @0, 19
	ADD 1, <0
	SUB #32, @105
	SUB 0, 0
	SUB #1, <-1
	JMP -12, <10
	SUB 0, 0
	ADD 210, 30
	ADD 1, <0
	SUB 210, 20
	SUB 210, 20
	SPL @30, 220
	DJN -1, @-20
	ADD 312, @410
	MOV -27, <-10
	ADD 312, @410
	MOV -27, <-10
	SPL @30, 220
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ -207, @-130
	SUB 12, @-10
	SUB 12, @-10
	SUB #0, @890
	CMP @121, 179
	CMP -4, <-20
	SLT 0, -2
	ADD -1, <-20
	CMP #58, @790
	SPL 0, 10
	SUB #-18, <10
	SUB #-18, <10
	SUB 0, 332
	JMZ 100, 8
	JMP 1, @1
	SPL @-1, @-20
	CMP 12, @10
	JMN 0, -2
	SUB @124, 106
	SUB #10, 10
	SUB @124, 106
	SUB @124, 106
	SUB #0, @890
	SUB 12, @510
	SUB @121, 106
	SUB #10, 10
	ADD 12, @-10
	ADD 12, @-10
	ADD 12, @-10
	ADD <-50, -209
	CMP #172, @200
	SUB 12, @510
	SUB #0, @890
	CMP #0, @890
	MOV -4, <-20
	DJN @270, @1
	SPL <100, 100
	CMP 12, @10
	CMP #172, @200
	MOV -1, <-20
	SUB #10, 10
	ADD 240, 60
	MOV -4, <-20
	SPL 0, <332
	DJN @270, @1
	MOV -1, <-20
	MOV -4, <-20
