{
    "run_config": {
        "target": "qemu",
        "xlspike": {
            "timeout": 480
        },
        "qemu": {
            "timeout": 240
        }
    },
    "parallel": "-j",
    "copy_objects": false,
    "build_target": "clean all",
    "build_config": {
        "SOC": "evalsoc",
        "DOWNLOAD": "ilm"
    },
    "checks": {
        "PASS": ["passed", "Passed"],
        "FAIL": ["MEPC", "failed", "Failed", "FAILURE", "ERROR", "test error apprears"]
    },
    "appdirs": [
        "DSP/Examples/RISCV",
        "DSP/Test",
        "DSP/Benchmark"
    ],
    "build_configs": {
        "rv64imac": { "CORE": "nx900", "ARCH_EXT": "" },
        "rv64imacb": { "CORE": "nx900", "ARCH_EXT": "_zba_zbb_zbc_zbs" },
        "rv64imacp": { "CORE": "nx900", "ARCH_EXT": "_xxldsp" },
        "rv64imacbp": { "CORE": "nx900", "ARCH_EXT": "_zba_zbb_zbc_zbs_xxldsp" },
        "rv64imafc": { "CORE": "nx900f", "ARCH_EXT": "" },
        "rv64imafcb": { "CORE": "nx900f", "ARCH_EXT": "_zba_zbb_zbc_zbs" },
        "rv64imafcp": { "CORE": "nx900f", "ARCH_EXT": "_xxldsp" },
        "rv64imafcv": { "CORE": "nx900f", "ARCH_EXT": "_zve64f" },
        "rv64imafcbp": { "CORE": "nx900f", "ARCH_EXT": "_zba_zbb_zbc_zbs_xxldsp" },
        "rv64imafcbv": { "CORE": "nx900f", "ARCH_EXT": "_zve64f_zba_zbb_zbc_zbs" },
        "rv64imafcpv": { "CORE": "nx900f", "ARCH_EXT": "_zve64f_xxldsp" },
        "rv64imafcbpv": { "CORE": "nx900f", "ARCH_EXT": "_zve64f_zba_zbb_zbc_zbs_xxldsp" },
        "rv64imafdc": { "CORE": "nx900fd", "ARCH_EXT": "" },
        "rv64imafdcb": { "CORE": "nx900fd", "ARCH_EXT": "_zba_zbb_zbc_zbs" },
        "rv64imafdcp": { "CORE": "nx900fd", "ARCH_EXT": "_xxldsp" },
        "rv64imafdcv": { "CORE": "nx900fd", "ARCH_EXT": "v" },
        "rv64imafdcbp": { "CORE": "nx900fd", "ARCH_EXT": "_zba_zbb_zbc_zbs_xxldsp" },
        "rv64imafdcbv": { "CORE": "nx900fd", "ARCH_EXT": "v_zba_zbb_zbc_zbs" },
        "rv64imafdcpv": { "CORE": "nx900fd", "ARCH_EXT": "v_xxldsp" },
        "rv64imafdcbpv": { "CORE": "nx900fd", "ARCH_EXT": "v_zba_zbb_zbc_zbs_xxldsp" }
    }
}
