<profile>

<section name = "Vivado HLS Report for 'DCT'" level="0">
<item name = "Date">Thu Oct 22 14:03:38 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">dct</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.58, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9509, 15653, 9510, 15654, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_DCT_MAT_Multiply_fu_35">DCT_MAT_Multiply, 4753, 7825, 4753, 7825, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 3</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">1, 4, 663, 1586</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 8, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_DCT_MAT_Multiply_fu_35">DCT_MAT_Multiply, 1, 4, 663, 1586</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_U">DCT_MAT_Multiply_B_cached, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="T_U">DCT_T, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="Tinv_U">DCT_Tinv, 1, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cond_fu_49_p2">icmp, 0, 0, 3, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="T_address0">6, 3, 6, 18</column>
<column name="T_ce0">1, 3, 1, 3</column>
<column name="Tinv_address0">6, 3, 6, 18</column>
<column name="Tinv_ce0">1, 3, 1, 3</column>
<column name="X_ce0">1, 2, 1, 2</column>
<column name="Y_ce0">1, 2, 1, 2</column>
<column name="Y_we0">1, 2, 1, 2</column>
<column name="ap_NS_fsm">1, 7, 1, 7</column>
<column name="grp_DCT_MAT_Multiply_fu_35_A_q0">32, 4, 32, 128</column>
<column name="grp_DCT_MAT_Multiply_fu_35_B_q0">32, 4, 32, 128</column>
<column name="temp_address0">6, 3, 6, 18</column>
<column name="temp_ce0">1, 3, 1, 3</column>
<column name="temp_we0">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="cond_reg_55">1, 0, 1, 0</column>
<column name="grp_DCT_MAT_Multiply_fu_35_ap_start_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DCT, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DCT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DCT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DCT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DCT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DCT, return value</column>
<column name="X_address0">out, 6, ap_memory, X, array</column>
<column name="X_ce0">out, 1, ap_memory, X, array</column>
<column name="X_q0">in, 32, ap_memory, X, array</column>
<column name="function_r">in, 8, ap_none, function_r, scalar</column>
<column name="Y_address0">out, 6, ap_memory, Y, array</column>
<column name="Y_ce0">out, 1, ap_memory, Y, array</column>
<column name="Y_we0">out, 1, ap_memory, Y, array</column>
<column name="Y_d0">out, 32, ap_memory, Y, array</column>
</table>
</item>
</section>
</profile>
