Analyzing...
Elaborating...
  Top-level modules:
    $unit
    riscv_alu_basic
    tb_top
=W:[DuplicateCaseItem]:
    The following case items appear more than once in             
    a case statement.  Since the first action takes precedence    
    any duplicates are effectively ignored.                       

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_tracer.sv:630:11    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_tracer.sv:629:11    

=W:[IndexOOB]:
    Array index expression is out of bounds:    

                                                                                              Declared bounds    Expression index    

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_pmp.sv:204:38    [15:0]             -1                  

=W:[PortWidthMismatch]:
    The packed-array signals of the following differ in width:    

                                                                                            module:port                       formal    actual    

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/core/mm_ram.sv:586:27    riscv_random_stall:addr_core_i    32        22        

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/core/mm_ram.sv:587:27    riscv_random_stall:addr_mem_o     32        22        

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/core/mm_ram.sv:622:27    riscv_random_stall:addr_core_i    32        22        

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/core/mm_ram.sv:623:27    riscv_random_stall:addr_mem_o     32        22        

  Found 34 unique specialization(s) of 33 design element(s).
=W:[LatchInferred]:
    The following variables in always_comb blocks are not written    
    along all paths through the block.  Latches will be inferred:    

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_cs_registers.sv:1148:3    PCCR_inc              
                                                                                                       PCCR_n                

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_if_stage.sv:130:3         trap_base_addr        

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_register_file.sv:119:3    we_b_dec              

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_register_file.sv:109:3    we_a_dec              

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_pmp.sv:575:4              data_match_region     

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_pmp.sv:704:4              instr_match_region    

=W:[LatchNotInferred]:
    The following variables in always_latch blocks are written           
    along all paths through the block.  Latches will not be inferred:    

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/tb_riscv/riscv_random_stall.sv:100:2    rvalid_per_q    

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/tb_riscv/riscv_random_stall.sv:92:2     req_per_q       

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/tb_riscv/riscv_random_stall.sv:109:1    grant_per_q     

=W:[AlwaysFFNba]:
    The following variables in always_ff blocks are not written    
    using non-blocking assignments:                                

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_hwloop_regs.sv:106:3    i         

    /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_tracer.sv:728:3         cycles    

Optimizing...
Building models...
Simulation time precision is 1ps.
Linking dsim.out.so...
  DSim version: 20191112.4.0.inprog (b:DEV #c:28 h:a3750fff2)
