<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: indexed select bit simulation test
rc: 0 (means success: 1)
tags: 11.5.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../tests/chapter-11/11.5.1--idx_select-sim.sv.html" target="file-frame">tests/chapter-11/11.5.1--idx_select-sim.sv</a>
defines: 
time_elapsed: 0.038s
ram usage: 9956 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/tests/chapter-11 <a href="../../../tests/chapter-11/11.5.1--idx_select-sim.sv.html" target="file-frame">tests/chapter-11/11.5.1--idx_select-sim.sv</a>
module top;
	wire [15:0] a = 16&#39;h1000;
	reg b;
	reg c;
	initial begin
		b = a[12];
		c = a[5];
		$display(&#34;:assert: (1 == %d)&#34;, b);
		$display(&#34;:assert: (0 == %d)&#34;, c);
	end
endmodule

</pre>
</body>