{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591273679737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273679738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:27:59 2020 " "Processing started: Fri Jun 05 00:27:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273679738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591273679738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591273679738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_85c_slow.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_85c_slow.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_0c_slow.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_0c_slow.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_min_1200mv_0c_fast.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_min_1200mv_0c_fast.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680272 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_85c_vhd_slow.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_0c_vhd_slow.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_min_1200mv_0c_vhd_fast.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_vhd.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_vhd.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273680615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273680683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:28:00 2020 " "Processing ended: Fri Jun 05 00:28:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273680683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273680683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273680683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591273680683 ""}
