INFO-FLOW: Workspace /home/tukl/Amur/IndividualSyn/S2/solution1 opened at Wed Apr 26 22:17:07 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z045ffg900-2 
Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.12 sec.
Execute   set_part xc7z045ffg900-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z045 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'S2/Compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling S2/Compute.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted S2/Compute.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "S2/Compute.cpp"   --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E S2/Compute.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp
Command       clang done; 0.89 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp"  -o "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from S2/Compute.cpp:1:
In file included from S2/Compute.cpp:1:
In file included from S2/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S2/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S2/Compute.cpp:90:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 65536>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 65536>(cnv_30PRL, cnv_31, 1);
  ^
In file included from S2/Compute.cpp:1:
In file included from S2/Compute.cpp:1:
In file included from S2/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S2/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S2/Compute.cpp:90:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 65536>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 65536>(cnv_30PRL, cnv_31, 1);
  ^
In file included from S2/Compute.cpp:1:
In file included from S2/Compute.cpp:2:
S2/conv1d.h:1835:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S2/Compute.cpp:102:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<2048, 16, 128, 1, 128>' requested here
  StreamingMaxPool_Precision_1d<2048, 16, 128, 1, 128>(cnv_39, cnv_40);
  ^
3 warnings generated.\n
Command       clang done; 6.04 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 -directive=/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 11.63 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 -directive=/home/tukl/Amur/IndividualSyn/S2/solution1/solution1.json 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tukl/Amur/IndividualSyn/S2/solution1/solution1.json -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 11.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.diag.yml /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.out.log 2> /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.err.log 
Command       ap_eval done; 7.62 sec.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S2/Compute.cpp:25:11
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 25.89 sec.
INFO-FLOW: tidy-3.1 time 45 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.1.cpp std=c++11 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 16.56 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.1.cpp"   --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.2.cpp" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.1.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.2.cpp
Command       clang done; 0.88 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.2.cpp"  --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.bc" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.pragma.2.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.bc
Command       clang done; 6.59 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Compute.g.bc -hls-opt -except-internalize computeS2 -L/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.2 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 6995 ; free virtual = 65608
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 6995 ; free virtual = 65608
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.pp.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.69 sec.
Execute         llvm-ld /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.04 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top computeS2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.0.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:1131) in function 'void Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S2/conv1d.h:1784) in function 'void StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S2/conv1d.h:1801) in function 'void StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S2/conv1d.h:1820) in function 'void StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S2/conv1d.h:1131) in function 'void Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<=' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:729).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<51, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<28, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:781).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
Command         transform done; 48.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 2941.609 ; gain = 2592.012 ; free physical = 4544 ; free virtual = 63211
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.1.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S2/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (S2/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<64u, 256u, 16u, 128u>' (S2/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<64u, 256u, 16u, 128u>' (S2/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<64u, 256u, 16u, 128u>' (S2/grouperPE.hpp:191) automatically.
Command         transform done; 8.93 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2941.609 ; gain = 2592.012 ; free physical = 4516 ; free virtual = 63201
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.g.1.bc to /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.1.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:497:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S2/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S2/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:726) in function 'log_apfixed_reduce::log<35, 9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S2/grouperPE.hpp:154) in function 'grouperPE<64u, 256u, 16u, 128u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (S2/grouperPE.hpp:154) in function 'grouperPE<64u, 256u, 16u, 128u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S2/grouperPE.hpp:162) in function 'grouperPE<64u, 256u, 16u, 128u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (S2/grouperPE.hpp:162) in function 'grouperPE<64u, 256u, 16u, 128u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (S2/grouperPE.hpp:201) in function 'grouperPE<64u, 256u, 16u, 128u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (S2/grouperPE.hpp:201) in function 'grouperPE<64u, 256u, 16u, 128u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1147) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1153) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1257) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1263) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1266) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S2/grouperPE.hpp:91) in function 'LFSR' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S2/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S2/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S2/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S2/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S2/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S2/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S2/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S2/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (S2/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (S2/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (S2/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (S2/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (S2/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (S2/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (S2/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S2/conv1d.h:1779) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights8.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias8.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights10.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias10.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights6.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias6.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights7.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias7.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights9.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias9.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S2/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S2/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1480) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS2', detected/extracted 27 process function(s): 
	 'ResizeStream<64u, 8u, 1536u>'
	 'ResizeStream<64u, 8u, 16384u>'
	 'CloneStream'
	 'grouperPE<64u, 256u, 16u, 128u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395'
	 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>396'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>397'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399'
	 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>400'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>401'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'
	 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403'
	 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>404'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'
	 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'ResizeStream<8u, 64u, 1536u>'
	 'ResizeStream<8u, 64u, 16384u>'.
Command         transform done; 16.97 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:724:44) to (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:744:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (S2/grouperPE.hpp:171:24) to (S2/grouperPE.hpp:200:23) in function 'grouperPE<64u, 256u, 16u, 128u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (S2/grouperPE.hpp:51)...3 expression(s) balanced.
Command         transform done; 4.72 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:02:53 . Memory (MB): peak = 2941.609 ; gain = 2592.012 ; free physical = 4504 ; free virtual = 63207
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.2.bc -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (S2/grouperPE.hpp:212:28) in function 'grouperPE<64u, 256u, 16u, 128u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (S2/grouperPE.hpp:210:24) in function 'grouperPE<64u, 256u, 16u, 128u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (S2/grouperPE.hpp:221:24) in function 'grouperPE<64u, 256u, 16u, 128u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (S2/grouperPE.hpp:231:25) in function 'grouperPE<64u, 256u, 16u, 128u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (S2/grouperPE.hpp:230:24) in function 'grouperPE<64u, 256u, 16u, 128u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:1795:29) in function 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (S2/conv1d.h:1793:27) in function 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S2/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S2/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S2/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S2/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<64u, 256u, 16u, 128u>' to 'grouperPE' (S2/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<2048u, 16u, 128u, 1u, 128u>' to 'StreamingMaxPool_Pre' (S2/conv1d.h:1779:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>401' to 'StreamingDataWidthCo' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>397' to 'StreamingDataWidthCo.1' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405' to 'StreamingDataWidthCo.3' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.4' (S2/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 16384u>' to 'ResizeStream' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 1536u>' to 'ResizeStream.1' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 16384u>' to 'ResizeStream.2' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream.3' (S2/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>400' to 'Relu1D400' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>396' to 'Relu1D396' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>404' to 'Relu1D404' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (S2/conv1d.h:1123:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >399' to 'Conv1DMac_new399' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >395' to 'Conv1DMac_new395' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' to 'Conv1DMac_new' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >403' to 'Conv1DMac_new403' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)0, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 4096u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32u> >' to 'Conv1DMac_new.1' (S2/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>398' to 'Conv1DBuffer_new398' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>394' to 'Conv1DBuffer_new394' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)1, (unsigned short)128, (unsigned short)2048, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>402' to 'Conv1DBuffer_new402' (S2/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)1, (unsigned short)128, (unsigned short)128, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S2/conv1d.h:231:59)
Command         transform done; 7.76 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:03:01 . Memory (MB): peak = 3023.805 ; gain = 2674.207 ; free physical = 4286 ; free virtual = 62990
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 89.66 sec.
Command     elaborate done; 180.29 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'computeS2' ...
Execute       ap_set_top_model computeS2 
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.3' to 'ResizeStream_3'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.2' to 'ResizeStream_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
Execute       get_model_list computeS2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model computeS2 
Execute       preproc_iomode -model ResizeStream 
Execute       preproc_iomode -model ResizeStream.1 
Execute       preproc_iomode -model StreamingDataWidthCo.4 
Execute       preproc_iomode -model Relu1D.1 
Execute       preproc_iomode -model Conv1DMac_new.1 
Execute       preproc_iomode -model Conv1DBuffer_new.1 
Execute       preproc_iomode -model StreamingDataWidthCo.3 
Execute       preproc_iomode -model Relu1D404 
Execute       preproc_iomode -model Conv1DMac_new403 
Execute       preproc_iomode -model Conv1DBuffer_new402 
Execute       preproc_iomode -model StreamingMaxPool_Pre 
Execute       preproc_iomode -model StreamingDataWidthCo.2 
Execute       preproc_iomode -model Relu1D 
Execute       preproc_iomode -model Conv1DMac_new 
Execute       preproc_iomode -model Conv1DBuffer_new 
Execute       preproc_iomode -model StreamingDataWidthCo 
Execute       preproc_iomode -model Relu1D400 
Execute       preproc_iomode -model Conv1DMac_new399 
Execute       preproc_iomode -model Conv1DBuffer_new398 
Execute       preproc_iomode -model StreamingDataWidthCo.1 
Execute       preproc_iomode -model Relu1D396 
Execute       preproc_iomode -model Conv1DMac_new395 
Execute       preproc_iomode -model Conv1DBuffer_new394 
Execute       preproc_iomode -model grouperPE 
Execute       preproc_iomode -model LFSR 
Execute       preproc_iomode -model get_random 
Execute       preproc_iomode -model CloneStream 
Execute       preproc_iomode -model ResizeStream.2 
Execute       preproc_iomode -model ResizeStream.3 
Execute       get_model_list computeS2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2
INFO-FLOW: Configuring Module : ResizeStream.3 ...
Execute       set_default_model ResizeStream.3 
Execute       apply_spec_resource_limit ResizeStream.3 
INFO-FLOW: Configuring Module : ResizeStream.2 ...
Execute       set_default_model ResizeStream.2 
Execute       apply_spec_resource_limit ResizeStream.2 
INFO-FLOW: Configuring Module : CloneStream ...
Execute       set_default_model CloneStream 
Execute       apply_spec_resource_limit CloneStream 
INFO-FLOW: Configuring Module : get_random ...
Execute       set_default_model get_random 
Execute       apply_spec_resource_limit get_random 
INFO-FLOW: Configuring Module : LFSR ...
Execute       set_default_model LFSR 
Execute       apply_spec_resource_limit LFSR 
INFO-FLOW: Configuring Module : grouperPE ...
Execute       set_default_model grouperPE 
Execute       apply_spec_resource_limit grouperPE 
INFO-FLOW: Configuring Module : Conv1DBuffer_new394 ...
Execute       set_default_model Conv1DBuffer_new394 
Execute       apply_spec_resource_limit Conv1DBuffer_new394 
INFO-FLOW: Configuring Module : Conv1DMac_new395 ...
Execute       set_default_model Conv1DMac_new395 
Execute       apply_spec_resource_limit Conv1DMac_new395 
INFO-FLOW: Configuring Module : Relu1D396 ...
Execute       set_default_model Relu1D396 
Execute       apply_spec_resource_limit Relu1D396 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       apply_spec_resource_limit StreamingDataWidthCo.1 
INFO-FLOW: Configuring Module : Conv1DBuffer_new398 ...
Execute       set_default_model Conv1DBuffer_new398 
Execute       apply_spec_resource_limit Conv1DBuffer_new398 
INFO-FLOW: Configuring Module : Conv1DMac_new399 ...
Execute       set_default_model Conv1DMac_new399 
Execute       apply_spec_resource_limit Conv1DMac_new399 
INFO-FLOW: Configuring Module : Relu1D400 ...
Execute       set_default_model Relu1D400 
Execute       apply_spec_resource_limit Relu1D400 
INFO-FLOW: Configuring Module : StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       apply_spec_resource_limit StreamingDataWidthCo 
INFO-FLOW: Configuring Module : Conv1DBuffer_new ...
Execute       set_default_model Conv1DBuffer_new 
Execute       apply_spec_resource_limit Conv1DBuffer_new 
INFO-FLOW: Configuring Module : Conv1DMac_new ...
Execute       set_default_model Conv1DMac_new 
Execute       apply_spec_resource_limit Conv1DMac_new 
INFO-FLOW: Configuring Module : Relu1D ...
Execute       set_default_model Relu1D 
Execute       apply_spec_resource_limit Relu1D 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.2 ...
Execute       set_default_model StreamingDataWidthCo.2 
Execute       apply_spec_resource_limit StreamingDataWidthCo.2 
INFO-FLOW: Configuring Module : StreamingMaxPool_Pre ...
Execute       set_default_model StreamingMaxPool_Pre 
Execute       apply_spec_resource_limit StreamingMaxPool_Pre 
INFO-FLOW: Configuring Module : Conv1DBuffer_new402 ...
Execute       set_default_model Conv1DBuffer_new402 
Execute       apply_spec_resource_limit Conv1DBuffer_new402 
INFO-FLOW: Configuring Module : Conv1DMac_new403 ...
Execute       set_default_model Conv1DMac_new403 
Execute       apply_spec_resource_limit Conv1DMac_new403 
INFO-FLOW: Configuring Module : Relu1D404 ...
Execute       set_default_model Relu1D404 
Execute       apply_spec_resource_limit Relu1D404 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.3 ...
Execute       set_default_model StreamingDataWidthCo.3 
Execute       apply_spec_resource_limit StreamingDataWidthCo.3 
INFO-FLOW: Configuring Module : Conv1DBuffer_new.1 ...
Execute       set_default_model Conv1DBuffer_new.1 
Execute       apply_spec_resource_limit Conv1DBuffer_new.1 
INFO-FLOW: Configuring Module : Conv1DMac_new.1 ...
Execute       set_default_model Conv1DMac_new.1 
Execute       apply_spec_resource_limit Conv1DMac_new.1 
INFO-FLOW: Configuring Module : Relu1D.1 ...
Execute       set_default_model Relu1D.1 
Execute       apply_spec_resource_limit Relu1D.1 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.4 ...
Execute       set_default_model StreamingDataWidthCo.4 
Execute       apply_spec_resource_limit StreamingDataWidthCo.4 
INFO-FLOW: Configuring Module : ResizeStream.1 ...
Execute       set_default_model ResizeStream.1 
Execute       apply_spec_resource_limit ResizeStream.1 
INFO-FLOW: Configuring Module : ResizeStream ...
Execute       set_default_model ResizeStream 
Execute       apply_spec_resource_limit ResizeStream 
INFO-FLOW: Configuring Module : computeS2 ...
Execute       set_default_model computeS2 
Execute       apply_spec_resource_limit computeS2 
INFO-FLOW: Model list for preprocess: ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2
INFO-FLOW: Preprocessing Module: ResizeStream.3 ...
Execute       set_default_model ResizeStream.3 
Execute       cdfg_preprocess -model ResizeStream.3 
Execute       rtl_gen_preprocess ResizeStream.3 
INFO-FLOW: Preprocessing Module: ResizeStream.2 ...
Execute       set_default_model ResizeStream.2 
Execute       cdfg_preprocess -model ResizeStream.2 
Execute       rtl_gen_preprocess ResizeStream.2 
INFO-FLOW: Preprocessing Module: CloneStream ...
Execute       set_default_model CloneStream 
Execute       cdfg_preprocess -model CloneStream 
Execute       rtl_gen_preprocess CloneStream 
INFO-FLOW: Preprocessing Module: get_random ...
Execute       set_default_model get_random 
Execute       cdfg_preprocess -model get_random 
Execute       rtl_gen_preprocess get_random 
INFO-FLOW: Preprocessing Module: LFSR ...
Execute       set_default_model LFSR 
Execute       cdfg_preprocess -model LFSR 
Execute       rtl_gen_preprocess LFSR 
INFO-FLOW: Preprocessing Module: grouperPE ...
Execute       set_default_model grouperPE 
Execute       cdfg_preprocess -model grouperPE 
Execute       rtl_gen_preprocess grouperPE 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new394 ...
Execute       set_default_model Conv1DBuffer_new394 
Execute       cdfg_preprocess -model Conv1DBuffer_new394 
Execute       rtl_gen_preprocess Conv1DBuffer_new394 
INFO-FLOW: Preprocessing Module: Conv1DMac_new395 ...
Execute       set_default_model Conv1DMac_new395 
Execute       cdfg_preprocess -model Conv1DMac_new395 
Execute       rtl_gen_preprocess Conv1DMac_new395 
INFO-FLOW: Preprocessing Module: Relu1D396 ...
Execute       set_default_model Relu1D396 
Execute       cdfg_preprocess -model Relu1D396 
Execute       rtl_gen_preprocess Relu1D396 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       cdfg_preprocess -model StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new398 ...
Execute       set_default_model Conv1DBuffer_new398 
Execute       cdfg_preprocess -model Conv1DBuffer_new398 
Execute       rtl_gen_preprocess Conv1DBuffer_new398 
INFO-FLOW: Preprocessing Module: Conv1DMac_new399 ...
Execute       set_default_model Conv1DMac_new399 
Execute       cdfg_preprocess -model Conv1DMac_new399 
Execute       rtl_gen_preprocess Conv1DMac_new399 
INFO-FLOW: Preprocessing Module: Relu1D400 ...
Execute       set_default_model Relu1D400 
Execute       cdfg_preprocess -model Relu1D400 
Execute       rtl_gen_preprocess Relu1D400 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       cdfg_preprocess -model StreamingDataWidthCo 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new ...
Execute       set_default_model Conv1DBuffer_new 
Execute       cdfg_preprocess -model Conv1DBuffer_new 
Execute       rtl_gen_preprocess Conv1DBuffer_new 
INFO-FLOW: Preprocessing Module: Conv1DMac_new ...
Execute       set_default_model Conv1DMac_new 
Execute       cdfg_preprocess -model Conv1DMac_new 
Execute       rtl_gen_preprocess Conv1DMac_new 
INFO-FLOW: Preprocessing Module: Relu1D ...
Execute       set_default_model Relu1D 
Execute       cdfg_preprocess -model Relu1D 
Execute       rtl_gen_preprocess Relu1D 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.2 ...
Execute       set_default_model StreamingDataWidthCo.2 
Execute       cdfg_preprocess -model StreamingDataWidthCo.2 
Execute       rtl_gen_preprocess StreamingDataWidthCo.2 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Pre ...
Execute       set_default_model StreamingMaxPool_Pre 
Execute       cdfg_preprocess -model StreamingMaxPool_Pre 
Execute       rtl_gen_preprocess StreamingMaxPool_Pre 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new402 ...
Execute       set_default_model Conv1DBuffer_new402 
Execute       cdfg_preprocess -model Conv1DBuffer_new402 
Execute       rtl_gen_preprocess Conv1DBuffer_new402 
INFO-FLOW: Preprocessing Module: Conv1DMac_new403 ...
Execute       set_default_model Conv1DMac_new403 
Execute       cdfg_preprocess -model Conv1DMac_new403 
Execute       rtl_gen_preprocess Conv1DMac_new403 
INFO-FLOW: Preprocessing Module: Relu1D404 ...
Execute       set_default_model Relu1D404 
Execute       cdfg_preprocess -model Relu1D404 
Execute       rtl_gen_preprocess Relu1D404 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.3 ...
Execute       set_default_model StreamingDataWidthCo.3 
Execute       cdfg_preprocess -model StreamingDataWidthCo.3 
Execute       rtl_gen_preprocess StreamingDataWidthCo.3 
INFO-FLOW: Preprocessing Module: Conv1DBuffer_new.1 ...
Execute       set_default_model Conv1DBuffer_new.1 
Execute       cdfg_preprocess -model Conv1DBuffer_new.1 
Execute       rtl_gen_preprocess Conv1DBuffer_new.1 
INFO-FLOW: Preprocessing Module: Conv1DMac_new.1 ...
Execute       set_default_model Conv1DMac_new.1 
Execute       cdfg_preprocess -model Conv1DMac_new.1 
Execute       rtl_gen_preprocess Conv1DMac_new.1 
INFO-FLOW: Preprocessing Module: Relu1D.1 ...
Execute       set_default_model Relu1D.1 
Execute       cdfg_preprocess -model Relu1D.1 
Execute       rtl_gen_preprocess Relu1D.1 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.4 ...
Execute       set_default_model StreamingDataWidthCo.4 
Execute       cdfg_preprocess -model StreamingDataWidthCo.4 
Execute       rtl_gen_preprocess StreamingDataWidthCo.4 
INFO-FLOW: Preprocessing Module: ResizeStream.1 ...
Execute       set_default_model ResizeStream.1 
Execute       cdfg_preprocess -model ResizeStream.1 
Execute       rtl_gen_preprocess ResizeStream.1 
INFO-FLOW: Preprocessing Module: ResizeStream ...
Execute       set_default_model ResizeStream 
Execute       cdfg_preprocess -model ResizeStream 
Execute       rtl_gen_preprocess ResizeStream 
INFO-FLOW: Preprocessing Module: computeS2 ...
Execute       set_default_model computeS2 
Execute       cdfg_preprocess -model computeS2 
Execute       rtl_gen_preprocess computeS2 
INFO-FLOW: Model list for synthesis: ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream.3 
Execute       schedule -model ResizeStream.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.81 seconds; current allocated memory: 1.805 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.3.
Execute       set_default_model ResizeStream.3 
Execute       bind -model ResizeStream.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.805 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream.2 
Execute       schedule -model ResizeStream.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.805 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.2.
Execute       set_default_model ResizeStream.2 
Execute       bind -model ResizeStream.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.805 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CloneStream 
Execute       schedule -model CloneStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.805 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.sched.adb -f 
INFO-FLOW: Finish scheduling CloneStream.
Execute       set_default_model CloneStream 
Execute       bind -model CloneStream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CloneStream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.806 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.bind.adb -f 
INFO-FLOW: Finish binding CloneStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_random 
Execute       schedule -model get_random 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.806 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.sched.adb -f 
INFO-FLOW: Finish scheduling get_random.
Execute       set_default_model get_random 
Execute       bind -model get_random 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=get_random
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.806 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.bind.adb -f 
INFO-FLOW: Finish binding get_random.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LFSR 
Execute       schedule -model LFSR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.52 sec.
INFO: [HLS 200-111]  Elapsed time: 4.59 seconds; current allocated memory: 1.807 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.verbose.sched.rpt -verbose -f 
Command       report done; 0.35 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.sched.adb -f 
Command       db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling LFSR.
Execute       set_default_model LFSR 
Execute       bind -model LFSR 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=LFSR
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.808 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.verbose.bind.rpt -verbose -f 
Command       report done; 0.35 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.bind.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish binding LFSR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model grouperPE 
Execute       schedule -model grouperPE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.78 sec.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 1.813 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.verbose.sched.rpt -verbose -f 
Command       report done; 1.4 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.sched.adb -f 
Command       db_write done; 0.65 sec.
INFO-FLOW: Finish scheduling grouperPE.
Execute       set_default_model grouperPE 
Execute       bind -model grouperPE 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=grouperPE
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.818 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.verbose.bind.rpt -verbose -f 
Command       report done; 1.11 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.bind.adb -f 
Command       db_write done; 0.68 sec.
INFO-FLOW: Finish binding grouperPE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new394 
Execute       schedule -model Conv1DBuffer_new394 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.818 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new394.
Execute       set_default_model Conv1DBuffer_new394 
Execute       bind -model Conv1DBuffer_new394 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new394
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.818 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new394.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new395 
Execute       schedule -model Conv1DMac_new395 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.819 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new395.
Execute       set_default_model Conv1DMac_new395 
Execute       bind -model Conv1DMac_new395 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new395
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.820 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.verbose.bind.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new395.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D396 
Execute       schedule -model Relu1D396 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.820 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D396.
Execute       set_default_model Relu1D396 
Execute       bind -model Relu1D396 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D396
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.820 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.bind.adb -f 
INFO-FLOW: Finish binding Relu1D396.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.1 
Execute       schedule -model StreamingDataWidthCo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.820 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.1.
Execute       set_default_model StreamingDataWidthCo.1 
Execute       bind -model StreamingDataWidthCo.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.820 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new398 
Execute       schedule -model Conv1DBuffer_new398 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.821 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new398.
Execute       set_default_model Conv1DBuffer_new398 
Execute       bind -model Conv1DBuffer_new398 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new398
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.821 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new398.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new399 
Execute       schedule -model Conv1DMac_new399 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.821 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new399.
Execute       set_default_model Conv1DMac_new399 
Execute       bind -model Conv1DMac_new399 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new399
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.822 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.verbose.bind.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new399.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D400 
Execute       schedule -model Relu1D400 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.822 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D400.
Execute       set_default_model Relu1D400 
Execute       bind -model Relu1D400 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D400
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.822 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.bind.adb -f 
INFO-FLOW: Finish binding Relu1D400.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo 
Execute       schedule -model StreamingDataWidthCo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.822 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.
Execute       set_default_model StreamingDataWidthCo 
Execute       bind -model StreamingDataWidthCo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.823 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new 
Execute       schedule -model Conv1DBuffer_new 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.823 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new.
Execute       set_default_model Conv1DBuffer_new 
Execute       bind -model Conv1DBuffer_new 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.823 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new 
Execute       schedule -model Conv1DMac_new 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.824 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new.
Execute       set_default_model Conv1DMac_new 
Execute       bind -model Conv1DMac_new 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.824 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.verbose.bind.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D 
Execute       schedule -model Relu1D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.825 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D.
Execute       set_default_model Relu1D 
Execute       bind -model Relu1D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.825 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.bind.adb -f 
INFO-FLOW: Finish binding Relu1D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.2 
Execute       schedule -model StreamingDataWidthCo.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.825 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.2.
Execute       set_default_model StreamingDataWidthCo.2 
Execute       bind -model StreamingDataWidthCo.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.825 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Pre 
Execute       schedule -model StreamingMaxPool_Pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.825 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Pre.
Execute       set_default_model StreamingMaxPool_Pre 
Execute       bind -model StreamingMaxPool_Pre 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool_Pre
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.826 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new402 
Execute       schedule -model Conv1DBuffer_new402 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.826 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new402.
Execute       set_default_model Conv1DBuffer_new402 
Execute       bind -model Conv1DBuffer_new402 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new402
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.826 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new402.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new403 
Execute       schedule -model Conv1DMac_new403 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.827 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new403.
Execute       set_default_model Conv1DMac_new403 
Execute       bind -model Conv1DMac_new403 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new403
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.827 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.verbose.bind.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new403.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D404 
Execute       schedule -model Relu1D404 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.827 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D404.
Execute       set_default_model Relu1D404 
Execute       bind -model Relu1D404 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D404
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.828 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.bind.adb -f 
INFO-FLOW: Finish binding Relu1D404.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.3 
Execute       schedule -model StreamingDataWidthCo.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.828 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.3.
Execute       set_default_model StreamingDataWidthCo.3 
Execute       bind -model StreamingDataWidthCo.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DBuffer_new.1 
Execute       schedule -model Conv1DBuffer_new.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.828 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DBuffer_new.1.
Execute       set_default_model Conv1DBuffer_new.1 
Execute       bind -model Conv1DBuffer_new.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DBuffer_new.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.828 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.bind.adb -f 
INFO-FLOW: Finish binding Conv1DBuffer_new.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv1DMac_new.1 
Execute       schedule -model Conv1DMac_new.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.829 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv1DMac_new.1.
Execute       set_default_model Conv1DMac_new.1 
Execute       bind -model Conv1DMac_new.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv1DMac_new.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.bind.adb -f 
INFO-FLOW: Finish binding Conv1DMac_new.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D.1 
Execute       schedule -model Relu1D.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D.1.
Execute       set_default_model Relu1D.1 
Execute       bind -model Relu1D.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.bind.adb -f 
INFO-FLOW: Finish binding Relu1D.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.4 
Execute       schedule -model StreamingDataWidthCo.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.4.
Execute       set_default_model StreamingDataWidthCo.4 
Execute       bind -model StreamingDataWidthCo.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream.1 
Execute       schedule -model ResizeStream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.1.
Execute       set_default_model ResizeStream.1 
Execute       bind -model ResizeStream.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream 
Execute       schedule -model ResizeStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.
Execute       set_default_model ResizeStream 
Execute       bind -model ResizeStream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.831 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model computeS2 
Execute       schedule -model computeS2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.831 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.sched.adb -f 
INFO-FLOW: Finish scheduling computeS2.
Execute       set_default_model computeS2 
Execute       bind -model computeS2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=computeS2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.65 sec.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.833 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.verbose.bind.rpt -verbose -f 
Command       report done; 0.59 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.bind.adb -f 
INFO-FLOW: Finish binding computeS2.
Execute       get_model_list computeS2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ResizeStream.3 
Execute       rtl_gen_preprocess ResizeStream.2 
Execute       rtl_gen_preprocess CloneStream 
Execute       rtl_gen_preprocess get_random 
Execute       rtl_gen_preprocess LFSR 
Execute       rtl_gen_preprocess grouperPE 
Execute       rtl_gen_preprocess Conv1DBuffer_new394 
Execute       rtl_gen_preprocess Conv1DMac_new395 
Execute       rtl_gen_preprocess Relu1D396 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess Conv1DBuffer_new398 
Execute       rtl_gen_preprocess Conv1DMac_new399 
Execute       rtl_gen_preprocess Relu1D400 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
Execute       rtl_gen_preprocess Conv1DBuffer_new 
Execute       rtl_gen_preprocess Conv1DMac_new 
Execute       rtl_gen_preprocess Relu1D 
Execute       rtl_gen_preprocess StreamingDataWidthCo.2 
Execute       rtl_gen_preprocess StreamingMaxPool_Pre 
Execute       rtl_gen_preprocess Conv1DBuffer_new402 
Execute       rtl_gen_preprocess Conv1DMac_new403 
Execute       rtl_gen_preprocess Relu1D404 
Execute       rtl_gen_preprocess StreamingDataWidthCo.3 
Execute       rtl_gen_preprocess Conv1DBuffer_new.1 
Execute       rtl_gen_preprocess Conv1DMac_new.1 
Execute       rtl_gen_preprocess Relu1D.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo.4 
Execute       rtl_gen_preprocess ResizeStream.1 
Execute       rtl_gen_preprocess ResizeStream 
Execute       rtl_gen_preprocess computeS2 
INFO-FLOW: Model list for RTL generation: ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream.3 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_3'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.834 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/ResizeStream_3 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl ResizeStream.3 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/ResizeStream_3 
Execute       gen_rtl ResizeStream.3 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/ResizeStream_3 
Execute       gen_tb_info ResizeStream.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model ResizeStream.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_3_csynth.rpt -f 
Execute       report -model ResizeStream.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_3_csynth.xml -f -x 
Execute       report -model ResizeStream.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream.2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_2'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.835 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/ResizeStream_2 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl ResizeStream.2 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/ResizeStream_2 
Execute       gen_rtl ResizeStream.2 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/ResizeStream_2 
Execute       gen_tb_info ResizeStream.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model ResizeStream.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_2_csynth.rpt -f 
Execute       report -model ResizeStream.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_2_csynth.xml -f -x 
Execute       report -model ResizeStream.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CloneStream -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.835 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl CloneStream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/CloneStream -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl CloneStream -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/CloneStream 
Execute       gen_rtl CloneStream -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/CloneStream 
Execute       gen_tb_info CloneStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model CloneStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/CloneStream_csynth.rpt -f 
Execute       report -model CloneStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/CloneStream_csynth.xml -f -x 
Execute       report -model CloneStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.verbose.rpt -verbose -f 
Execute       db_write -model CloneStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model get_random -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.836 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_random -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/get_random -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl get_random -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/get_random 
Execute       gen_rtl get_random -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/get_random 
Execute       gen_tb_info get_random -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model get_random -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/get_random_csynth.rpt -f 
Execute       report -model get_random -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/get_random_csynth.xml -f -x 
Execute       report -model get_random -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.verbose.rpt -verbose -f 
Execute       db_write -model get_random -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model LFSR -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.839 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl LFSR -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/LFSR -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl LFSR -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/LFSR 
Execute       gen_rtl LFSR -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/LFSR 
Execute       gen_tb_info LFSR -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model LFSR -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/LFSR_csynth.rpt -f 
Execute       report -model LFSR -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/LFSR_csynth.xml -f -x 
Execute       report -model LFSR -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.verbose.rpt -verbose -f 
Command       report done; 0.36 sec.
Execute       db_write -model LFSR -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.adb -f 
Command       db_write done; 0.34 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model grouperPE -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featurebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featuredEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featureeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS2_mux_432_32_1_1' to 'computeS2_mux_432rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS2_mux_432_8_1_1' to 'computeS2_mux_432sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_432rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_432sc4': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
Command       create_rtl_model done; 1.01 sec.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 1.853 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl grouperPE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/grouperPE -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl grouperPE -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/grouperPE 
Execute       gen_rtl grouperPE -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/grouperPE 
Execute       gen_tb_info grouperPE -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model grouperPE -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/grouperPE_csynth.rpt -f 
Execute       report -model grouperPE -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/grouperPE_csynth.xml -f -x 
Execute       report -model grouperPE -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.verbose.rpt -verbose -f 
Command       report done; 1.2 sec.
Execute       db_write -model grouperPE -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.adb -f 
Command       db_write done; 0.8 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new394 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new394_inputBuf_0_V' to 'Conv1DBuffer_new3tde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new394'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 1.871 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new394 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DBuffer_new394 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DBuffer_new394 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DBuffer_new394 
Execute       gen_rtl Conv1DBuffer_new394 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DBuffer_new394 
Execute       gen_tb_info Conv1DBuffer_new394 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new394 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new394_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new394 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new394_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new394 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new394 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new395 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V' to 'Conv1DMac_new395_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V_1' to 'Conv1DMac_new395_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V_2' to 'Conv1DMac_new395_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new395_weights6_m_weights_V_3' to 'Conv1DMac_new395_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS2_mux_325_8_1_1' to 'computeS2_mux_325yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new395'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.873 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new395 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DMac_new395 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DMac_new395 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DMac_new395 
Execute       gen_rtl Conv1DMac_new395 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DMac_new395 
Execute       gen_tb_info Conv1DMac_new395 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new395 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new395_csynth.rpt -f 
Execute       report -model Conv1DMac_new395 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new395_csynth.xml -f -x 
Execute       report -model Conv1DMac_new395 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model Conv1DMac_new395 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.adb -f 
Command       db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D396 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D396'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.875 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D396 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Relu1D396 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Relu1D396 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Relu1D396 
Execute       gen_rtl Relu1D396 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Relu1D396 
Execute       gen_tb_info Relu1D396 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Relu1D396 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D396_csynth.rpt -f 
Execute       report -model Relu1D396 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D396_csynth.xml -f -x 
Execute       report -model Relu1D396 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D396 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.876 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/StreamingDataWidthCo_1 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/StreamingDataWidthCo_1 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/StreamingDataWidthCo_1 
Execute       gen_tb_info StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_1_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_1_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new398 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new398_inputBuf_0_V' to 'Conv1DBuffer_new3zec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new398'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.877 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new398 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DBuffer_new398 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DBuffer_new398 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DBuffer_new398 
Execute       gen_rtl Conv1DBuffer_new398 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DBuffer_new398 
Execute       gen_tb_info Conv1DBuffer_new398 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new398 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new398_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new398 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new398_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new398 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new398 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.adb -f 
Command       db_write done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new399 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V' to 'Conv1DMac_new399_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V_1' to 'Conv1DMac_new399_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V_2' to 'Conv1DMac_new399_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new399_weights7_m_weights_V_3' to 'Conv1DMac_new399_DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new399'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.880 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new399 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DMac_new399 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DMac_new399 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DMac_new399 
Execute       gen_rtl Conv1DMac_new399 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DMac_new399 
Execute       gen_tb_info Conv1DMac_new399 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new399 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new399_csynth.rpt -f 
Execute       report -model Conv1DMac_new399 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new399_csynth.xml -f -x 
Execute       report -model Conv1DMac_new399 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model Conv1DMac_new399 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D400 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D400'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.882 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D400 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Relu1D400 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Relu1D400 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Relu1D400 
Execute       gen_rtl Relu1D400 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Relu1D400 
Execute       gen_tb_info Relu1D400 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Relu1D400 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D400_csynth.rpt -f 
Execute       report -model Relu1D400 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D400_csynth.xml -f -x 
Execute       report -model Relu1D400 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D400 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.883 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/StreamingDataWidthCo -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/StreamingDataWidthCo 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/StreamingDataWidthCo 
Execute       gen_tb_info StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.884 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DBuffer_new -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DBuffer_new -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DBuffer_new 
Execute       gen_rtl Conv1DBuffer_new -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DBuffer_new 
Execute       gen_tb_info Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.adb -f 
Command       db_write done; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V' to 'Conv1DMac_new_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V_1' to 'Conv1DMac_new_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V_2' to 'Conv1DMac_new_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights8_m_weights_V_3' to 'Conv1DMac_new_weiIfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.886 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DMac_new -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DMac_new -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DMac_new 
Execute       gen_rtl Conv1DMac_new -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DMac_new 
Execute       gen_tb_info Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new_csynth.rpt -f 
Execute       report -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new_csynth.xml -f -x 
Execute       report -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model Conv1DMac_new -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.adb -f 
Command       db_write done; 0.2 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.889 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Relu1D -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Relu1D -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Relu1D 
Execute       gen_rtl Relu1D -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Relu1D 
Execute       gen_tb_info Relu1D -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Relu1D -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D_csynth.rpt -f 
Execute       report -model Relu1D -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D_csynth.xml -f -x 
Execute       report -model Relu1D -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.adb -f 
Command       db_write done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.890 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/StreamingDataWidthCo_2 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/StreamingDataWidthCo_2 
Execute       gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/StreamingDataWidthCo_2 
Execute       gen_tb_info StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_2_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_2_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingMaxPool_Pre -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.891 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/StreamingMaxPool_Pre -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl StreamingMaxPool_Pre -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/StreamingMaxPool_Pre 
Execute       gen_rtl StreamingMaxPool_Pre -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/StreamingMaxPool_Pre 
Execute       gen_tb_info StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingMaxPool_Pre_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingMaxPool_Pre_csynth.xml -f -x 
Execute       report -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model StreamingMaxPool_Pre -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.adb -f 
Command       db_write done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new402 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new402_inputBuf_0_V' to 'Conv1DBuffer_new4KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new402'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.892 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new402 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DBuffer_new402 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DBuffer_new402 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DBuffer_new402 
Execute       gen_rtl Conv1DBuffer_new402 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DBuffer_new402 
Execute       gen_tb_info Conv1DBuffer_new402 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new402 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new402_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new402 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new402_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new402 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new402 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.adb -f 
Command       db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new403 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V' to 'Conv1DMac_new403_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V_1' to 'Conv1DMac_new403_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V_2' to 'Conv1DMac_new403_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new403_weights9_m_weights_V_3' to 'Conv1DMac_new403_OgC' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new403'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.895 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new403 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DMac_new403 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DMac_new403 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DMac_new403 
Execute       gen_rtl Conv1DMac_new403 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DMac_new403 
Execute       gen_tb_info Conv1DMac_new403 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new403 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new403_csynth.rpt -f 
Execute       report -model Conv1DMac_new403 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new403_csynth.xml -f -x 
Execute       report -model Conv1DMac_new403 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model Conv1DMac_new403 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.adb -f 
Command       db_write done; 0.22 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D404 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D404'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.897 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D404 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Relu1D404 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Relu1D404 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Relu1D404 
Execute       gen_rtl Relu1D404 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Relu1D404 
Execute       gen_tb_info Relu1D404 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Relu1D404 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D404_csynth.rpt -f 
Execute       report -model Relu1D404 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D404_csynth.xml -f -x 
Execute       report -model Relu1D404 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D404 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.adb -f 
Command       db_write done; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.3 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.898 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/StreamingDataWidthCo_3 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl StreamingDataWidthCo.3 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/StreamingDataWidthCo_3 
Execute       gen_rtl StreamingDataWidthCo.3 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/StreamingDataWidthCo_3 
Execute       gen_tb_info StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_3_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_3_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.3 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.adb -f 
Command       db_write done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DBuffer_new.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.899 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DBuffer_new.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DBuffer_new_1 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DBuffer_new.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DBuffer_new_1 
Execute       gen_rtl Conv1DBuffer_new.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DBuffer_new_1 
Execute       gen_tb_info Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new_1_csynth.rpt -f 
Execute       report -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DBuffer_new_1_csynth.xml -f -x 
Execute       report -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.verbose.rpt -verbose -f 
Execute       db_write -model Conv1DBuffer_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.adb -f 
Command       db_write done; 0.17 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv1DMac_new.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_3' to 'Conv1DMac_new_1_wQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_2' to 'Conv1DMac_new_1_wRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_1' to 'Conv1DMac_new_1_wShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights10_m_weights_s' to 'Conv1DMac_new_1_wThq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS2_mux_325yd2' is changed to 'computeS2_mux_325yd2_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS2_mux_325yd2_x_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.901 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv1DMac_new.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Conv1DMac_new_1 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Conv1DMac_new.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Conv1DMac_new_1 
Execute       gen_rtl Conv1DMac_new.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Conv1DMac_new_1 
Execute       gen_tb_info Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new_1_csynth.rpt -f 
Execute       report -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Conv1DMac_new_1_csynth.xml -f -x 
Execute       report -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model Conv1DMac_new.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.adb -f 
Command       db_write done; 0.23 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.904 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/Relu1D_1 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl Relu1D.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/Relu1D_1 
Execute       gen_rtl Relu1D.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/Relu1D_1 
Execute       gen_tb_info Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D_1_csynth.rpt -f 
Execute       report -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/Relu1D_1_csynth.xml -f -x 
Execute       report -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.adb -f 
Command       db_write done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.4 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.905 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/StreamingDataWidthCo_4 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl StreamingDataWidthCo.4 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/StreamingDataWidthCo_4 
Execute       gen_rtl StreamingDataWidthCo.4 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/StreamingDataWidthCo_4 
Execute       gen_tb_info StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_4_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/StreamingDataWidthCo_4_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.4 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.adb -f 
Command       db_write done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.905 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/ResizeStream_1 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl ResizeStream.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/ResizeStream_1 
Execute       gen_rtl ResizeStream.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/ResizeStream_1 
Execute       gen_tb_info ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_1_csynth.rpt -f 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_1_csynth.xml -f -x 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.adb -f 
Command       db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.906 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/ResizeStream -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl ResizeStream -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/ResizeStream 
Execute       gen_rtl ResizeStream -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/ResizeStream 
Execute       gen_tb_info ResizeStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_csynth.rpt -f 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/ResizeStream_csynth.xml -f -x 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.adb -f 
Command       db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model computeS2 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/input1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/inputGrp_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/outputGrp_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS2/s2_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneStUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouperVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new394_U0' to 'start_for_Conv1DBXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new395_U0' to 'start_for_Conv1DMYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D396_U0' to 'start_for_Relu1D3Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streami0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new398_U0' to 'start_for_Conv1DB1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new399_U0' to 'start_for_Conv1DM2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D400_U0' to 'start_for_Relu1D43i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streami4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DB5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DM6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streami7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streami8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new402_U0' to 'start_for_Conv1DB9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new403_U0' to 'start_for_Conv1DMbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D404_U0' to 'start_for_Relu1D4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streamibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streamibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSbhl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS2'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.909 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       gen_rtl computeS2 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/systemc/computeS2 -synmodules ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2 
Execute       gen_rtl computeS2 -istop -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/vhdl/computeS2 
Execute       gen_rtl computeS2 -istop -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/verilog/computeS2 
Execute       export_constraint_db -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.constraint.tcl -f -tool general 
Execute       report -model computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.design.xml -verbose -f -dv 
Command       report done; 0.63 sec.
Execute       report -model computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2 -p /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db 
Execute       report -model computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/computeS2_csynth.rpt -f 
Execute       report -model computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/syn/report/computeS2_csynth.xml -f -x 
Execute       report -model computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.verbose.rpt -verbose -f 
Command       report done; 0.61 sec.
Execute       db_write -model computeS2 -o /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.adb -f 
Command       db_write done; 0.25 sec.
Execute       sc_get_clocks computeS2 
Execute       sc_get_portdomain computeS2 
INFO-FLOW: Model list for RTL component generation: ResizeStream.3 ResizeStream.2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo.1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo.2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo.3 Conv1DBuffer_new.1 Conv1DMac_new.1 Relu1D.1 StreamingDataWidthCo.4 ResizeStream.1 ResizeStream computeS2
INFO-FLOW: Handling components in module [ResizeStream_3] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.compgen.tcl 
INFO-FLOW: Handling components in module [ResizeStream_2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.compgen.tcl 
INFO-FLOW: Handling components in module [CloneStream] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.compgen.tcl 
INFO-FLOW: Handling components in module [get_random] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.compgen.tcl 
INFO-FLOW: Handling components in module [LFSR] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.compgen.tcl 
INFO-FLOW: Handling components in module [grouperPE] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.compgen.tcl 
INFO-FLOW: Found component computeS2_mux_432rcU.
INFO-FLOW: Append model computeS2_mux_432rcU
INFO-FLOW: Found component computeS2_mux_432sc4.
INFO-FLOW: Append model computeS2_mux_432sc4
INFO-FLOW: Found component grouperPE_featurebkb.
INFO-FLOW: Append model grouperPE_featurebkb
INFO-FLOW: Found component grouperPE_featurecud.
INFO-FLOW: Append model grouperPE_featurecud
INFO-FLOW: Found component grouperPE_indexedfYi.
INFO-FLOW: Append model grouperPE_indexedfYi
INFO-FLOW: Found component grouperPE_sampledjbC.
INFO-FLOW: Append model grouperPE_sampledjbC
INFO-FLOW: Found component grouperPE_sampStoncg.
INFO-FLOW: Append model grouperPE_sampStoncg
INFO-FLOW: Found component fifo_w32_d256_A.
INFO-FLOW: Append model fifo_w32_d256_A
INFO-FLOW: Handling components in module [Conv1DBuffer_new394] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.compgen.tcl 
INFO-FLOW: Found component Conv1DBuffer_new3tde.
INFO-FLOW: Append model Conv1DBuffer_new3tde
INFO-FLOW: Handling components in module [Conv1DMac_new395] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.compgen.tcl 
INFO-FLOW: Found component computeS2_mux_325yd2.
INFO-FLOW: Append model computeS2_mux_325yd2
INFO-FLOW: Found component computeS2_mux_325yd2.
INFO-FLOW: Append model computeS2_mux_325yd2
INFO-FLOW: Found component computeS2_mux_325yd2.
INFO-FLOW: Append model computeS2_mux_325yd2
INFO-FLOW: Found component computeS2_mux_325yd2.
INFO-FLOW: Append model computeS2_mux_325yd2
INFO-FLOW: Found component Conv1DMac_new395_udo.
INFO-FLOW: Append model Conv1DMac_new395_udo
INFO-FLOW: Found component Conv1DMac_new395_vdy.
INFO-FLOW: Append model Conv1DMac_new395_vdy
INFO-FLOW: Found component Conv1DMac_new395_wdI.
INFO-FLOW: Append model Conv1DMac_new395_wdI
INFO-FLOW: Found component Conv1DMac_new395_xdS.
INFO-FLOW: Append model Conv1DMac_new395_xdS
INFO-FLOW: Handling components in module [Relu1D396] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new398] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new399] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.compgen.tcl 
INFO-FLOW: Found component computeS2_mux_325yd2_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x
INFO-FLOW: Found component computeS2_mux_325yd2_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x
INFO-FLOW: Found component computeS2_mux_325yd2_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x
INFO-FLOW: Found component computeS2_mux_325yd2_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x
INFO-FLOW: Found component Conv1DMac_new399_Aem.
INFO-FLOW: Append model Conv1DMac_new399_Aem
INFO-FLOW: Found component Conv1DMac_new399_Bew.
INFO-FLOW: Append model Conv1DMac_new399_Bew
INFO-FLOW: Found component Conv1DMac_new399_CeG.
INFO-FLOW: Append model Conv1DMac_new399_CeG
INFO-FLOW: Found component Conv1DMac_new399_DeQ.
INFO-FLOW: Append model Conv1DMac_new399_DeQ
INFO-FLOW: Handling components in module [Relu1D400] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
INFO-FLOW: Found component computeS2_mux_325yd2_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x
INFO-FLOW: Found component Conv1DMac_new_weiFfa.
INFO-FLOW: Append model Conv1DMac_new_weiFfa
INFO-FLOW: Found component Conv1DMac_new_weiGfk.
INFO-FLOW: Append model Conv1DMac_new_weiGfk
INFO-FLOW: Found component Conv1DMac_new_weiHfu.
INFO-FLOW: Append model Conv1DMac_new_weiHfu
INFO-FLOW: Found component Conv1DMac_new_weiIfE.
INFO-FLOW: Append model Conv1DMac_new_weiIfE
INFO-FLOW: Handling components in module [Relu1D] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool_Pre] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
INFO-FLOW: Found component StreamingMaxPool_JfO.
INFO-FLOW: Append model StreamingMaxPool_JfO
INFO-FLOW: Handling components in module [Conv1DBuffer_new402] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new403] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.compgen.tcl 
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x
INFO-FLOW: Found component Conv1DMac_new403_Lf8.
INFO-FLOW: Append model Conv1DMac_new403_Lf8
INFO-FLOW: Found component Conv1DMac_new403_Mgi.
INFO-FLOW: Append model Conv1DMac_new403_Mgi
INFO-FLOW: Found component Conv1DMac_new403_Ngs.
INFO-FLOW: Append model Conv1DMac_new403_Ngs
INFO-FLOW: Found component Conv1DMac_new403_OgC.
INFO-FLOW: Append model Conv1DMac_new403_OgC
INFO-FLOW: Handling components in module [Relu1D404] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_3] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DBuffer_new_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv1DMac_new_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: Found component computeS2_mux_325yd2_x_x_x_x.
INFO-FLOW: Append model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: Found component Conv1DMac_new_1_wQgW.
INFO-FLOW: Append model Conv1DMac_new_1_wQgW
INFO-FLOW: Found component Conv1DMac_new_1_wRg6.
INFO-FLOW: Append model Conv1DMac_new_1_wRg6
INFO-FLOW: Found component Conv1DMac_new_1_wShg.
INFO-FLOW: Append model Conv1DMac_new_1_wShg
INFO-FLOW: Found component Conv1DMac_new_1_wThq.
INFO-FLOW: Append model Conv1DMac_new_1_wThq
INFO-FLOW: Handling components in module [Relu1D_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_4] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
INFO-FLOW: Handling components in module [ResizeStream_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
INFO-FLOW: Handling components in module [ResizeStream] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.compgen.tcl 
INFO-FLOW: Handling components in module [computeS2] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_CloneStUhA.
INFO-FLOW: Append model start_for_CloneStUhA
INFO-FLOW: Found component start_for_grouperVhK.
INFO-FLOW: Append model start_for_grouperVhK
INFO-FLOW: Found component start_for_ResizeSWhU.
INFO-FLOW: Append model start_for_ResizeSWhU
INFO-FLOW: Found component start_for_Conv1DBXh4.
INFO-FLOW: Append model start_for_Conv1DBXh4
INFO-FLOW: Found component start_for_Conv1DMYie.
INFO-FLOW: Append model start_for_Conv1DMYie
INFO-FLOW: Found component start_for_Relu1D3Zio.
INFO-FLOW: Append model start_for_Relu1D3Zio
INFO-FLOW: Found component start_for_Streami0iy.
INFO-FLOW: Append model start_for_Streami0iy
INFO-FLOW: Found component start_for_Conv1DB1iI.
INFO-FLOW: Append model start_for_Conv1DB1iI
INFO-FLOW: Found component start_for_Conv1DM2iS.
INFO-FLOW: Append model start_for_Conv1DM2iS
INFO-FLOW: Found component start_for_Relu1D43i2.
INFO-FLOW: Append model start_for_Relu1D43i2
INFO-FLOW: Found component start_for_Streami4jc.
INFO-FLOW: Append model start_for_Streami4jc
INFO-FLOW: Found component start_for_Conv1DB5jm.
INFO-FLOW: Append model start_for_Conv1DB5jm
INFO-FLOW: Found component start_for_Conv1DM6jw.
INFO-FLOW: Append model start_for_Conv1DM6jw
INFO-FLOW: Found component start_for_Relu1D_U0.
INFO-FLOW: Append model start_for_Relu1D_U0
INFO-FLOW: Found component start_for_Streami7jG.
INFO-FLOW: Append model start_for_Streami7jG
INFO-FLOW: Found component start_for_Streami8jQ.
INFO-FLOW: Append model start_for_Streami8jQ
INFO-FLOW: Found component start_for_Conv1DB9j0.
INFO-FLOW: Append model start_for_Conv1DB9j0
INFO-FLOW: Found component start_for_Conv1DMbak.
INFO-FLOW: Append model start_for_Conv1DMbak
INFO-FLOW: Found component start_for_Relu1D4bbk.
INFO-FLOW: Append model start_for_Relu1D4bbk
INFO-FLOW: Found component start_for_Streamibck.
INFO-FLOW: Append model start_for_Streamibck
INFO-FLOW: Found component start_for_Conv1DBbdk.
INFO-FLOW: Append model start_for_Conv1DBbdk
INFO-FLOW: Found component start_for_Conv1DMbek.
INFO-FLOW: Append model start_for_Conv1DMbek
INFO-FLOW: Found component start_for_Relu1D_bfk.
INFO-FLOW: Append model start_for_Relu1D_bfk
INFO-FLOW: Found component start_for_Streamibgk.
INFO-FLOW: Append model start_for_Streamibgk
INFO-FLOW: Found component start_for_ResizeSbhl.
INFO-FLOW: Append model start_for_ResizeSbhl
INFO-FLOW: Append model ResizeStream_3
INFO-FLOW: Append model ResizeStream_2
INFO-FLOW: Append model CloneStream
INFO-FLOW: Append model get_random
INFO-FLOW: Append model LFSR
INFO-FLOW: Append model grouperPE
INFO-FLOW: Append model Conv1DBuffer_new394
INFO-FLOW: Append model Conv1DMac_new395
INFO-FLOW: Append model Relu1D396
INFO-FLOW: Append model StreamingDataWidthCo_1
INFO-FLOW: Append model Conv1DBuffer_new398
INFO-FLOW: Append model Conv1DMac_new399
INFO-FLOW: Append model Relu1D400
INFO-FLOW: Append model StreamingDataWidthCo
INFO-FLOW: Append model Conv1DBuffer_new
INFO-FLOW: Append model Conv1DMac_new
INFO-FLOW: Append model Relu1D
INFO-FLOW: Append model StreamingDataWidthCo_2
INFO-FLOW: Append model StreamingMaxPool_Pre
INFO-FLOW: Append model Conv1DBuffer_new402
INFO-FLOW: Append model Conv1DMac_new403
INFO-FLOW: Append model Relu1D404
INFO-FLOW: Append model StreamingDataWidthCo_3
INFO-FLOW: Append model Conv1DBuffer_new_1
INFO-FLOW: Append model Conv1DMac_new_1
INFO-FLOW: Append model Relu1D_1
INFO-FLOW: Append model StreamingDataWidthCo_4
INFO-FLOW: Append model ResizeStream_1
INFO-FLOW: Append model ResizeStream
INFO-FLOW: Append model computeS2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: computeS2_mux_432rcU computeS2_mux_432sc4 grouperPE_featurebkb grouperPE_featurecud grouperPE_indexedfYi grouperPE_sampledjbC grouperPE_sampStoncg fifo_w32_d256_A Conv1DBuffer_new3tde computeS2_mux_325yd2 computeS2_mux_325yd2 computeS2_mux_325yd2 computeS2_mux_325yd2 Conv1DMac_new395_udo Conv1DMac_new395_vdy Conv1DMac_new395_wdI Conv1DMac_new395_xdS computeS2_mux_325yd2_x computeS2_mux_325yd2_x computeS2_mux_325yd2_x computeS2_mux_325yd2_x Conv1DMac_new399_Aem Conv1DMac_new399_Bew Conv1DMac_new399_CeG Conv1DMac_new399_DeQ computeS2_mux_325yd2_x_x computeS2_mux_325yd2_x_x computeS2_mux_325yd2_x_x computeS2_mux_325yd2_x_x Conv1DMac_new_weiFfa Conv1DMac_new_weiGfk Conv1DMac_new_weiHfu Conv1DMac_new_weiIfE StreamingMaxPool_JfO computeS2_mux_325yd2_x_x_x computeS2_mux_325yd2_x_x_x computeS2_mux_325yd2_x_x_x Conv1DMac_new403_Lf8 Conv1DMac_new403_Mgi Conv1DMac_new403_Ngs Conv1DMac_new403_OgC computeS2_mux_325yd2_x_x_x_x computeS2_mux_325yd2_x_x_x_x computeS2_mux_325yd2_x_x_x_x computeS2_mux_325yd2_x_x_x_x Conv1DMac_new_1_wQgW Conv1DMac_new_1_wRg6 Conv1DMac_new_1_wShg Conv1DMac_new_1_wThq fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A start_for_CloneStUhA start_for_grouperVhK start_for_ResizeSWhU start_for_Conv1DBXh4 start_for_Conv1DMYie start_for_Relu1D3Zio start_for_Streami0iy start_for_Conv1DB1iI start_for_Conv1DM2iS start_for_Relu1D43i2 start_for_Streami4jc start_for_Conv1DB5jm start_for_Conv1DM6jw start_for_Relu1D_U0 start_for_Streami7jG start_for_Streami8jQ start_for_Conv1DB9j0 start_for_Conv1DMbak start_for_Relu1D4bbk start_for_Streamibck start_for_Conv1DBbdk start_for_Conv1DMbek start_for_Relu1D_bfk start_for_Streamibgk start_for_ResizeSbhl ResizeStream_3 ResizeStream_2 CloneStream get_random LFSR grouperPE Conv1DBuffer_new394 Conv1DMac_new395 Relu1D396 StreamingDataWidthCo_1 Conv1DBuffer_new398 Conv1DMac_new399 Relu1D400 StreamingDataWidthCo Conv1DBuffer_new Conv1DMac_new Relu1D StreamingDataWidthCo_2 StreamingMaxPool_Pre Conv1DBuffer_new402 Conv1DMac_new403 Relu1D404 StreamingDataWidthCo_3 Conv1DBuffer_new_1 Conv1DMac_new_1 Relu1D_1 StreamingDataWidthCo_4 ResizeStream_1 ResizeStream computeS2
INFO-FLOW: To file: write model computeS2_mux_432rcU
INFO-FLOW: To file: write model computeS2_mux_432sc4
INFO-FLOW: To file: write model grouperPE_featurebkb
INFO-FLOW: To file: write model grouperPE_featurecud
INFO-FLOW: To file: write model grouperPE_indexedfYi
INFO-FLOW: To file: write model grouperPE_sampledjbC
INFO-FLOW: To file: write model grouperPE_sampStoncg
INFO-FLOW: To file: write model fifo_w32_d256_A
INFO-FLOW: To file: write model Conv1DBuffer_new3tde
INFO-FLOW: To file: write model computeS2_mux_325yd2
INFO-FLOW: To file: write model computeS2_mux_325yd2
INFO-FLOW: To file: write model computeS2_mux_325yd2
INFO-FLOW: To file: write model computeS2_mux_325yd2
INFO-FLOW: To file: write model Conv1DMac_new395_udo
INFO-FLOW: To file: write model Conv1DMac_new395_vdy
INFO-FLOW: To file: write model Conv1DMac_new395_wdI
INFO-FLOW: To file: write model Conv1DMac_new395_xdS
INFO-FLOW: To file: write model computeS2_mux_325yd2_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x
INFO-FLOW: To file: write model Conv1DMac_new399_Aem
INFO-FLOW: To file: write model Conv1DMac_new399_Bew
INFO-FLOW: To file: write model Conv1DMac_new399_CeG
INFO-FLOW: To file: write model Conv1DMac_new399_DeQ
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x
INFO-FLOW: To file: write model Conv1DMac_new_weiFfa
INFO-FLOW: To file: write model Conv1DMac_new_weiGfk
INFO-FLOW: To file: write model Conv1DMac_new_weiHfu
INFO-FLOW: To file: write model Conv1DMac_new_weiIfE
INFO-FLOW: To file: write model StreamingMaxPool_JfO
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x
INFO-FLOW: To file: write model Conv1DMac_new403_Lf8
INFO-FLOW: To file: write model Conv1DMac_new403_Mgi
INFO-FLOW: To file: write model Conv1DMac_new403_Ngs
INFO-FLOW: To file: write model Conv1DMac_new403_OgC
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: To file: write model computeS2_mux_325yd2_x_x_x_x
INFO-FLOW: To file: write model Conv1DMac_new_1_wQgW
INFO-FLOW: To file: write model Conv1DMac_new_1_wRg6
INFO-FLOW: To file: write model Conv1DMac_new_1_wShg
INFO-FLOW: To file: write model Conv1DMac_new_1_wThq
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_CloneStUhA
INFO-FLOW: To file: write model start_for_grouperVhK
INFO-FLOW: To file: write model start_for_ResizeSWhU
INFO-FLOW: To file: write model start_for_Conv1DBXh4
INFO-FLOW: To file: write model start_for_Conv1DMYie
INFO-FLOW: To file: write model start_for_Relu1D3Zio
INFO-FLOW: To file: write model start_for_Streami0iy
INFO-FLOW: To file: write model start_for_Conv1DB1iI
INFO-FLOW: To file: write model start_for_Conv1DM2iS
INFO-FLOW: To file: write model start_for_Relu1D43i2
INFO-FLOW: To file: write model start_for_Streami4jc
INFO-FLOW: To file: write model start_for_Conv1DB5jm
INFO-FLOW: To file: write model start_for_Conv1DM6jw
INFO-FLOW: To file: write model start_for_Relu1D_U0
INFO-FLOW: To file: write model start_for_Streami7jG
INFO-FLOW: To file: write model start_for_Streami8jQ
INFO-FLOW: To file: write model start_for_Conv1DB9j0
INFO-FLOW: To file: write model start_for_Conv1DMbak
INFO-FLOW: To file: write model start_for_Relu1D4bbk
INFO-FLOW: To file: write model start_for_Streamibck
INFO-FLOW: To file: write model start_for_Conv1DBbdk
INFO-FLOW: To file: write model start_for_Conv1DMbek
INFO-FLOW: To file: write model start_for_Relu1D_bfk
INFO-FLOW: To file: write model start_for_Streamibgk
INFO-FLOW: To file: write model start_for_ResizeSbhl
INFO-FLOW: To file: write model ResizeStream_3
INFO-FLOW: To file: write model ResizeStream_2
INFO-FLOW: To file: write model CloneStream
INFO-FLOW: To file: write model get_random
INFO-FLOW: To file: write model LFSR
INFO-FLOW: To file: write model grouperPE
INFO-FLOW: To file: write model Conv1DBuffer_new394
INFO-FLOW: To file: write model Conv1DMac_new395
INFO-FLOW: To file: write model Relu1D396
INFO-FLOW: To file: write model StreamingDataWidthCo_1
INFO-FLOW: To file: write model Conv1DBuffer_new398
INFO-FLOW: To file: write model Conv1DMac_new399
INFO-FLOW: To file: write model Relu1D400
INFO-FLOW: To file: write model StreamingDataWidthCo
INFO-FLOW: To file: write model Conv1DBuffer_new
INFO-FLOW: To file: write model Conv1DMac_new
INFO-FLOW: To file: write model Relu1D
INFO-FLOW: To file: write model StreamingDataWidthCo_2
INFO-FLOW: To file: write model StreamingMaxPool_Pre
INFO-FLOW: To file: write model Conv1DBuffer_new402
INFO-FLOW: To file: write model Conv1DMac_new403
INFO-FLOW: To file: write model Relu1D404
INFO-FLOW: To file: write model StreamingDataWidthCo_3
INFO-FLOW: To file: write model Conv1DBuffer_new_1
INFO-FLOW: To file: write model Conv1DMac_new_1
INFO-FLOW: To file: write model Relu1D_1
INFO-FLOW: To file: write model StreamingDataWidthCo_4
INFO-FLOW: To file: write model ResizeStream_1
INFO-FLOW: To file: write model ResizeStream
INFO-FLOW: To file: write model computeS2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurecud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStoncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new3tde_ram (RAM)' using block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new395_xdS_rom' using auto ROMs.
Command       ap_source done; 0.19 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new399_DeQ_rom' using auto ROMs.
Command       ap_source done; 0.23 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiIfE_rom' using auto ROMs.
Command       ap_source done; 0.25 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_JfO_ram (RAM)' using block RAMs.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new403_OgC_rom' using auto ROMs.
Command       ap_source done; 0.15 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wThq_rom' using auto ROMs.
Command       ap_source done; 0.17 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_26_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_27_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_28_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_29PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_30PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_31_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_32_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_33PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_34PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_35_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_36_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_37PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_38PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_39_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_40_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_41_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_42PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_43PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_44_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_45_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_46PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_47PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_48_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneStUhA_U(start_for_CloneStUhA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouperVhK_U(start_for_grouperVhK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSWhU_U(start_for_ResizeSWhU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBXh4_U(start_for_Conv1DBXh4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMYie_U(start_for_Conv1DMYie)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D3Zio_U(start_for_Relu1D3Zio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami0iy_U(start_for_Streami0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB1iI_U(start_for_Conv1DB1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM2iS_U(start_for_Conv1DM2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D43i2_U(start_for_Relu1D43i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami4jc_U(start_for_Streami4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB5jm_U(start_for_Conv1DB5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM6jw_U(start_for_Conv1DM6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_U0_U(start_for_Relu1D_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami7jG_U(start_for_Streami7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami8jQ_U(start_for_Streami8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB9j0_U(start_for_Conv1DB9j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbak_U(start_for_Conv1DMbak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D4bbk_U(start_for_Relu1D4bbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibck_U(start_for_Streamibck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbdk_U(start_for_Conv1DBbdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbek_U(start_for_Conv1DMbek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_bfk_U(start_for_Relu1D_bfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibgk_U(start_for_Streamibgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSbhl_U(start_for_ResizeSbhl)' using Shift Registers.
Command       ap_source done; 0.55 sec.
Execute       get_config_sdx -target 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/CloneStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/get_random.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/LFSR.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/grouperPE.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new394.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new395.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D396.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new398.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new399.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D400.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingMaxPool_Pre.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new402.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new403.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D404.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_3.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DBuffer_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Conv1DMac_new_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/Relu1D_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/StreamingDataWidthCo_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.constraint.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.constraint.tcl 
Execute       sc_get_clocks computeS2 
Execute       source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:35 ; elapsed = 00:03:42 . Memory (MB): peak = 3023.805 ; gain = 2674.207 ; free physical = 4224 ; free virtual = 62988
INFO: [SYSC 207-301] Generating SystemC RTL for computeS2.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS2.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS2.
Command     autosyn done; 41.18 sec.
Command   csynth_design done; 221.48 sec.
Command ap_source done; 221.64 sec.
Execute cleanup_all 
Command cleanup_all done; 0.11 sec.
INFO-FLOW: Workspace /home/tukl/Amur/IndividualSyn/S2/solution1 opened at Wed Apr 26 22:21:04 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z045ffg900-2 
Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.12 sec.
Execute   cosim_design 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/point_cloud.txt 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/output_POS.txt 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/output.txt 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/my_tb.cpp 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/weights.hpp 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/weightMem-9.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/weightMem-8.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/weightMem-7.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/weightMem-6.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/weightMem-10.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/grouperPE.hpp 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/conv1d.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/config.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/bnn-library.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/biasMem-9.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/biasMem-8.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/biasMem-7.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/biasMem-6.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/biasMem-10.h 
Execute     is_encrypted /home/tukl/Amur/IndividualSyn/S2/Compute.cpp 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/tukl/Amur/IndividualSyn/S2/my_tb.cpp /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/my_tb.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/my_tb.cpp_pre.cpp /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/my_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/my_tb.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/my_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/tukl/Amur/IndividualSyn/S2/Compute.cpp /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/Compute.cpp_pre.cpp
INFO-FLOW: Marker-Pragma convertor: /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/Compute.cpp_pre.cpp /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/Compute.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/Compute.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/Compute.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.rtl_wrap.cfg.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 42.84 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source /home/tukl/Amur/IndividualSyn/S2/solution1/.autopilot/db/computeS2.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 2158.53 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 2247.89 sec.
Command ap_source done; 2248.01 sec.
Execute cleanup_all 
