Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,505
design__inferred_latch__count,0
design__instance__count,30221
design__instance__area,161507
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,927
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0005488297902047634
power__switching__total,0.0013286073226481676
power__leakage__total,1.8116398337042483e-07
power__total,0.0018776182550936937
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-1.337939
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-1.337939
timing__hold__ws__corner:nom_tt_025C_1v80,0.318165
timing__setup__ws__corner:nom_tt_025C_1v80,56.83437
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318165
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.502602
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,594
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,927
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.374765
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-2.374765
timing__hold__ws__corner:nom_ss_100C_1v60,0.860846
timing__setup__ws__corner:nom_ss_100C_1v60,53.243313
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.860846
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,79.87822
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,927
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.910621
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.910621
timing__hold__ws__corner:nom_ff_n40C_1v95,0.103517
timing__setup__ws__corner:nom_ff_n40C_1v95,58.010624
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.103517
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.331017
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,639
design__max_fanout_violation__count,927
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.870927
clock__skew__worst_setup,-2.463738
timing__hold__ws,0.102799
timing__setup__ws,53.213573
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102799
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,79.240326
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
flow__warnings__count,1
flow__errors__count,0
design__io,610
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,30221
design__instance__area__stdcell,161507
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.263169
design__instance__utilization__stdcell,0.263169
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,608
design__io__hpwl,72740099
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,460490
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,718
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,12580
route__net__special,4
route__drc_errors__iter:1,14046
route__wirelength__iter:1,579831
route__drc_errors__iter:2,5681
route__wirelength__iter:2,574537
route__drc_errors__iter:3,5065
route__wirelength__iter:3,572200
route__drc_errors__iter:4,765
route__wirelength__iter:4,571079
route__drc_errors__iter:5,24
route__wirelength__iter:5,571068
route__drc_errors__iter:6,1
route__wirelength__iter:6,571064
route__drc_errors__iter:7,0
route__wirelength__iter:7,571066
route__drc_errors,0
route__wirelength,571066
route__vias,116774
route__vias__singlecut,116774
route__vias__multicut,0
design__disconnected_pin__count,339
design__critical_disconnected_pin__count,0
route__wirelength__max,1080.02
timing__unannotated_net__count__corner:nom_tt_025C_1v80,531
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,531
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,531
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,927
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-1.27951
clock__skew__worst_setup__corner:min_tt_025C_1v80,-1.27951
timing__hold__ws__corner:min_tt_025C_1v80,0.313559
timing__setup__ws__corner:min_tt_025C_1v80,56.86462
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313559
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,89.873528
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,531
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,480
design__max_fanout_violation__count__corner:min_ss_100C_1v60,927
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.280056
clock__skew__worst_setup__corner:min_ss_100C_1v60,-2.280056
timing__hold__ws__corner:min_ss_100C_1v60,0.8569
timing__setup__ws__corner:min_ss_100C_1v60,53.29797
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.8569
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,80.571785
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,531
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,927
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.870927
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.870927
timing__hold__ws__corner:min_ff_n40C_1v95,0.102799
timing__setup__ws__corner:min_ff_n40C_1v95,58.02969
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.102799
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.57312
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,531
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,20
design__max_fanout_violation__count__corner:max_tt_025C_1v80,927
design__max_cap_violation__count__corner:max_tt_025C_1v80,3
clock__skew__worst_hold__corner:max_tt_025C_1v80,-1.397411
clock__skew__worst_setup__corner:max_tt_025C_1v80,-1.397411
timing__hold__ws__corner:max_tt_025C_1v80,0.323303
timing__setup__ws__corner:max_tt_025C_1v80,56.81855
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323303
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.170609
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,531
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,639
design__max_fanout_violation__count__corner:max_ss_100C_1v60,927
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.463738
clock__skew__worst_setup__corner:max_ss_100C_1v60,-2.463738
timing__hold__ws__corner:max_ss_100C_1v60,0.864794
timing__setup__ws__corner:max_ss_100C_1v60,53.213573
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.864794
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,79.240326
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,531
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,927
design__max_cap_violation__count__corner:max_ff_n40C_1v95,3
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.953395
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.953395
timing__hold__ws__corner:max_ff_n40C_1v95,0.106296
timing__setup__ws__corner:max_ff_n40C_1v95,58.00042
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.106296
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.115356
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,531
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,531
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79971
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000292275
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000248849
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000715489
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000248849
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000711999999999999959310326147488012793473899364471435546875
ir__drop__worst,0.0002919999999999999961038110729560912659508176147937774658203125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
