	component sopc4 is
		port (
			clk_clk        : in  std_logic                    := 'X';             -- clk
			in0_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in1_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in2_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in3_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in4_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in5_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in6_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in7_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in_aux_export  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			out0_export    : out std_logic_vector(7 downto 0);                    -- export
			out1_export    : out std_logic_vector(7 downto 0);                    -- export
			out2_export    : out std_logic_vector(7 downto 0);                    -- export
			out3_export    : out std_logic_vector(7 downto 0);                    -- export
			out4_export    : out std_logic_vector(7 downto 0);                    -- export
			out5_export    : out std_logic_vector(7 downto 0);                    -- export
			out6_export    : out std_logic_vector(7 downto 0);                    -- export
			out7_export    : out std_logic_vector(7 downto 0);                    -- export
			out_aux_export : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n  : in  std_logic                    := 'X'              -- reset_n
		);
	end component sopc4;

