// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_cnn_cnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_we0,
        input_0_d0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_0_address2,
        input_0_ce2,
        input_0_q2,
        input_0_address3,
        input_0_ce3,
        input_0_q3,
        input_0_address4,
        input_0_ce4,
        input_0_q4,
        input_0_address5,
        input_0_ce5,
        input_0_q5,
        input_0_address6,
        input_0_ce6,
        input_0_q6,
        input_0_address7,
        input_0_ce7,
        input_0_q7,
        input_1_address0,
        input_1_ce0,
        input_1_we0,
        input_1_d0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_1_address2,
        input_1_ce2,
        input_1_q2,
        input_1_address3,
        input_1_ce3,
        input_1_q3,
        input_1_address4,
        input_1_ce4,
        input_1_q4,
        input_1_address5,
        input_1_ce5,
        input_1_q5,
        input_1_address6,
        input_1_ce6,
        input_1_q6,
        input_1_address7,
        input_1_ce7,
        input_1_q7,
        input_2_address0,
        input_2_ce0,
        input_2_we0,
        input_2_d0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_2_address2,
        input_2_ce2,
        input_2_q2,
        input_2_address3,
        input_2_ce3,
        input_2_q3,
        input_2_address4,
        input_2_ce4,
        input_2_q4,
        input_2_address5,
        input_2_ce5,
        input_2_q5,
        input_2_address6,
        input_2_ce6,
        input_2_q6,
        input_2_address7,
        input_2_ce7,
        input_2_q7,
        input_3_address0,
        input_3_ce0,
        input_3_we0,
        input_3_d0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_3_address2,
        input_3_ce2,
        input_3_q2,
        input_3_address3,
        input_3_ce3,
        input_3_q3,
        input_3_address4,
        input_3_ce4,
        input_3_q4,
        input_3_address5,
        input_3_ce5,
        input_3_q5,
        input_3_address6,
        input_3_ce6,
        input_3_q6,
        input_3_address7,
        input_3_ce7,
        input_3_q7,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_0_q0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_1_q0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_2_q0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_3_q0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_4_q0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_5_q0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_6_q0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_7_q0,
        output_8_address0,
        output_8_ce0,
        output_8_we0,
        output_8_d0,
        output_8_q0,
        output_9_address0,
        output_9_ce0,
        output_9_we0,
        output_9_d0,
        output_9_q0,
        output_10_address0,
        output_10_ce0,
        output_10_we0,
        output_10_d0,
        output_10_q0,
        output_11_address0,
        output_11_ce0,
        output_11_we0,
        output_11_d0,
        output_11_q0,
        output_12_address0,
        output_12_ce0,
        output_12_we0,
        output_12_d0,
        output_12_q0,
        output_13_address0,
        output_13_ce0,
        output_13_we0,
        output_13_d0,
        output_13_q0,
        output_14_address0,
        output_14_ce0,
        output_14_we0,
        output_14_d0,
        output_14_q0,
        output_15_address0,
        output_15_ce0,
        output_15_we0,
        output_15_d0,
        output_15_q0,
        weight_address0,
        weight_ce0,
        weight_we0,
        weight_d0,
        weight_q0,
        weight_address1,
        weight_ce1,
        weight_q1,
        weight_address2,
        weight_ce2,
        weight_q2,
        weight_address3,
        weight_ce3,
        weight_q3,
        weight_address4,
        weight_ce4,
        weight_q4,
        weight_address5,
        weight_ce5,
        weight_q5,
        weight_address6,
        weight_ce6,
        weight_q6,
        weight_address7,
        weight_ce7,
        weight_q7,
        weight_address8,
        weight_ce8,
        weight_q8,
        weight_address9,
        weight_ce9,
        weight_q9,
        weight_address10,
        weight_ce10,
        weight_q10,
        weight_address11,
        weight_ce11,
        weight_q11,
        weight_address12,
        weight_ce12,
        weight_q12,
        m_axi_kernel_input_AWVALID,
        m_axi_kernel_input_AWREADY,
        m_axi_kernel_input_AWADDR,
        m_axi_kernel_input_AWID,
        m_axi_kernel_input_AWLEN,
        m_axi_kernel_input_AWSIZE,
        m_axi_kernel_input_AWBURST,
        m_axi_kernel_input_AWLOCK,
        m_axi_kernel_input_AWCACHE,
        m_axi_kernel_input_AWPROT,
        m_axi_kernel_input_AWQOS,
        m_axi_kernel_input_AWREGION,
        m_axi_kernel_input_AWUSER,
        m_axi_kernel_input_WVALID,
        m_axi_kernel_input_WREADY,
        m_axi_kernel_input_WDATA,
        m_axi_kernel_input_WSTRB,
        m_axi_kernel_input_WLAST,
        m_axi_kernel_input_WID,
        m_axi_kernel_input_WUSER,
        m_axi_kernel_input_ARVALID,
        m_axi_kernel_input_ARREADY,
        m_axi_kernel_input_ARADDR,
        m_axi_kernel_input_ARID,
        m_axi_kernel_input_ARLEN,
        m_axi_kernel_input_ARSIZE,
        m_axi_kernel_input_ARBURST,
        m_axi_kernel_input_ARLOCK,
        m_axi_kernel_input_ARCACHE,
        m_axi_kernel_input_ARPROT,
        m_axi_kernel_input_ARQOS,
        m_axi_kernel_input_ARREGION,
        m_axi_kernel_input_ARUSER,
        m_axi_kernel_input_RVALID,
        m_axi_kernel_input_RREADY,
        m_axi_kernel_input_RDATA,
        m_axi_kernel_input_RLAST,
        m_axi_kernel_input_RID,
        m_axi_kernel_input_RFIFONUM,
        m_axi_kernel_input_RUSER,
        m_axi_kernel_input_RRESP,
        m_axi_kernel_input_BVALID,
        m_axi_kernel_input_BREADY,
        m_axi_kernel_input_BRESP,
        m_axi_kernel_input_BID,
        m_axi_kernel_input_BUSER,
        vinput,
        m_axi_kernel_weight_AWVALID,
        m_axi_kernel_weight_AWREADY,
        m_axi_kernel_weight_AWADDR,
        m_axi_kernel_weight_AWID,
        m_axi_kernel_weight_AWLEN,
        m_axi_kernel_weight_AWSIZE,
        m_axi_kernel_weight_AWBURST,
        m_axi_kernel_weight_AWLOCK,
        m_axi_kernel_weight_AWCACHE,
        m_axi_kernel_weight_AWPROT,
        m_axi_kernel_weight_AWQOS,
        m_axi_kernel_weight_AWREGION,
        m_axi_kernel_weight_AWUSER,
        m_axi_kernel_weight_WVALID,
        m_axi_kernel_weight_WREADY,
        m_axi_kernel_weight_WDATA,
        m_axi_kernel_weight_WSTRB,
        m_axi_kernel_weight_WLAST,
        m_axi_kernel_weight_WID,
        m_axi_kernel_weight_WUSER,
        m_axi_kernel_weight_ARVALID,
        m_axi_kernel_weight_ARREADY,
        m_axi_kernel_weight_ARADDR,
        m_axi_kernel_weight_ARID,
        m_axi_kernel_weight_ARLEN,
        m_axi_kernel_weight_ARSIZE,
        m_axi_kernel_weight_ARBURST,
        m_axi_kernel_weight_ARLOCK,
        m_axi_kernel_weight_ARCACHE,
        m_axi_kernel_weight_ARPROT,
        m_axi_kernel_weight_ARQOS,
        m_axi_kernel_weight_ARREGION,
        m_axi_kernel_weight_ARUSER,
        m_axi_kernel_weight_RVALID,
        m_axi_kernel_weight_RREADY,
        m_axi_kernel_weight_RDATA,
        m_axi_kernel_weight_RLAST,
        m_axi_kernel_weight_RID,
        m_axi_kernel_weight_RFIFONUM,
        m_axi_kernel_weight_RUSER,
        m_axi_kernel_weight_RRESP,
        m_axi_kernel_weight_BVALID,
        m_axi_kernel_weight_BREADY,
        m_axi_kernel_weight_BRESP,
        m_axi_kernel_weight_BID,
        m_axi_kernel_weight_BUSER,
        vweight,
        m_axi_kernel_output_AWVALID,
        m_axi_kernel_output_AWREADY,
        m_axi_kernel_output_AWADDR,
        m_axi_kernel_output_AWID,
        m_axi_kernel_output_AWLEN,
        m_axi_kernel_output_AWSIZE,
        m_axi_kernel_output_AWBURST,
        m_axi_kernel_output_AWLOCK,
        m_axi_kernel_output_AWCACHE,
        m_axi_kernel_output_AWPROT,
        m_axi_kernel_output_AWQOS,
        m_axi_kernel_output_AWREGION,
        m_axi_kernel_output_AWUSER,
        m_axi_kernel_output_WVALID,
        m_axi_kernel_output_WREADY,
        m_axi_kernel_output_WDATA,
        m_axi_kernel_output_WSTRB,
        m_axi_kernel_output_WLAST,
        m_axi_kernel_output_WID,
        m_axi_kernel_output_WUSER,
        m_axi_kernel_output_ARVALID,
        m_axi_kernel_output_ARREADY,
        m_axi_kernel_output_ARADDR,
        m_axi_kernel_output_ARID,
        m_axi_kernel_output_ARLEN,
        m_axi_kernel_output_ARSIZE,
        m_axi_kernel_output_ARBURST,
        m_axi_kernel_output_ARLOCK,
        m_axi_kernel_output_ARCACHE,
        m_axi_kernel_output_ARPROT,
        m_axi_kernel_output_ARQOS,
        m_axi_kernel_output_ARREGION,
        m_axi_kernel_output_ARUSER,
        m_axi_kernel_output_RVALID,
        m_axi_kernel_output_RREADY,
        m_axi_kernel_output_RDATA,
        m_axi_kernel_output_RLAST,
        m_axi_kernel_output_RID,
        m_axi_kernel_output_RFIFONUM,
        m_axi_kernel_output_RUSER,
        m_axi_kernel_output_RRESP,
        m_axi_kernel_output_BVALID,
        m_axi_kernel_output_BREADY,
        m_axi_kernel_output_BRESP,
        m_axi_kernel_output_BID,
        m_axi_kernel_output_BUSER,
        voutput
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_0_address0;
output   input_0_ce0;
output   input_0_we0;
output  [31:0] input_0_d0;
input  [31:0] input_0_q0;
output  [13:0] input_0_address1;
output   input_0_ce1;
input  [31:0] input_0_q1;
output  [13:0] input_0_address2;
output   input_0_ce2;
input  [31:0] input_0_q2;
output  [13:0] input_0_address3;
output   input_0_ce3;
input  [31:0] input_0_q3;
output  [13:0] input_0_address4;
output   input_0_ce4;
input  [31:0] input_0_q4;
output  [13:0] input_0_address5;
output   input_0_ce5;
input  [31:0] input_0_q5;
output  [13:0] input_0_address6;
output   input_0_ce6;
input  [31:0] input_0_q6;
output  [13:0] input_0_address7;
output   input_0_ce7;
input  [31:0] input_0_q7;
output  [13:0] input_1_address0;
output   input_1_ce0;
output   input_1_we0;
output  [31:0] input_1_d0;
input  [31:0] input_1_q0;
output  [13:0] input_1_address1;
output   input_1_ce1;
input  [31:0] input_1_q1;
output  [13:0] input_1_address2;
output   input_1_ce2;
input  [31:0] input_1_q2;
output  [13:0] input_1_address3;
output   input_1_ce3;
input  [31:0] input_1_q3;
output  [13:0] input_1_address4;
output   input_1_ce4;
input  [31:0] input_1_q4;
output  [13:0] input_1_address5;
output   input_1_ce5;
input  [31:0] input_1_q5;
output  [13:0] input_1_address6;
output   input_1_ce6;
input  [31:0] input_1_q6;
output  [13:0] input_1_address7;
output   input_1_ce7;
input  [31:0] input_1_q7;
output  [13:0] input_2_address0;
output   input_2_ce0;
output   input_2_we0;
output  [31:0] input_2_d0;
input  [31:0] input_2_q0;
output  [13:0] input_2_address1;
output   input_2_ce1;
input  [31:0] input_2_q1;
output  [13:0] input_2_address2;
output   input_2_ce2;
input  [31:0] input_2_q2;
output  [13:0] input_2_address3;
output   input_2_ce3;
input  [31:0] input_2_q3;
output  [13:0] input_2_address4;
output   input_2_ce4;
input  [31:0] input_2_q4;
output  [13:0] input_2_address5;
output   input_2_ce5;
input  [31:0] input_2_q5;
output  [13:0] input_2_address6;
output   input_2_ce6;
input  [31:0] input_2_q6;
output  [13:0] input_2_address7;
output   input_2_ce7;
input  [31:0] input_2_q7;
output  [13:0] input_3_address0;
output   input_3_ce0;
output   input_3_we0;
output  [31:0] input_3_d0;
input  [31:0] input_3_q0;
output  [13:0] input_3_address1;
output   input_3_ce1;
input  [31:0] input_3_q1;
output  [13:0] input_3_address2;
output   input_3_ce2;
input  [31:0] input_3_q2;
output  [13:0] input_3_address3;
output   input_3_ce3;
input  [31:0] input_3_q3;
output  [13:0] input_3_address4;
output   input_3_ce4;
input  [31:0] input_3_q4;
output  [13:0] input_3_address5;
output   input_3_ce5;
input  [31:0] input_3_q5;
output  [13:0] input_3_address6;
output   input_3_ce6;
input  [31:0] input_3_q6;
output  [13:0] input_3_address7;
output   input_3_ce7;
input  [31:0] input_3_q7;
output  [15:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [31:0] output_0_d0;
input  [31:0] output_0_q0;
output  [15:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [31:0] output_1_d0;
input  [31:0] output_1_q0;
output  [15:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [31:0] output_2_d0;
input  [31:0] output_2_q0;
output  [15:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [31:0] output_3_d0;
input  [31:0] output_3_q0;
output  [15:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [31:0] output_4_d0;
input  [31:0] output_4_q0;
output  [15:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [31:0] output_5_d0;
input  [31:0] output_5_q0;
output  [15:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [31:0] output_6_d0;
input  [31:0] output_6_q0;
output  [15:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [31:0] output_7_d0;
input  [31:0] output_7_q0;
output  [15:0] output_8_address0;
output   output_8_ce0;
output   output_8_we0;
output  [31:0] output_8_d0;
input  [31:0] output_8_q0;
output  [15:0] output_9_address0;
output   output_9_ce0;
output   output_9_we0;
output  [31:0] output_9_d0;
input  [31:0] output_9_q0;
output  [15:0] output_10_address0;
output   output_10_ce0;
output   output_10_we0;
output  [31:0] output_10_d0;
input  [31:0] output_10_q0;
output  [15:0] output_11_address0;
output   output_11_ce0;
output   output_11_we0;
output  [31:0] output_11_d0;
input  [31:0] output_11_q0;
output  [15:0] output_12_address0;
output   output_12_ce0;
output   output_12_we0;
output  [31:0] output_12_d0;
input  [31:0] output_12_q0;
output  [15:0] output_13_address0;
output   output_13_ce0;
output   output_13_we0;
output  [31:0] output_13_d0;
input  [31:0] output_13_q0;
output  [15:0] output_14_address0;
output   output_14_ce0;
output   output_14_we0;
output  [31:0] output_14_d0;
input  [31:0] output_14_q0;
output  [15:0] output_15_address0;
output   output_15_ce0;
output   output_15_we0;
output  [31:0] output_15_d0;
input  [31:0] output_15_q0;
output  [16:0] weight_address0;
output   weight_ce0;
output   weight_we0;
output  [31:0] weight_d0;
input  [31:0] weight_q0;
output  [16:0] weight_address1;
output   weight_ce1;
input  [31:0] weight_q1;
output  [16:0] weight_address2;
output   weight_ce2;
input  [31:0] weight_q2;
output  [16:0] weight_address3;
output   weight_ce3;
input  [31:0] weight_q3;
output  [16:0] weight_address4;
output   weight_ce4;
input  [31:0] weight_q4;
output  [16:0] weight_address5;
output   weight_ce5;
input  [31:0] weight_q5;
output  [16:0] weight_address6;
output   weight_ce6;
input  [31:0] weight_q6;
output  [16:0] weight_address7;
output   weight_ce7;
input  [31:0] weight_q7;
output  [16:0] weight_address8;
output   weight_ce8;
input  [31:0] weight_q8;
output  [16:0] weight_address9;
output   weight_ce9;
input  [31:0] weight_q9;
output  [16:0] weight_address10;
output   weight_ce10;
input  [31:0] weight_q10;
output  [16:0] weight_address11;
output   weight_ce11;
input  [31:0] weight_q11;
output  [16:0] weight_address12;
output   weight_ce12;
input  [31:0] weight_q12;
output   m_axi_kernel_input_AWVALID;
input   m_axi_kernel_input_AWREADY;
output  [63:0] m_axi_kernel_input_AWADDR;
output  [0:0] m_axi_kernel_input_AWID;
output  [31:0] m_axi_kernel_input_AWLEN;
output  [2:0] m_axi_kernel_input_AWSIZE;
output  [1:0] m_axi_kernel_input_AWBURST;
output  [1:0] m_axi_kernel_input_AWLOCK;
output  [3:0] m_axi_kernel_input_AWCACHE;
output  [2:0] m_axi_kernel_input_AWPROT;
output  [3:0] m_axi_kernel_input_AWQOS;
output  [3:0] m_axi_kernel_input_AWREGION;
output  [0:0] m_axi_kernel_input_AWUSER;
output   m_axi_kernel_input_WVALID;
input   m_axi_kernel_input_WREADY;
output  [127:0] m_axi_kernel_input_WDATA;
output  [15:0] m_axi_kernel_input_WSTRB;
output   m_axi_kernel_input_WLAST;
output  [0:0] m_axi_kernel_input_WID;
output  [0:0] m_axi_kernel_input_WUSER;
output   m_axi_kernel_input_ARVALID;
input   m_axi_kernel_input_ARREADY;
output  [63:0] m_axi_kernel_input_ARADDR;
output  [0:0] m_axi_kernel_input_ARID;
output  [31:0] m_axi_kernel_input_ARLEN;
output  [2:0] m_axi_kernel_input_ARSIZE;
output  [1:0] m_axi_kernel_input_ARBURST;
output  [1:0] m_axi_kernel_input_ARLOCK;
output  [3:0] m_axi_kernel_input_ARCACHE;
output  [2:0] m_axi_kernel_input_ARPROT;
output  [3:0] m_axi_kernel_input_ARQOS;
output  [3:0] m_axi_kernel_input_ARREGION;
output  [0:0] m_axi_kernel_input_ARUSER;
input   m_axi_kernel_input_RVALID;
output   m_axi_kernel_input_RREADY;
input  [127:0] m_axi_kernel_input_RDATA;
input   m_axi_kernel_input_RLAST;
input  [0:0] m_axi_kernel_input_RID;
input  [8:0] m_axi_kernel_input_RFIFONUM;
input  [0:0] m_axi_kernel_input_RUSER;
input  [1:0] m_axi_kernel_input_RRESP;
input   m_axi_kernel_input_BVALID;
output   m_axi_kernel_input_BREADY;
input  [1:0] m_axi_kernel_input_BRESP;
input  [0:0] m_axi_kernel_input_BID;
input  [0:0] m_axi_kernel_input_BUSER;
input  [63:0] vinput;
output   m_axi_kernel_weight_AWVALID;
input   m_axi_kernel_weight_AWREADY;
output  [63:0] m_axi_kernel_weight_AWADDR;
output  [0:0] m_axi_kernel_weight_AWID;
output  [31:0] m_axi_kernel_weight_AWLEN;
output  [2:0] m_axi_kernel_weight_AWSIZE;
output  [1:0] m_axi_kernel_weight_AWBURST;
output  [1:0] m_axi_kernel_weight_AWLOCK;
output  [3:0] m_axi_kernel_weight_AWCACHE;
output  [2:0] m_axi_kernel_weight_AWPROT;
output  [3:0] m_axi_kernel_weight_AWQOS;
output  [3:0] m_axi_kernel_weight_AWREGION;
output  [0:0] m_axi_kernel_weight_AWUSER;
output   m_axi_kernel_weight_WVALID;
input   m_axi_kernel_weight_WREADY;
output  [31:0] m_axi_kernel_weight_WDATA;
output  [3:0] m_axi_kernel_weight_WSTRB;
output   m_axi_kernel_weight_WLAST;
output  [0:0] m_axi_kernel_weight_WID;
output  [0:0] m_axi_kernel_weight_WUSER;
output   m_axi_kernel_weight_ARVALID;
input   m_axi_kernel_weight_ARREADY;
output  [63:0] m_axi_kernel_weight_ARADDR;
output  [0:0] m_axi_kernel_weight_ARID;
output  [31:0] m_axi_kernel_weight_ARLEN;
output  [2:0] m_axi_kernel_weight_ARSIZE;
output  [1:0] m_axi_kernel_weight_ARBURST;
output  [1:0] m_axi_kernel_weight_ARLOCK;
output  [3:0] m_axi_kernel_weight_ARCACHE;
output  [2:0] m_axi_kernel_weight_ARPROT;
output  [3:0] m_axi_kernel_weight_ARQOS;
output  [3:0] m_axi_kernel_weight_ARREGION;
output  [0:0] m_axi_kernel_weight_ARUSER;
input   m_axi_kernel_weight_RVALID;
output   m_axi_kernel_weight_RREADY;
input  [31:0] m_axi_kernel_weight_RDATA;
input   m_axi_kernel_weight_RLAST;
input  [0:0] m_axi_kernel_weight_RID;
input  [8:0] m_axi_kernel_weight_RFIFONUM;
input  [0:0] m_axi_kernel_weight_RUSER;
input  [1:0] m_axi_kernel_weight_RRESP;
input   m_axi_kernel_weight_BVALID;
output   m_axi_kernel_weight_BREADY;
input  [1:0] m_axi_kernel_weight_BRESP;
input  [0:0] m_axi_kernel_weight_BID;
input  [0:0] m_axi_kernel_weight_BUSER;
input  [63:0] vweight;
output   m_axi_kernel_output_AWVALID;
input   m_axi_kernel_output_AWREADY;
output  [63:0] m_axi_kernel_output_AWADDR;
output  [0:0] m_axi_kernel_output_AWID;
output  [31:0] m_axi_kernel_output_AWLEN;
output  [2:0] m_axi_kernel_output_AWSIZE;
output  [1:0] m_axi_kernel_output_AWBURST;
output  [1:0] m_axi_kernel_output_AWLOCK;
output  [3:0] m_axi_kernel_output_AWCACHE;
output  [2:0] m_axi_kernel_output_AWPROT;
output  [3:0] m_axi_kernel_output_AWQOS;
output  [3:0] m_axi_kernel_output_AWREGION;
output  [0:0] m_axi_kernel_output_AWUSER;
output   m_axi_kernel_output_WVALID;
input   m_axi_kernel_output_WREADY;
output  [511:0] m_axi_kernel_output_WDATA;
output  [63:0] m_axi_kernel_output_WSTRB;
output   m_axi_kernel_output_WLAST;
output  [0:0] m_axi_kernel_output_WID;
output  [0:0] m_axi_kernel_output_WUSER;
output   m_axi_kernel_output_ARVALID;
input   m_axi_kernel_output_ARREADY;
output  [63:0] m_axi_kernel_output_ARADDR;
output  [0:0] m_axi_kernel_output_ARID;
output  [31:0] m_axi_kernel_output_ARLEN;
output  [2:0] m_axi_kernel_output_ARSIZE;
output  [1:0] m_axi_kernel_output_ARBURST;
output  [1:0] m_axi_kernel_output_ARLOCK;
output  [3:0] m_axi_kernel_output_ARCACHE;
output  [2:0] m_axi_kernel_output_ARPROT;
output  [3:0] m_axi_kernel_output_ARQOS;
output  [3:0] m_axi_kernel_output_ARREGION;
output  [0:0] m_axi_kernel_output_ARUSER;
input   m_axi_kernel_output_RVALID;
output   m_axi_kernel_output_RREADY;
input  [511:0] m_axi_kernel_output_RDATA;
input   m_axi_kernel_output_RLAST;
input  [0:0] m_axi_kernel_output_RID;
input  [8:0] m_axi_kernel_output_RFIFONUM;
input  [0:0] m_axi_kernel_output_RUSER;
input  [1:0] m_axi_kernel_output_RRESP;
input   m_axi_kernel_output_BVALID;
output   m_axi_kernel_output_BREADY;
input  [1:0] m_axi_kernel_output_BRESP;
input  [0:0] m_axi_kernel_output_BID;
input  [0:0] m_axi_kernel_output_BUSER;
input  [63:0] voutput;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] input_0_address0;
reg input_0_ce0;
reg input_0_we0;
reg input_0_ce1;
reg input_0_ce2;
reg input_0_ce3;
reg input_0_ce4;
reg input_0_ce5;
reg input_0_ce6;
reg input_0_ce7;
reg[13:0] input_1_address0;
reg input_1_ce0;
reg input_1_we0;
reg input_1_ce1;
reg input_1_ce2;
reg input_1_ce3;
reg input_1_ce4;
reg input_1_ce5;
reg input_1_ce6;
reg input_1_ce7;
reg[13:0] input_2_address0;
reg input_2_ce0;
reg input_2_we0;
reg input_2_ce1;
reg input_2_ce2;
reg input_2_ce3;
reg input_2_ce4;
reg input_2_ce5;
reg input_2_ce6;
reg input_2_ce7;
reg[13:0] input_3_address0;
reg input_3_ce0;
reg input_3_we0;
reg input_3_ce1;
reg input_3_ce2;
reg input_3_ce3;
reg input_3_ce4;
reg input_3_ce5;
reg input_3_ce6;
reg input_3_ce7;
reg[15:0] output_0_address0;
reg output_0_ce0;
reg output_0_we0;
reg[31:0] output_0_d0;
reg[15:0] output_1_address0;
reg output_1_ce0;
reg output_1_we0;
reg[31:0] output_1_d0;
reg[15:0] output_2_address0;
reg output_2_ce0;
reg output_2_we0;
reg[31:0] output_2_d0;
reg[15:0] output_3_address0;
reg output_3_ce0;
reg output_3_we0;
reg[31:0] output_3_d0;
reg[15:0] output_4_address0;
reg output_4_ce0;
reg output_4_we0;
reg[31:0] output_4_d0;
reg[15:0] output_5_address0;
reg output_5_ce0;
reg output_5_we0;
reg[31:0] output_5_d0;
reg[15:0] output_6_address0;
reg output_6_ce0;
reg output_6_we0;
reg[31:0] output_6_d0;
reg[15:0] output_7_address0;
reg output_7_ce0;
reg output_7_we0;
reg[31:0] output_7_d0;
reg[15:0] output_8_address0;
reg output_8_ce0;
reg output_8_we0;
reg[31:0] output_8_d0;
reg[15:0] output_9_address0;
reg output_9_ce0;
reg output_9_we0;
reg[31:0] output_9_d0;
reg[15:0] output_10_address0;
reg output_10_ce0;
reg output_10_we0;
reg[31:0] output_10_d0;
reg[15:0] output_11_address0;
reg output_11_ce0;
reg output_11_we0;
reg[31:0] output_11_d0;
reg[15:0] output_12_address0;
reg output_12_ce0;
reg output_12_we0;
reg[31:0] output_12_d0;
reg[15:0] output_13_address0;
reg output_13_ce0;
reg output_13_we0;
reg[31:0] output_13_d0;
reg[15:0] output_14_address0;
reg output_14_ce0;
reg output_14_we0;
reg[31:0] output_14_d0;
reg[15:0] output_15_address0;
reg output_15_ce0;
reg output_15_we0;
reg[31:0] output_15_d0;
reg[16:0] weight_address0;
reg weight_ce0;
reg weight_we0;
reg weight_ce1;
reg weight_ce2;
reg weight_ce3;
reg weight_ce4;
reg weight_ce5;
reg weight_ce6;
reg weight_ce7;
reg weight_ce8;
reg weight_ce9;
reg weight_ce10;
reg weight_ce11;
reg weight_ce12;
reg m_axi_kernel_input_ARVALID;
reg m_axi_kernel_input_RREADY;
reg m_axi_kernel_weight_ARVALID;
reg m_axi_kernel_weight_RREADY;
reg m_axi_kernel_output_AWVALID;
reg m_axi_kernel_output_WVALID;
reg m_axi_kernel_output_ARVALID;
reg m_axi_kernel_output_RREADY;
reg m_axi_kernel_output_BREADY;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] i0_2_fu_314_p2;
reg   [4:0] i0_2_reg_373;
wire    ap_CS_fsm_state2;
wire   [3:0] trunc_ln304_fu_320_p1;
reg   [3:0] trunc_ln304_reg_378;
wire   [8:0] add_ln319_fu_332_p2;
reg   [8:0] add_ln319_reg_388;
wire    ap_CS_fsm_state4;
wire   [7:0] trunc_ln319_fu_338_p1;
reg   [7:0] trunc_ln319_reg_393;
wire    grp_load_weight_S0_fu_147_ap_start;
wire    grp_load_weight_S0_fu_147_ap_done;
wire    grp_load_weight_S0_fu_147_ap_idle;
wire    grp_load_weight_S0_fu_147_ap_ready;
wire   [16:0] grp_load_weight_S0_fu_147_weight_address0;
wire    grp_load_weight_S0_fu_147_weight_ce0;
wire    grp_load_weight_S0_fu_147_weight_we0;
wire   [31:0] grp_load_weight_S0_fu_147_weight_d0;
wire    grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWVALID;
wire   [63:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWADDR;
wire   [0:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWID;
wire   [31:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLEN;
wire   [2:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWSIZE;
wire   [1:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWBURST;
wire   [1:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLOCK;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWCACHE;
wire   [2:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWPROT;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWQOS;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWREGION;
wire   [0:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWUSER;
wire    grp_load_weight_S0_fu_147_m_axi_kernel_weight_WVALID;
wire   [31:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_WDATA;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_WSTRB;
wire    grp_load_weight_S0_fu_147_m_axi_kernel_weight_WLAST;
wire   [0:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_WID;
wire   [0:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_WUSER;
wire    grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID;
wire   [63:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARADDR;
wire   [0:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARID;
wire   [31:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLEN;
wire   [2:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARSIZE;
wire   [1:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARBURST;
wire   [1:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLOCK;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARCACHE;
wire   [2:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARPROT;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARQOS;
wire   [3:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARREGION;
wire   [0:0] grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARUSER;
wire    grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY;
wire    grp_load_weight_S0_fu_147_m_axi_kernel_weight_BREADY;
wire    grp_load_output_S0_fu_157_ap_start;
wire    grp_load_output_S0_fu_157_ap_done;
wire    grp_load_output_S0_fu_157_ap_idle;
wire    grp_load_output_S0_fu_157_ap_ready;
wire   [15:0] grp_load_output_S0_fu_157_output_0_address0;
wire    grp_load_output_S0_fu_157_output_0_ce0;
wire    grp_load_output_S0_fu_157_output_0_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_0_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_1_address0;
wire    grp_load_output_S0_fu_157_output_1_ce0;
wire    grp_load_output_S0_fu_157_output_1_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_1_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_2_address0;
wire    grp_load_output_S0_fu_157_output_2_ce0;
wire    grp_load_output_S0_fu_157_output_2_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_2_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_3_address0;
wire    grp_load_output_S0_fu_157_output_3_ce0;
wire    grp_load_output_S0_fu_157_output_3_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_3_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_4_address0;
wire    grp_load_output_S0_fu_157_output_4_ce0;
wire    grp_load_output_S0_fu_157_output_4_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_4_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_5_address0;
wire    grp_load_output_S0_fu_157_output_5_ce0;
wire    grp_load_output_S0_fu_157_output_5_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_5_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_6_address0;
wire    grp_load_output_S0_fu_157_output_6_ce0;
wire    grp_load_output_S0_fu_157_output_6_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_6_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_7_address0;
wire    grp_load_output_S0_fu_157_output_7_ce0;
wire    grp_load_output_S0_fu_157_output_7_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_7_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_8_address0;
wire    grp_load_output_S0_fu_157_output_8_ce0;
wire    grp_load_output_S0_fu_157_output_8_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_8_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_9_address0;
wire    grp_load_output_S0_fu_157_output_9_ce0;
wire    grp_load_output_S0_fu_157_output_9_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_9_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_10_address0;
wire    grp_load_output_S0_fu_157_output_10_ce0;
wire    grp_load_output_S0_fu_157_output_10_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_10_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_11_address0;
wire    grp_load_output_S0_fu_157_output_11_ce0;
wire    grp_load_output_S0_fu_157_output_11_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_11_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_12_address0;
wire    grp_load_output_S0_fu_157_output_12_ce0;
wire    grp_load_output_S0_fu_157_output_12_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_12_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_13_address0;
wire    grp_load_output_S0_fu_157_output_13_ce0;
wire    grp_load_output_S0_fu_157_output_13_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_13_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_14_address0;
wire    grp_load_output_S0_fu_157_output_14_ce0;
wire    grp_load_output_S0_fu_157_output_14_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_14_d0;
wire   [15:0] grp_load_output_S0_fu_157_output_15_address0;
wire    grp_load_output_S0_fu_157_output_15_ce0;
wire    grp_load_output_S0_fu_157_output_15_we0;
wire   [31:0] grp_load_output_S0_fu_157_output_15_d0;
wire    grp_load_output_S0_fu_157_m_axi_kernel_output_AWVALID;
wire   [63:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWADDR;
wire   [0:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWID;
wire   [31:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWLEN;
wire   [2:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWSIZE;
wire   [1:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWBURST;
wire   [1:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWLOCK;
wire   [3:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWCACHE;
wire   [2:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWPROT;
wire   [3:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWQOS;
wire   [3:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWREGION;
wire   [0:0] grp_load_output_S0_fu_157_m_axi_kernel_output_AWUSER;
wire    grp_load_output_S0_fu_157_m_axi_kernel_output_WVALID;
wire   [511:0] grp_load_output_S0_fu_157_m_axi_kernel_output_WDATA;
wire   [63:0] grp_load_output_S0_fu_157_m_axi_kernel_output_WSTRB;
wire    grp_load_output_S0_fu_157_m_axi_kernel_output_WLAST;
wire   [0:0] grp_load_output_S0_fu_157_m_axi_kernel_output_WID;
wire   [0:0] grp_load_output_S0_fu_157_m_axi_kernel_output_WUSER;
wire    grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID;
wire   [63:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARADDR;
wire   [0:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARID;
wire   [31:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARLEN;
wire   [2:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARSIZE;
wire   [1:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARBURST;
wire   [1:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARLOCK;
wire   [3:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARCACHE;
wire   [2:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARPROT;
wire   [3:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARQOS;
wire   [3:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARREGION;
wire   [0:0] grp_load_output_S0_fu_157_m_axi_kernel_output_ARUSER;
wire    grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY;
wire    grp_load_output_S0_fu_157_m_axi_kernel_output_BREADY;
wire    grp_load_input_S0_fu_197_ap_start;
wire    grp_load_input_S0_fu_197_ap_done;
wire    grp_load_input_S0_fu_197_ap_idle;
wire    grp_load_input_S0_fu_197_ap_ready;
wire   [13:0] grp_load_input_S0_fu_197_input_0_address0;
wire    grp_load_input_S0_fu_197_input_0_ce0;
wire    grp_load_input_S0_fu_197_input_0_we0;
wire   [31:0] grp_load_input_S0_fu_197_input_0_d0;
wire   [13:0] grp_load_input_S0_fu_197_input_1_address0;
wire    grp_load_input_S0_fu_197_input_1_ce0;
wire    grp_load_input_S0_fu_197_input_1_we0;
wire   [31:0] grp_load_input_S0_fu_197_input_1_d0;
wire   [13:0] grp_load_input_S0_fu_197_input_2_address0;
wire    grp_load_input_S0_fu_197_input_2_ce0;
wire    grp_load_input_S0_fu_197_input_2_we0;
wire   [31:0] grp_load_input_S0_fu_197_input_2_d0;
wire   [13:0] grp_load_input_S0_fu_197_input_3_address0;
wire    grp_load_input_S0_fu_197_input_3_ce0;
wire    grp_load_input_S0_fu_197_input_3_we0;
wire   [31:0] grp_load_input_S0_fu_197_input_3_d0;
wire    grp_load_input_S0_fu_197_m_axi_kernel_input_AWVALID;
wire   [63:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWADDR;
wire   [0:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWID;
wire   [31:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWLEN;
wire   [2:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWSIZE;
wire   [1:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWBURST;
wire   [1:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWLOCK;
wire   [3:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWCACHE;
wire   [2:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWPROT;
wire   [3:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWQOS;
wire   [3:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWREGION;
wire   [0:0] grp_load_input_S0_fu_197_m_axi_kernel_input_AWUSER;
wire    grp_load_input_S0_fu_197_m_axi_kernel_input_WVALID;
wire   [127:0] grp_load_input_S0_fu_197_m_axi_kernel_input_WDATA;
wire   [15:0] grp_load_input_S0_fu_197_m_axi_kernel_input_WSTRB;
wire    grp_load_input_S0_fu_197_m_axi_kernel_input_WLAST;
wire   [0:0] grp_load_input_S0_fu_197_m_axi_kernel_input_WID;
wire   [0:0] grp_load_input_S0_fu_197_m_axi_kernel_input_WUSER;
wire    grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID;
wire   [63:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARADDR;
wire   [0:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARID;
wire   [31:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARLEN;
wire   [2:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARSIZE;
wire   [1:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARBURST;
wire   [1:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARLOCK;
wire   [3:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARCACHE;
wire   [2:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARPROT;
wire   [3:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARQOS;
wire   [3:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARREGION;
wire   [0:0] grp_load_input_S0_fu_197_m_axi_kernel_input_ARUSER;
wire    grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY;
wire    grp_load_input_S0_fu_197_m_axi_kernel_input_BREADY;
wire    grp_store_output_S0_fu_213_ap_start;
wire    grp_store_output_S0_fu_213_ap_done;
wire    grp_store_output_S0_fu_213_ap_idle;
wire    grp_store_output_S0_fu_213_ap_ready;
wire   [15:0] grp_store_output_S0_fu_213_output_0_address0;
wire    grp_store_output_S0_fu_213_output_0_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_1_address0;
wire    grp_store_output_S0_fu_213_output_1_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_2_address0;
wire    grp_store_output_S0_fu_213_output_2_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_3_address0;
wire    grp_store_output_S0_fu_213_output_3_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_4_address0;
wire    grp_store_output_S0_fu_213_output_4_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_5_address0;
wire    grp_store_output_S0_fu_213_output_5_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_6_address0;
wire    grp_store_output_S0_fu_213_output_6_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_7_address0;
wire    grp_store_output_S0_fu_213_output_7_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_8_address0;
wire    grp_store_output_S0_fu_213_output_8_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_9_address0;
wire    grp_store_output_S0_fu_213_output_9_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_10_address0;
wire    grp_store_output_S0_fu_213_output_10_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_11_address0;
wire    grp_store_output_S0_fu_213_output_11_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_12_address0;
wire    grp_store_output_S0_fu_213_output_12_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_13_address0;
wire    grp_store_output_S0_fu_213_output_13_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_14_address0;
wire    grp_store_output_S0_fu_213_output_14_ce0;
wire   [15:0] grp_store_output_S0_fu_213_output_15_address0;
wire    grp_store_output_S0_fu_213_output_15_ce0;
wire    grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID;
wire   [63:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWADDR;
wire   [0:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWID;
wire   [31:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWLEN;
wire   [2:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWSIZE;
wire   [1:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWBURST;
wire   [1:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWLOCK;
wire   [3:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWCACHE;
wire   [2:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWPROT;
wire   [3:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWQOS;
wire   [3:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWREGION;
wire   [0:0] grp_store_output_S0_fu_213_m_axi_kernel_output_AWUSER;
wire    grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID;
wire   [511:0] grp_store_output_S0_fu_213_m_axi_kernel_output_WDATA;
wire   [63:0] grp_store_output_S0_fu_213_m_axi_kernel_output_WSTRB;
wire    grp_store_output_S0_fu_213_m_axi_kernel_output_WLAST;
wire   [0:0] grp_store_output_S0_fu_213_m_axi_kernel_output_WID;
wire   [0:0] grp_store_output_S0_fu_213_m_axi_kernel_output_WUSER;
wire    grp_store_output_S0_fu_213_m_axi_kernel_output_ARVALID;
wire   [63:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARADDR;
wire   [0:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARID;
wire   [31:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARLEN;
wire   [2:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARSIZE;
wire   [1:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARBURST;
wire   [1:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARLOCK;
wire   [3:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARCACHE;
wire   [2:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARPROT;
wire   [3:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARQOS;
wire   [3:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARREGION;
wire   [0:0] grp_store_output_S0_fu_213_m_axi_kernel_output_ARUSER;
wire    grp_store_output_S0_fu_213_m_axi_kernel_output_RREADY;
wire    grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_idle;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_ready;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address1;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address2;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address3;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address4;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address5;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address6;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address7;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address8;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address9;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address10;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address11;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11;
wire   [16:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address12;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address1;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address2;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address3;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address4;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address5;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address6;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address7;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address1;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address2;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address3;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address4;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address5;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address6;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address7;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address1;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address2;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address3;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address4;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address5;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address6;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address7;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address1;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address2;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address3;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address4;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address5;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address6;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6;
wire   [13:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address7;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0;
wire   [15:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0;
wire    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0;
wire   [31:0] grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0;
reg   [8:0] j_reg_136;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state3;
reg    ap_block_state3_on_subcall_done;
reg    grp_load_weight_S0_fu_147_ap_start_reg;
wire   [0:0] icmp_ln304_fu_308_p2;
reg    grp_load_output_S0_fu_157_ap_start_reg;
reg    grp_load_input_S0_fu_197_ap_start_reg;
wire   [0:0] icmp_ln319_fu_326_p2;
wire    ap_CS_fsm_state5;
reg    grp_store_output_S0_fu_213_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state6;
reg   [4:0] i0_fu_114;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_load_weight_S0_fu_147_ap_start_reg = 1'b0;
#0 grp_load_output_S0_fu_157_ap_start_reg = 1'b0;
#0 grp_load_input_S0_fu_197_ap_start_reg = 1'b0;
#0 grp_store_output_S0_fu_213_ap_start_reg = 1'b0;
#0 grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg = 1'b0;
#0 i0_fu_114 = 5'd0;
end

kernel_cnn_load_weight_S0 grp_load_weight_S0_fu_147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_weight_S0_fu_147_ap_start),
    .ap_done(grp_load_weight_S0_fu_147_ap_done),
    .ap_idle(grp_load_weight_S0_fu_147_ap_idle),
    .ap_ready(grp_load_weight_S0_fu_147_ap_ready),
    .weight_address0(grp_load_weight_S0_fu_147_weight_address0),
    .weight_ce0(grp_load_weight_S0_fu_147_weight_ce0),
    .weight_we0(grp_load_weight_S0_fu_147_weight_we0),
    .weight_d0(grp_load_weight_S0_fu_147_weight_d0),
    .m_axi_kernel_weight_AWVALID(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWVALID),
    .m_axi_kernel_weight_AWREADY(1'b0),
    .m_axi_kernel_weight_AWADDR(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWADDR),
    .m_axi_kernel_weight_AWID(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWID),
    .m_axi_kernel_weight_AWLEN(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLEN),
    .m_axi_kernel_weight_AWSIZE(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWSIZE),
    .m_axi_kernel_weight_AWBURST(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWBURST),
    .m_axi_kernel_weight_AWLOCK(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLOCK),
    .m_axi_kernel_weight_AWCACHE(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWCACHE),
    .m_axi_kernel_weight_AWPROT(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWPROT),
    .m_axi_kernel_weight_AWQOS(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWQOS),
    .m_axi_kernel_weight_AWREGION(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWREGION),
    .m_axi_kernel_weight_AWUSER(grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWUSER),
    .m_axi_kernel_weight_WVALID(grp_load_weight_S0_fu_147_m_axi_kernel_weight_WVALID),
    .m_axi_kernel_weight_WREADY(1'b0),
    .m_axi_kernel_weight_WDATA(grp_load_weight_S0_fu_147_m_axi_kernel_weight_WDATA),
    .m_axi_kernel_weight_WSTRB(grp_load_weight_S0_fu_147_m_axi_kernel_weight_WSTRB),
    .m_axi_kernel_weight_WLAST(grp_load_weight_S0_fu_147_m_axi_kernel_weight_WLAST),
    .m_axi_kernel_weight_WID(grp_load_weight_S0_fu_147_m_axi_kernel_weight_WID),
    .m_axi_kernel_weight_WUSER(grp_load_weight_S0_fu_147_m_axi_kernel_weight_WUSER),
    .m_axi_kernel_weight_ARVALID(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID),
    .m_axi_kernel_weight_ARREADY(m_axi_kernel_weight_ARREADY),
    .m_axi_kernel_weight_ARADDR(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARADDR),
    .m_axi_kernel_weight_ARID(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARID),
    .m_axi_kernel_weight_ARLEN(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLEN),
    .m_axi_kernel_weight_ARSIZE(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARSIZE),
    .m_axi_kernel_weight_ARBURST(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARBURST),
    .m_axi_kernel_weight_ARLOCK(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLOCK),
    .m_axi_kernel_weight_ARCACHE(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARCACHE),
    .m_axi_kernel_weight_ARPROT(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARPROT),
    .m_axi_kernel_weight_ARQOS(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARQOS),
    .m_axi_kernel_weight_ARREGION(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARREGION),
    .m_axi_kernel_weight_ARUSER(grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARUSER),
    .m_axi_kernel_weight_RVALID(m_axi_kernel_weight_RVALID),
    .m_axi_kernel_weight_RREADY(grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY),
    .m_axi_kernel_weight_RDATA(m_axi_kernel_weight_RDATA),
    .m_axi_kernel_weight_RLAST(m_axi_kernel_weight_RLAST),
    .m_axi_kernel_weight_RID(m_axi_kernel_weight_RID),
    .m_axi_kernel_weight_RFIFONUM(m_axi_kernel_weight_RFIFONUM),
    .m_axi_kernel_weight_RUSER(m_axi_kernel_weight_RUSER),
    .m_axi_kernel_weight_RRESP(m_axi_kernel_weight_RRESP),
    .m_axi_kernel_weight_BVALID(1'b0),
    .m_axi_kernel_weight_BREADY(grp_load_weight_S0_fu_147_m_axi_kernel_weight_BREADY),
    .m_axi_kernel_weight_BRESP(2'd0),
    .m_axi_kernel_weight_BID(1'd0),
    .m_axi_kernel_weight_BUSER(1'd0),
    .vweight(vweight),
    .d0(trunc_ln304_reg_378)
);

kernel_cnn_load_output_S0 grp_load_output_S0_fu_157(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_output_S0_fu_157_ap_start),
    .ap_done(grp_load_output_S0_fu_157_ap_done),
    .ap_idle(grp_load_output_S0_fu_157_ap_idle),
    .ap_ready(grp_load_output_S0_fu_157_ap_ready),
    .output_0_address0(grp_load_output_S0_fu_157_output_0_address0),
    .output_0_ce0(grp_load_output_S0_fu_157_output_0_ce0),
    .output_0_we0(grp_load_output_S0_fu_157_output_0_we0),
    .output_0_d0(grp_load_output_S0_fu_157_output_0_d0),
    .output_1_address0(grp_load_output_S0_fu_157_output_1_address0),
    .output_1_ce0(grp_load_output_S0_fu_157_output_1_ce0),
    .output_1_we0(grp_load_output_S0_fu_157_output_1_we0),
    .output_1_d0(grp_load_output_S0_fu_157_output_1_d0),
    .output_2_address0(grp_load_output_S0_fu_157_output_2_address0),
    .output_2_ce0(grp_load_output_S0_fu_157_output_2_ce0),
    .output_2_we0(grp_load_output_S0_fu_157_output_2_we0),
    .output_2_d0(grp_load_output_S0_fu_157_output_2_d0),
    .output_3_address0(grp_load_output_S0_fu_157_output_3_address0),
    .output_3_ce0(grp_load_output_S0_fu_157_output_3_ce0),
    .output_3_we0(grp_load_output_S0_fu_157_output_3_we0),
    .output_3_d0(grp_load_output_S0_fu_157_output_3_d0),
    .output_4_address0(grp_load_output_S0_fu_157_output_4_address0),
    .output_4_ce0(grp_load_output_S0_fu_157_output_4_ce0),
    .output_4_we0(grp_load_output_S0_fu_157_output_4_we0),
    .output_4_d0(grp_load_output_S0_fu_157_output_4_d0),
    .output_5_address0(grp_load_output_S0_fu_157_output_5_address0),
    .output_5_ce0(grp_load_output_S0_fu_157_output_5_ce0),
    .output_5_we0(grp_load_output_S0_fu_157_output_5_we0),
    .output_5_d0(grp_load_output_S0_fu_157_output_5_d0),
    .output_6_address0(grp_load_output_S0_fu_157_output_6_address0),
    .output_6_ce0(grp_load_output_S0_fu_157_output_6_ce0),
    .output_6_we0(grp_load_output_S0_fu_157_output_6_we0),
    .output_6_d0(grp_load_output_S0_fu_157_output_6_d0),
    .output_7_address0(grp_load_output_S0_fu_157_output_7_address0),
    .output_7_ce0(grp_load_output_S0_fu_157_output_7_ce0),
    .output_7_we0(grp_load_output_S0_fu_157_output_7_we0),
    .output_7_d0(grp_load_output_S0_fu_157_output_7_d0),
    .output_8_address0(grp_load_output_S0_fu_157_output_8_address0),
    .output_8_ce0(grp_load_output_S0_fu_157_output_8_ce0),
    .output_8_we0(grp_load_output_S0_fu_157_output_8_we0),
    .output_8_d0(grp_load_output_S0_fu_157_output_8_d0),
    .output_9_address0(grp_load_output_S0_fu_157_output_9_address0),
    .output_9_ce0(grp_load_output_S0_fu_157_output_9_ce0),
    .output_9_we0(grp_load_output_S0_fu_157_output_9_we0),
    .output_9_d0(grp_load_output_S0_fu_157_output_9_d0),
    .output_10_address0(grp_load_output_S0_fu_157_output_10_address0),
    .output_10_ce0(grp_load_output_S0_fu_157_output_10_ce0),
    .output_10_we0(grp_load_output_S0_fu_157_output_10_we0),
    .output_10_d0(grp_load_output_S0_fu_157_output_10_d0),
    .output_11_address0(grp_load_output_S0_fu_157_output_11_address0),
    .output_11_ce0(grp_load_output_S0_fu_157_output_11_ce0),
    .output_11_we0(grp_load_output_S0_fu_157_output_11_we0),
    .output_11_d0(grp_load_output_S0_fu_157_output_11_d0),
    .output_12_address0(grp_load_output_S0_fu_157_output_12_address0),
    .output_12_ce0(grp_load_output_S0_fu_157_output_12_ce0),
    .output_12_we0(grp_load_output_S0_fu_157_output_12_we0),
    .output_12_d0(grp_load_output_S0_fu_157_output_12_d0),
    .output_13_address0(grp_load_output_S0_fu_157_output_13_address0),
    .output_13_ce0(grp_load_output_S0_fu_157_output_13_ce0),
    .output_13_we0(grp_load_output_S0_fu_157_output_13_we0),
    .output_13_d0(grp_load_output_S0_fu_157_output_13_d0),
    .output_14_address0(grp_load_output_S0_fu_157_output_14_address0),
    .output_14_ce0(grp_load_output_S0_fu_157_output_14_ce0),
    .output_14_we0(grp_load_output_S0_fu_157_output_14_we0),
    .output_14_d0(grp_load_output_S0_fu_157_output_14_d0),
    .output_15_address0(grp_load_output_S0_fu_157_output_15_address0),
    .output_15_ce0(grp_load_output_S0_fu_157_output_15_ce0),
    .output_15_we0(grp_load_output_S0_fu_157_output_15_we0),
    .output_15_d0(grp_load_output_S0_fu_157_output_15_d0),
    .m_axi_kernel_output_AWVALID(grp_load_output_S0_fu_157_m_axi_kernel_output_AWVALID),
    .m_axi_kernel_output_AWREADY(1'b0),
    .m_axi_kernel_output_AWADDR(grp_load_output_S0_fu_157_m_axi_kernel_output_AWADDR),
    .m_axi_kernel_output_AWID(grp_load_output_S0_fu_157_m_axi_kernel_output_AWID),
    .m_axi_kernel_output_AWLEN(grp_load_output_S0_fu_157_m_axi_kernel_output_AWLEN),
    .m_axi_kernel_output_AWSIZE(grp_load_output_S0_fu_157_m_axi_kernel_output_AWSIZE),
    .m_axi_kernel_output_AWBURST(grp_load_output_S0_fu_157_m_axi_kernel_output_AWBURST),
    .m_axi_kernel_output_AWLOCK(grp_load_output_S0_fu_157_m_axi_kernel_output_AWLOCK),
    .m_axi_kernel_output_AWCACHE(grp_load_output_S0_fu_157_m_axi_kernel_output_AWCACHE),
    .m_axi_kernel_output_AWPROT(grp_load_output_S0_fu_157_m_axi_kernel_output_AWPROT),
    .m_axi_kernel_output_AWQOS(grp_load_output_S0_fu_157_m_axi_kernel_output_AWQOS),
    .m_axi_kernel_output_AWREGION(grp_load_output_S0_fu_157_m_axi_kernel_output_AWREGION),
    .m_axi_kernel_output_AWUSER(grp_load_output_S0_fu_157_m_axi_kernel_output_AWUSER),
    .m_axi_kernel_output_WVALID(grp_load_output_S0_fu_157_m_axi_kernel_output_WVALID),
    .m_axi_kernel_output_WREADY(1'b0),
    .m_axi_kernel_output_WDATA(grp_load_output_S0_fu_157_m_axi_kernel_output_WDATA),
    .m_axi_kernel_output_WSTRB(grp_load_output_S0_fu_157_m_axi_kernel_output_WSTRB),
    .m_axi_kernel_output_WLAST(grp_load_output_S0_fu_157_m_axi_kernel_output_WLAST),
    .m_axi_kernel_output_WID(grp_load_output_S0_fu_157_m_axi_kernel_output_WID),
    .m_axi_kernel_output_WUSER(grp_load_output_S0_fu_157_m_axi_kernel_output_WUSER),
    .m_axi_kernel_output_ARVALID(grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID),
    .m_axi_kernel_output_ARREADY(m_axi_kernel_output_ARREADY),
    .m_axi_kernel_output_ARADDR(grp_load_output_S0_fu_157_m_axi_kernel_output_ARADDR),
    .m_axi_kernel_output_ARID(grp_load_output_S0_fu_157_m_axi_kernel_output_ARID),
    .m_axi_kernel_output_ARLEN(grp_load_output_S0_fu_157_m_axi_kernel_output_ARLEN),
    .m_axi_kernel_output_ARSIZE(grp_load_output_S0_fu_157_m_axi_kernel_output_ARSIZE),
    .m_axi_kernel_output_ARBURST(grp_load_output_S0_fu_157_m_axi_kernel_output_ARBURST),
    .m_axi_kernel_output_ARLOCK(grp_load_output_S0_fu_157_m_axi_kernel_output_ARLOCK),
    .m_axi_kernel_output_ARCACHE(grp_load_output_S0_fu_157_m_axi_kernel_output_ARCACHE),
    .m_axi_kernel_output_ARPROT(grp_load_output_S0_fu_157_m_axi_kernel_output_ARPROT),
    .m_axi_kernel_output_ARQOS(grp_load_output_S0_fu_157_m_axi_kernel_output_ARQOS),
    .m_axi_kernel_output_ARREGION(grp_load_output_S0_fu_157_m_axi_kernel_output_ARREGION),
    .m_axi_kernel_output_ARUSER(grp_load_output_S0_fu_157_m_axi_kernel_output_ARUSER),
    .m_axi_kernel_output_RVALID(m_axi_kernel_output_RVALID),
    .m_axi_kernel_output_RREADY(grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY),
    .m_axi_kernel_output_RDATA(m_axi_kernel_output_RDATA),
    .m_axi_kernel_output_RLAST(m_axi_kernel_output_RLAST),
    .m_axi_kernel_output_RID(m_axi_kernel_output_RID),
    .m_axi_kernel_output_RFIFONUM(m_axi_kernel_output_RFIFONUM),
    .m_axi_kernel_output_RUSER(m_axi_kernel_output_RUSER),
    .m_axi_kernel_output_RRESP(m_axi_kernel_output_RRESP),
    .m_axi_kernel_output_BVALID(1'b0),
    .m_axi_kernel_output_BREADY(grp_load_output_S0_fu_157_m_axi_kernel_output_BREADY),
    .m_axi_kernel_output_BRESP(2'd0),
    .m_axi_kernel_output_BID(1'd0),
    .m_axi_kernel_output_BUSER(1'd0),
    .voutput(voutput),
    .d0(trunc_ln304_reg_378)
);

kernel_cnn_load_input_S0 grp_load_input_S0_fu_197(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_input_S0_fu_197_ap_start),
    .ap_done(grp_load_input_S0_fu_197_ap_done),
    .ap_idle(grp_load_input_S0_fu_197_ap_idle),
    .ap_ready(grp_load_input_S0_fu_197_ap_ready),
    .input_0_address0(grp_load_input_S0_fu_197_input_0_address0),
    .input_0_ce0(grp_load_input_S0_fu_197_input_0_ce0),
    .input_0_we0(grp_load_input_S0_fu_197_input_0_we0),
    .input_0_d0(grp_load_input_S0_fu_197_input_0_d0),
    .input_1_address0(grp_load_input_S0_fu_197_input_1_address0),
    .input_1_ce0(grp_load_input_S0_fu_197_input_1_ce0),
    .input_1_we0(grp_load_input_S0_fu_197_input_1_we0),
    .input_1_d0(grp_load_input_S0_fu_197_input_1_d0),
    .input_2_address0(grp_load_input_S0_fu_197_input_2_address0),
    .input_2_ce0(grp_load_input_S0_fu_197_input_2_ce0),
    .input_2_we0(grp_load_input_S0_fu_197_input_2_we0),
    .input_2_d0(grp_load_input_S0_fu_197_input_2_d0),
    .input_3_address0(grp_load_input_S0_fu_197_input_3_address0),
    .input_3_ce0(grp_load_input_S0_fu_197_input_3_ce0),
    .input_3_we0(grp_load_input_S0_fu_197_input_3_we0),
    .input_3_d0(grp_load_input_S0_fu_197_input_3_d0),
    .m_axi_kernel_input_AWVALID(grp_load_input_S0_fu_197_m_axi_kernel_input_AWVALID),
    .m_axi_kernel_input_AWREADY(1'b0),
    .m_axi_kernel_input_AWADDR(grp_load_input_S0_fu_197_m_axi_kernel_input_AWADDR),
    .m_axi_kernel_input_AWID(grp_load_input_S0_fu_197_m_axi_kernel_input_AWID),
    .m_axi_kernel_input_AWLEN(grp_load_input_S0_fu_197_m_axi_kernel_input_AWLEN),
    .m_axi_kernel_input_AWSIZE(grp_load_input_S0_fu_197_m_axi_kernel_input_AWSIZE),
    .m_axi_kernel_input_AWBURST(grp_load_input_S0_fu_197_m_axi_kernel_input_AWBURST),
    .m_axi_kernel_input_AWLOCK(grp_load_input_S0_fu_197_m_axi_kernel_input_AWLOCK),
    .m_axi_kernel_input_AWCACHE(grp_load_input_S0_fu_197_m_axi_kernel_input_AWCACHE),
    .m_axi_kernel_input_AWPROT(grp_load_input_S0_fu_197_m_axi_kernel_input_AWPROT),
    .m_axi_kernel_input_AWQOS(grp_load_input_S0_fu_197_m_axi_kernel_input_AWQOS),
    .m_axi_kernel_input_AWREGION(grp_load_input_S0_fu_197_m_axi_kernel_input_AWREGION),
    .m_axi_kernel_input_AWUSER(grp_load_input_S0_fu_197_m_axi_kernel_input_AWUSER),
    .m_axi_kernel_input_WVALID(grp_load_input_S0_fu_197_m_axi_kernel_input_WVALID),
    .m_axi_kernel_input_WREADY(1'b0),
    .m_axi_kernel_input_WDATA(grp_load_input_S0_fu_197_m_axi_kernel_input_WDATA),
    .m_axi_kernel_input_WSTRB(grp_load_input_S0_fu_197_m_axi_kernel_input_WSTRB),
    .m_axi_kernel_input_WLAST(grp_load_input_S0_fu_197_m_axi_kernel_input_WLAST),
    .m_axi_kernel_input_WID(grp_load_input_S0_fu_197_m_axi_kernel_input_WID),
    .m_axi_kernel_input_WUSER(grp_load_input_S0_fu_197_m_axi_kernel_input_WUSER),
    .m_axi_kernel_input_ARVALID(grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID),
    .m_axi_kernel_input_ARREADY(m_axi_kernel_input_ARREADY),
    .m_axi_kernel_input_ARADDR(grp_load_input_S0_fu_197_m_axi_kernel_input_ARADDR),
    .m_axi_kernel_input_ARID(grp_load_input_S0_fu_197_m_axi_kernel_input_ARID),
    .m_axi_kernel_input_ARLEN(grp_load_input_S0_fu_197_m_axi_kernel_input_ARLEN),
    .m_axi_kernel_input_ARSIZE(grp_load_input_S0_fu_197_m_axi_kernel_input_ARSIZE),
    .m_axi_kernel_input_ARBURST(grp_load_input_S0_fu_197_m_axi_kernel_input_ARBURST),
    .m_axi_kernel_input_ARLOCK(grp_load_input_S0_fu_197_m_axi_kernel_input_ARLOCK),
    .m_axi_kernel_input_ARCACHE(grp_load_input_S0_fu_197_m_axi_kernel_input_ARCACHE),
    .m_axi_kernel_input_ARPROT(grp_load_input_S0_fu_197_m_axi_kernel_input_ARPROT),
    .m_axi_kernel_input_ARQOS(grp_load_input_S0_fu_197_m_axi_kernel_input_ARQOS),
    .m_axi_kernel_input_ARREGION(grp_load_input_S0_fu_197_m_axi_kernel_input_ARREGION),
    .m_axi_kernel_input_ARUSER(grp_load_input_S0_fu_197_m_axi_kernel_input_ARUSER),
    .m_axi_kernel_input_RVALID(m_axi_kernel_input_RVALID),
    .m_axi_kernel_input_RREADY(grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY),
    .m_axi_kernel_input_RDATA(m_axi_kernel_input_RDATA),
    .m_axi_kernel_input_RLAST(m_axi_kernel_input_RLAST),
    .m_axi_kernel_input_RID(m_axi_kernel_input_RID),
    .m_axi_kernel_input_RFIFONUM(m_axi_kernel_input_RFIFONUM),
    .m_axi_kernel_input_RUSER(m_axi_kernel_input_RUSER),
    .m_axi_kernel_input_RRESP(m_axi_kernel_input_RRESP),
    .m_axi_kernel_input_BVALID(1'b0),
    .m_axi_kernel_input_BREADY(grp_load_input_S0_fu_197_m_axi_kernel_input_BREADY),
    .m_axi_kernel_input_BRESP(2'd0),
    .m_axi_kernel_input_BID(1'd0),
    .m_axi_kernel_input_BUSER(1'd0),
    .vinput(vinput),
    .d0(trunc_ln319_reg_393)
);

kernel_cnn_store_output_S0 grp_store_output_S0_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_output_S0_fu_213_ap_start),
    .ap_done(grp_store_output_S0_fu_213_ap_done),
    .ap_idle(grp_store_output_S0_fu_213_ap_idle),
    .ap_ready(grp_store_output_S0_fu_213_ap_ready),
    .output_0_address0(grp_store_output_S0_fu_213_output_0_address0),
    .output_0_ce0(grp_store_output_S0_fu_213_output_0_ce0),
    .output_0_q0(output_0_q0),
    .output_1_address0(grp_store_output_S0_fu_213_output_1_address0),
    .output_1_ce0(grp_store_output_S0_fu_213_output_1_ce0),
    .output_1_q0(output_1_q0),
    .output_2_address0(grp_store_output_S0_fu_213_output_2_address0),
    .output_2_ce0(grp_store_output_S0_fu_213_output_2_ce0),
    .output_2_q0(output_2_q0),
    .output_3_address0(grp_store_output_S0_fu_213_output_3_address0),
    .output_3_ce0(grp_store_output_S0_fu_213_output_3_ce0),
    .output_3_q0(output_3_q0),
    .output_4_address0(grp_store_output_S0_fu_213_output_4_address0),
    .output_4_ce0(grp_store_output_S0_fu_213_output_4_ce0),
    .output_4_q0(output_4_q0),
    .output_5_address0(grp_store_output_S0_fu_213_output_5_address0),
    .output_5_ce0(grp_store_output_S0_fu_213_output_5_ce0),
    .output_5_q0(output_5_q0),
    .output_6_address0(grp_store_output_S0_fu_213_output_6_address0),
    .output_6_ce0(grp_store_output_S0_fu_213_output_6_ce0),
    .output_6_q0(output_6_q0),
    .output_7_address0(grp_store_output_S0_fu_213_output_7_address0),
    .output_7_ce0(grp_store_output_S0_fu_213_output_7_ce0),
    .output_7_q0(output_7_q0),
    .output_8_address0(grp_store_output_S0_fu_213_output_8_address0),
    .output_8_ce0(grp_store_output_S0_fu_213_output_8_ce0),
    .output_8_q0(output_8_q0),
    .output_9_address0(grp_store_output_S0_fu_213_output_9_address0),
    .output_9_ce0(grp_store_output_S0_fu_213_output_9_ce0),
    .output_9_q0(output_9_q0),
    .output_10_address0(grp_store_output_S0_fu_213_output_10_address0),
    .output_10_ce0(grp_store_output_S0_fu_213_output_10_ce0),
    .output_10_q0(output_10_q0),
    .output_11_address0(grp_store_output_S0_fu_213_output_11_address0),
    .output_11_ce0(grp_store_output_S0_fu_213_output_11_ce0),
    .output_11_q0(output_11_q0),
    .output_12_address0(grp_store_output_S0_fu_213_output_12_address0),
    .output_12_ce0(grp_store_output_S0_fu_213_output_12_ce0),
    .output_12_q0(output_12_q0),
    .output_13_address0(grp_store_output_S0_fu_213_output_13_address0),
    .output_13_ce0(grp_store_output_S0_fu_213_output_13_ce0),
    .output_13_q0(output_13_q0),
    .output_14_address0(grp_store_output_S0_fu_213_output_14_address0),
    .output_14_ce0(grp_store_output_S0_fu_213_output_14_ce0),
    .output_14_q0(output_14_q0),
    .output_15_address0(grp_store_output_S0_fu_213_output_15_address0),
    .output_15_ce0(grp_store_output_S0_fu_213_output_15_ce0),
    .output_15_q0(output_15_q0),
    .m_axi_kernel_output_AWVALID(grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID),
    .m_axi_kernel_output_AWREADY(m_axi_kernel_output_AWREADY),
    .m_axi_kernel_output_AWADDR(grp_store_output_S0_fu_213_m_axi_kernel_output_AWADDR),
    .m_axi_kernel_output_AWID(grp_store_output_S0_fu_213_m_axi_kernel_output_AWID),
    .m_axi_kernel_output_AWLEN(grp_store_output_S0_fu_213_m_axi_kernel_output_AWLEN),
    .m_axi_kernel_output_AWSIZE(grp_store_output_S0_fu_213_m_axi_kernel_output_AWSIZE),
    .m_axi_kernel_output_AWBURST(grp_store_output_S0_fu_213_m_axi_kernel_output_AWBURST),
    .m_axi_kernel_output_AWLOCK(grp_store_output_S0_fu_213_m_axi_kernel_output_AWLOCK),
    .m_axi_kernel_output_AWCACHE(grp_store_output_S0_fu_213_m_axi_kernel_output_AWCACHE),
    .m_axi_kernel_output_AWPROT(grp_store_output_S0_fu_213_m_axi_kernel_output_AWPROT),
    .m_axi_kernel_output_AWQOS(grp_store_output_S0_fu_213_m_axi_kernel_output_AWQOS),
    .m_axi_kernel_output_AWREGION(grp_store_output_S0_fu_213_m_axi_kernel_output_AWREGION),
    .m_axi_kernel_output_AWUSER(grp_store_output_S0_fu_213_m_axi_kernel_output_AWUSER),
    .m_axi_kernel_output_WVALID(grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID),
    .m_axi_kernel_output_WREADY(m_axi_kernel_output_WREADY),
    .m_axi_kernel_output_WDATA(grp_store_output_S0_fu_213_m_axi_kernel_output_WDATA),
    .m_axi_kernel_output_WSTRB(grp_store_output_S0_fu_213_m_axi_kernel_output_WSTRB),
    .m_axi_kernel_output_WLAST(grp_store_output_S0_fu_213_m_axi_kernel_output_WLAST),
    .m_axi_kernel_output_WID(grp_store_output_S0_fu_213_m_axi_kernel_output_WID),
    .m_axi_kernel_output_WUSER(grp_store_output_S0_fu_213_m_axi_kernel_output_WUSER),
    .m_axi_kernel_output_ARVALID(grp_store_output_S0_fu_213_m_axi_kernel_output_ARVALID),
    .m_axi_kernel_output_ARREADY(1'b0),
    .m_axi_kernel_output_ARADDR(grp_store_output_S0_fu_213_m_axi_kernel_output_ARADDR),
    .m_axi_kernel_output_ARID(grp_store_output_S0_fu_213_m_axi_kernel_output_ARID),
    .m_axi_kernel_output_ARLEN(grp_store_output_S0_fu_213_m_axi_kernel_output_ARLEN),
    .m_axi_kernel_output_ARSIZE(grp_store_output_S0_fu_213_m_axi_kernel_output_ARSIZE),
    .m_axi_kernel_output_ARBURST(grp_store_output_S0_fu_213_m_axi_kernel_output_ARBURST),
    .m_axi_kernel_output_ARLOCK(grp_store_output_S0_fu_213_m_axi_kernel_output_ARLOCK),
    .m_axi_kernel_output_ARCACHE(grp_store_output_S0_fu_213_m_axi_kernel_output_ARCACHE),
    .m_axi_kernel_output_ARPROT(grp_store_output_S0_fu_213_m_axi_kernel_output_ARPROT),
    .m_axi_kernel_output_ARQOS(grp_store_output_S0_fu_213_m_axi_kernel_output_ARQOS),
    .m_axi_kernel_output_ARREGION(grp_store_output_S0_fu_213_m_axi_kernel_output_ARREGION),
    .m_axi_kernel_output_ARUSER(grp_store_output_S0_fu_213_m_axi_kernel_output_ARUSER),
    .m_axi_kernel_output_RVALID(1'b0),
    .m_axi_kernel_output_RREADY(grp_store_output_S0_fu_213_m_axi_kernel_output_RREADY),
    .m_axi_kernel_output_RDATA(512'd0),
    .m_axi_kernel_output_RLAST(1'b0),
    .m_axi_kernel_output_RID(1'd0),
    .m_axi_kernel_output_RFIFONUM(9'd0),
    .m_axi_kernel_output_RUSER(1'd0),
    .m_axi_kernel_output_RRESP(2'd0),
    .m_axi_kernel_output_BVALID(m_axi_kernel_output_BVALID),
    .m_axi_kernel_output_BREADY(grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY),
    .m_axi_kernel_output_BRESP(m_axi_kernel_output_BRESP),
    .m_axi_kernel_output_BID(m_axi_kernel_output_BID),
    .m_axi_kernel_output_BUSER(m_axi_kernel_output_BUSER),
    .voutput(voutput),
    .d0(trunc_ln304_reg_378)
);

kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5 grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start),
    .ap_done(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done),
    .ap_idle(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_idle),
    .ap_ready(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_ready),
    .zext_ln319(trunc_ln319_reg_393),
    .weight_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0),
    .weight_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0),
    .weight_q0(weight_q0),
    .weight_address1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address1),
    .weight_ce1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1),
    .weight_q1(weight_q1),
    .weight_address2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address2),
    .weight_ce2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2),
    .weight_q2(weight_q2),
    .weight_address3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address3),
    .weight_ce3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3),
    .weight_q3(weight_q3),
    .weight_address4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address4),
    .weight_ce4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4),
    .weight_q4(weight_q4),
    .weight_address5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address5),
    .weight_ce5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5),
    .weight_q5(weight_q5),
    .weight_address6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address6),
    .weight_ce6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6),
    .weight_q6(weight_q6),
    .weight_address7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address7),
    .weight_ce7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7),
    .weight_q7(weight_q7),
    .weight_address8(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address8),
    .weight_ce8(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8),
    .weight_q8(weight_q8),
    .weight_address9(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address9),
    .weight_ce9(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9),
    .weight_q9(weight_q9),
    .weight_address10(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address10),
    .weight_ce10(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10),
    .weight_q10(weight_q10),
    .weight_address11(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address11),
    .weight_ce11(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11),
    .weight_q11(weight_q11),
    .weight_address12(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address12),
    .weight_ce12(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12),
    .weight_q12(weight_q12),
    .input_0_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0),
    .input_0_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0),
    .input_0_q0(input_0_q0),
    .input_0_address1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address1),
    .input_0_ce1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1),
    .input_0_q1(input_0_q1),
    .input_0_address2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address2),
    .input_0_ce2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2),
    .input_0_q2(input_0_q2),
    .input_0_address3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address3),
    .input_0_ce3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3),
    .input_0_q3(input_0_q3),
    .input_0_address4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address4),
    .input_0_ce4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4),
    .input_0_q4(input_0_q4),
    .input_0_address5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address5),
    .input_0_ce5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5),
    .input_0_q5(input_0_q5),
    .input_0_address6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address6),
    .input_0_ce6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6),
    .input_0_q6(input_0_q6),
    .input_0_address7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address7),
    .input_0_ce7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7),
    .input_0_q7(input_0_q7),
    .input_1_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0),
    .input_1_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0),
    .input_1_q0(input_1_q0),
    .input_1_address1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address1),
    .input_1_ce1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1),
    .input_1_q1(input_1_q1),
    .input_1_address2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address2),
    .input_1_ce2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2),
    .input_1_q2(input_1_q2),
    .input_1_address3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address3),
    .input_1_ce3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3),
    .input_1_q3(input_1_q3),
    .input_1_address4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address4),
    .input_1_ce4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4),
    .input_1_q4(input_1_q4),
    .input_1_address5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address5),
    .input_1_ce5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5),
    .input_1_q5(input_1_q5),
    .input_1_address6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address6),
    .input_1_ce6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6),
    .input_1_q6(input_1_q6),
    .input_1_address7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address7),
    .input_1_ce7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7),
    .input_1_q7(input_1_q7),
    .input_2_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0),
    .input_2_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0),
    .input_2_q0(input_2_q0),
    .input_2_address1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address1),
    .input_2_ce1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1),
    .input_2_q1(input_2_q1),
    .input_2_address2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address2),
    .input_2_ce2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2),
    .input_2_q2(input_2_q2),
    .input_2_address3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address3),
    .input_2_ce3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3),
    .input_2_q3(input_2_q3),
    .input_2_address4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address4),
    .input_2_ce4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4),
    .input_2_q4(input_2_q4),
    .input_2_address5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address5),
    .input_2_ce5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5),
    .input_2_q5(input_2_q5),
    .input_2_address6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address6),
    .input_2_ce6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6),
    .input_2_q6(input_2_q6),
    .input_2_address7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address7),
    .input_2_ce7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7),
    .input_2_q7(input_2_q7),
    .input_3_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0),
    .input_3_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0),
    .input_3_q0(input_3_q0),
    .input_3_address1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address1),
    .input_3_ce1(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1),
    .input_3_q1(input_3_q1),
    .input_3_address2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address2),
    .input_3_ce2(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2),
    .input_3_q2(input_3_q2),
    .input_3_address3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address3),
    .input_3_ce3(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3),
    .input_3_q3(input_3_q3),
    .input_3_address4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address4),
    .input_3_ce4(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4),
    .input_3_q4(input_3_q4),
    .input_3_address5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address5),
    .input_3_ce5(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5),
    .input_3_q5(input_3_q5),
    .input_3_address6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address6),
    .input_3_ce6(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6),
    .input_3_q6(input_3_q6),
    .input_3_address7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address7),
    .input_3_ce7(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7),
    .input_3_q7(input_3_q7),
    .output_0_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0),
    .output_0_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0),
    .output_0_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0),
    .output_0_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0),
    .output_0_q0(output_0_q0),
    .output_1_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0),
    .output_1_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0),
    .output_1_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0),
    .output_1_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0),
    .output_1_q0(output_1_q0),
    .output_2_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0),
    .output_2_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0),
    .output_2_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0),
    .output_2_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0),
    .output_2_q0(output_2_q0),
    .output_3_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0),
    .output_3_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0),
    .output_3_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0),
    .output_3_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0),
    .output_3_q0(output_3_q0),
    .output_4_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0),
    .output_4_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0),
    .output_4_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0),
    .output_4_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0),
    .output_4_q0(output_4_q0),
    .output_5_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0),
    .output_5_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0),
    .output_5_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0),
    .output_5_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0),
    .output_5_q0(output_5_q0),
    .output_6_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0),
    .output_6_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0),
    .output_6_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0),
    .output_6_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0),
    .output_6_q0(output_6_q0),
    .output_7_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0),
    .output_7_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0),
    .output_7_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0),
    .output_7_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0),
    .output_7_q0(output_7_q0),
    .output_8_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0),
    .output_8_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0),
    .output_8_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0),
    .output_8_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0),
    .output_8_q0(output_8_q0),
    .output_9_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0),
    .output_9_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0),
    .output_9_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0),
    .output_9_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0),
    .output_9_q0(output_9_q0),
    .output_10_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0),
    .output_10_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0),
    .output_10_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0),
    .output_10_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0),
    .output_10_q0(output_10_q0),
    .output_11_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0),
    .output_11_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0),
    .output_11_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0),
    .output_11_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0),
    .output_11_q0(output_11_q0),
    .output_12_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0),
    .output_12_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0),
    .output_12_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0),
    .output_12_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0),
    .output_12_q0(output_12_q0),
    .output_13_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0),
    .output_13_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0),
    .output_13_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0),
    .output_13_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0),
    .output_13_q0(output_13_q0),
    .output_14_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0),
    .output_14_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0),
    .output_14_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0),
    .output_14_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0),
    .output_14_q0(output_14_q0),
    .output_15_address0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0),
    .output_15_ce0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0),
    .output_15_we0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0),
    .output_15_d0(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0),
    .output_15_q0(output_15_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state6) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_ready == 1'b1)) begin
            grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_input_S0_fu_197_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd0))) begin
            grp_load_input_S0_fu_197_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_S0_fu_197_ap_ready == 1'b1)) begin
            grp_load_input_S0_fu_197_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_output_S0_fu_157_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd0))) begin
            grp_load_output_S0_fu_157_ap_start_reg <= 1'b1;
        end else if ((grp_load_output_S0_fu_157_ap_ready == 1'b1)) begin
            grp_load_output_S0_fu_157_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_weight_S0_fu_147_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd0))) begin
            grp_load_weight_S0_fu_147_ap_start_reg <= 1'b1;
        end else if ((grp_load_weight_S0_fu_147_ap_ready == 1'b1)) begin
            grp_load_weight_S0_fu_147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_output_S0_fu_213_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd1))) begin
            grp_store_output_S0_fu_213_ap_start_reg <= 1'b1;
        end else if ((grp_store_output_S0_fu_213_ap_ready == 1'b1)) begin
            grp_store_output_S0_fu_213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i0_fu_114 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd1))) begin
        i0_fu_114 <= i0_2_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
        j_reg_136 <= 9'd0;
    end else if (((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        j_reg_136 <= add_ln319_reg_388;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln319_reg_388 <= add_ln319_fu_332_p2;
        trunc_ln319_reg_393 <= trunc_ln319_fu_338_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i0_2_reg_373 <= i0_2_fu_314_p2;
        trunc_ln304_reg_378 <= trunc_ln304_fu_320_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_load_input_S0_fu_197_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_store_output_S0_fu_213_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_0_address0 = grp_load_input_S0_fu_197_input_0_address0;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_0_ce0 = grp_load_input_S0_fu_197_input_0_ce0;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2;
    end else begin
        input_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3;
    end else begin
        input_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4;
    end else begin
        input_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5;
    end else begin
        input_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6;
    end else begin
        input_0_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_ce7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7;
    end else begin
        input_0_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_0_we0 = grp_load_input_S0_fu_197_input_0_we0;
    end else begin
        input_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_1_address0 = grp_load_input_S0_fu_197_input_1_address0;
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_1_ce0 = grp_load_input_S0_fu_197_input_1_ce0;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2;
    end else begin
        input_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3;
    end else begin
        input_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4;
    end else begin
        input_1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5;
    end else begin
        input_1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6;
    end else begin
        input_1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_ce7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7;
    end else begin
        input_1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_1_we0 = grp_load_input_S0_fu_197_input_1_we0;
    end else begin
        input_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_2_address0 = grp_load_input_S0_fu_197_input_2_address0;
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_2_ce0 = grp_load_input_S0_fu_197_input_2_ce0;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2;
    end else begin
        input_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3;
    end else begin
        input_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4;
    end else begin
        input_2_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5;
    end else begin
        input_2_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6;
    end else begin
        input_2_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_ce7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7;
    end else begin
        input_2_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_2_we0 = grp_load_input_S0_fu_197_input_2_we0;
    end else begin
        input_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_3_address0 = grp_load_input_S0_fu_197_input_3_address0;
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_3_ce0 = grp_load_input_S0_fu_197_input_3_ce0;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2;
    end else begin
        input_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3;
    end else begin
        input_3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4;
    end else begin
        input_3_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5;
    end else begin
        input_3_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6;
    end else begin
        input_3_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_ce7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7;
    end else begin
        input_3_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_3_we0 = grp_load_input_S0_fu_197_input_3_we0;
    end else begin
        input_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd0)))) begin
        m_axi_kernel_input_ARVALID = grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID;
    end else begin
        m_axi_kernel_input_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd0)))) begin
        m_axi_kernel_input_RREADY = grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY;
    end else begin
        m_axi_kernel_input_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd0)))) begin
        m_axi_kernel_output_ARVALID = grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID;
    end else begin
        m_axi_kernel_output_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd1)))) begin
        m_axi_kernel_output_AWVALID = grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID;
    end else begin
        m_axi_kernel_output_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd1)))) begin
        m_axi_kernel_output_BREADY = grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY;
    end else begin
        m_axi_kernel_output_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd0)))) begin
        m_axi_kernel_output_RREADY = grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY;
    end else begin
        m_axi_kernel_output_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd1)))) begin
        m_axi_kernel_output_WVALID = grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID;
    end else begin
        m_axi_kernel_output_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd0)))) begin
        m_axi_kernel_weight_ARVALID = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID;
    end else begin
        m_axi_kernel_weight_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd0)))) begin
        m_axi_kernel_weight_RREADY = grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY;
    end else begin
        m_axi_kernel_weight_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_0_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_0_address0 = grp_store_output_S0_fu_213_output_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_0_address0 = grp_load_output_S0_fu_157_output_0_address0;
    end else begin
        output_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_0_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_0_ce0 = grp_store_output_S0_fu_213_output_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_0_ce0 = grp_load_output_S0_fu_157_output_0_ce0;
    end else begin
        output_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_0_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_0_d0 = grp_load_output_S0_fu_157_output_0_d0;
    end else begin
        output_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_0_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_0_we0 = grp_load_output_S0_fu_157_output_0_we0;
    end else begin
        output_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_10_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_10_address0 = grp_store_output_S0_fu_213_output_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_10_address0 = grp_load_output_S0_fu_157_output_10_address0;
    end else begin
        output_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_10_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_10_ce0 = grp_store_output_S0_fu_213_output_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_10_ce0 = grp_load_output_S0_fu_157_output_10_ce0;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_10_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_10_d0 = grp_load_output_S0_fu_157_output_10_d0;
    end else begin
        output_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_10_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_10_we0 = grp_load_output_S0_fu_157_output_10_we0;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_11_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_11_address0 = grp_store_output_S0_fu_213_output_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_11_address0 = grp_load_output_S0_fu_157_output_11_address0;
    end else begin
        output_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_11_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_11_ce0 = grp_store_output_S0_fu_213_output_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_11_ce0 = grp_load_output_S0_fu_157_output_11_ce0;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_11_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_11_d0 = grp_load_output_S0_fu_157_output_11_d0;
    end else begin
        output_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_11_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_11_we0 = grp_load_output_S0_fu_157_output_11_we0;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_12_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_12_address0 = grp_store_output_S0_fu_213_output_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_12_address0 = grp_load_output_S0_fu_157_output_12_address0;
    end else begin
        output_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_12_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_12_ce0 = grp_store_output_S0_fu_213_output_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_12_ce0 = grp_load_output_S0_fu_157_output_12_ce0;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_12_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_12_d0 = grp_load_output_S0_fu_157_output_12_d0;
    end else begin
        output_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_12_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_12_we0 = grp_load_output_S0_fu_157_output_12_we0;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_13_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_13_address0 = grp_store_output_S0_fu_213_output_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_13_address0 = grp_load_output_S0_fu_157_output_13_address0;
    end else begin
        output_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_13_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_13_ce0 = grp_store_output_S0_fu_213_output_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_13_ce0 = grp_load_output_S0_fu_157_output_13_ce0;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_13_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_13_d0 = grp_load_output_S0_fu_157_output_13_d0;
    end else begin
        output_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_13_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_13_we0 = grp_load_output_S0_fu_157_output_13_we0;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_14_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_14_address0 = grp_store_output_S0_fu_213_output_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_14_address0 = grp_load_output_S0_fu_157_output_14_address0;
    end else begin
        output_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_14_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_14_ce0 = grp_store_output_S0_fu_213_output_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_14_ce0 = grp_load_output_S0_fu_157_output_14_ce0;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_14_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_14_d0 = grp_load_output_S0_fu_157_output_14_d0;
    end else begin
        output_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_14_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_14_we0 = grp_load_output_S0_fu_157_output_14_we0;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_15_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_15_address0 = grp_store_output_S0_fu_213_output_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_15_address0 = grp_load_output_S0_fu_157_output_15_address0;
    end else begin
        output_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_15_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_15_ce0 = grp_store_output_S0_fu_213_output_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_15_ce0 = grp_load_output_S0_fu_157_output_15_ce0;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_15_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_15_d0 = grp_load_output_S0_fu_157_output_15_d0;
    end else begin
        output_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_15_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_15_we0 = grp_load_output_S0_fu_157_output_15_we0;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_1_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_1_address0 = grp_store_output_S0_fu_213_output_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_1_address0 = grp_load_output_S0_fu_157_output_1_address0;
    end else begin
        output_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_1_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_1_ce0 = grp_store_output_S0_fu_213_output_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_1_ce0 = grp_load_output_S0_fu_157_output_1_ce0;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_1_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_1_d0 = grp_load_output_S0_fu_157_output_1_d0;
    end else begin
        output_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_1_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_1_we0 = grp_load_output_S0_fu_157_output_1_we0;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_2_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_2_address0 = grp_store_output_S0_fu_213_output_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_2_address0 = grp_load_output_S0_fu_157_output_2_address0;
    end else begin
        output_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_2_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_2_ce0 = grp_store_output_S0_fu_213_output_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_2_ce0 = grp_load_output_S0_fu_157_output_2_ce0;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_2_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_2_d0 = grp_load_output_S0_fu_157_output_2_d0;
    end else begin
        output_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_2_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_2_we0 = grp_load_output_S0_fu_157_output_2_we0;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_3_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_3_address0 = grp_store_output_S0_fu_213_output_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_3_address0 = grp_load_output_S0_fu_157_output_3_address0;
    end else begin
        output_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_3_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_3_ce0 = grp_store_output_S0_fu_213_output_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_3_ce0 = grp_load_output_S0_fu_157_output_3_ce0;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_3_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_3_d0 = grp_load_output_S0_fu_157_output_3_d0;
    end else begin
        output_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_3_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_3_we0 = grp_load_output_S0_fu_157_output_3_we0;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_4_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_4_address0 = grp_store_output_S0_fu_213_output_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_4_address0 = grp_load_output_S0_fu_157_output_4_address0;
    end else begin
        output_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_4_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_4_ce0 = grp_store_output_S0_fu_213_output_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_4_ce0 = grp_load_output_S0_fu_157_output_4_ce0;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_4_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_4_d0 = grp_load_output_S0_fu_157_output_4_d0;
    end else begin
        output_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_4_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_4_we0 = grp_load_output_S0_fu_157_output_4_we0;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_5_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_5_address0 = grp_store_output_S0_fu_213_output_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_5_address0 = grp_load_output_S0_fu_157_output_5_address0;
    end else begin
        output_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_5_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_5_ce0 = grp_store_output_S0_fu_213_output_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_5_ce0 = grp_load_output_S0_fu_157_output_5_ce0;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_5_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_5_d0 = grp_load_output_S0_fu_157_output_5_d0;
    end else begin
        output_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_5_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_5_we0 = grp_load_output_S0_fu_157_output_5_we0;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_6_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_6_address0 = grp_store_output_S0_fu_213_output_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_6_address0 = grp_load_output_S0_fu_157_output_6_address0;
    end else begin
        output_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_6_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_6_ce0 = grp_store_output_S0_fu_213_output_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_6_ce0 = grp_load_output_S0_fu_157_output_6_ce0;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_6_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_6_d0 = grp_load_output_S0_fu_157_output_6_d0;
    end else begin
        output_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_6_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_6_we0 = grp_load_output_S0_fu_157_output_6_we0;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_7_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_7_address0 = grp_store_output_S0_fu_213_output_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_7_address0 = grp_load_output_S0_fu_157_output_7_address0;
    end else begin
        output_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_7_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_7_ce0 = grp_store_output_S0_fu_213_output_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_7_ce0 = grp_load_output_S0_fu_157_output_7_ce0;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_7_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_7_d0 = grp_load_output_S0_fu_157_output_7_d0;
    end else begin
        output_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_7_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_7_we0 = grp_load_output_S0_fu_157_output_7_we0;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_8_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_8_address0 = grp_store_output_S0_fu_213_output_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_8_address0 = grp_load_output_S0_fu_157_output_8_address0;
    end else begin
        output_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_8_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_8_ce0 = grp_store_output_S0_fu_213_output_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_8_ce0 = grp_load_output_S0_fu_157_output_8_ce0;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_8_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_8_d0 = grp_load_output_S0_fu_157_output_8_d0;
    end else begin
        output_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_8_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_8_we0 = grp_load_output_S0_fu_157_output_8_we0;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_9_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_9_address0 = grp_store_output_S0_fu_213_output_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_9_address0 = grp_load_output_S0_fu_157_output_9_address0;
    end else begin
        output_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_9_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_9_ce0 = grp_store_output_S0_fu_213_output_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_9_ce0 = grp_load_output_S0_fu_157_output_9_ce0;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_9_d0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_9_d0 = grp_load_output_S0_fu_157_output_9_d0;
    end else begin
        output_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_9_we0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_9_we0 = grp_load_output_S0_fu_157_output_9_we0;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_address0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_address0 = grp_load_weight_S0_fu_147_weight_address0;
    end else begin
        weight_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce0 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_ce0 = grp_load_weight_S0_fu_147_weight_ce0;
    end else begin
        weight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1;
    end else begin
        weight_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce10 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10;
    end else begin
        weight_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce11 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11;
    end else begin
        weight_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce12 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12;
    end else begin
        weight_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2;
    end else begin
        weight_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3;
    end else begin
        weight_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4;
    end else begin
        weight_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5;
    end else begin
        weight_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6;
    end else begin
        weight_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7;
    end else begin
        weight_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce8 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8;
    end else begin
        weight_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_ce9 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9;
    end else begin
        weight_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_we0 = grp_load_weight_S0_fu_147_weight_we0;
    end else begin
        weight_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln304_fu_308_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln319_fu_326_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_load_input_S0_fu_197_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_store_output_S0_fu_213_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln319_fu_332_p2 = (j_reg_136 + 9'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_load_output_S0_fu_157_ap_done == 1'b0) | (grp_load_weight_S0_fu_147_ap_done == 1'b0));
end

assign grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg;

assign grp_load_input_S0_fu_197_ap_start = grp_load_input_S0_fu_197_ap_start_reg;

assign grp_load_output_S0_fu_157_ap_start = grp_load_output_S0_fu_157_ap_start_reg;

assign grp_load_weight_S0_fu_147_ap_start = grp_load_weight_S0_fu_147_ap_start_reg;

assign grp_store_output_S0_fu_213_ap_start = grp_store_output_S0_fu_213_ap_start_reg;

assign i0_2_fu_314_p2 = (i0_fu_114 + 5'd1);

assign icmp_ln304_fu_308_p2 = ((i0_fu_114 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln319_fu_326_p2 = ((j_reg_136 == 9'd256) ? 1'b1 : 1'b0);

assign input_0_address1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address1;

assign input_0_address2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address2;

assign input_0_address3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address3;

assign input_0_address4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address4;

assign input_0_address5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address5;

assign input_0_address6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address6;

assign input_0_address7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address7;

assign input_0_d0 = grp_load_input_S0_fu_197_input_0_d0;

assign input_1_address1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address1;

assign input_1_address2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address2;

assign input_1_address3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address3;

assign input_1_address4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address4;

assign input_1_address5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address5;

assign input_1_address6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address6;

assign input_1_address7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address7;

assign input_1_d0 = grp_load_input_S0_fu_197_input_1_d0;

assign input_2_address1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address1;

assign input_2_address2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address2;

assign input_2_address3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address3;

assign input_2_address4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address4;

assign input_2_address5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address5;

assign input_2_address6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address6;

assign input_2_address7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address7;

assign input_2_d0 = grp_load_input_S0_fu_197_input_2_d0;

assign input_3_address1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address1;

assign input_3_address2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address2;

assign input_3_address3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address3;

assign input_3_address4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address4;

assign input_3_address5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address5;

assign input_3_address6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address6;

assign input_3_address7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address7;

assign input_3_d0 = grp_load_input_S0_fu_197_input_3_d0;

assign m_axi_kernel_input_ARADDR = grp_load_input_S0_fu_197_m_axi_kernel_input_ARADDR;

assign m_axi_kernel_input_ARBURST = grp_load_input_S0_fu_197_m_axi_kernel_input_ARBURST;

assign m_axi_kernel_input_ARCACHE = grp_load_input_S0_fu_197_m_axi_kernel_input_ARCACHE;

assign m_axi_kernel_input_ARID = grp_load_input_S0_fu_197_m_axi_kernel_input_ARID;

assign m_axi_kernel_input_ARLEN = grp_load_input_S0_fu_197_m_axi_kernel_input_ARLEN;

assign m_axi_kernel_input_ARLOCK = grp_load_input_S0_fu_197_m_axi_kernel_input_ARLOCK;

assign m_axi_kernel_input_ARPROT = grp_load_input_S0_fu_197_m_axi_kernel_input_ARPROT;

assign m_axi_kernel_input_ARQOS = grp_load_input_S0_fu_197_m_axi_kernel_input_ARQOS;

assign m_axi_kernel_input_ARREGION = grp_load_input_S0_fu_197_m_axi_kernel_input_ARREGION;

assign m_axi_kernel_input_ARSIZE = grp_load_input_S0_fu_197_m_axi_kernel_input_ARSIZE;

assign m_axi_kernel_input_ARUSER = grp_load_input_S0_fu_197_m_axi_kernel_input_ARUSER;

assign m_axi_kernel_input_AWADDR = 64'd0;

assign m_axi_kernel_input_AWBURST = 2'd0;

assign m_axi_kernel_input_AWCACHE = 4'd0;

assign m_axi_kernel_input_AWID = 1'd0;

assign m_axi_kernel_input_AWLEN = 32'd0;

assign m_axi_kernel_input_AWLOCK = 2'd0;

assign m_axi_kernel_input_AWPROT = 3'd0;

assign m_axi_kernel_input_AWQOS = 4'd0;

assign m_axi_kernel_input_AWREGION = 4'd0;

assign m_axi_kernel_input_AWSIZE = 3'd0;

assign m_axi_kernel_input_AWUSER = 1'd0;

assign m_axi_kernel_input_AWVALID = 1'b0;

assign m_axi_kernel_input_BREADY = 1'b0;

assign m_axi_kernel_input_WDATA = 128'd0;

assign m_axi_kernel_input_WID = 1'd0;

assign m_axi_kernel_input_WLAST = 1'b0;

assign m_axi_kernel_input_WSTRB = 16'd0;

assign m_axi_kernel_input_WUSER = 1'd0;

assign m_axi_kernel_input_WVALID = 1'b0;

assign m_axi_kernel_output_ARADDR = grp_load_output_S0_fu_157_m_axi_kernel_output_ARADDR;

assign m_axi_kernel_output_ARBURST = grp_load_output_S0_fu_157_m_axi_kernel_output_ARBURST;

assign m_axi_kernel_output_ARCACHE = grp_load_output_S0_fu_157_m_axi_kernel_output_ARCACHE;

assign m_axi_kernel_output_ARID = grp_load_output_S0_fu_157_m_axi_kernel_output_ARID;

assign m_axi_kernel_output_ARLEN = grp_load_output_S0_fu_157_m_axi_kernel_output_ARLEN;

assign m_axi_kernel_output_ARLOCK = grp_load_output_S0_fu_157_m_axi_kernel_output_ARLOCK;

assign m_axi_kernel_output_ARPROT = grp_load_output_S0_fu_157_m_axi_kernel_output_ARPROT;

assign m_axi_kernel_output_ARQOS = grp_load_output_S0_fu_157_m_axi_kernel_output_ARQOS;

assign m_axi_kernel_output_ARREGION = grp_load_output_S0_fu_157_m_axi_kernel_output_ARREGION;

assign m_axi_kernel_output_ARSIZE = grp_load_output_S0_fu_157_m_axi_kernel_output_ARSIZE;

assign m_axi_kernel_output_ARUSER = grp_load_output_S0_fu_157_m_axi_kernel_output_ARUSER;

assign m_axi_kernel_output_AWADDR = grp_store_output_S0_fu_213_m_axi_kernel_output_AWADDR;

assign m_axi_kernel_output_AWBURST = grp_store_output_S0_fu_213_m_axi_kernel_output_AWBURST;

assign m_axi_kernel_output_AWCACHE = grp_store_output_S0_fu_213_m_axi_kernel_output_AWCACHE;

assign m_axi_kernel_output_AWID = grp_store_output_S0_fu_213_m_axi_kernel_output_AWID;

assign m_axi_kernel_output_AWLEN = grp_store_output_S0_fu_213_m_axi_kernel_output_AWLEN;

assign m_axi_kernel_output_AWLOCK = grp_store_output_S0_fu_213_m_axi_kernel_output_AWLOCK;

assign m_axi_kernel_output_AWPROT = grp_store_output_S0_fu_213_m_axi_kernel_output_AWPROT;

assign m_axi_kernel_output_AWQOS = grp_store_output_S0_fu_213_m_axi_kernel_output_AWQOS;

assign m_axi_kernel_output_AWREGION = grp_store_output_S0_fu_213_m_axi_kernel_output_AWREGION;

assign m_axi_kernel_output_AWSIZE = grp_store_output_S0_fu_213_m_axi_kernel_output_AWSIZE;

assign m_axi_kernel_output_AWUSER = grp_store_output_S0_fu_213_m_axi_kernel_output_AWUSER;

assign m_axi_kernel_output_WDATA = grp_store_output_S0_fu_213_m_axi_kernel_output_WDATA;

assign m_axi_kernel_output_WID = grp_store_output_S0_fu_213_m_axi_kernel_output_WID;

assign m_axi_kernel_output_WLAST = grp_store_output_S0_fu_213_m_axi_kernel_output_WLAST;

assign m_axi_kernel_output_WSTRB = grp_store_output_S0_fu_213_m_axi_kernel_output_WSTRB;

assign m_axi_kernel_output_WUSER = grp_store_output_S0_fu_213_m_axi_kernel_output_WUSER;

assign m_axi_kernel_weight_ARADDR = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARADDR;

assign m_axi_kernel_weight_ARBURST = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARBURST;

assign m_axi_kernel_weight_ARCACHE = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARCACHE;

assign m_axi_kernel_weight_ARID = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARID;

assign m_axi_kernel_weight_ARLEN = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLEN;

assign m_axi_kernel_weight_ARLOCK = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLOCK;

assign m_axi_kernel_weight_ARPROT = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARPROT;

assign m_axi_kernel_weight_ARQOS = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARQOS;

assign m_axi_kernel_weight_ARREGION = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARREGION;

assign m_axi_kernel_weight_ARSIZE = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARSIZE;

assign m_axi_kernel_weight_ARUSER = grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARUSER;

assign m_axi_kernel_weight_AWADDR = 64'd0;

assign m_axi_kernel_weight_AWBURST = 2'd0;

assign m_axi_kernel_weight_AWCACHE = 4'd0;

assign m_axi_kernel_weight_AWID = 1'd0;

assign m_axi_kernel_weight_AWLEN = 32'd0;

assign m_axi_kernel_weight_AWLOCK = 2'd0;

assign m_axi_kernel_weight_AWPROT = 3'd0;

assign m_axi_kernel_weight_AWQOS = 4'd0;

assign m_axi_kernel_weight_AWREGION = 4'd0;

assign m_axi_kernel_weight_AWSIZE = 3'd0;

assign m_axi_kernel_weight_AWUSER = 1'd0;

assign m_axi_kernel_weight_AWVALID = 1'b0;

assign m_axi_kernel_weight_BREADY = 1'b0;

assign m_axi_kernel_weight_WDATA = 32'd0;

assign m_axi_kernel_weight_WID = 1'd0;

assign m_axi_kernel_weight_WLAST = 1'b0;

assign m_axi_kernel_weight_WSTRB = 4'd0;

assign m_axi_kernel_weight_WUSER = 1'd0;

assign m_axi_kernel_weight_WVALID = 1'b0;

assign trunc_ln304_fu_320_p1 = i0_fu_114[3:0];

assign trunc_ln319_fu_338_p1 = j_reg_136[7:0];

assign weight_address1 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address1;

assign weight_address10 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address10;

assign weight_address11 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address11;

assign weight_address12 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address12;

assign weight_address2 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address2;

assign weight_address3 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address3;

assign weight_address4 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address4;

assign weight_address5 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address5;

assign weight_address6 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address6;

assign weight_address7 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address7;

assign weight_address8 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address8;

assign weight_address9 = grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address9;

assign weight_d0 = grp_load_weight_S0_fu_147_weight_d0;

endmodule //kernel_cnn_cnn
