{
    "xilinx": [
        {
            "description": "7-Series Dual-Port BRAM",
            "cost_per_bit": 2,
            "width": 36,
            "height": 1024,
            "read_ports": 0,
            "write_ports": 0,
            "read_write_ports": 2,
            "features": [
                "forward"
            ]
        },
        {
            "description": "7-Series Single-Port BRAM",
            "cost_per_bit": 3,
            "width": 18,
            "height": 1024,
            "read_ports": 0,
            "write_ports": 0,
            "read_write_ports": 1,
            "features": [
                "forward"
            ]
        }
    ],
    "pyrtl": [
        {
            "description": "PyRTL Register File",
            "cost_per_bit": 1,
            "width": 1,
            "height": 1,
            "read_ports": 2,
            "write_ports": 2,
            "read_write_ports": 0,
            "features": [
                "forward"
            ]
        }
    ]
}