{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497380363646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497380363648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 14:59:23 2017 " "Processing started: Tue Jun 13 14:59:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497380363648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497380363648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G_ChipControl -c C5G_ChipControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_ChipControl -c C5G_ChipControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497380363648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497380364816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modeselect.v 1 1 " "Found 1 design units, including 1 entities, in source file modeselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModeSelect " "Found entity 1: ModeSelect" {  } { { "ModeSelect.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/ModeSelect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380364938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380364938 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "C5G_ChipControl.v(208) " "Verilog HDL Module Instantiation warning at C5G_ChipControl.v(208): ignored dangling comma in List of Port Connections" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 208 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1497380364955 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "C5G_ChipControl C5G_ChipControl.v(64) " "Verilog Module Declaration warning at C5G_ChipControl.v(64): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"C5G_ChipControl\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 64 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380364955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_chipcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_chipcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_ChipControl " "Found entity 1: C5G_ChipControl" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380364956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380364956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380364971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380364971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380364986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380364986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig " "Found entity 1: pll_reconfig" {  } { { "pll_reconfig.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig/altera_pll_reconfig_mif_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_reconfig/altera_pll_reconfig_mif_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_mif_reader " "Found entity 1: altera_pll_reconfig_mif_reader" {  } { { "pll_reconfig/altera_pll_reconfig_mif_reader.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_mif_reader.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1497380365032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1878) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1878): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1878 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1497380365032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1870) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1870): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1870 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1497380365032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file pll_reconfig/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1861 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_reconfig/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "pll_reconfig/altera_pll_reconfig_top.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_CLK " "Found entity 1: Gen_CLK" {  } { { "Gen_CLK.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/Gen_CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365065 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CTRL_DAC CTRL_DAC.v(19) " "Verilog Module Declaration warning at CTRL_DAC.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CTRL_DAC\"" {  } { { "CTRL_DAC.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/CTRL_DAC.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380365082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_DAC " "Found entity 1: CTRL_DAC" {  } { { "CTRL_DAC.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/CTRL_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365083 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "loaddata loaddata.v(16) " "Verilog Module Declaration warning at loaddata.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"loaddata\"" {  } { { "loaddata.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/loaddata.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380365099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loaddata.v 1 1 " "Found 1 design units, including 1 entities, in source file loaddata.v" { { "Info" "ISGN_ENTITY_NAME" "1 loaddata " "Found entity 1: loaddata" {  } { { "loaddata.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/loaddata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365100 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "triggerupdate triggerupdate.v(30) " "Verilog Module Declaration warning at triggerupdate.v(30): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"triggerupdate\"" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 30 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380365115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggerupdate.v 1 1 " "Found 1 design units, including 1 entities, in source file triggerupdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 triggerupdate " "Found entity 1: triggerupdate" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497380365117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497380365117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G_ChipControl " "Elaborating entity \"C5G_ChipControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497380365237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_CLK Gen_CLK:Gen_CLK_inst " "Elaborating entity \"Gen_CLK\" for hierarchy \"Gen_CLK:Gen_CLK_inst\"" {  } { { "C5G_ChipControl.v" "Gen_CLK_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380365249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triggerupdate triggerupdate:triggerupdate_inst " "Elaborating entity \"triggerupdate\" for hierarchy \"triggerupdate:triggerupdate_inst\"" {  } { { "C5G_ChipControl.v" "triggerupdate_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380365258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addressfinal triggerupdate.v(59) " "Verilog HDL or VHDL warning at triggerupdate.v(59): object \"addressfinal\" assigned a value but never read" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497380365260 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clockdiv2 triggerupdate.v(103) " "Verilog HDL or VHDL warning at triggerupdate.v(103): object \"clockdiv2\" assigned a value but never read" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497380365261 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addonew triggerupdate.v(106) " "Verilog HDL or VHDL warning at triggerupdate.v(106): object \"addonew\" assigned a value but never read" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497380365261 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correcting triggerupdate.v(109) " "Verilog HDL or VHDL warning at triggerupdate.v(109): object \"correcting\" assigned a value but never read" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497380365261 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading triggerupdate.v(110) " "Verilog HDL or VHDL warning at triggerupdate.v(110): object \"reading\" assigned a value but never read" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497380365261 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 triggerupdate.v(140) " "Verilog HDL assignment warning at triggerupdate.v(140): truncated value with size 32 to match size of target (13)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497380365262 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 triggerupdate.v(153) " "Verilog HDL assignment warning at triggerupdate.v(153): truncated value with size 32 to match size of target (7)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497380365262 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 triggerupdate.v(570) " "Verilog HDL assignment warning at triggerupdate.v(570): truncated value with size 32 to match size of target (18)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497380365268 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 triggerupdate.v(614) " "Verilog HDL assignment warning at triggerupdate.v(614): truncated value with size 32 to match size of target (18)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497380365269 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C0\[31..23\] 0 triggerupdate.v(75) " "Net \"C0\[31..23\]\" at triggerupdate.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/triggerupdate.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1497380365353 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:b2v_inst " "Elaborating entity \"pll\" for hierarchy \"pll:b2v_inst\"" {  } { { "C5G_ChipControl.v" "b2v_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:b2v_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:b2v_inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380366247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.0 MHz " "Parameter \"output_clock_frequency0\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 5.0 MHz " "Parameter \"output_clock_frequency1\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 66667 ps " "Parameter \"phase_shift1\" = \"66667 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 5.0 MHz " "Parameter \"output_clock_frequency2\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 133333 ps " "Parameter \"phase_shift2\" = \"133333 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 5.0 MHz " "Parameter \"output_clock_frequency3\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 5.0 MHz " "Parameter \"output_clock_frequency4\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 66667 ps " "Parameter \"phase_shift4\" = \"66667 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 5.0 MHz " "Parameter \"output_clock_frequency5\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 133333 ps " "Parameter \"phase_shift5\" = \"133333 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 3 " "Parameter \"m_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 3 " "Parameter \"m_cnt_lo_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 30 " "Parameter \"c_cnt_hi_div0\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 30 " "Parameter \"c_cnt_lo_div0\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 30 " "Parameter \"c_cnt_hi_div1\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 30 " "Parameter \"c_cnt_lo_div1\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 21 " "Parameter \"c_cnt_prst1\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 30 " "Parameter \"c_cnt_hi_div2\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 30 " "Parameter \"c_cnt_lo_div2\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 41 " "Parameter \"c_cnt_prst2\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 30 " "Parameter \"c_cnt_hi_div3\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 30 " "Parameter \"c_cnt_lo_div3\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 false " "Parameter \"c_cnt_bypass_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 30 " "Parameter \"c_cnt_hi_div4\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 30 " "Parameter \"c_cnt_lo_div4\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 21 " "Parameter \"c_cnt_prst4\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 false " "Parameter \"c_cnt_bypass_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 30 " "Parameter \"c_cnt_hi_div5\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 30 " "Parameter \"c_cnt_lo_div5\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 41 " "Parameter \"c_cnt_prst5\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 false " "Parameter \"c_cnt_bypass_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 30 " "Parameter \"pll_cp_current\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type gclk " "Parameter \"mimic_fbclk_type\" = \"gclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 fb_1 " "Parameter \"pll_fbclk_mux_2\" = \"fb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366248 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497380366248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 694 0 0 } } { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 707 0 0 } } { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366297 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497380366306 "|C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497380366306 "|C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497380366306 "|C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497380366306 "|C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 1832 0 0 } } { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll/pll_0002.v" 253 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"pll_reconfig:pll_reconfig_inst\"" {  } { { "C5G_ChipControl.v" "pll_reconfig_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\"" {  } { { "pll_reconfig.v" "pll_reconfig_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "pll_reconfig/altera_pll_reconfig_top.v" "reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(206) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(206): object \"dps_start_assert\" assigned a value but never read" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497380366354 "|C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1491) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1491): incomplete case statement has no default case item" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1491 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1497380366354 "|C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1507) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1507): incomplete case statement has no default case item" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1507 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1497380366354 "|C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeSelect ModeSelect:ModeSelect_inst " "Elaborating entity \"ModeSelect\" for hierarchy \"ModeSelect:ModeSelect_inst\"" {  } { { "C5G_ChipControl.v" "ModeSelect_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_DAC CTRL_DAC:CTRL_DAC_inst " "Elaborating entity \"CTRL_DAC\" for hierarchy \"CTRL_DAC:CTRL_DAC_inst\"" {  } { { "C5G_ChipControl.v" "CTRL_DAC_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497380366437 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v" 1832 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1497380366776 "|C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1497380375588 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[12\] " "Inserted always-enabled tri-state buffer between \"RF\[12\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[11\] " "Inserted always-enabled tri-state buffer between \"RF\[11\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[10\] " "Inserted always-enabled tri-state buffer between \"RF\[10\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[9\] " "Inserted always-enabled tri-state buffer between \"RF\[9\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[8\] " "Inserted always-enabled tri-state buffer between \"RF\[8\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[7\] " "Inserted always-enabled tri-state buffer between \"RF\[7\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[6\] " "Inserted always-enabled tri-state buffer between \"RF\[6\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[5\] " "Inserted always-enabled tri-state buffer between \"RF\[5\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[4\] " "Inserted always-enabled tri-state buffer between \"RF\[4\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[3\] " "Inserted always-enabled tri-state buffer between \"RF\[3\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[2\] " "Inserted always-enabled tri-state buffer between \"RF\[2\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RF\[1\] " "Inserted always-enabled tri-state buffer between \"RF\[1\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DIO\[1\] " "Inserted always-enabled tri-state buffer between \"DIO\[1\]\" and its non-tri-state driver." {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1497380375647 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1497380375647 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[2\] " "Bidir \"SW\[2\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[1\] " "Bidir \"SW\[1\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[8\] " "Bidir \"data\[8\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[9\] " "Bidir \"data\[9\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[10\] " "Bidir \"data\[10\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[11\] " "Bidir \"data\[11\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[12\] " "Bidir \"data\[12\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[13\] " "Bidir \"data\[13\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[14\] " "Bidir \"data\[14\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[15\] " "Bidir \"data\[15\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK_50_B6A " "Bidir \"CLOCK_50_B6A\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 68 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[9\] " "Bidir \"SW\[9\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[8\] " "Bidir \"SW\[8\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[7\] " "Bidir \"SW\[7\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[6\] " "Bidir \"SW\[6\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[5\] " "Bidir \"SW\[5\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[4\] " "Bidir \"SW\[4\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[3\] " "Bidir \"SW\[3\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SW\[0\] " "Bidir \"SW\[0\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DIO\[4\] " "Bidir \"DIO\[4\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DIO\[3\] " "Bidir \"DIO\[3\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DIO\[2\] " "Bidir \"DIO\[2\]\" has no driver" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1497380375648 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1497380375648 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "RF\[12\]~synth " "Node \"RF\[12\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[11\]~synth " "Node \"RF\[11\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[10\]~synth " "Node \"RF\[10\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[9\]~synth " "Node \"RF\[9\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[8\]~synth " "Node \"RF\[8\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[7\]~synth " "Node \"RF\[7\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[6\]~synth " "Node \"RF\[6\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[5\]~synth " "Node \"RF\[5\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[4\]~synth " "Node \"RF\[4\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[3\]~synth " "Node \"RF\[3\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[2\]~synth " "Node \"RF\[2\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RF\[1\]~synth " "Node \"RF\[1\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DIO\[1\]~synth " "Node \"DIO\[1\]~synth\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380390257 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1497380390257 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497380390258 "|C5G_ChipControl|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497380390258 "|C5G_ChipControl|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497380390258 "|C5G_ChipControl|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497380390258 "|C5G_ChipControl|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497380390258 "|C5G_ChipControl|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497380390258 "|C5G_ChipControl|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1497380390258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1497380391866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1497380392727 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 192 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "gnd" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1896 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"pll_reconfig:pll_reconfig_inst\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380392757 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1497380392757 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "C5G_Default " "Ignored assignments for entity \"C5G_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380392823 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1497380392823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.map.smsg " "Generated suppressed messages file C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1497380392955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497380393340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380393340 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380393737 "|C5G_ChipControl|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380393737 "|C5G_ChipControl|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380393737 "|C5G_ChipControl|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380393737 "|C5G_ChipControl|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1497380393737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3841 " "Implemented 3841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497380393748 ""} { "Info" "ICUT_CUT_TM_OPINS" "132 " "Implemented 132 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497380393748 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "43 " "Implemented 43 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1497380393748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3648 " "Implemented 3648 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497380393748 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1497380393748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497380393748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497380393825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 14:59:53 2017 " "Processing ended: Tue Jun 13 14:59:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497380393825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497380393825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497380393825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497380393825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497380395772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497380395774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 14:59:54 2017 " "Processing started: Tue Jun 13 14:59:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497380395774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497380395774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C5G_ChipControl -c C5G_ChipControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C5G_ChipControl -c C5G_ChipControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497380395775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1497380396593 ""}
{ "Info" "0" "" "Project  = C5G_ChipControl" {  } {  } 0 0 "Project  = C5G_ChipControl" 0 0 "Fitter" 0 0 1497380396594 ""}
{ "Info" "0" "" "Revision = C5G_ChipControl" {  } {  } 0 0 "Revision = C5G_ChipControl" 0 0 "Fitter" 0 0 1497380396594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1497380396746 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G_ChipControl 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G_ChipControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497380396795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497380396849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497380396849 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497380397106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497380397144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497380397733 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1497380405549 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[5\]~CLKENA0 1 global CLKCTRL_G6 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[5\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_MERGED_CELL" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 1 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 with 1 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1497380406295 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497380406295 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[4\]~CLKENA0 1 global CLKCTRL_G7 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[4\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_MERGED_CELL" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 1 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 1 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1497380406295 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497380406295 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 1 global CLKCTRL_G4 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_MERGED_CELL" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 1 " "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 1 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1497380406295 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497380406295 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 1722 global CLKCTRL_G9 " "CLOCK_50_B5B~inputCLKENA0 with 1722 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497380406295 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Gen_CLK:Gen_CLK_inst\|CLKreg~CLKENA0 116 global CLKCTRL_G3 " "Gen_CLK:Gen_CLK_inst\|CLKreg~CLKENA0 with 116 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1497380406295 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1497380406295 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL pll:b2v_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1497380406296 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1497380406296 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497380406576 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G_ChipControl.sdc " "Synopsys Design Constraints File file not found: 'C5G_ChipControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497380412316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497380412316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497380412329 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380412342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380412342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380412342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380412342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380412342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1497380412342 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1497380412354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1497380412355 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497380412357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497380412432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497380412437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497380412446 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497380412450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497380412451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497380412455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497380412752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 DSP block " "Packed 18 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1497380412759 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1497380412759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497380412759 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CPU_RESET_n " "Ignored I/O standard assignment to node \"CPU_RESET_n\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497380413058 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1497380413058 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CPU_RESET_n " "Node \"CPU_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[0\] " "Node \"HSMC_GXB_RX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[1\] " "Node \"HSMC_GXB_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[2\] " "Node \"HSMC_GXB_RX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_P\[3\] " "Node \"HSMC_GXB_RX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[0\] " "Node \"HSMC_GXB_TX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[1\] " "Node \"HSMC_GXB_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[2\] " "Node \"HSMC_GXB_TX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_P\[3\] " "Node \"HSMC_GXB_TX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[15\] " "Node \"HSMC_RX_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[11\] " "Node \"HSMC_TX_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[3\] " "Node \"HSMC_TX_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q " "Node \"q\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trigger " "Node \"trigger\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trigger" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497380413059 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1497380413059 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497380413061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497380424314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497380425975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497380425989 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497380432552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497380432552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497380435400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1497380449526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497380449526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497380459566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1497380459581 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497380459581 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.35 " "Total time spent on timing analysis during the Fitter is 4.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1497380465915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497380466025 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1497380466025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497380471108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497380471192 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1497380471192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497380477843 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497380487329 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497380487964 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK_50_B6A a permanently disabled " "Pin CLOCK_50_B6A has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { CLOCK_50_B6A } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B6A" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 68 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50_B6A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[9\] a permanently disabled " "Pin SW\[9\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[8\] a permanently disabled " "Pin SW\[8\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[7\] a permanently disabled " "Pin SW\[7\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[6\] a permanently disabled " "Pin SW\[6\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[5\] a permanently disabled " "Pin SW\[5\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[4\] a permanently disabled " "Pin SW\[4\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[3\] a permanently disabled " "Pin SW\[3\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[0\] a permanently disabled " "Pin SW\[0\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[4\] a permanently disabled " "Pin DIO\[4\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[4] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[4\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[3\] a permanently disabled " "Pin DIO\[3\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[3] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[3\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[2\] a permanently disabled " "Pin DIO\[2\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[2] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[2\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[2\] a permanently disabled " "Pin SW\[2\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SW\[1\] a permanently disabled " "Pin SW\[1\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 91 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[12\] a permanently enabled " "Pin RF\[12\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[12] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[12\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[11\] a permanently enabled " "Pin RF\[11\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[11] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[11\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[10\] a permanently enabled " "Pin RF\[10\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[10] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[10\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[9\] a permanently enabled " "Pin RF\[9\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[9] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[9\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[8\] a permanently enabled " "Pin RF\[8\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[8] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[8\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[7\] a permanently enabled " "Pin RF\[7\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[7] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[7\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[6\] a permanently enabled " "Pin RF\[6\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[6] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[6\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[5\] a permanently enabled " "Pin RF\[5\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[5] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[5\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[4\] a permanently enabled " "Pin RF\[4\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[4] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[4\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[3\] a permanently enabled " "Pin RF\[3\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[3] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[3\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[2\] a permanently enabled " "Pin RF\[2\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[2] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[2\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RF\[1\] a permanently enabled " "Pin RF\[1\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { RF[1] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RF\[1\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 89 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIO\[1\] a permanently enabled " "Pin DIO\[1\] has a permanently enabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { DIO[1] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO\[1\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 93 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[8\] a permanently disabled " "Pin data\[8\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[8] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[8\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[9\] a permanently disabled " "Pin data\[9\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[9] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[9\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[10\] a permanently disabled " "Pin data\[10\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[10] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[10\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[11\] a permanently disabled " "Pin data\[11\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[11] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[11\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[12\] a permanently disabled " "Pin data\[12\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[12] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[12\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[13\] a permanently disabled " "Pin data\[13\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[13] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[13\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[14\] a permanently disabled " "Pin data\[14\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[14] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[14\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[15\] a permanently disabled " "Pin data\[15\] has a permanently disabled output enable" {  } { { "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus13.0/quartus/bin64/pin_planner.ppl" { data[15] } } } { "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/quartus13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[15\]" } } } } { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/C5G_ChipControl.v" 85 0 0 } } { "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/quartus13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1497380488006 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1497380488006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.fit.smsg " "Generated suppressed messages file C:/Experiments/FPGAcontrol/chipcontrolfpga/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497380488394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1743 " "Peak virtual memory: 1743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497380490313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 15:01:30 2017 " "Processing ended: Tue Jun 13 15:01:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497380490313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497380490313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497380490313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497380490313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497380492225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497380492226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 15:01:32 2017 " "Processing started: Tue Jun 13 15:01:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497380492226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497380492226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off C5G_ChipControl -c C5G_ChipControl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off C5G_ChipControl -c C5G_ChipControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497380492226 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497380501431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497380503229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 15:01:43 2017 " "Processing ended: Tue Jun 13 15:01:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497380503229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497380503229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497380503229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497380503229 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497380503972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497380505511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497380505514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 15:01:44 2017 " "Processing started: Tue Jun 13 15:01:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497380505514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497380505514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G_ChipControl -c C5G_ChipControl " "Command: quartus_sta C5G_ChipControl -c C5G_ChipControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497380505514 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1497380506143 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "C5G_Default " "Ignored assignments for entity \"C5G_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1497380507479 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1497380507479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497380507694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497380507753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497380507753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G_ChipControl.sdc " "Synopsys Design Constraints File file not found: 'C5G_ChipControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1497380509545 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1497380509545 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_B5B CLOCK_50_B5B " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_B5B CLOCK_50_B5B" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 240.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 240.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 120.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 60 -phase 120.00 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1497380509559 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Gen_CLK:Gen_CLK_inst\|CLKreg Gen_CLK:Gen_CLK_inst\|CLKreg " "create_clock -period 1.000 -name Gen_CLK:Gen_CLK_inst\|CLKreg Gen_CLK:Gen_CLK_inst\|CLKreg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509561 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triggerupdate:triggerupdate_inst\|clockdiv\[0\] triggerupdate:triggerupdate_inst\|clockdiv\[0\] " "create_clock -period 1.000 -name triggerupdate:triggerupdate_inst\|clockdiv\[0\] triggerupdate:triggerupdate_inst\|clockdiv\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509561 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509561 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497380509574 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1497380509587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509587 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1497380509591 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1497380509638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497380509833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497380509833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.676 " "Worst-case setup slack is -4.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.676       -30.508 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -4.676       -30.508 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500      -203.424 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -2.500      -203.424 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475       -92.898 CLOCK_50_B5B  " "   -1.475       -92.898 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380509840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.463 " "Worst-case hold slack is -2.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463       -61.416 CLOCK_50_B5B  " "   -2.463       -61.416 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637       -52.709 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.637       -52.709 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    1.107         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380509878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.185 " "Worst-case recovery slack is 17.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.185         0.000 CLOCK_50_B5B  " "   17.185         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380509893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.048 " "Worst-case removal slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048         0.000 CLOCK_50_B5B  " "    1.048         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380509907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538      -102.618 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.538      -102.618 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538        -6.026 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -0.538        -6.026 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.197         0.000 CLOCK_50_B5B  " "    9.197         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380509914 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1497380510092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1497380510154 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1497380510155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1497380520705 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497380521103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497380521199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497380521199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.992 " "Worst-case setup slack is -4.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992       -32.472 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -4.992       -32.472 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.518      -204.798 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -2.518      -204.798 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287       -70.281 CLOCK_50_B5B  " "   -1.287       -70.281 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380521207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.609 " "Worst-case hold slack is -2.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609       -88.484 CLOCK_50_B5B  " "   -2.609       -88.484 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494       -38.351 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.494       -38.351 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    1.046         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380521245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.230 " "Worst-case recovery slack is 17.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.230         0.000 CLOCK_50_B5B  " "   17.230         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380521260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.976 " "Worst-case removal slack is 0.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976         0.000 CLOCK_50_B5B  " "    0.976         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380521275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538      -101.288 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.538      -101.288 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538        -6.021 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -0.538        -6.021 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.133         0.000 CLOCK_50_B5B  " "    9.133         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380521283 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1497380521432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1497380521683 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1497380521683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1497380527218 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497380527512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527513 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497380527544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497380527544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.471 " "Worst-case setup slack is -2.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471       -16.408 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -2.471       -16.408 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908       -57.506 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.908       -57.506 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -0.300 CLOCK_50_B5B  " "   -0.207        -0.300 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380527553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.543 " "Worst-case hold slack is -1.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543       -55.367 CLOCK_50_B5B  " "   -1.543       -55.367 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449       -38.150 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.449       -38.150 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.517         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380527593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.487 " "Worst-case recovery slack is 18.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.487         0.000 CLOCK_50_B5B  " "   18.487         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380527611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.522 " "Worst-case removal slack is 0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522         0.000 CLOCK_50_B5B  " "    0.522         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380527693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.017 " "Worst-case minimum pulse width slack is 0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.017         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg  " "    0.085         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.095         0.000 CLOCK_50_B5B  " "    9.095         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380527712 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1497380527877 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380528964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380528964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380528964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380528964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1497380528964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1497380528964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1497380528964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1497380528998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497380528998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.443 " "Worst-case setup slack is -2.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443       -16.298 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "   -2.443       -16.298 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731       -43.299 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.731       -43.299 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004         0.000 CLOCK_50_B5B  " "    0.004         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380529007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.576 " "Worst-case hold slack is -1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576       -79.518 CLOCK_50_B5B  " "   -1.576       -79.518 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378       -32.255 Gen_CLK:Gen_CLK_inst\|CLKreg  " "   -0.378       -32.255 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.465         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380529048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.624 " "Worst-case recovery slack is 18.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.624         0.000 CLOCK_50_B5B  " "   18.624         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380529065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 CLOCK_50_B5B  " "    0.473         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380529083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.043 " "Worst-case minimum pulse width slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\]  " "    0.043         0.000 triggerupdate:triggerupdate_inst\|clockdiv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg  " "    0.108         0.000 Gen_CLK:Gen_CLK_inst\|CLKreg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666         0.000 b2v_inst\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.089         0.000 CLOCK_50_B5B  " "    9.089         0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497380529093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497380532396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497380532398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497380532634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 15:02:12 2017 " "Processing ended: Tue Jun 13 15:02:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497380532634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497380532634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497380532634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497380532634 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Quartus II Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497380533783 ""}
