/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [14:0] _03_;
  reg [19:0] _04_;
  reg [4:0] _05_;
  reg [20:0] _06_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_60z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire [16:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_0z[2] ? celloutsig_1_11z : _00_;
  assign celloutsig_0_11z = celloutsig_0_7z ? celloutsig_0_7z : in_data[87];
  assign celloutsig_0_38z = ~(celloutsig_0_25z | celloutsig_0_13z);
  assign celloutsig_0_22z = ~(celloutsig_0_18z | celloutsig_0_7z);
  assign celloutsig_0_27z = ~(celloutsig_0_21z | celloutsig_0_18z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[2] | celloutsig_0_0z[14]) & celloutsig_0_2z[10]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z[6] | celloutsig_1_9z[1]) & in_data[129]);
  assign celloutsig_1_1z = ~((in_data[128] | in_data[174]) & (celloutsig_1_0z[12] | in_data[160]));
  assign celloutsig_0_41z = celloutsig_0_32z | ~(celloutsig_0_1z[7]);
  assign celloutsig_0_10z = _01_ | ~(celloutsig_0_3z[4]);
  assign celloutsig_0_21z = celloutsig_0_11z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_32z = celloutsig_0_27z ^ celloutsig_0_12z;
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[128]);
  assign celloutsig_1_0z = in_data[141:129] + in_data[186:174];
  assign celloutsig_0_1z = in_data[9:2] + in_data[55:48];
  reg [2:0] _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 3'h0;
    else _22_ <= celloutsig_0_1z[7:5];
  assign { _01_, _02_[2:1] } = _22_;
  reg [8:0] _23_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 9'h000;
    else _23_ <= { celloutsig_0_38z, _02_[7:4], _01_, _02_[2:1], celloutsig_0_12z };
  assign out_data[8:0] = _23_;
  reg [14:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 15'h0000;
    else _24_ <= in_data[135:121];
  assign { _03_[14:12], _00_, _03_[10:0] } = _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 20'h00000;
    else _04_ <= { celloutsig_1_0z[8:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= { _04_[17:14], celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 21'h000000;
    else _06_ <= { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z, _01_, _02_[2:1] };
  reg [3:0] _28_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 4'h0;
    else _28_ <= celloutsig_0_15z[8:5];
  assign _02_[7:4] = _28_;
  assign celloutsig_0_6z = { celloutsig_0_2z[15:14], celloutsig_0_5z } & { celloutsig_0_2z[11:10], celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_5z[5:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z } & { celloutsig_1_3z[0], _05_, _05_, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_9z[12:1], celloutsig_0_12z } & _06_[20:8];
  assign celloutsig_0_34z = _06_[20:1] / { 1'h1, celloutsig_0_26z[13:0], _01_, _02_[2:1], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_2z = { celloutsig_0_0z[0], celloutsig_0_0z } / { 1'h1, in_data[48:33] };
  assign celloutsig_0_5z = { celloutsig_0_2z[14:9], celloutsig_0_4z } >= celloutsig_0_0z[6:0];
  assign celloutsig_0_12z = celloutsig_0_9z[15:7] >= celloutsig_0_2z[15:7];
  assign celloutsig_0_13z = { celloutsig_0_9z[8:6], celloutsig_0_3z, _01_, _02_[2:1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z } >= celloutsig_0_0z;
  assign celloutsig_0_51z = celloutsig_0_15z[9:7] > celloutsig_0_3z[2:0];
  assign celloutsig_0_18z = { celloutsig_0_2z[16:13], celloutsig_0_2z, celloutsig_0_5z } > { _06_[11:3], celloutsig_0_6z, _01_, _02_[2:1], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, _02_[7:4] };
  assign celloutsig_0_28z = in_data[61:56] > { celloutsig_0_19z[9:5], celloutsig_0_7z };
  assign celloutsig_0_7z = celloutsig_0_1z[6:0] <= { celloutsig_0_3z[4:1], celloutsig_0_6z };
  assign celloutsig_1_7z = { _00_, _03_[10:4] } <= celloutsig_1_0z[11:4];
  assign celloutsig_0_17z = celloutsig_0_3z < _06_[20:16];
  assign celloutsig_0_24z = { celloutsig_0_3z[1:0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_20z } < { celloutsig_0_19z[4:3], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_5z, _01_, _02_[2:1] };
  assign celloutsig_0_25z = celloutsig_0_15z[5] & ~(celloutsig_0_24z);
  assign celloutsig_0_29z = celloutsig_0_9z[1] & ~(celloutsig_0_13z);
  assign celloutsig_1_5z = { _03_[9:3], celloutsig_1_1z } | { celloutsig_1_0z[11:10], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_7z & celloutsig_0_6z[1];
  assign celloutsig_0_36z = | { _02_[2:1], celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_23z, _06_[7:6], celloutsig_0_12z, _01_, celloutsig_0_9z[16:10], celloutsig_0_7z };
  assign celloutsig_0_60z = celloutsig_0_34z[10:1] >> { celloutsig_0_9z[10:3], celloutsig_0_32z, celloutsig_0_51z };
  assign celloutsig_1_3z = { in_data[156:153], celloutsig_1_2z } >> { in_data[148:145], celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[68:56], celloutsig_0_6z, celloutsig_0_5z } >> in_data[32:16];
  assign celloutsig_1_19z = celloutsig_1_10z[8:4] >> celloutsig_1_0z[12:8];
  assign celloutsig_1_10z = celloutsig_1_0z[12:2] <<< { _03_[2:1], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[50:35] >>> in_data[81:66];
  assign celloutsig_0_3z = celloutsig_0_2z[4:0] >>> celloutsig_0_2z[10:6];
  assign celloutsig_0_19z = { celloutsig_0_9z[11:1], celloutsig_0_13z, celloutsig_0_6z } >>> in_data[24:10];
  assign celloutsig_0_26z = { celloutsig_0_0z[15:12], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_23z } >>> { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_87z = ~((celloutsig_0_60z[8] & celloutsig_0_36z) | (celloutsig_0_41z & celloutsig_0_25z));
  assign celloutsig_0_23z = ~((celloutsig_0_9z[6] & celloutsig_0_5z) | (celloutsig_0_13z & celloutsig_0_11z));
  assign { _02_[8], _02_[3], _02_[0] } = { celloutsig_0_38z, _01_, celloutsig_0_12z };
  assign _03_[11] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z };
endmodule
