{"version":"1.1.0","info":[["/home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr_tb.sv",[[[[[["lfsr",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,0],[1,32]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,7],[1,11]]],[],["module"]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[0,18]]],[[["clk",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[2,6],[2,9]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[2,6],[2,9]]],["lfsr"],["port"]],["seed",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,16],[1,20]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,16],[1,20]]],["lfsr"],["port","clk"]],["reset",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,21],[1,26]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,21],[1,26]]],["lfsr"],["port","seed"]],["out",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,27],[1,30]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[1,27],[1,30]]],["lfsr"],["port","reset"]],["reset",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[2,9],[2,15]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[2,10],[2,15]]],["lfsr"],["port","clk"]],["seed",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[2,15],[2,20]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[2,16],[2,20]]],["lfsr"],["port","reset"]],["out",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[3,7],[3,16]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[3,13],[3,16]]],["lfsr"],["port"]],["w1",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[4,0],[4,7]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[4,5],[4,7]]],["lfsr"],["variable","wire"]],["w2",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[4,0],[4,10]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[4,8],[4,10]]],["lfsr"],["variable","w1"]],["d1",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[5,0],[5,50]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[5,5],[5,7]]],["lfsr"],["instance","d_ff"]],["d2",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[6,0],[6,54]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[6,5],[6,7]]],["lfsr"],["instance","d_ff"]],["d3",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[7,0],[7,54]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[7,5],[7,7]]],["lfsr"],["instance","d_ff"]],["d4",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[8,0],[8,54]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[8,5],[8,7]]],["lfsr"],["instance","d_ff"]],["x1",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[9,0],[9,22]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[9,4],[9,6]]],["lfsr"],["instance","xor"]],["x2",["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[10,0],[10,20]]],["file:///home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[10,4],[10,6]]],["lfsr"],["instance","xor"]]]]],[[["lfsr_tb",[[1,0],[1,15]],[[1,7],[1,14]],[],["module"]],[21,0]],[[["clk",[[2,0],[2,7]],[[2,4],[2,7]],["lfsr_tb"],["variable","reg"]],["reset",[[2,0],[2,13]],[[2,8],[2,13]],["lfsr_tb"],["variable","clk"]],["seed",[[2,0],[2,18]],[[2,14],[2,18]],["lfsr_tb"],["variable","reset"]],["out",[[3,0],[3,13]],[[3,10],[3,13]],["lfsr_tb"],["variable","wire"]],["l1",[[9,0],[9,54]],[[9,5],[9,7]],["lfsr_tb"],["instance","lfsr"]]]]]],["/home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv"]],null,0]],["/home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[null,[],null,null,[["/home/puneeth/studies/fpga_design/hackathon/lfsr/lfsr.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]]]}