{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745667176853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745667176854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 17:02:56 2025 " "Processing started: Sat Apr 26 17:02:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745667176854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667176854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_core -c RISCV_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_core -c RISCV_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667176854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745667177295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745667177295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_core/riscv_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file riscv_core/riscv_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_core " "Found entity 1: RISCV_core" {  } { { "RISCV_core/RISCV_core.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188519 ""} { "Info" "ISGN_ENTITY_NAME" "2 wr_data_mux " "Found entity 2: wr_data_mux" {  } { { "RISCV_core/RISCV_core.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/ALU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLL sll types.sv(5) " "Verilog HDL Declaration information at types.sv(5): object \"SLL\" differs only in case from object \"sll\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLT slt types.sv(5) " "Verilog HDL Declaration information at types.sv(5): object \"SLT\" differs only in case from object \"slt\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDI addi types.sv(6) " "Verilog HDL Declaration information at types.sv(6): object \"ADDI\" differs only in case from object \"addi\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLTI slti types.sv(6) " "Verilog HDL Declaration information at types.sv(6): object \"SLTI\" differs only in case from object \"slti\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XORI xori types.sv(6) " "Verilog HDL Declaration information at types.sv(6): object \"XORI\" differs only in case from object \"xori\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ORI ori types.sv(6) " "Verilog HDL Declaration information at types.sv(6): object \"ORI\" differs only in case from object \"ori\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANDI andi types.sv(6) " "Verilog HDL Declaration information at types.sv(6): object \"ANDI\" differs only in case from object \"andi\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLLI slli types.sv(6) " "Verilog HDL Declaration information at types.sv(6): object \"SLLI\" differs only in case from object \"slli\" in the same scope" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745667188532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.sv 1 0 " "Found 1 design units, including 0 entities, in source file types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TypesPkg (SystemVerilog) " "Found design unit 1: TypesPkg (SystemVerilog)" {  } { { "types.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745667188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667188533 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "wr_data_mux.sv " "Can't analyze file -- file wr_data_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745667188535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_core " "Elaborating entity \"RISCV_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745667188579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC1\"" {  } { { "RISCV_core/RISCV_core.sv" "PC1" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667188599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IM1 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IM1\"" {  } { { "RISCV_core/RISCV_core.sv" "IM1" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667188613 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "IMem InstructionMemory.sv(48) " "Verilog HDL warning at InstructionMemory.sv(48): initial value for variable IMem should be constant" {  } { { "InstructionMemory.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/InstructionMemory.sv" 48 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1745667188656 "|RISCV_core|InstructionMemory:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem 0 InstructionMemory.sv(5) " "Net \"IMem\" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/InstructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745667188684 "|RISCV_core|InstructionMemory:IM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:D1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:D1\"" {  } { { "RISCV_core/RISCV_core.sv" "D1" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667188714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF1 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF1\"" {  } { { "RISCV_core/RISCV_core.sv" "RF1" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667188727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "RISCV_core/RISCV_core.sv" "ALU1" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667188854 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(27) " "Verilog HDL warning at ALU.sv(27): converting signed shift amount to unsigned" {  } { { "ALU.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/ALU.sv" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1745667188857 "|RISCV_core|ALU:ALU1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(28) " "Verilog HDL warning at ALU.sv(28): converting signed shift amount to unsigned" {  } { { "ALU.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/ALU.sv" 28 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1745667188857 "|RISCV_core|ALU:ALU1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(29) " "Verilog HDL warning at ALU.sv(29): converting signed shift amount to unsigned" {  } { { "ALU.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/ALU.sv" 29 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1745667188857 "|RISCV_core|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_data_mux wr_data_mux:wrmux " "Elaborating entity \"wr_data_mux\" for hierarchy \"wr_data_mux:wrmux\"" {  } { { "RISCV_core/RISCV_core.sv" "wrmux" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667188874 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ProgramCounter.sv 7 " "Ignored 7 assignments for entity \"ProgramCounter.sv\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler\" -entity ProgramCounter.sv " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler\" -entity ProgramCounter.sv was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ProgramCounter.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ProgramCounter.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity ProgramCounter.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity ProgramCounter.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ProgramCounter.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ProgramCounter.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE altsyn.lmf -entity ProgramCounter.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE altsyn.lmf -entity ProgramCounter.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ProgramCounter.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ProgramCounter.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ProgramCounter.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ProgramCounter.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745667189403 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1745667189403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Z/projects/RISCV project/RISCV_core_quartus/output_files/RISCV_core.map.smsg " "Generated suppressed messages file D:/Z/projects/RISCV project/RISCV_core_quartus/output_files/RISCV_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667189438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745667189557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745667189557 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "RISCV_core/RISCV_core.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745667189589 "|RISCV_core|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "RISCV_core/RISCV_core.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745667189589 "|RISCV_core|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV_core/RISCV_core.sv" "" { Text "D:/Z/projects/RISCV project/RISCV_core_quartus/RISCV_core/RISCV_core.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745667189589 "|RISCV_core|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745667189589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745667189590 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745667189590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745667189590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745667189626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 17:03:09 2025 " "Processing ended: Sat Apr 26 17:03:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745667189626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745667189626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745667189626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745667189626 ""}
