<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="half_adder_dfa.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="half_adder_dfa.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="half_adder_dfa.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="half_adder_dfa.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="half_adder_dfa.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="half_adder_dfa.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="half_adder_dfa.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="half_adder_dfa.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="half_adder_dfa.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="half_adder_dfa.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="half_adder_dfa.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_dfa.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="half_adder_dfa.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="half_adder_dfa.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="half_adder_dfa.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="half_adder_dfa.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="half_adder_dfa.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="half_adder_dfa.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="half_adder_dfa.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="half_adder_dfa.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="half_adder_dfa_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="half_adder_dfa_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="half_adder_dfa_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="half_adder_dfa_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="half_adder_dfa_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="half_adder_dfa_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="half_adder_dfa_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="half_adder_dfa_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="half_adder_dfa_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="half_adder_dfa_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="half_adder_dfa_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="half_adder_dfa_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_dfa_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_dfa_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="half_adder_dfa_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_dfa_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="half_adder_dfa_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="half_adder_dfa_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1673253921" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1673253921">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253941" xil_pn:in_ck="291594024440440463" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1673253941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="half_adder_dfa.v"/>
      <outfile xil_pn:name="half_adder_dfa_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1673253925" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8511569170552638906" xil_pn:start_ts="1673253925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253925" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3256350724182186360" xil_pn:start_ts="1673253925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253925" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3684386353370300004" xil_pn:start_ts="1673253925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253941" xil_pn:in_ck="291594024440440463" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1673253941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="half_adder_dfa.v"/>
      <outfile xil_pn:name="half_adder_dfa_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1673253943" xil_pn:in_ck="291594024440440463" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5917242808067387021" xil_pn:start_ts="1673253941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="half_adder_dfa_test_beh.prj"/>
      <outfile xil_pn:name="half_adder_dfa_test_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1673253943" xil_pn:in_ck="-1419390091448334318" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3770019119362948598" xil_pn:start_ts="1673253943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="half_adder_dfa_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8869774704090279225" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3684386353370300004" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4210556752041265339" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253872" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5539816889842323302" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253877" xil_pn:in_ck="-8113450543900754104" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3888994453081791019" xil_pn:start_ts="1673253872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="half_adder_dfa.lso"/>
      <outfile xil_pn:name="half_adder_dfa.ngc"/>
      <outfile xil_pn:name="half_adder_dfa.ngr"/>
      <outfile xil_pn:name="half_adder_dfa.prj"/>
      <outfile xil_pn:name="half_adder_dfa.stx"/>
      <outfile xil_pn:name="half_adder_dfa.syr"/>
      <outfile xil_pn:name="half_adder_dfa.xst"/>
      <outfile xil_pn:name="half_adder_dfa_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1673253877" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7789441879596819174" xil_pn:start_ts="1673253877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673253881" xil_pn:in_ck="442768998953999594" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6103791630693631427" xil_pn:start_ts="1673253877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="half_adder_dfa.bld"/>
      <outfile xil_pn:name="half_adder_dfa.ngd"/>
      <outfile xil_pn:name="half_adder_dfa_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1673253888" xil_pn:in_ck="442768998953999595" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4807565132092422995" xil_pn:start_ts="1673253881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="half_adder_dfa.pcf"/>
      <outfile xil_pn:name="half_adder_dfa_map.map"/>
      <outfile xil_pn:name="half_adder_dfa_map.mrp"/>
      <outfile xil_pn:name="half_adder_dfa_map.ncd"/>
      <outfile xil_pn:name="half_adder_dfa_map.ngm"/>
      <outfile xil_pn:name="half_adder_dfa_map.xrpt"/>
      <outfile xil_pn:name="half_adder_dfa_summary.xml"/>
      <outfile xil_pn:name="half_adder_dfa_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1673253898" xil_pn:in_ck="2483952470560385412" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3214117756270688487" xil_pn:start_ts="1673253888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="half_adder_dfa.ncd"/>
      <outfile xil_pn:name="half_adder_dfa.pad"/>
      <outfile xil_pn:name="half_adder_dfa.par"/>
      <outfile xil_pn:name="half_adder_dfa.ptwx"/>
      <outfile xil_pn:name="half_adder_dfa.unroutes"/>
      <outfile xil_pn:name="half_adder_dfa.xpi"/>
      <outfile xil_pn:name="half_adder_dfa_pad.csv"/>
      <outfile xil_pn:name="half_adder_dfa_pad.txt"/>
      <outfile xil_pn:name="half_adder_dfa_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1673253898" xil_pn:in_ck="442768998953999463" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1673253894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="half_adder_dfa.twr"/>
      <outfile xil_pn:name="half_adder_dfa.twx"/>
    </transform>
  </transforms>

</generated_project>
