
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    47978500                       # Number of ticks simulated
final_tick                                   47978500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130913                       # Simulator instruction rate (inst/s)
host_op_rate                                   138497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51470294                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664608                       # Number of bytes of host memory used
host_seconds                                     0.93                       # Real time elapsed on the host
sim_insts                                      122027                       # Number of instructions simulated
sim_ops                                        129099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 916                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         685640443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         229436102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          17341101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5335723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           4001792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5335723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          10671447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5335723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     258782580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1221880634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    685640443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     17341101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      4001792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     10671447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        717654783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        685640443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        229436102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         17341101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5335723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          4001792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5335723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         10671447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5335723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    258782580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1221880634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  58624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   58624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47939500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.514851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.304923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.379234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           82     40.59%     40.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46     22.77%     63.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     11.39%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.96%     78.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      4.46%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.47%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.48%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.49%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      9.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          202                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     11570531                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                28745531                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12631.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31381.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1221.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1221.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52335.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1285200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   701250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5826600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31531545                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               527250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42923205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            913.697089                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       726250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44705000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   241920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1177800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26716185                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4751250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               36070515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.825342                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7750750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37680500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   8852                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6634                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1360                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                3799                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3047                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            80.205317                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    741                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  61                       # Number of system calls
system.cpu0.numCycles                           95958                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         59605                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       8852                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3788                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        38634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2787                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          576                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    18475                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  350                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             55899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.227500                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.287765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   24326     43.52%     43.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   11641     20.83%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2821      5.05%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   17111     30.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               55899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.092249                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.621157                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13204                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                13322                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    27372                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  928                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1073                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 885                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 58954                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4903                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1073                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16888                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3489                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6595                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    24604                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 3250                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 55219                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1740                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   67                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2720                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              62479                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               266213                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           77443                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                50752                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   11727                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               101                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            99                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2101                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                9406                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7468                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             116                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     53274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                233                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    50066                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              464                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           8964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        22705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            44                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        55899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.895651                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.151316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              30967     55.40%     55.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               8500     15.21%     70.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               8326     14.89%     85.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               7513     13.44%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                590      1.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          55899                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2289     24.81%     24.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   116      1.26%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  3473     37.65%     63.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3347     36.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                30476     60.87%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3644      7.28%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                8971     17.92%     86.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               6972     13.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 50066                       # Type of FU issued
system.cpu0.iq.rate                          0.521749                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       9225                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.184257                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            165643                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            62460                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        47790                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 59242                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              49                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2041                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          916                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1073                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    556                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   85                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              53521                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 9406                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7468                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                97                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           129                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          971                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1100                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                48397                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 8343                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1669                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                       15144                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5485                       # Number of branches executed
system.cpu0.iew.exec_stores                      6801                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.504356                       # Inst execution rate
system.cpu0.iew.wb_sent                         47934                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        47818                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    26593                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    45724                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.498322                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.581598                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7192                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1040                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        54391                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.818941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.611031                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35884     65.97%     65.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         8448     15.53%     81.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4231      7.78%     89.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2460      4.52%     93.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          852      1.57%     95.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          520      0.96%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          800      1.47%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          123      0.23%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1073      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        54391                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39077                       # Number of instructions committed
system.cpu0.commit.committedOps                 44543                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         13917                       # Number of memory references committed
system.cpu0.commit.loads                         7365                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      4932                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40122                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27013     60.64%     60.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      8.10%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7365     16.53%     85.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6552     14.71%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            44543                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1073                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      104792                       # The number of ROB reads
system.cpu0.rob.rob_writes                     104981                       # The number of ROB writes
system.cpu0.timesIdled                            413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39077                       # Number of Instructions Simulated
system.cpu0.committedOps                        44543                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.455613                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.455613                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.407230                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.407230                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   65768                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  33116                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   168838                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   20979                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  16286                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               27                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          196.537962                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              12697                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              367                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.596730                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   196.537962                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.191932                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.191932                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            29728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           29728                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         7921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           7921                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4862                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4862                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        12783                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           12783                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        12785                       # number of overall hits
system.cpu0.dcache.overall_hits::total          12785                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1538                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1538                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1771                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1771                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1771                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1771                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14309228                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14309228                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     26939513                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     26939513                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       160000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       160000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     41248741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     41248741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     41248741                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     41248741                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        14554                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        14554                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        14556                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        14556                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.028575                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028575                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.240313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.240313                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.121685                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121685                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.121668                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.121668                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61412.995708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61412.995708                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17515.938231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17515.938231                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 53333.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53333.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 23291.214568                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23291.214568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 23291.214568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23291.214568                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            156                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    14.083333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           74                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1293                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1293                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1367                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1367                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          245                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          245                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          404                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10023516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10023516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      6920993                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6920993                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16944509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16944509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16944509                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16944509                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.019500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038281                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038281                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027759                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027759                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027755                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027755                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63040.981132                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63040.981132                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 28248.951020                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28248.951020                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        51500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 41941.853960                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41941.853960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 41941.853960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41941.853960                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              238                       # number of replacements
system.cpu0.icache.tags.tagsinuse          244.496053                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              17715                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              618                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            28.665049                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   244.496053                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.477531                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.477531                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            37560                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           37560                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        17715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          17715                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        17715                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           17715                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        17715                       # number of overall hits
system.cpu0.icache.overall_hits::total          17715                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          756                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          756                       # number of overall misses
system.cpu0.icache.overall_misses::total          756                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44737469                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44737469                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44737469                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44737469                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44737469                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44737469                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        18471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        18471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        18471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        18471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        18471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        18471                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.040929                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.040929                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.040929                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.040929                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.040929                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.040929                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 59176.546296                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59176.546296                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 59176.546296                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59176.546296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 59176.546296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59176.546296                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15965                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              174                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    91.752874                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          136                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          620                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          620                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          620                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          620                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     37932756                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37932756                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     37932756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37932756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     37932756                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37932756                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.033566                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.033566                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.033566                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.033566                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.033566                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.033566                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 61181.864516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61181.864516                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 61181.864516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61181.864516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 61181.864516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61181.864516                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4510                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4179                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              232                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2683                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2596                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.757361                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           20348                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         32005                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4510                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2713                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        16083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    493                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           72                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     8646                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   24                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             17562                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.907585                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.129329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    1746      9.94%      9.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    6847     38.99%     48.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     253      1.44%     50.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    8716     49.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               17562                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.221643                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.572882                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1339                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                  901                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    15012                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                   91                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   219                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 132                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 31287                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1032                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   219                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2038                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    190                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           629                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    14393                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                   93                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 30406                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  351                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              44538                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               148802                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           45799                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                42294                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2242                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      250                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6666                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                714                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     29977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    29433                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              114                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           1812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         5291                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        17562                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.675948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.169162                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4038     22.99%     22.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               3418     19.46%     42.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4541     25.86%     68.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               5327     30.33%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                238      1.36%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          17562                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1935     38.51%     38.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   125      2.49%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  2538     50.51%     91.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  427      8.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                19186     65.19%     65.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3075     10.45%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6566     22.31%     97.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                606      2.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 29433                       # Type of FU issued
system.cpu1.iq.rate                          1.446481                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       5025                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.170727                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             81565                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            31831                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        28783                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 34458                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          621                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          193                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   219                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     62                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              30022                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6666                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 714                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 208                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                29010                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6338                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              421                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6917                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3967                       # Number of branches executed
system.cpu1.iew.exec_stores                       579                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.425693                       # Inst execution rate
system.cpu1.iew.wb_sent                         28809                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        28783                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    20338                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    30038                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.414537                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.677076                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1331                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              205                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17281                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.632255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.127422                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5721     33.11%     33.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         6696     38.75%     71.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1248      7.22%     79.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          988      5.72%     84.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          139      0.80%     85.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1342      7.77%     93.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          176      1.02%     94.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           39      0.23%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          932      5.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17281                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               27673                       # Number of instructions committed
system.cpu1.commit.committedOps                 28207                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6566                       # Number of memory references committed
system.cpu1.commit.loads                         6045                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      3905                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    24385                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           18566     65.82%     65.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075     10.90%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6045     21.43%     98.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           521      1.85%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            28207                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  932                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       45718                       # The number of ROB reads
system.cpu1.rob.rob_writes                      59370                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       75609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      27673                       # Number of Instructions Simulated
system.cpu1.committedOps                        28207                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.735302                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.735302                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.359986                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.359986                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   43674                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  20464                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   105444                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   22537                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7278                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           12.444440                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6665                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               73                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            91.301370                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    12.444440                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.012153                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.012153                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           73                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.071289                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13760                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         6191                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6191                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           477                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6668                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6668                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6669                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6669                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          160                       # number of overall misses
system.cpu1.dcache.overall_misses::total          160                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1590989                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1590989                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1342000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1342000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        26500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        26500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2932989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2932989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2932989                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2932989                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6827                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6827                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6829                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6829                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019325                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019325                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.071984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071984                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.023290                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023290                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.023429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023429                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13040.893443                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13040.893443                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36270.270270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36270.270270                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6625                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6625                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18446.471698                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18446.471698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18331.181250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18331.181250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           54                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           75                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           75                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           68                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           84                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           85                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       701759                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       701759                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       452750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       452750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1154509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1154509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1157009                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1157009                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012447                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012447                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10319.985294                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10319.985294                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28296.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28296.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13744.154762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13744.154762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13611.870588                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13611.870588                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.809853                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               8588                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.037037                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.809853                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.017207                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.017207                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            17344                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           17344                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         8588                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           8588                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         8588                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            8588                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         8588                       # number of overall hits
system.cpu1.icache.overall_hits::total           8588                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2857729                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2857729                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2857729                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2857729                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2857729                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2857729                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         8645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         8645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         8645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         8645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         8645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         8645                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006593                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006593                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006593                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006593                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006593                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006593                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 50135.596491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50135.596491                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 50135.596491                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50135.596491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 50135.596491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50135.596491                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1125                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2578518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2578518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2578518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2578518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2578518                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2578518                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006246                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006246                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006246                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006246                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006246                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006246                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 47750.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47750.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 47750.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47750.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 47750.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47750.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4506                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4168                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              235                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2678                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2588                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.639283                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    120                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           19742                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         32000                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4506                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2708                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        16198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    499                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          259                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     8654                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             17829                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.879522                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.144271                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2009     11.27%     11.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    6848     38.41%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     254      1.42%     51.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    8718     48.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               17829                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.228244                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.620910                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1246                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1285                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    14976                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  100                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   222                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 31231                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1037                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   222                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    1956                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    289                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           879                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    14355                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  128                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 30348                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  349                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                   75                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.SQFullEvents                    26                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands              44426                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               148511                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           45708                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                42162                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    2261                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                20                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            20                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      270                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                6659                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                712                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     29912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 47                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    29372                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              116                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           1816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         5269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        17829                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.647428                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.177193                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               4312     24.19%     24.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3429     19.23%     43.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4560     25.58%     68.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5289     29.67%     98.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                239      1.34%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          17829                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1926     38.47%     38.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   123      2.46%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  2534     50.61%     91.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  424      8.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                19131     65.13%     65.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3075     10.47%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6559     22.33%     97.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                607      2.07%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 29372                       # Type of FU issued
system.cpu2.iq.rate                          1.487793                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       5007                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.170468                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             81695                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            31775                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        28725                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 34379                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          620                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          188                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   222                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     63                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              29962                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 6659                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 712                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 210                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                28954                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6332                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              417                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6915                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3951                       # Number of branches executed
system.cpu2.iew.exec_stores                       583                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.466619                       # Inst execution rate
system.cpu2.iew.wb_sent                         28751                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        28725                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    20283                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    29941                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.455020                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.677432                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1339                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              208                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        17544                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.604138                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.121109                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         6026     34.35%     34.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         6656     37.94%     72.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1257      7.16%     79.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          988      5.63%     85.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          122      0.70%     85.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1350      7.69%     93.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          175      1.00%     94.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           39      0.22%     94.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          931      5.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        17544                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               27609                       # Number of instructions committed
system.cpu2.commit.committedOps                 28143                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6563                       # Number of memory references committed
system.cpu2.commit.loads                         6039                       # Number of loads committed
system.cpu2.commit.membars                         23                       # Number of memory barriers committed
system.cpu2.commit.branches                      3888                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    24338                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           18505     65.75%     65.75% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075     10.93%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           6039     21.46%     98.14% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           524      1.86%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            28143                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  931                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       45926                       # The number of ROB reads
system.cpu2.rob.rob_writes                      59263                       # The number of ROB writes
system.cpu2.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       76215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      27609                       # Number of Instructions Simulated
system.cpu2.committedOps                        28143                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.715057                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.715057                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.398491                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.398491                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   43592                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  20442                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   105261                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   22444                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7286                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           12.485005                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6666                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            90.081081                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    12.485005                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.012192                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.012192                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.072266                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13754                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13754                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         6184                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           6184                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          475                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           475                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6659                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6659                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6660                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6660                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          121                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           39                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          160                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           160                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          161                       # number of overall misses
system.cpu2.dcache.overall_misses::total          161                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      1748236                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1748236                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1898000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1898000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        34499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        34499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3646236                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3646236                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3646236                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3646236                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6305                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6305                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6819                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6819                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6821                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6821                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.019191                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019191                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.075875                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.075875                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.023464                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023464                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.023604                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023604                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 14448.231405                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14448.231405                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 48666.666667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 48666.666667                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  5749.833333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5749.833333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  2666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 22788.975000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22788.975000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 22647.428571                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22647.428571                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          275                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           23                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           77                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           77                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           83                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           84                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       613258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       613258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       510500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       510500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        24501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        24501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1123758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1123758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1126258                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1126258                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012172                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012172                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012315                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012315                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  9153.104478                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9153.104478                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 31906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  4083.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4083.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13539.253012                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13539.253012                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13407.833333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13407.833333                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.791626                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               8596                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.185185                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.791626                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.017171                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.017171                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            17362                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           17362                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         8596                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           8596                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         8596                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            8596                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         8596                       # number of overall hits
system.cpu2.icache.overall_hits::total           8596                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2349710                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2349710                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2349710                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2349710                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2349710                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2349710                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         8654                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         8654                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         8654                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         8654                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         8654                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         8654                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006702                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006702                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006702                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006702                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006702                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006702                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 40512.241379                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40512.241379                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 40512.241379                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40512.241379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 40512.241379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40512.241379                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1160                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    61.052632                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2181035                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2181035                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2181035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2181035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2181035                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2181035                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006240                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006240                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006240                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006240                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 40389.537037                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40389.537037                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 40389.537037                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40389.537037                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 40389.537037                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40389.537037                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4520                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4187                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              233                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2684                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2579                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.087928                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    119                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           19376                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         32059                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4520                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2698                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        16379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    499                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          229                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     8657                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   23                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             17955                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.868059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.148892                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2102     11.71%     11.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    6884     38.34%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     250      1.39%     51.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    8719     48.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               17955                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.233278                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.654573                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1257                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1380                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    15009                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                   89                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   220                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 128                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 31223                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1073                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   220                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    1977                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    109                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1094                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    14369                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  186                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 30339                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  348                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                   70                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                    93                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands              44493                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               148467                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           45705                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                42279                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    2212                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      255                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                6666                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                679                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              121                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              54                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     29910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 45                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    29368                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              111                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           1749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         5228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        17955                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.635645                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.180737                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4446     24.76%     24.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               3412     19.00%     43.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4563     25.41%     69.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               5306     29.55%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                228      1.27%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          17955                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1935     38.74%     38.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   122      2.44%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  2533     50.71%     91.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  405      8.11%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                19148     65.20%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3075     10.47%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6562     22.34%     98.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                583      1.99%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 29368                       # Type of FU issued
system.cpu3.iq.rate                          1.515690                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       4995                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.170083                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             81795                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            31706                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        28727                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 34363                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          624                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          152                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   220                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              29958                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 6666                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 679                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 206                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                28954                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6331                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              412                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6896                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3953                       # Number of branches executed
system.cpu3.iew.exec_stores                       565                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.494323                       # Inst execution rate
system.cpu3.iew.wb_sent                         28751                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        28727                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    20308                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    29980                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.482607                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.677385                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1284                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              204                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        17680                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.595362                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.118114                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         6132     34.68%     34.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         6684     37.81%     72.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1249      7.06%     79.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          987      5.58%     85.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          121      0.68%     85.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1361      7.70%     93.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          178      1.01%     94.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           38      0.21%     94.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          930      5.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        17680                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               27668                       # Number of instructions committed
system.cpu3.commit.committedOps                 28206                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6569                       # Number of memory references committed
system.cpu3.commit.loads                         6042                       # Number of loads committed
system.cpu3.commit.membars                         23                       # Number of memory barriers committed
system.cpu3.commit.branches                      3900                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    24389                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  53                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           18562     65.81%     65.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075     10.90%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6042     21.42%     98.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           527      1.87%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            28206                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  930                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       46058                       # The number of ROB reads
system.cpu3.rob.rob_writes                      59265                       # The number of ROB writes
system.cpu3.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       76581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      27668                       # Number of Instructions Simulated
system.cpu3.committedOps                        28206                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.700304                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.700304                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.427952                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.427952                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   43620                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  20435                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   105252                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   22507                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   7275                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    20                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           12.757174                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6670                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            88.933333                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    12.757174                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.012458                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.012458                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           75                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.073242                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13765                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13765                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         6189                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           6189                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          480                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           480                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6669                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6669                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6670                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6670                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          121                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           39                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          160                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           160                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          161                       # number of overall misses
system.cpu3.dcache.overall_misses::total          161                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1454995                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1454995                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1741250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1741250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        16500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        33501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3196245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3196245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3196245                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3196245                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         6310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          519                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          519                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6829                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6829                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6831                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6831                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.019176                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019176                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.075145                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075145                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.023429                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023429                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.023569                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023569                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12024.752066                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12024.752066                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 44647.435897                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44647.435897                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4125                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        11167                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        11167                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 19976.531250                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19976.531250                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 19852.453416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19852.453416                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           54                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           76                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           76                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           84                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           85                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       751501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       751501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       507000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       507000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1258501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1258501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1261001                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1261001                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032755                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032755                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012300                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012300                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012443                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012443                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 11216.432836                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11216.432836                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 29823.529412                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29823.529412                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9666.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 14982.154762                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14982.154762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 14835.305882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14835.305882                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            8.900680                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               8598                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.222222                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.900680                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.017384                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.017384                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            17368                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           17368                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         8598                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           8598                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         8598                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            8598                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         8598                       # number of overall hits
system.cpu3.icache.overall_hits::total           8598                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1953466                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1953466                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1953466                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1953466                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1953466                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1953466                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         8657                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         8657                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         8657                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         8657                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         8657                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         8657                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006815                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006815                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006815                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006815                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006815                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006815                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 33109.593220                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33109.593220                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 33109.593220                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33109.593220                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 33109.593220                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33109.593220                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1003                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.722222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1832280                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1832280                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1832280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1832280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1832280                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1832280                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006238                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006238                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006238                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006238                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006238                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006238                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 33931.111111                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33931.111111                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 33931.111111                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33931.111111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 33931.111111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33931.111111                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             1240                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1242                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   110                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   404.771341                       # Cycle average of tags in use
system.l2.tags.total_refs                         263                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.388479                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.600394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       304.787206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        74.388362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.344269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.563674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.225606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.861829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012353                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.020020                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10871                       # Number of tag accesses
system.l2.tags.data_accesses                    10871                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  96                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     249                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               12                       # number of Writeback hits
system.l2.Writeback_hits::total                    12                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      420                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  96                       # number of overall hits
system.l2.overall_hits::cpu0.data                 206                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu1.data                   8                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu2.data                   8                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu3.data                  11                       # number of overall hits
system.l2.overall_hits::total                     420                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               524                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   725                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data              66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  78                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                524                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                190                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    803                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               524                       # number of overall misses
system.l2.overall_misses::cpu0.data               190                       # number of overall misses
system.l2.overall_misses::cpu1.inst                28                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                19                       # number of overall misses
system.l2.overall_misses::cpu3.data                 5                       # number of overall misses
system.l2.overall_misses::total                   803                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     36990750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9771000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2375000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       447750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1949000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       353250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1567500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       242500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53696750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      5433000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       411750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6777750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     36990750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       821750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         60474500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     36990750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15204000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2375000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       859500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1949000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       821750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1567500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       707000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        60474500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 974                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           12                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                12                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               249                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              620                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1223                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             620                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1223                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.845161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.779874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.518519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.272727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.444444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.351852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.744353                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.278481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.313253                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.845161                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.479798                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.518519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.466667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.351852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.656582                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.845161                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.479798                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.518519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.466667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.351852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.656582                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 70593.034351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 78798.387097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 84821.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data       149250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 81208.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data       176625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data       242500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74064.482759                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 82318.181818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 102937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       117125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data       116125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86894.230769                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 70593.034351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 80021.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 84821.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 122785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 81208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 136958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        82500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data       141400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75310.709838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 70593.034351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 80021.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 84821.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 122785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 81208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 136958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        82500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data       141400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75310.709838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              469                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          469                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 76                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  80                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 80                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            231                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             74                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               723                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              954                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32049750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7642000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       992500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       498750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       475750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41658750                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        69505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        69505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        27502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      4615000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       376750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       434500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       430500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5856750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32049750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     12257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       376750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       498750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       475750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     47515500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32049750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     12257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       376750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       498750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       475750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     11080491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58595991                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.830645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.691824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.240741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.055556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.148148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.666324                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.261603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.297189                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.830645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.434343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.240741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.055556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.148148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.591169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.830645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.434343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.240741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.055556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.148148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.780049                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 62232.524272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 69472.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 76346.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst       166250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 59468.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64189.137134                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47967.493506                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13901                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        13501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 74435.483871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 94187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       108625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data       107625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79145.270270                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 62232.524272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 71261.627907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 76346.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 94187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst       166250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       108625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 59468.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data       107625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65719.917012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 62232.524272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 71261.627907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 76346.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 94187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst       166250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       108625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 59468.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data       107625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61421.374214                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 842                       # Transaction distribution
system.membus.trans_dist::ReadResp                841                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq                74                       # Transaction distribution
system.membus.trans_dist::ReadExResp               74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        58560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   58560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoop_fanout::samples               936                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     936    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 936                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1195058                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4853743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1163                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1161                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               12                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             21                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        26112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  78912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             522                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1766                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.161382                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.367987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1481     83.86%     83.86% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    285     16.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1766                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             752999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1032484                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            634990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87981                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            136491                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88463                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            138741                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            86720                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
