

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1'
================================================================
* Date:           Fri Sep 13 04:05:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_1  |       79|       79|         9|          8|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%round = alloca i32 1"   --->   Operation 12 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 1, i4 %round"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%round_1 = load i4 %round" [aes.cpp:90]   --->   Operation 15 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln90 = icmp_eq  i4 %round_1, i4 10" [aes.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.split, void %for.inc.i54.preheader.exitStub" [aes.cpp:90]   --->   Operation 17 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %round_1, i2 0" [aes.cpp:90]   --->   Operation 18 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %tmp_1" [aes.cpp:90]   --->   Operation 19 'zext' 'p_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %p_cast" [aes.cpp:90]   --->   Operation 20 'getelementptr' 'w_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%w_load = load i6 %w_addr" [aes.cpp:90]   --->   Operation 21 'load' 'w_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = or i6 %tmp_1, i6 1" [aes.cpp:90]   --->   Operation 22 'or' 'empty' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %empty" [aes.cpp:90]   --->   Operation 23 'zext' 'p_cast13' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr i32 %w, i64 0, i64 %p_cast13" [aes.cpp:90]   --->   Operation 24 'getelementptr' 'w_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%w_load_1 = load i6 %w_addr_1" [aes.cpp:90]   --->   Operation 25 'load' 'w_load_1' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i8 %state, i64 0, i64 4"   --->   Operation 26 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i8 %state, i64 0, i64 0" [aes.cpp:19->aes.cpp:91]   --->   Operation 27 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%w_load = load i6 %w_addr" [aes.cpp:90]   --->   Operation 28 'load' 'w_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [aes.cpp:77->aes.cpp:94]   --->   Operation 29 'partselect' 'trunc_ln77_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_4, i4 %state_addr_15" [aes.cpp:77->aes.cpp:94]   --->   Operation 30 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [aes.cpp:77->aes.cpp:94]   --->   Operation 31 'partselect' 'trunc_ln77_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_5, i4 %state_addr_14" [aes.cpp:77->aes.cpp:94]   --->   Operation 32 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [aes.cpp:77->aes.cpp:94]   --->   Operation 33 'partselect' 'trunc_ln77_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_load" [aes.cpp:77->aes.cpp:94]   --->   Operation 34 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%w_load_1 = load i6 %w_addr_1" [aes.cpp:90]   --->   Operation 35 'load' 'w_load_1' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln77_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 24, i32 31" [aes.cpp:77->aes.cpp:94]   --->   Operation 36 'partselect' 'trunc_ln77_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln77_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 16, i32 23" [aes.cpp:77->aes.cpp:94]   --->   Operation 37 'partselect' 'trunc_ln77_9' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 8, i32 15" [aes.cpp:77->aes.cpp:94]   --->   Operation 38 'partselect' 'trunc_ln77_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %w_load_1" [aes.cpp:77->aes.cpp:94]   --->   Operation 39 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_24 = or i6 %tmp_1, i6 2" [aes.cpp:90]   --->   Operation 40 'or' 'empty_24' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast14 = zext i6 %empty_24" [aes.cpp:90]   --->   Operation 41 'zext' 'p_cast14' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%w_addr_2 = getelementptr i32 %w, i64 0, i64 %p_cast14" [aes.cpp:90]   --->   Operation 42 'getelementptr' 'w_addr_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%w_load_2 = load i6 %w_addr_2" [aes.cpp:90]   --->   Operation 43 'load' 'w_load_2' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_25 = or i6 %tmp_1, i6 3" [aes.cpp:90]   --->   Operation 44 'or' 'empty_25' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast15 = zext i6 %empty_25" [aes.cpp:90]   --->   Operation 45 'zext' 'p_cast15' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%w_addr_3 = getelementptr i32 %w, i64 0, i64 %p_cast15" [aes.cpp:90]   --->   Operation 46 'getelementptr' 'w_addr_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%w_load_3 = load i6 %w_addr_3" [aes.cpp:90]   --->   Operation 47 'load' 'w_load_3' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i8 %state, i64 0, i64 12"   --->   Operation 48 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i8 %state, i64 0, i64 8"   --->   Operation 49 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_6, i4 %state_addr_13" [aes.cpp:77->aes.cpp:94]   --->   Operation 50 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77, i4 %state_addr_12" [aes.cpp:77->aes.cpp:94]   --->   Operation 51 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%w_load_2 = load i6 %w_addr_2" [aes.cpp:90]   --->   Operation 52 'load' 'w_load_2' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 24, i32 31" [aes.cpp:77->aes.cpp:94]   --->   Operation 53 'partselect' 'trunc_ln77_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 16, i32 23" [aes.cpp:77->aes.cpp:94]   --->   Operation 54 'partselect' 'trunc_ln77_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 8, i32 15" [aes.cpp:77->aes.cpp:94]   --->   Operation 55 'partselect' 'trunc_ln77_7' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln77_10 = trunc i32 %w_load_2" [aes.cpp:77->aes.cpp:94]   --->   Operation 56 'trunc' 'trunc_ln77_10' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%w_load_3 = load i6 %w_addr_3" [aes.cpp:90]   --->   Operation 57 'load' 'w_load_3' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln77_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 24, i32 31" [aes.cpp:77->aes.cpp:94]   --->   Operation 58 'partselect' 'trunc_ln77_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln77_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 16, i32 23" [aes.cpp:77->aes.cpp:94]   --->   Operation 59 'partselect' 'trunc_ln77_12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln77_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 8, i32 15" [aes.cpp:77->aes.cpp:94]   --->   Operation 60 'partselect' 'trunc_ln77_13' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln77_14 = trunc i32 %w_load_3" [aes.cpp:77->aes.cpp:94]   --->   Operation 61 'trunc' 'trunc_ln77_14' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i8 %state, i64 0, i64 5"   --->   Operation 62 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i8 %state, i64 0, i64 1" [aes.cpp:19->aes.cpp:91]   --->   Operation 63 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_8, i4 %state_addr_11" [aes.cpp:77->aes.cpp:94]   --->   Operation 64 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_9, i4 %state_addr_10" [aes.cpp:77->aes.cpp:94]   --->   Operation 65 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i8 %state, i64 0, i64 13"   --->   Operation 66 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i8 %state, i64 0, i64 9"   --->   Operation 67 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_s, i4 %state_addr_9" [aes.cpp:77->aes.cpp:94]   --->   Operation 68 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 69 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_1, i4 %state_addr_8" [aes.cpp:77->aes.cpp:94]   --->   Operation 69 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i8 %state, i64 0, i64 6"   --->   Operation 70 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i8 %state, i64 0, i64 2" [aes.cpp:19->aes.cpp:91]   --->   Operation 71 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_2, i4 %state_addr_7" [aes.cpp:77->aes.cpp:94]   --->   Operation 72 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 73 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_3, i4 %state_addr_6" [aes.cpp:77->aes.cpp:94]   --->   Operation 73 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i8 %state, i64 0, i64 14"   --->   Operation 74 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i8 %state, i64 0, i64 10"   --->   Operation 75 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_7, i4 %state_addr_5" [aes.cpp:77->aes.cpp:94]   --->   Operation 76 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 77 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_10, i4 %state_addr_4" [aes.cpp:77->aes.cpp:94]   --->   Operation 77 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.38>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 15"   --->   Operation 78 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 11"   --->   Operation 79 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i8 %state, i64 0, i64 7"   --->   Operation 80 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i8 %state, i64 0, i64 3" [aes.cpp:19->aes.cpp:91]   --->   Operation 81 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_11, i4 %state_addr_3" [aes.cpp:77->aes.cpp:94]   --->   Operation 83 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 84 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_12, i4 %state_addr_2" [aes.cpp:77->aes.cpp:94]   --->   Operation 84 'store' 'store_ln77' <Predicate = (!icmp_ln90)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 85 [1/1] (1.77ns)   --->   "%add_ln90 = add i4 %round_1, i4 1" [aes.cpp:90]   --->   Operation 85 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.61ns)   --->   "%store_ln90 = store i4 %add_ln90, i4 %round" [aes.cpp:90]   --->   Operation 86 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.61>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [aes.cpp:90]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [aes.cpp:90]   --->   Operation 88 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_13, i4 %state_addr_1" [aes.cpp:77->aes.cpp:94]   --->   Operation 89 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 90 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %trunc_ln77_14, i4 %state_addr" [aes.cpp:77->aes.cpp:94]   --->   Operation 90 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc" [aes.cpp:90]   --->   Operation 91 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.257ns
The critical path consists of the following:
	'alloca' operation ('round') [3]  (0.000 ns)
	'load' operation ('round', aes.cpp:90) on local variable 'round' [7]  (0.000 ns)
	'getelementptr' operation ('w_addr', aes.cpp:90) [32]  (0.000 ns)
	'load' operation ('w_load', aes.cpp:90) on array 'w' [33]  (3.257 ns)

 <State 2>: 5.409ns
The critical path consists of the following:
	'load' operation ('w_load', aes.cpp:90) on array 'w' [33]  (3.257 ns)
	'store' operation ('store_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_4', aes.cpp:77->aes.cpp:94 on array 'state' [35]  (2.152 ns)

 <State 3>: 3.257ns
The critical path consists of the following:
	'load' operation ('w_load_2', aes.cpp:90) on array 'w' [57]  (3.257 ns)

 <State 4>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_11', aes.cpp:19->aes.cpp:91) [19]  (0.000 ns)
	'store' operation ('store_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_8', aes.cpp:77->aes.cpp:94 on array 'state' [47]  (2.152 ns)

 <State 5>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_9') [17]  (0.000 ns)
	'store' operation ('store_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_s', aes.cpp:77->aes.cpp:94 on array 'state' [51]  (2.152 ns)

 <State 6>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_7', aes.cpp:19->aes.cpp:91) [15]  (0.000 ns)
	'store' operation ('store_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_2', aes.cpp:77->aes.cpp:94 on array 'state' [59]  (2.152 ns)

 <State 7>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_5') [13]  (0.000 ns)
	'store' operation ('store_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_7', aes.cpp:77->aes.cpp:94 on array 'state' [63]  (2.152 ns)

 <State 8>: 3.387ns
The critical path consists of the following:
	'add' operation ('add_ln90', aes.cpp:90) [78]  (1.777 ns)
	'store' operation ('store_ln90', aes.cpp:90) of variable 'add_ln90', aes.cpp:90 on local variable 'round' [79]  (1.610 ns)

 <State 9>: 2.152ns
The critical path consists of the following:
	'store' operation ('store_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_13', aes.cpp:77->aes.cpp:94 on array 'state' [75]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
