Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "E:\Fax\IVS\IVS_projekat\Projekat - v2\system.qsys" --block-symbol-file --output-directory="E:\Fax\IVS\IVS_projekat\Projekat - v2\system" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Projekat - v2/system.qsys
Progress: Reading input file
Progress: Adding ack_fifo [altera_avalon_fifo 17.0]
Progress: Parameterizing module ack_fifo
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding manager [altera_nios2_gen2 17.0]
Progress: Parameterizing module manager
Progress: Adding manager_jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module manager_jtag_uart
Progress: Adding mutex [altera_avalon_mutex 17.0]
Progress: Parameterizing module mutex
Progress: Adding pcu [altera_avalon_performance_counter 17.0]
Progress: Parameterizing module pcu
Progress: Adding pll_0 [altpll 17.0]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module shared_ocm
Progress: Adding worker0 [worker 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding worker_out [altera_avalon_mm_bridge 17.0]
Progress: Parameterizing module worker_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module worker0
Progress: Adding worker1 [worker 1.0]
Progress: Parameterizing module worker1
Progress: Adding worker2 [worker 1.0]
Progress: Parameterizing module worker2
Progress: Adding worker3 [worker 1.0]
Progress: Parameterizing module worker3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.manager_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "E:\Fax\IVS\IVS_projekat\Projekat - v2\system.qsys" --synthesis=VHDL --output-directory="E:\Fax\IVS\IVS_projekat\Projekat - v2\system\synthesis" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Projekat - v2/system.qsys
Progress: Reading input file
Progress: Adding ack_fifo [altera_avalon_fifo 17.0]
Progress: Parameterizing module ack_fifo
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding manager [altera_nios2_gen2 17.0]
Progress: Parameterizing module manager
Progress: Adding manager_jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module manager_jtag_uart
Progress: Adding mutex [altera_avalon_mutex 17.0]
Progress: Parameterizing module mutex
Progress: Adding pcu [altera_avalon_performance_counter 17.0]
Progress: Parameterizing module pcu
Progress: Adding pll_0 [altpll 17.0]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module shared_ocm
Progress: Adding worker0 [worker 1.0]
Progress: Parameterizing module worker0
Progress: Adding worker1 [worker 1.0]
Progress: Parameterizing module worker1
Progress: Adding worker2 [worker 1.0]
Progress: Parameterizing module worker2
Progress: Adding worker3 [worker 1.0]
Progress: Parameterizing module worker3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.manager_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: ack_fifo: Starting RTL generation for module 'system_ack_fifo'
Info: ack_fifo:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_ack_fifo --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0002_ack_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0002_ack_fifo_gen//system_ack_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: ack_fifo: Done RTL generation for module 'system_ack_fifo'
Info: ack_fifo: "system" instantiated altera_avalon_fifo "ack_fifo"
Info: manager: "system" instantiated altera_nios2_gen2 "manager"
Info: manager_jtag_uart: Starting RTL generation for module 'system_manager_jtag_uart'
Info: manager_jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_manager_jtag_uart --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0003_manager_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0003_manager_jtag_uart_gen//system_manager_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: manager_jtag_uart: Done RTL generation for module 'system_manager_jtag_uart'
Info: manager_jtag_uart: "system" instantiated altera_avalon_jtag_uart "manager_jtag_uart"
Info: mutex: Starting RTL generation for module 'system_mutex'
Info: mutex:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_mutex --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0004_mutex_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0004_mutex_gen//system_mutex_component_configuration.pl  --do_build_sim=0  ]
Info: mutex: Done RTL generation for module 'system_mutex'
Info: mutex: "system" instantiated altera_avalon_mutex "mutex"
Info: pcu: Starting RTL generation for module 'system_pcu'
Info: pcu:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_pcu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0005_pcu_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0005_pcu_gen//system_pcu_component_configuration.pl  --do_build_sim=0  ]
Info: pcu: Done RTL generation for module 'system_pcu'
Info: pcu: "system" instantiated altera_avalon_performance_counter "pcu"
Info: pll_0: "system" instantiated altpll "pll_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0008_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: shared_ocm: Starting RTL generation for module 'system_shared_ocm'
Info: shared_ocm:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0009_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0009_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: shared_ocm: Done RTL generation for module 'system_shared_ocm'
Info: shared_ocm: "system" instantiated altera_avalon_onchip_memory2 "shared_ocm"
Info: worker0: "system" instantiated worker "worker0"
Info: worker1: "system" instantiated worker "worker1"
Info: worker2: "system" instantiated worker "worker2"
Info: worker3: "system" instantiated worker "worker3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_manager_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0012_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.01.16 11:24:03 (*) Starting Nios II generation
Info: cpu: # 2018.01.16 11:24:03 (*)   Checking for plaintext license.
Info: cpu: # 2018.01.16 11:24:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.01.16 11:24:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.01.16 11:24:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.01.16 11:24:04 (*)   Plaintext license not found.
Info: cpu: # 2018.01.16 11:24:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.01.16 11:24:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.01.16 11:24:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.01.16 11:24:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.01.16 11:24:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.01.16 11:24:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.01.16 11:24:05 (*)   Creating all objects for CPU
Info: cpu: # 2018.01.16 11:24:05 (*)     Testbench
Info: cpu: # 2018.01.16 11:24:06 (*)     Instruction decoding
Info: cpu: # 2018.01.16 11:24:06 (*)       Instruction fields
Info: cpu: # 2018.01.16 11:24:06 (*)       Instruction decodes
Info: cpu: # 2018.01.16 11:24:08 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.01.16 11:24:08 (*)       Instruction controls
Info: cpu: # 2018.01.16 11:24:08 (*)     Pipeline frontend
Info: cpu: # 2018.01.16 11:24:08 (*)     Pipeline backend
Info: cpu: # 2018.01.16 11:24:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.01.16 11:24:19 (*)   Creating encrypted RTL
Info: cpu: # 2018.01.16 11:24:21 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_manager_cpu'
Info: cpu: "manager" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: "worker0" instantiated altera_nios2_gen2 "cpu"
Info: worker_out: "worker0" instantiated altera_avalon_mm_bridge "worker_out"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "worker0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: manager_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "manager_data_master_translator"
Info: manager_jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "manager_jtag_uart_avalon_jtag_slave_translator"
Info: manager_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "manager_data_master_agent"
Info: manager_jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "manager_jtag_uart_avalon_jtag_slave_agent"
Info: manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: manager_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "manager_data_master_limiter"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_009: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_009"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: cpu: Starting RTL generation for module 'system_worker0_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0048_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7547_5004026805003537220.dir/0048_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.01.16 11:24:31 (*) Starting Nios II generation
Info: cpu: # 2018.01.16 11:24:31 (*)   Checking for plaintext license.
Info: cpu: # 2018.01.16 11:24:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.01.16 11:24:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.01.16 11:24:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.01.16 11:24:32 (*)   Plaintext license not found.
Info: cpu: # 2018.01.16 11:24:32 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.01.16 11:24:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.01.16 11:24:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.01.16 11:24:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.01.16 11:24:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.01.16 11:24:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.01.16 11:24:34 (*)   Creating all objects for CPU
Info: cpu: # 2018.01.16 11:24:34 (*)     Testbench
Info: cpu: # 2018.01.16 11:24:34 (*)     Instruction decoding
Info: cpu: # 2018.01.16 11:24:34 (*)       Instruction fields
Info: cpu: # 2018.01.16 11:24:34 (*)       Instruction decodes
Info: cpu: # 2018.01.16 11:24:36 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.01.16 11:24:36 (*)       Instruction controls
Info: cpu: # 2018.01.16 11:24:36 (*)     Pipeline frontend
Info: cpu: # 2018.01.16 11:24:36 (*)     Pipeline backend
Info: cpu: # 2018.01.16 11:24:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.01.16 11:24:48 (*)   Creating encrypted RTL
Info: cpu: # 2018.01.16 11:24:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker0_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat - v2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 65 modules, 112 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
