# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi_lite_wrapper_1_0/hdl/axi_lite_wrapper.v" \
"../../../../axi_lite_wrapper_1_0/hdl/axi_lite_wrapper_master_lite_v1_0_M00_AXI.v" \

sv xil_defaultlib  \
"../../../tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
