"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/top.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/spi.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/reset_sync.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/osc_ip/rtl/osc_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/byte2pixel_ip/rtl/byte2pixel_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/dphy_rx_ip/rtl/dphy_rx_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/pll_ip/rtl/pll_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/csi_tx/rtl/csi_tx.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/pix2byte/rtl/pix2byte.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/colorbar_gen.v=verilog,work,Verilog 2001"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/image_gen.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/frame_buffer.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/ram_ip/rtl/ram_ip.v=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/ram_inferred.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/simple_bayer.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/display.sv=verilog,work,System Verilog"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/top_sim/tb_top.sv=verilog,work"
