
*** Running vivado
    with args -log base_zynq_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source base_zynq_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_zynq_wrapper.tcl -notrace
Command: open_checkpoint /home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1176.445 ; gain = 0.000 ; free physical = 460 ; free virtual = 9196
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1840.227 ; gain = 0.000 ; free physical = 163 ; free virtual = 8448
Restored from archive | CPU: 0.320000 secs | Memory: 1.200562 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1840.227 ; gain = 0.000 ; free physical = 163 ; free virtual = 8448
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 1937.242 ; gain = 760.797 ; free physical = 143 ; free virtual = 8422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.258 ; gain = 46.016 ; free physical = 135 ; free virtual = 8414

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 268bc8f41

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 135 ; free virtual = 8414

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10a8b9617

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c6bf5ef7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 56 cells

Phase 3 Sweep
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast]
Phase 3 Sweep | Checksum: 195810ee8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 393 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 195810ee8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c9d3091b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c9d3091b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439
Ending Logic Optimization Task | Checksum: 1c9d3091b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1983.258 ; gain = 0.000 ; free physical = 159 ; free virtual = 8439

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.785 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 23e5eb2fe

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2251.570 ; gain = 0.000 ; free physical = 355 ; free virtual = 8461
Ending Power Optimization Task | Checksum: 23e5eb2fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.570 ; gain = 268.312 ; free physical = 362 ; free virtual = 8467

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23e5eb2fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2251.570 ; gain = 0.000 ; free physical = 362 ; free virtual = 8467
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2251.570 ; gain = 314.328 ; free physical = 362 ; free virtual = 8467
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2251.570 ; gain = 0.000 ; free physical = 350 ; free virtual = 8458
INFO: [Common 17-1381] The checkpoint '/home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_zynq_wrapper_drc_opted.rpt -pb base_zynq_wrapper_drc_opted.pb -rpx base_zynq_wrapper_drc_opted.rpx
Command: report_drc -file base_zynq_wrapper_drc_opted.rpt -pb base_zynq_wrapper_drc_opted.pb -rpx base_zynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/user_ip/AXIS_Test_Component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 307 ; free virtual = 8439
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1790879d9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 307 ; free virtual = 8439
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 309 ; free virtual = 8441

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1610f2f3d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 300 ; free virtual = 8433

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1163682b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 286 ; free virtual = 8421

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1163682b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 286 ; free virtual = 8421
Phase 1 Placer Initialization | Checksum: 1163682b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 286 ; free virtual = 8421

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f1f87633

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 287 ; free virtual = 8422

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 275 ; free virtual = 8414

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ee8e4308

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 274 ; free virtual = 8414
Phase 2 Global Placement | Checksum: 1051a483e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 273 ; free virtual = 8413

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1051a483e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 273 ; free virtual = 8413

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d203e6b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 272 ; free virtual = 8412

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7cfa0477

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 272 ; free virtual = 8412

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be500e2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 272 ; free virtual = 8412

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14d62b565

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 257 ; free virtual = 8408

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 166c9f8cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 258 ; free virtual = 8409

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 175db26a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 258 ; free virtual = 8409
Phase 3 Detail Placement | Checksum: 175db26a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 258 ; free virtual = 8409

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16890dcbb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16890dcbb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 259 ; free virtual = 8410
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.935. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20697c5b5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 259 ; free virtual = 8410
Phase 4.1 Post Commit Optimization | Checksum: 20697c5b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 259 ; free virtual = 8410

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20697c5b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 259 ; free virtual = 8410

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20697c5b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 259 ; free virtual = 8410

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 193517fbf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 258 ; free virtual = 8410
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193517fbf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 258 ; free virtual = 8410
Ending Placer Task | Checksum: c0fe332d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 263 ; free virtual = 8414
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 263 ; free virtual = 8414
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 245 ; free virtual = 8406
INFO: [Common 17-1381] The checkpoint '/home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file base_zynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 246 ; free virtual = 8401
INFO: [runtcl-4] Executing : report_utilization -file base_zynq_wrapper_utilization_placed.rpt -pb base_zynq_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 254 ; free virtual = 8409
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_zynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 254 ; free virtual = 8409
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a9274c18 ConstDB: 0 ShapeSum: 17d6e715 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11cdfecfb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 174 ; free virtual = 8329
Post Restoration Checksum: NetGraph: dfb7d605 NumContArr: 3d2816f6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11cdfecfb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 173 ; free virtual = 8329

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11cdfecfb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 158 ; free virtual = 8315

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11cdfecfb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 158 ; free virtual = 8315
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 153584eea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 155 ; free virtual = 8304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.856  | TNS=0.000  | WHS=-0.297 | THS=-72.529|

Phase 2 Router Initialization | Checksum: 15f024d29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 154 ; free virtual = 8303

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23525186f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 155 ; free virtual = 8304

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 882
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b0bb4368

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.428  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ba1ab16b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338
Phase 4 Rip-up And Reroute | Checksum: 1ba1ab16b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ba1ab16b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ba1ab16b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338
Phase 5 Delay and Skew Optimization | Checksum: 1ba1ab16b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c433cdff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.441  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1be707916

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338
Phase 6 Post Hold Fix | Checksum: 1be707916

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.17061 %
  Global Horizontal Routing Utilization  = 2.69347 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f053010

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 151 ; free virtual = 8338

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f053010

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 150 ; free virtual = 8337

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1293c64c1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 149 ; free virtual = 8336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.441  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1293c64c1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 149 ; free virtual = 8336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 166 ; free virtual = 8353

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 166 ; free virtual = 8353
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2259.574 ; gain = 0.000 ; free physical = 187 ; free virtual = 8348
INFO: [Common 17-1381] The checkpoint '/home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_zynq_wrapper_drc_routed.rpt -pb base_zynq_wrapper_drc_routed.pb -rpx base_zynq_wrapper_drc_routed.rpx
Command: report_drc -file base_zynq_wrapper_drc_routed.rpt -pb base_zynq_wrapper_drc_routed.pb -rpx base_zynq_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file base_zynq_wrapper_methodology_drc_routed.rpt -pb base_zynq_wrapper_methodology_drc_routed.pb -rpx base_zynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_zynq_wrapper_methodology_drc_routed.rpt -pb base_zynq_wrapper_methodology_drc_routed.pb -rpx base_zynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/base_zynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file base_zynq_wrapper_power_routed.rpt -pb base_zynq_wrapper_power_summary_routed.pb -rpx base_zynq_wrapper_power_routed.rpx
Command: report_power -file base_zynq_wrapper_power_routed.rpt -pb base_zynq_wrapper_power_summary_routed.pb -rpx base_zynq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
89 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file base_zynq_wrapper_route_status.rpt -pb base_zynq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_zynq_wrapper_timing_summary_routed.rpt -pb base_zynq_wrapper_timing_summary_routed.pb -rpx base_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_zynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_zynq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file base_zynq_wrapper_bus_skew_routed.rpt -pb base_zynq_wrapper_bus_skew_routed.pb -rpx base_zynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_zynq_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force base_zynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_zynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jonathan/GitProjects/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/RealTB_AXI_Stream.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct  2 13:14:32 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:02:26 . Memory (MB): peak = 2506.004 ; gain = 245.426 ; free physical = 424 ; free virtual = 8246
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 13:14:33 2018...
