#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 25 12:38:20 2018
# Process ID: 30358
# Current directory: /home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.runs/s1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.runs/s1/main.vds
# Journal file: /home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.runs/s1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30370 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.777 ; gain = 75.812 ; free physical = 314 ; free virtual = 1561
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'SubModosVenta' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/SubModosVenta.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SubModosVenta' (1#1) [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/SubModosVenta.v:23]
INFO: [Synth 8-6157] synthesizing module 'StockProductos' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/StockProductos.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StockProductos' (2#1) [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/StockProductos.v:23]
INFO: [Synth 8-6157] synthesizing module 'HayStock' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/HayStock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HayStock' (3#1) [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/HayStock.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemPrecios' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:23]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:47]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:64]
INFO: [Synth 8-6155] done synthesizing module 'MemPrecios' (4#1) [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1312.402 ; gain = 120.438 ; free physical = 314 ; free virtual = 1574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.402 ; gain = 120.438 ; free physical = 315 ; free virtual = 1573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.402 ; gain = 120.438 ; free physical = 315 ; free virtual = 1573
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.730 ; gain = 0.000 ; free physical = 105 ; free virtual = 1337
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 178 ; free virtual = 1414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 178 ; free virtual = 1415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 179 ; free virtual = 1416
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/StockProductos.v:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/StockProductos.v:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/StockProductos.v:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/StockProductos.v:44]
INFO: [Synth 8-5544] ROM "hay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'valor_reg' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.srcs/sources_1/new/MemPrecios.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 171 ; free virtual = 1408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SubModosVenta 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module StockProductos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
Module HayStock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MemPrecios 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port led[1] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__1/\SP/w_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__0/\SP/e_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred/\SP/r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__1/\SP/w_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__0/\SP/e_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred/\SP/r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__1/\SP/w_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__0/\SP/e_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred/\SP/r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__1/\SP/w_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__0/\SP/e_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred/\SP/r_reg[0] )
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/valor_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/e_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/w_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MP/q_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 159 ; free virtual = 1399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 156 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 156 ; free virtual = 1290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     5|
|5     |LUT4 |     3|
|6     |LUT5 |     1|
|7     |FDRE |     8|
|8     |FDSE |     2|
|9     |IBUF |     5|
|10    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    30|
|2     |  HC     |HayStock       |     2|
|3     |  MV     |SubModosVenta  |     3|
|4     |  SP     |StockProductos |    17|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.730 ; gain = 432.766 ; free physical = 155 ; free virtual = 1290
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.730 ; gain = 120.438 ; free physical = 209 ; free virtual = 1344
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 1624.738 ; gain = 432.766 ; free physical = 209 ; free virtual = 1344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1624.738 ; gain = 432.961 ; free physical = 209 ; free virtual = 1344
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jose/Documents/UC/Lab. digitales/repo/Laboratorio-digitales/Exp_5/Benja/Vendomatica.runs/s1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1648.742 ; gain = 0.000 ; free physical = 206 ; free virtual = 1345
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 12:39:39 2018...
