 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:55:23 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U0_RST_SYNC/test_se (RST_SYNC_NUM_STAGES2_test_0)       0.00      21.90 r
  U0_RST_SYNC/sync_reg_reg[0]/SE (SDFFRQX2M)              0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00      21.90 r
  U0_PULSE_GEN/rcv_flop_reg/SE (SDFFRQX2M)                0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00      21.90 r
  U0_PULSE_GEN/pls_flop_reg/SE (SDFFRQX2M)                0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[7]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[7]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/DIV_CLK_O_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/DIV_CLK_O_reg/SE (SDFFRQX2M)                  0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/DIV_CLK_O_reg/CK (SDFFRQX2M)                  0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[0]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[0]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[2]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[2]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[6]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[6]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[5]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[5]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[4]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[4]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[3]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[3]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U1_CLKDIV/test_se (CLKDIV_RATIO_WIDTH8_test_1)          0.00      21.90 r
  U1_CLKDIV/bit_count_reg[1]/SE (SDFFRQX2M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U1_CLKDIV/bit_count_reg[1]/CK (SDFFRQX2M)               0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U23/Y (INVXLM)                                          0.18      20.91 f
  U26/Y (INVXLM)                                          0.42      21.33 r
  U19/Y (INVXLM)                                          0.09      21.42 f
  U20/Y (INVXLM)                                          0.48      21.90 r
  U0_RST_SYNC/test_se (RST_SYNC_NUM_STAGES2_test_0)       0.00      21.90 r
  U0_RST_SYNC/sync_reg_reg[1]/SE (SDFFRQX1M)              0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.50


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U380/Y (DLY1X1M)                                  1.10      21.83 r
  U0_RF/Reg_File_reg[3][5]/SE (SDFFSQX1M)                 0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/Reg_File_reg[3][5]/CK (SDFFSQX1M)                 0.00     100.00 r
  library setup time                                     -0.66      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.51


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U377/Y (DLY1X1M)                                  1.09      21.82 r
  U0_RF/Reg_File_reg[2][7]/SE (SDFFSQX2M)                 0.00      21.82 r
  data arrival time                                                 21.82

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/Reg_File_reg[2][7]/CK (SDFFSQX2M)                 0.00     100.00 r
  library setup time                                     -0.66      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -21.82
  --------------------------------------------------------------------------
  slack (MET)                                                       77.52


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U380/Y (DLY1X1M)                                  1.10      21.83 r
  U0_RF/RdData_reg[4]/SE (SDFFRQX2M)                      0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/RdData_reg[4]/CK (SDFFRQX2M)                      0.00     100.00 r
  library setup time                                     -0.62      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.55


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U380/Y (DLY1X1M)                                  1.10      21.83 r
  U0_RF/RdData_reg[0]/SE (SDFFRQX2M)                      0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/RdData_reg[0]/CK (SDFFRQX2M)                      0.00     100.00 r
  library setup time                                     -0.62      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.55


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U380/Y (DLY1X1M)                                  1.10      21.83 r
  U0_RF/Reg_File_reg[0][7]/SE (SDFFRQX2M)                 0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/Reg_File_reg[0][7]/CK (SDFFRQX2M)                 0.00     100.00 r
  library setup time                                     -0.62      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.55


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U380/Y (DLY1X1M)                                  1.10      21.83 r
  U0_RF/Reg_File_reg[0][3]/SE (SDFFRQX2M)                 0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/Reg_File_reg[0][3]/CK (SDFFRQX2M)                 0.00     100.00 r
  library setup time                                     -0.62      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.55


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RF/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.73      20.73 r
  U0_RF/test_se (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                                          0.00      20.73 r
  U0_RF/U380/Y (DLY1X1M)                                  1.10      21.83 r
  U0_RF/Reg_File_reg[1][7]/SE (SDFFRQX2M)                 0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_RF/Reg_File_reg[1][7]/CK (SDFFRQX2M)                 0.00     100.00 r
  library setup time                                     -0.62      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.55


1
