#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  9 00:50:15 2025
# Process ID         : 15916
# Current directory  : D:/FPGA/zybo/pcam_hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent760 D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/pcam_hw/vivado.log
# Journal file       : D:/FPGA/zybo/pcam_hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 16955 MB
# Total Virtual      : 33910 MB
# Available Virtual  : 15554 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1465.285 ; gain = 358.164
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_1
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Successfully read diagram <system> from block design file <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1623.898 ; gain = 123.457
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.2 v_tpg_0
endgroup
set_property location {8.5 2929 1030} [get_bd_cells v_tpg_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]'
disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
undo
INFO: [Common 17-17] undo 'disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]'
disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins v_tpg_0/m_axis_video]
startgroup
set_property CONFIG.HAS_AXI4S_SLAVE {1} [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property CONFIG.MAX_DATA_WIDTH {10} [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property CONFIG.MAX_DATA_WIDTH {8} [get_bd_cells v_tpg_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/s_axis_video] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (50 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
Slave segment '/v_tpg_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C5_0000 [ 64K ]>.
ipx::get_ipfiles: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.242 ; gain = 0.000
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
startgroup
set_property -dict [list \
  CONFIG.C_NUM_MONITOR_SLOTS {4} \
  CONFIG.C_SLOT {3} \
  CONFIG.C_SLOT_3_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
] [get_bd_cells system_ila_0]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
endgroup
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_3_AXIS] [get_bd_intf_pins v_tpg_0/m_axis_video]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/synth_1/system_wrapper.dcp
reset_run system_system_ila_0_0_synth_1
reset_run system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_tpg_0/s_axis_video(50000000) and /axi_vdma_0/M_AXIS_MM2S(150000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(150000000) and /v_tpg_0/m_axis_video(50000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /system_ila_0/SLOT_3_AXIS(150000000) and /v_tpg_0/m_axis_video(50000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_system_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_tpg_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_system_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_tpg_0_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
disconnect_bd_net /s_axil_clk_50 [get_bd_pins v_tpg_0/ap_clk]
disconnect_bd_net /rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps7_0_axi_periph/M06_ACLK' (interface '/ps7_0_axi_periph/M06_AXI') and '/v_tpg_0/ap_clk' (interface '/v_tpg_0/s_axi_CTRL') must be connected to the same source 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_tpg_0/s_axi_CTRL(150000000) and /ps7_0_axi_periph/xbar/M06_AXI(50000000)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.145 ; gain = 6.770
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out2 (150 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps7_0_axi_periph/M06_ACLK' (interface '/ps7_0_axi_periph/M06_AXI') and '/v_tpg_0/ap_clk' (interface '/v_tpg_0/s_axi_CTRL') must be connected to the same source 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_tpg_0/s_axi_CTRL(150000000) and /ps7_0_axi_periph/xbar/M06_AXI(50000000)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.672 ; gain = 0.527
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {8 2863 1000} [get_bd_cells axi_interconnect_0]
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_0/clk_out2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out2 (150 MHz)} Freq {150} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M00_ACLK]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_150M/ext_reset_in]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_clk_wiz_0_150M/peripheral_aresetn]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to slave segment '/v_tpg_0/s_axi_CTRL/Reg'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/v_tpg_0/s_axi_CTRL/Reg' into address space '/processing_system7_0/Data' at address '0x43C5_0000 [ 64K ]'. Master segment '/processing_system7_0/Data/SEG_v_tpg_0_Reg' is invalid. The proposed address '0x43C5_0000 [ 64K ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to slave segment '/v_tpg_0/s_axi_CTRL/Reg'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/v_tpg_0/s_axi_CTRL/Reg' into address space '/processing_system7_0/Data' at address '0x43C5_0000 [ 64K ]'. Master segment '/processing_system7_0/Data/SEG_v_tpg_0_Reg' is invalid. The proposed address '0x43C5_0000 [ 64K ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_nets mm_clk_150]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets mm_clk_150]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]'
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_150M_peripheral_aresetn] [get_bd_cells axi_interconnect_0]
disconnect_bd_net /mm_clk_150 [get_bd_pins v_tpg_0/ap_clk]
disconnect_bd_net /rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
save_bd_design
Wrote  : <D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_tpg_0/s_axis_video(50000000) and /axi_vdma_0/M_AXIS_MM2S(150000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(150000000) and /v_tpg_0/m_axis_video(50000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /system_ila_0/SLOT_3_AXIS(150000000) and /v_tpg_0/m_axis_video(50000000)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2055.664 ; gain = 5.535
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /s_axil_clk_50 [get_bd_pins v_tpg_0/ap_clk]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
disconnect_bd_net /rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
save_bd_design
Wrote  : <D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps7_0_axi_periph/M06_ACLK' (interface '/ps7_0_axi_periph/M06_AXI') and '/v_tpg_0/ap_clk' (interface '/v_tpg_0/s_axi_CTRL') must be connected to the same source 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_tpg_0/s_axi_CTRL(150000000) and /ps7_0_axi_periph/xbar/M06_AXI(50000000)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2072.867 ; gain = 14.730
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 01:27:09 2025...
