// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sin_or_cos_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;
parameter    ap_const_lv32_0 = 32'd0;




input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] t_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] hls_ref_4oPi_table_s_address0;
reg    hls_ref_4oPi_table_s_ce0;
wire   [255:0] hls_ref_4oPi_table_s_q0;
wire   [7:0] hls_hotbm_fourth_o_19_address0;
reg    hls_hotbm_fourth_o_19_ce0;
wire   [58:0] hls_hotbm_fourth_o_19_q0;
wire   [7:0] hls_hotbm_fourth_o_20_address0;
reg    hls_hotbm_fourth_o_20_ce0;
wire   [51:0] hls_hotbm_fourth_o_20_q0;
wire   [7:0] hls_hotbm_fourth_o_21_address0;
reg    hls_hotbm_fourth_o_21_ce0;
wire   [43:0] hls_hotbm_fourth_o_21_q0;
wire   [7:0] hls_hotbm_fourth_o_27_address0;
reg    hls_hotbm_fourth_o_27_ce0;
wire   [32:0] hls_hotbm_fourth_o_27_q0;
wire   [7:0] hls_hotbm_fourth_o_address0;
reg    hls_hotbm_fourth_o_ce0;
wire   [24:0] hls_hotbm_fourth_o_q0;
reg   [0:0] results_sign_V_reg_1430;
wire   [10:0] loc_V_fu_302_p4;
reg   [10:0] loc_V_reg_1435;
wire   [51:0] loc_V_1_fu_312_p1;
reg   [51:0] loc_V_1_reg_1442;
wire   [0:0] closepath_fu_316_p2;
reg   [0:0] closepath_reg_1448;
wire   [10:0] expv_op_fu_322_p2;
reg   [10:0] expv_op_reg_1455;
wire    ap_CS_fsm_state2;
wire   [6:0] tmp_11_fu_349_p1;
reg   [6:0] tmp_11_reg_1465;
reg   [255:0] table_256_V_reg_1470;
wire    ap_CS_fsm_state3;
reg   [169:0] ret_V_reg_1475;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_9_fu_391_p2;
reg   [0:0] tmp_9_reg_1490;
reg   [123:0] p_Val2_9_reg_1496;
wire    ap_CS_fsm_state9;
reg   [2:0] tmp_51_i_reg_1502;
wire   [2:0] p_Val2_36_fu_416_p3;
reg   [2:0] p_Val2_36_reg_1507;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_12_fu_422_p1;
reg   [0:0] tmp_12_reg_1513;
wire   [123:0] p_Val2_i_fu_426_p2;
reg   [123:0] p_Val2_i_reg_1518;
wire   [10:0] tmp_i_fu_431_p2;
reg   [10:0] tmp_i_reg_1523;
wire    ap_CS_fsm_state11;
wire   [123:0] p_Val2_11_fu_436_p3;
reg   [123:0] p_Val2_11_reg_1528;
wire   [5:0] Mx_zeros_V_fu_485_p1;
reg   [5:0] Mx_zeros_V_reg_1533;
wire   [0:0] tmp_8_fu_489_p2;
reg   [0:0] tmp_8_reg_1539;
wire   [0:0] tmp_3_fu_494_p2;
reg   [0:0] tmp_3_reg_1545;
reg   [62:0] Mx_V_reg_1550;
wire    ap_CS_fsm_state12;
wire   [10:0] Ex_V_fu_526_p2;
reg   [10:0] Ex_V_reg_1557;
wire   [0:0] isNeg_fu_536_p3;
reg   [0:0] isNeg_reg_1562;
wire   [11:0] sh_assign_fu_550_p3;
reg   [11:0] sh_assign_reg_1567;
wire   [0:0] sin_basis_fu_558_p10;
reg   [0:0] sin_basis_reg_1572;
wire   [0:0] or_cond_58_fu_669_p2;
reg   [0:0] or_cond_58_reg_1579;
wire   [0:0] tmp4_demorgan_fu_673_p2;
reg   [0:0] tmp4_demorgan_reg_1584;
wire   [0:0] p_Result_s_fu_684_p2;
reg   [0:0] p_Result_s_reg_1590;
reg   [6:0] p_Result_i1_reg_1595;
wire    ap_CS_fsm_state13;
wire   [55:0] p_Val2_15_fu_724_p1;
reg   [55:0] p_Val2_15_reg_1600;
reg   [48:0] tmp_i4_reg_1605;
wire   [97:0] OP1_V_fu_738_p1;
reg   [97:0] OP1_V_reg_1610;
wire    ap_CS_fsm_state14;
wire   [31:0] tmp_86_i_fu_753_p1;
reg   [31:0] tmp_86_i_reg_1617;
wire    ap_CS_fsm_state17;
reg   [48:0] tmp_81_i_reg_1634;
wire    ap_CS_fsm_state18;
reg  signed [51:0] hls_hotbm_fourth_o_29_reg_1640;
reg  signed [43:0] hls_hotbm_fourth_o_31_reg_1645;
wire   [97:0] OP2_V_fu_769_p1;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
reg   [41:0] tmp_83_i_reg_1692;
wire    ap_CS_fsm_state23;
reg   [34:0] tmp_85_i_reg_1697;
reg   [58:0] p_Val2_19_reg_1702;
reg   [55:0] tmp_22_i_reg_1707;
reg   [47:0] tmp_24_i_reg_1712;
reg   [32:0] hls_hotbm_fourth_o_33_reg_1717;
reg   [24:0] hls_hotbm_fourth_o_35_reg_1722;
wire    ap_CS_fsm_state24;
wire   [63:0] p_Val2_22_fu_894_p2;
reg   [63:0] p_Val2_22_reg_1747;
reg   [36:0] tmp_1_reg_1752;
wire    ap_CS_fsm_state25;
reg   [28:0] tmp_2_reg_1757;
wire   [62:0] Mx_V_read_assign_fu_920_p3;
reg   [62:0] Mx_V_read_assign_reg_1762;
wire    ap_CS_fsm_state26;
wire   [63:0] r_V_fu_937_p2;
reg  signed [63:0] r_V_reg_1767;
wire    ap_CS_fsm_state27;
reg   [62:0] result_V_reg_1782;
wire    ap_CS_fsm_state31;
reg   [15:0] p_Result_1_i_reg_1788;
reg   [15:0] p_Result_16_1_i_reg_1793;
reg   [15:0] p_Result_16_2_i_reg_1798;
reg   [14:0] p_Result_i1_56_reg_1803;
reg   [31:0] tmp_i_i2_fu_1034_p3;
reg   [31:0] tmp_i_i2_reg_1808;
wire    ap_CS_fsm_state32;
reg   [31:0] tmp_i1_i_fu_1090_p3;
reg   [31:0] tmp_i1_i_reg_1815;
wire    ap_CS_fsm_state33;
reg   [31:0] tmp_i2_i_57_fu_1108_p3;
reg   [31:0] tmp_i2_i_57_reg_1822;
wire   [62:0] tmp_42_i_fu_1119_p2;
reg   [62:0] tmp_42_i_reg_1829;
wire   [0:0] tmp_46_i_fu_1124_p2;
reg   [0:0] tmp_46_i_reg_1835;
reg   [31:0] tmp_i3_i_fu_1158_p3;
reg   [31:0] tmp_i3_i_reg_1840;
wire    ap_CS_fsm_state34;
wire   [0:0] tmp_43_i_fu_1166_p2;
reg   [0:0] tmp_43_i_reg_1846;
wire   [31:0] shift_2_1_i_fu_1171_p2;
reg   [31:0] shift_2_1_i_reg_1853;
wire   [62:0] tmp_65_1_i_fu_1179_p2;
reg   [62:0] tmp_65_1_i_reg_1858;
wire   [0:0] tmp_66_1_i_fu_1184_p2;
reg   [0:0] tmp_66_1_i_reg_1864;
wire   [31:0] shift_2_2_i_fu_1189_p2;
reg   [31:0] shift_2_2_i_reg_1869;
wire   [0:0] sel_tmp6_i_fu_1205_p2;
reg   [0:0] sel_tmp6_i_reg_1875;
wire   [62:0] tmp_65_2_i_fu_1224_p2;
reg   [62:0] tmp_65_2_i_reg_1882;
wire    ap_CS_fsm_state35;
wire   [0:0] or_cond_fu_1243_p2;
reg   [0:0] or_cond_reg_1888;
wire   [31:0] newexp_fu_1277_p2;
reg   [31:0] newexp_reg_1893;
reg   [0:0] tmp_16_reg_1898;
wire   [51:0] p_Val2_37_fu_1364_p3;
reg   [51:0] p_Val2_37_reg_1903;
wire    ap_CS_fsm_state36;
wire   [10:0] ret_V_9_fu_1387_p3;
reg   [10:0] ret_V_9_reg_1908;
wire   [31:0] tmp_i2_i_fu_344_p1;
wire   [63:0] p_Val2_s_fu_290_p1;
wire   [10:0] addr_V_fu_328_p3;
wire   [3:0] p_Result_i_i_fu_334_p4;
wire   [255:0] tmp_45_i_i_fu_353_p1;
wire   [255:0] r_V_3_fu_356_p2;
wire   [52:0] p_Result_28_fu_371_p3;
wire   [52:0] grp_fu_385_p0;
wire   [169:0] grp_fu_385_p1;
wire   [222:0] grp_fu_385_p2;
wire   [60:0] p_Result_i3_i_fu_441_p4;
wire   [61:0] p_Result_29_fu_451_p3;
reg   [61:0] p_Result_30_fu_459_p4;
wire   [63:0] p_Result_31_fu_469_p3;
reg   [63:0] tmp_i4_i_fu_477_p3;
wire   [123:0] tmp_52_i_fu_505_p1;
wire   [123:0] p_Val2_13_fu_508_p2;
wire   [10:0] storemerge_i_fu_499_p3;
wire   [10:0] tmp_55_i_fu_523_p1;
wire  signed [11:0] sh_cast_fu_532_p1;
wire   [11:0] tmp_57_i_fu_544_p2;
wire   [3:0] p_Result_38_fu_579_p3;
wire   [0:0] tmp_6_fu_585_p18;
wire   [0:0] tmp_7_fu_623_p18;
wire   [0:0] tmp_s_fu_661_p3;
wire   [0:0] tmp4_fu_678_p2;
wire  signed [31:0] sh_assign_2_cast_fu_690_p1;
wire   [62:0] tmp_58_i_fu_693_p1;
wire   [62:0] tmp_59_i_fu_697_p2;
wire   [62:0] tmp_60_i_fu_702_p2;
wire   [62:0] p_Val2_14_fu_707_p3;
wire   [48:0] grp_fu_741_p0;
wire   [48:0] grp_fu_741_p1;
wire   [7:0] p_Result_32_fu_747_p3;
wire   [97:0] grp_fu_741_p2;
wire   [48:0] grp_fu_772_p0;
wire   [48:0] grp_fu_772_p1;
wire   [48:0] grp_fu_777_p0;
wire   [48:0] grp_fu_777_p1;
wire   [55:0] grp_fu_789_p1;
wire   [48:0] grp_fu_801_p1;
wire   [97:0] grp_fu_772_p2;
wire   [97:0] grp_fu_777_p2;
wire   [107:0] grp_fu_789_p2;
wire   [92:0] grp_fu_801_p2;
wire   [32:0] grp_fu_860_p0;
wire   [41:0] grp_fu_860_p1;
wire   [24:0] grp_fu_872_p0;
wire   [34:0] grp_fu_872_p1;
wire   [62:0] p_Val2_20_fu_847_p3;
wire  signed [63:0] tmp_89_i_fu_882_p1;
wire  signed [63:0] tmp_88_i_fu_878_p1;
wire  signed [63:0] tmp_91_i_cast_fu_891_p1;
wire   [63:0] p_Val2_21_fu_885_p2;
wire   [74:0] grp_fu_860_p2;
wire   [59:0] grp_fu_872_p2;
wire   [63:0] tmp_93_i_cast_fu_926_p1;
wire   [63:0] tmp_95_i_cast_fu_934_p1;
wire   [63:0] p_Val2_23_fu_929_p2;
wire   [62:0] grp_fu_949_p0;
wire   [125:0] grp_fu_949_p2;
wire   [16:0] tmp_i_55_fu_1005_p3;
wire   [31:0] p_Val2_26_fu_1012_p5;
reg   [31:0] p_Result_34_fu_1024_p4;
wire   [16:0] tmp_1_i_fu_1042_p3;
wire   [16:0] tmp_2_i_fu_1061_p3;
wire   [31:0] p_Val2_27_fu_1049_p5;
reg   [31:0] p_Result_35_fu_1080_p4;
wire   [31:0] p_Val2_28_fu_1068_p5;
reg   [31:0] p_Result_36_fu_1098_p4;
wire   [62:0] tmp_i3_fu_1116_p1;
wire   [15:0] tmp_3_i_fu_1129_p3;
wire   [31:0] p_Result_33_fu_1136_p5;
reg   [31:0] p_Result_37_fu_1148_p4;
wire   [62:0] tmp_62_1_i_fu_1176_p1;
wire   [0:0] tmp_66_2_i_fu_1194_p2;
wire   [0:0] tmp_fu_1199_p2;
wire   [10:0] p_Ex_V_ret_fu_1211_p3;
wire   [62:0] tmp_62_2_i_fu_1221_p1;
wire   [0:0] sel_tmp2_i_fu_1233_p2;
wire   [0:0] sel_tmp3_i_fu_1238_p2;
wire   [31:0] shift_2_3_i_fu_1229_p2;
wire   [31:0] newSel9_fu_1248_p3;
wire   [31:0] newSel1_fu_1254_p3;
wire  signed [11:0] rhs_V_fu_1217_p1;
wire   [11:0] tmp_44_i_fu_1267_p2;
wire  signed [31:0] tmp_44_i_cast_fu_1273_p1;
wire   [31:0] newSel2_fu_1259_p3;
wire   [62:0] tmp_62_3_i_fu_1291_p1;
wire   [62:0] tmp_65_3_i_fu_1294_p2;
wire   [51:0] tmp_18_fu_1306_p4;
wire   [51:0] tmp_19_fu_1316_p4;
wire   [51:0] tmp_21_fu_1332_p4;
wire   [51:0] tmp_22_fu_1341_p4;
wire   [51:0] tmp_20_fu_1325_p3;
wire   [51:0] tmp_23_fu_1350_p3;
wire   [0:0] or_cond_i_fu_1299_p2;
wire   [51:0] tmp_5_fu_1357_p3;
wire   [10:0] tmp_17_fu_1303_p1;
wire   [10:0] p_Result_1_fu_1380_p3;
wire   [10:0] out_exp_V_fu_1372_p3;
wire    ap_CS_fsm_state37;
wire   [0:0] not_or_cond_demorgan_fu_1394_p2;
wire   [0:0] not_or_cond_fu_1398_p2;
wire   [51:0] p_Result_2_cast_fu_1404_p3;
wire   [51:0] ret_V_10_fu_1412_p3;
wire   [63:0] p_Result_39_fu_1418_p4;
reg   [36:0] ap_NS_fsm;
wire   [222:0] grp_fu_385_p00;
wire   [222:0] grp_fu_385_p10;
wire   [107:0] grp_fu_789_p10;
wire   [92:0] grp_fu_801_p10;
wire   [74:0] grp_fu_860_p00;
wire   [74:0] grp_fu_860_p10;
wire   [59:0] grp_fu_872_p00;
wire   [59:0] grp_fu_872_p10;
wire   [125:0] grp_fu_949_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
end

generic_sincos_hlcud #(
    .DataWidth( 256 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_ref_4oPi_table_s_address0),
    .ce0(hls_ref_4oPi_table_s_ce0),
    .q0(hls_ref_4oPi_table_s_q0)
);

sin_or_cos_doubleBew #(
    .DataWidth( 59 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_hotbm_fourth_o_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_19_address0),
    .ce0(hls_hotbm_fourth_o_19_ce0),
    .q0(hls_hotbm_fourth_o_19_q0)
);

sin_or_cos_doubleCeG #(
    .DataWidth( 52 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_hotbm_fourth_o_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_20_address0),
    .ce0(hls_hotbm_fourth_o_20_ce0),
    .q0(hls_hotbm_fourth_o_20_q0)
);

sin_or_cos_doubleDeQ #(
    .DataWidth( 44 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_hotbm_fourth_o_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_21_address0),
    .ce0(hls_hotbm_fourth_o_21_ce0),
    .q0(hls_hotbm_fourth_o_21_q0)
);

sin_or_cos_doubleEe0 #(
    .DataWidth( 33 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_hotbm_fourth_o_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_27_address0),
    .ce0(hls_hotbm_fourth_o_27_ce0),
    .q0(hls_hotbm_fourth_o_27_q0)
);

sin_or_cos_doubleFfa #(
    .DataWidth( 25 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_hotbm_fourth_o_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_address0),
    .ce0(hls_hotbm_fourth_o_ce0),
    .q0(hls_hotbm_fourth_o_q0)
);

houghTransform_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 170 ),
    .dout_WIDTH( 223 ))
houghTransform_muncg_x_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_385_p0),
    .din1(grp_fu_385_p1),
    .ce(1'b1),
    .dout(grp_fu_385_p2)
);

houghTransform_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
houghTransform_mupcA_x_U33(
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd1),
    .din4(1'd0),
    .din5(1'd0),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd0),
    .din9(p_Val2_36_reg_1507),
    .dout(sin_basis_fu_558_p10)
);

houghTransform_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
houghTransform_muocq_x_U34(
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd0),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd1),
    .din15(1'd0),
    .din16(1'd0),
    .din17(p_Result_38_fu_579_p3),
    .dout(tmp_6_fu_585_p18)
);

houghTransform_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
houghTransform_muocq_x_U35(
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd0),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(1'd0),
    .din17(p_Result_38_fu_579_p3),
    .dout(tmp_7_fu_623_p18)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_muqcK_x_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_741_p0),
    .din1(grp_fu_741_p1),
    .ce(1'b1),
    .dout(grp_fu_741_p2)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_muqcK_x_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_772_p0),
    .din1(grp_fu_772_p1),
    .ce(1'b1),
    .dout(grp_fu_772_p2)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_muqcK_x_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_777_p0),
    .din1(grp_fu_777_p1),
    .ce(1'b1),
    .dout(grp_fu_777_p2)
);

houghTransform_muGfk #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 52 ),
    .din1_WIDTH( 56 ),
    .dout_WIDTH( 108 ))
houghTransform_muGfk_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_29_reg_1640),
    .din1(grp_fu_789_p1),
    .ce(1'b1),
    .dout(grp_fu_789_p2)
);

houghTransform_muHfu #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 93 ))
houghTransform_muHfu_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_31_reg_1645),
    .din1(grp_fu_801_p1),
    .ce(1'b1),
    .dout(grp_fu_801_p2)
);

houghTransform_muIfE #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 75 ))
houghTransform_muIfE_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_860_p0),
    .din1(grp_fu_860_p1),
    .ce(1'b1),
    .dout(grp_fu_860_p2)
);

houghTransform_muJfO #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 60 ))
houghTransform_muJfO_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_872_p0),
    .din1(grp_fu_872_p1),
    .ce(1'b1),
    .dout(grp_fu_872_p2)
);

houghTransform_muKfY #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 126 ))
houghTransform_muKfY_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_949_p0),
    .din1(r_V_reg_1767),
    .ce(1'b1),
    .dout(grp_fu_949_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Ex_V_reg_1557 <= Ex_V_fu_526_p2;
        Mx_V_reg_1550 <= {{p_Val2_13_fu_508_p2[123:61]}};
        isNeg_reg_1562 <= Ex_V_fu_526_p2[32'd10];
        or_cond_58_reg_1579 <= or_cond_58_fu_669_p2;
        p_Result_s_reg_1590 <= p_Result_s_fu_684_p2;
        sh_assign_reg_1567 <= sh_assign_fu_550_p3;
        sin_basis_reg_1572 <= sin_basis_fu_558_p10;
        tmp4_demorgan_reg_1584 <= tmp4_demorgan_fu_673_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        Mx_V_read_assign_reg_1762 <= Mx_V_read_assign_fu_920_p3;
        r_V_reg_1767 <= r_V_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Mx_zeros_V_reg_1533 <= Mx_zeros_V_fu_485_p1;
        p_Val2_11_reg_1528 <= p_Val2_11_fu_436_p3;
        tmp_3_reg_1545 <= tmp_3_fu_494_p2;
        tmp_8_reg_1539 <= tmp_8_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        OP1_V_reg_1610[48 : 0] <= OP1_V_fu_738_p1[48 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        closepath_reg_1448 <= closepath_fu_316_p2;
        expv_op_reg_1455 <= expv_op_fu_322_p2;
        loc_V_1_reg_1442 <= loc_V_1_fu_312_p1;
        loc_V_reg_1435 <= {{p_Val2_s_fu_290_p1[62:52]}};
        results_sign_V_reg_1430 <= p_Val2_s_fu_290_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_29_reg_1640 <= hls_hotbm_fourth_o_20_q0;
        hls_hotbm_fourth_o_31_reg_1645 <= hls_hotbm_fourth_o_21_q0;
        tmp_81_i_reg_1634 <= {{grp_fu_741_p2[97:49]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        hls_hotbm_fourth_o_33_reg_1717 <= hls_hotbm_fourth_o_27_q0;
        hls_hotbm_fourth_o_35_reg_1722 <= hls_hotbm_fourth_o_q0;
        p_Val2_19_reg_1702 <= hls_hotbm_fourth_o_19_q0;
        tmp_22_i_reg_1707 <= {{grp_fu_789_p2[107:52]}};
        tmp_24_i_reg_1712 <= {{grp_fu_801_p2[92:45]}};
        tmp_83_i_reg_1692 <= {{grp_fu_772_p2[97:56]}};
        tmp_85_i_reg_1697 <= {{grp_fu_777_p2[97:63]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        newexp_reg_1893 <= newexp_fu_1277_p2;
        or_cond_reg_1888 <= or_cond_fu_1243_p2;
        tmp_16_reg_1898 <= newexp_fu_1277_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_Result_16_1_i_reg_1793 <= {{grp_fu_949_p2[109:94]}};
        p_Result_16_2_i_reg_1798 <= {{grp_fu_949_p2[93:78]}};
        p_Result_1_i_reg_1788 <= {{grp_fu_949_p2[125:110]}};
        p_Result_i1_56_reg_1803 <= {{grp_fu_949_p2[77:63]}};
        result_V_reg_1782 <= {{grp_fu_949_p2[125:63]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Result_i1_reg_1595 <= {{p_Val2_14_fu_707_p3[62:56]}};
        p_Val2_15_reg_1600 <= p_Val2_15_fu_724_p1;
        tmp_i4_reg_1605 <= {{p_Val2_14_fu_707_p3[55:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_Val2_22_reg_1747 <= p_Val2_22_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_36_reg_1507 <= p_Val2_36_fu_416_p3;
        p_Val2_i_reg_1518 <= p_Val2_i_fu_426_p2;
        tmp_12_reg_1513 <= tmp_12_fu_422_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == tmp4_demorgan_reg_1584) & (1'b1 == ap_CS_fsm_state36))) begin
        p_Val2_37_reg_1903 <= p_Val2_37_fu_1364_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_9_reg_1496 <= {{grp_fu_385_p2[166:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ret_V_9_reg_1908 <= ret_V_9_fu_1387_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ret_V_reg_1475 <= {{r_V_3_fu_356_p2[255:86]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        sel_tmp6_i_reg_1875 <= sel_tmp6_i_fu_1205_p2;
        shift_2_1_i_reg_1853 <= shift_2_1_i_fu_1171_p2;
        shift_2_2_i_reg_1869 <= shift_2_2_i_fu_1189_p2;
        tmp_43_i_reg_1846 <= tmp_43_i_fu_1166_p2;
        tmp_66_1_i_reg_1864 <= tmp_66_1_i_fu_1184_p2;
        tmp_i3_i_reg_1840 <= tmp_i3_i_fu_1158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        table_256_V_reg_1470 <= hls_ref_4oPi_table_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_11_reg_1465 <= tmp_11_fu_349_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_1_reg_1752 <= {{grp_fu_860_p2[74:38]}};
        tmp_2_reg_1757 <= {{grp_fu_872_p2[59:31]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (1'd0 == tmp4_demorgan_reg_1584))) begin
        tmp_42_i_reg_1829 <= tmp_42_i_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        tmp_46_i_reg_1835 <= tmp_46_i_fu_1124_p2;
        tmp_i1_i_reg_1815 <= tmp_i1_i_fu_1090_p3;
        tmp_i2_i_57_reg_1822 <= tmp_i2_i_57_fu_1108_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (closepath_reg_1448 == 1'd0))) begin
        tmp_51_i_reg_1502 <= {{grp_fu_385_p2[169:167]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == tmp4_demorgan_reg_1584) & (1'b1 == ap_CS_fsm_state34))) begin
        tmp_65_1_i_reg_1858 <= tmp_65_1_i_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == tmp4_demorgan_reg_1584) & (1'b1 == ap_CS_fsm_state35))) begin
        tmp_65_2_i_reg_1882 <= tmp_65_2_i_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_86_i_reg_1617[7 : 0] <= tmp_86_i_fu_753_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_9_reg_1490 <= tmp_9_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_i_i2_reg_1808 <= tmp_i_i2_fu_1034_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (closepath_reg_1448 == 1'd1))) begin
        tmp_i_reg_1523 <= tmp_i_fu_431_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_19_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        hls_hotbm_fourth_o_20_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        hls_hotbm_fourth_o_21_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_27_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        hls_ref_4oPi_table_s_ce0 = 1'b1;
    end else begin
        hls_ref_4oPi_table_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_fu_526_p2 = (storemerge_i_fu_499_p3 - tmp_55_i_fu_523_p1);

assign Mx_V_read_assign_fu_920_p3 = ((sin_basis_reg_1572[0:0] === 1'b1) ? Mx_V_reg_1550 : 63'd9223372036854775807);

assign Mx_zeros_V_fu_485_p1 = tmp_i4_i_fu_477_p3[5:0];

assign OP1_V_fu_738_p1 = tmp_i4_reg_1605;

assign OP2_V_fu_769_p1 = tmp_81_i_reg_1634;

assign addr_V_fu_328_p3 = ((closepath_reg_1448[0:0] === 1'b1) ? 11'd74 : expv_op_reg_1455);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = p_Result_39_fu_1418_p4;

assign closepath_fu_316_p2 = ((loc_V_fu_302_p4 < 11'd1022) ? 1'b1 : 1'b0);

assign expv_op_fu_322_p2 = ($signed(11'd1101) + $signed(loc_V_fu_302_p4));

assign grp_fu_385_p0 = grp_fu_385_p00;

assign grp_fu_385_p00 = p_Result_28_fu_371_p3;

assign grp_fu_385_p1 = grp_fu_385_p10;

assign grp_fu_385_p10 = ret_V_reg_1475;

assign grp_fu_741_p0 = OP1_V_fu_738_p1;

assign grp_fu_741_p1 = OP1_V_fu_738_p1;

assign grp_fu_772_p0 = OP1_V_reg_1610;

assign grp_fu_772_p1 = OP2_V_fu_769_p1;

assign grp_fu_777_p0 = OP2_V_fu_769_p1;

assign grp_fu_777_p1 = OP2_V_fu_769_p1;

assign grp_fu_789_p1 = grp_fu_789_p10;

assign grp_fu_789_p10 = p_Val2_15_reg_1600;

assign grp_fu_801_p1 = grp_fu_801_p10;

assign grp_fu_801_p10 = tmp_81_i_reg_1634;

assign grp_fu_860_p0 = grp_fu_860_p00;

assign grp_fu_860_p00 = hls_hotbm_fourth_o_33_reg_1717;

assign grp_fu_860_p1 = grp_fu_860_p10;

assign grp_fu_860_p10 = tmp_83_i_reg_1692;

assign grp_fu_872_p0 = grp_fu_872_p00;

assign grp_fu_872_p00 = hls_hotbm_fourth_o_35_reg_1722;

assign grp_fu_872_p1 = grp_fu_872_p10;

assign grp_fu_872_p10 = tmp_85_i_reg_1697;

assign grp_fu_949_p0 = grp_fu_949_p00;

assign grp_fu_949_p00 = Mx_V_read_assign_reg_1762;

assign hls_hotbm_fourth_o_19_address0 = tmp_86_i_reg_1617;

assign hls_hotbm_fourth_o_20_address0 = tmp_86_i_fu_753_p1;

assign hls_hotbm_fourth_o_21_address0 = tmp_86_i_fu_753_p1;

assign hls_hotbm_fourth_o_27_address0 = tmp_86_i_reg_1617;

assign hls_hotbm_fourth_o_address0 = tmp_86_i_reg_1617;

assign hls_ref_4oPi_table_s_address0 = tmp_i2_i_fu_344_p1;

assign isNeg_fu_536_p3 = Ex_V_fu_526_p2[32'd10];

assign loc_V_1_fu_312_p1 = p_Val2_s_fu_290_p1[51:0];

assign loc_V_fu_302_p4 = {{p_Val2_s_fu_290_p1[62:52]}};

assign newSel1_fu_1254_p3 = ((tmp_43_i_reg_1846[0:0] === 1'b1) ? shift_2_2_i_reg_1869 : tmp_i_i2_reg_1808);

assign newSel2_fu_1259_p3 = ((or_cond_fu_1243_p2[0:0] === 1'b1) ? newSel9_fu_1248_p3 : newSel1_fu_1254_p3);

assign newSel9_fu_1248_p3 = ((sel_tmp6_i_reg_1875[0:0] === 1'b1) ? shift_2_3_i_fu_1229_p2 : shift_2_1_i_reg_1853);

assign newexp_fu_1277_p2 = ($signed(tmp_44_i_cast_fu_1273_p1) - $signed(newSel2_fu_1259_p3));

assign not_or_cond_demorgan_fu_1394_p2 = (tmp_8_reg_1539 & tmp_9_reg_1490);

assign not_or_cond_fu_1398_p2 = (not_or_cond_demorgan_fu_1394_p2 ^ 1'd1);

assign or_cond_58_fu_669_p2 = (tmp_8_reg_1539 & tmp_9_reg_1490);

assign or_cond_fu_1243_p2 = (sel_tmp6_i_reg_1875 | sel_tmp3_i_fu_1238_p2);

assign or_cond_i_fu_1299_p2 = (tmp_16_reg_1898 | tmp_46_i_reg_1835);

assign out_exp_V_fu_1372_p3 = ((or_cond_i_fu_1299_p2[0:0] === 1'b1) ? 11'd0 : tmp_17_fu_1303_p1);

assign p_Ex_V_ret_fu_1211_p3 = ((sin_basis_reg_1572[0:0] === 1'b1) ? Ex_V_reg_1557 : 11'd0);

assign p_Result_1_fu_1380_p3 = ((or_cond_58_reg_1579[0:0] === 1'b1) ? 11'd1023 : 11'd2047);

assign p_Result_28_fu_371_p3 = {{1'd1}, {loc_V_1_reg_1442}};

assign p_Result_29_fu_451_p3 = {{p_Result_i3_i_fu_441_p4}, {1'd1}};

assign p_Result_2_cast_fu_1404_p3 = ((not_or_cond_fu_1398_p2[0:0] === 1'b1) ? 52'd4503599627370495 : 52'd0);

integer ap_tvar_int_0;

always @ (p_Result_29_fu_451_p3) begin
    for (ap_tvar_int_0 = 62 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 61 - 0) begin
            p_Result_30_fu_459_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_30_fu_459_p4[ap_tvar_int_0] = p_Result_29_fu_451_p3[61 - ap_tvar_int_0];
        end
    end
end

assign p_Result_31_fu_469_p3 = {{2'd3}, {p_Result_30_fu_459_p4}};

assign p_Result_32_fu_747_p3 = {{sin_basis_reg_1572}, {p_Result_i1_reg_1595}};

assign p_Result_33_fu_1136_p5 = {{tmp_3_i_fu_1129_p3}, {ap_const_lv32_0[15:0]}};

integer ap_tvar_int_1;

always @ (p_Val2_26_fu_1012_p5) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_34_fu_1024_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_34_fu_1024_p4[ap_tvar_int_1] = p_Val2_26_fu_1012_p5[31 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (p_Val2_27_fu_1049_p5) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_35_fu_1080_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_35_fu_1080_p4[ap_tvar_int_2] = p_Val2_27_fu_1049_p5[31 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (p_Val2_28_fu_1068_p5) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_36_fu_1098_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_36_fu_1098_p4[ap_tvar_int_3] = p_Val2_28_fu_1068_p5[31 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (p_Result_33_fu_1136_p5) begin
    for (ap_tvar_int_4 = 32 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 31 - 0) begin
            p_Result_37_fu_1148_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_37_fu_1148_p4[ap_tvar_int_4] = p_Result_33_fu_1136_p5[31 - ap_tvar_int_4];
        end
    end
end

assign p_Result_38_fu_579_p3 = {{results_sign_V_reg_1430}, {p_Val2_36_reg_1507}};

assign p_Result_39_fu_1418_p4 = {{{p_Result_s_reg_1590}, {ret_V_9_reg_1908}}, {ret_V_10_fu_1412_p3}};

assign p_Result_i3_i_fu_441_p4 = {{p_Val2_11_fu_436_p3[123:63]}};

assign p_Result_i_i_fu_334_p4 = {{addr_V_fu_328_p3[10:7]}};

assign p_Result_s_fu_684_p2 = (tmp_s_fu_661_p3 & tmp4_fu_678_p2);

assign p_Val2_11_fu_436_p3 = ((tmp_12_reg_1513[0:0] === 1'b1) ? p_Val2_i_reg_1518 : p_Val2_9_reg_1496);

assign p_Val2_13_fu_508_p2 = p_Val2_11_reg_1528 << tmp_52_i_fu_505_p1;

assign p_Val2_14_fu_707_p3 = ((isNeg_reg_1562[0:0] === 1'b1) ? tmp_59_i_fu_697_p2 : tmp_60_i_fu_702_p2);

assign p_Val2_15_fu_724_p1 = p_Val2_14_fu_707_p3[55:0];

assign p_Val2_20_fu_847_p3 = {{p_Val2_19_reg_1702}, {4'd0}};

assign p_Val2_21_fu_885_p2 = ($signed(tmp_89_i_fu_882_p1) + $signed(tmp_88_i_fu_878_p1));

assign p_Val2_22_fu_894_p2 = ($signed(tmp_91_i_cast_fu_891_p1) + $signed(p_Val2_21_fu_885_p2));

assign p_Val2_23_fu_929_p2 = (tmp_93_i_cast_fu_926_p1 + p_Val2_22_reg_1747);

assign p_Val2_26_fu_1012_p5 = {{tmp_i_55_fu_1005_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_27_fu_1049_p5 = {{tmp_1_i_fu_1042_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_28_fu_1068_p5 = {{tmp_2_i_fu_1061_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_36_fu_416_p3 = ((closepath_reg_1448[0:0] === 1'b1) ? 3'd0 : tmp_51_i_reg_1502);

assign p_Val2_37_fu_1364_p3 = ((or_cond_i_fu_1299_p2[0:0] === 1'b1) ? 52'd0 : tmp_5_fu_1357_p3);

assign p_Val2_i_fu_426_p2 = (124'd0 - p_Val2_9_reg_1496);

assign p_Val2_s_fu_290_p1 = t_in;

assign r_V_3_fu_356_p2 = table_256_V_reg_1470 << tmp_45_i_i_fu_353_p1;

assign r_V_fu_937_p2 = (tmp_95_i_cast_fu_934_p1 + p_Val2_23_fu_929_p2);

assign ret_V_10_fu_1412_p3 = ((tmp4_demorgan_reg_1584[0:0] === 1'b1) ? p_Result_2_cast_fu_1404_p3 : p_Val2_37_reg_1903);

assign ret_V_9_fu_1387_p3 = ((tmp4_demorgan_reg_1584[0:0] === 1'b1) ? p_Result_1_fu_1380_p3 : out_exp_V_fu_1372_p3);

assign rhs_V_fu_1217_p1 = $signed(p_Ex_V_ret_fu_1211_p3);

assign sel_tmp2_i_fu_1233_p2 = (tmp_66_1_i_reg_1864 ^ 1'd1);

assign sel_tmp3_i_fu_1238_p2 = (tmp_43_i_reg_1846 & sel_tmp2_i_fu_1233_p2);

assign sel_tmp6_i_fu_1205_p2 = (tmp_fu_1199_p2 & tmp_43_i_fu_1166_p2);

assign sh_assign_2_cast_fu_690_p1 = $signed(sh_assign_reg_1567);

assign sh_assign_fu_550_p3 = ((isNeg_fu_536_p3[0:0] === 1'b1) ? tmp_57_i_fu_544_p2 : sh_cast_fu_532_p1);

assign sh_cast_fu_532_p1 = $signed(Ex_V_fu_526_p2);

assign shift_2_1_i_fu_1171_p2 = (32'd16 + tmp_i1_i_reg_1815);

assign shift_2_2_i_fu_1189_p2 = (shift_2_1_i_fu_1171_p2 + tmp_i2_i_57_reg_1822);

assign shift_2_3_i_fu_1229_p2 = (shift_2_2_i_reg_1869 + tmp_i3_i_reg_1840);

assign storemerge_i_fu_499_p3 = ((closepath_reg_1448[0:0] === 1'b1) ? tmp_i_reg_1523 : 11'd0);

assign tmp4_demorgan_fu_673_p2 = (tmp_3_reg_1545 | or_cond_58_fu_669_p2);

assign tmp4_fu_678_p2 = (tmp4_demorgan_fu_673_p2 ^ 1'd1);

assign tmp_11_fu_349_p1 = addr_V_fu_328_p3[6:0];

assign tmp_12_fu_422_p1 = p_Val2_36_fu_416_p3[0:0];

assign tmp_17_fu_1303_p1 = newexp_reg_1893[10:0];

assign tmp_18_fu_1306_p4 = {{tmp_65_3_i_fu_1294_p2[61:10]}};

assign tmp_19_fu_1316_p4 = {{tmp_65_1_i_reg_1858[61:10]}};

assign tmp_1_i_fu_1042_p3 = {{p_Result_16_1_i_reg_1793}, {1'd1}};

assign tmp_20_fu_1325_p3 = ((sel_tmp6_i_reg_1875[0:0] === 1'b1) ? tmp_18_fu_1306_p4 : tmp_19_fu_1316_p4);

assign tmp_21_fu_1332_p4 = {{tmp_65_2_i_reg_1882[61:10]}};

assign tmp_22_fu_1341_p4 = {{tmp_42_i_reg_1829[61:10]}};

assign tmp_23_fu_1350_p3 = ((tmp_43_i_reg_1846[0:0] === 1'b1) ? tmp_21_fu_1332_p4 : tmp_22_fu_1341_p4);

assign tmp_2_i_fu_1061_p3 = {{p_Result_16_2_i_reg_1798}, {1'd1}};

assign tmp_3_fu_494_p2 = ((loc_V_reg_1435 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_3_i_fu_1129_p3 = {{p_Result_i1_56_reg_1803}, {1'd1}};

assign tmp_42_i_fu_1119_p2 = result_V_reg_1782 << tmp_i3_fu_1116_p1;

assign tmp_43_i_fu_1166_p2 = ((tmp_i_i2_reg_1808 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_44_i_cast_fu_1273_p1 = $signed(tmp_44_i_fu_1267_p2);

assign tmp_44_i_fu_1267_p2 = ($signed(12'd1023) + $signed(rhs_V_fu_1217_p1));

assign tmp_45_i_i_fu_353_p1 = tmp_11_reg_1465;

assign tmp_46_i_fu_1124_p2 = ((result_V_reg_1782 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_52_i_fu_505_p1 = Mx_zeros_V_reg_1533;

assign tmp_55_i_fu_523_p1 = Mx_zeros_V_reg_1533;

assign tmp_57_i_fu_544_p2 = ($signed(12'd0) - $signed(sh_cast_fu_532_p1));

assign tmp_58_i_fu_693_p1 = $unsigned(sh_assign_2_cast_fu_690_p1);

assign tmp_59_i_fu_697_p2 = Mx_V_reg_1550 >> tmp_58_i_fu_693_p1;

assign tmp_5_fu_1357_p3 = ((or_cond_reg_1888[0:0] === 1'b1) ? tmp_20_fu_1325_p3 : tmp_23_fu_1350_p3);

assign tmp_60_i_fu_702_p2 = Mx_V_reg_1550 << tmp_58_i_fu_693_p1;

assign tmp_62_1_i_fu_1176_p1 = tmp_i1_i_reg_1815;

assign tmp_62_2_i_fu_1221_p1 = tmp_i2_i_57_reg_1822;

assign tmp_62_3_i_fu_1291_p1 = tmp_i3_i_reg_1840;

assign tmp_65_1_i_fu_1179_p2 = tmp_42_i_reg_1829 << tmp_62_1_i_fu_1176_p1;

assign tmp_65_2_i_fu_1224_p2 = tmp_65_1_i_reg_1858 << tmp_62_2_i_fu_1221_p1;

assign tmp_65_3_i_fu_1294_p2 = tmp_65_2_i_reg_1882 << tmp_62_3_i_fu_1291_p1;

assign tmp_66_1_i_fu_1184_p2 = ((tmp_i1_i_reg_1815 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_66_2_i_fu_1194_p2 = ((tmp_i2_i_57_reg_1822 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_86_i_fu_753_p1 = p_Result_32_fu_747_p3;

assign tmp_88_i_fu_878_p1 = $signed(p_Val2_20_fu_847_p3);

assign tmp_89_i_fu_882_p1 = $signed(tmp_22_i_reg_1707);

assign tmp_8_fu_489_p2 = ((loc_V_reg_1435 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_91_i_cast_fu_891_p1 = $signed(tmp_24_i_reg_1712);

assign tmp_93_i_cast_fu_926_p1 = tmp_1_reg_1752;

assign tmp_95_i_cast_fu_934_p1 = tmp_2_reg_1757;

assign tmp_9_fu_391_p2 = ((loc_V_1_reg_1442 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_fu_1199_p2 = (tmp_66_1_i_fu_1184_p2 & tmp_66_2_i_fu_1194_p2);


always @ (p_Result_35_fu_1080_p4) begin
    if (p_Result_35_fu_1080_p4[0] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd0;
    end else if (p_Result_35_fu_1080_p4[1] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd1;
    end else if (p_Result_35_fu_1080_p4[2] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd2;
    end else if (p_Result_35_fu_1080_p4[3] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd3;
    end else if (p_Result_35_fu_1080_p4[4] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd4;
    end else if (p_Result_35_fu_1080_p4[5] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd5;
    end else if (p_Result_35_fu_1080_p4[6] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd6;
    end else if (p_Result_35_fu_1080_p4[7] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd7;
    end else if (p_Result_35_fu_1080_p4[8] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd8;
    end else if (p_Result_35_fu_1080_p4[9] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd9;
    end else if (p_Result_35_fu_1080_p4[10] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd10;
    end else if (p_Result_35_fu_1080_p4[11] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd11;
    end else if (p_Result_35_fu_1080_p4[12] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd12;
    end else if (p_Result_35_fu_1080_p4[13] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd13;
    end else if (p_Result_35_fu_1080_p4[14] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd14;
    end else if (p_Result_35_fu_1080_p4[15] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd15;
    end else if (p_Result_35_fu_1080_p4[16] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd16;
    end else if (p_Result_35_fu_1080_p4[17] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd17;
    end else if (p_Result_35_fu_1080_p4[18] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd18;
    end else if (p_Result_35_fu_1080_p4[19] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd19;
    end else if (p_Result_35_fu_1080_p4[20] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd20;
    end else if (p_Result_35_fu_1080_p4[21] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd21;
    end else if (p_Result_35_fu_1080_p4[22] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd22;
    end else if (p_Result_35_fu_1080_p4[23] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd23;
    end else if (p_Result_35_fu_1080_p4[24] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd24;
    end else if (p_Result_35_fu_1080_p4[25] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd25;
    end else if (p_Result_35_fu_1080_p4[26] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd26;
    end else if (p_Result_35_fu_1080_p4[27] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd27;
    end else if (p_Result_35_fu_1080_p4[28] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd28;
    end else if (p_Result_35_fu_1080_p4[29] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd29;
    end else if (p_Result_35_fu_1080_p4[30] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd30;
    end else if (p_Result_35_fu_1080_p4[31] == 1'b1) begin
        tmp_i1_i_fu_1090_p3 = 32'd31;
    end else begin
        tmp_i1_i_fu_1090_p3 = 32'd32;
    end
end


always @ (p_Result_36_fu_1098_p4) begin
    if (p_Result_36_fu_1098_p4[0] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd0;
    end else if (p_Result_36_fu_1098_p4[1] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd1;
    end else if (p_Result_36_fu_1098_p4[2] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd2;
    end else if (p_Result_36_fu_1098_p4[3] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd3;
    end else if (p_Result_36_fu_1098_p4[4] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd4;
    end else if (p_Result_36_fu_1098_p4[5] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd5;
    end else if (p_Result_36_fu_1098_p4[6] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd6;
    end else if (p_Result_36_fu_1098_p4[7] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd7;
    end else if (p_Result_36_fu_1098_p4[8] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd8;
    end else if (p_Result_36_fu_1098_p4[9] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd9;
    end else if (p_Result_36_fu_1098_p4[10] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd10;
    end else if (p_Result_36_fu_1098_p4[11] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd11;
    end else if (p_Result_36_fu_1098_p4[12] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd12;
    end else if (p_Result_36_fu_1098_p4[13] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd13;
    end else if (p_Result_36_fu_1098_p4[14] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd14;
    end else if (p_Result_36_fu_1098_p4[15] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd15;
    end else if (p_Result_36_fu_1098_p4[16] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd16;
    end else if (p_Result_36_fu_1098_p4[17] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd17;
    end else if (p_Result_36_fu_1098_p4[18] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd18;
    end else if (p_Result_36_fu_1098_p4[19] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd19;
    end else if (p_Result_36_fu_1098_p4[20] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd20;
    end else if (p_Result_36_fu_1098_p4[21] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd21;
    end else if (p_Result_36_fu_1098_p4[22] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd22;
    end else if (p_Result_36_fu_1098_p4[23] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd23;
    end else if (p_Result_36_fu_1098_p4[24] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd24;
    end else if (p_Result_36_fu_1098_p4[25] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd25;
    end else if (p_Result_36_fu_1098_p4[26] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd26;
    end else if (p_Result_36_fu_1098_p4[27] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd27;
    end else if (p_Result_36_fu_1098_p4[28] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd28;
    end else if (p_Result_36_fu_1098_p4[29] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd29;
    end else if (p_Result_36_fu_1098_p4[30] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd30;
    end else if (p_Result_36_fu_1098_p4[31] == 1'b1) begin
        tmp_i2_i_57_fu_1108_p3 = 32'd31;
    end else begin
        tmp_i2_i_57_fu_1108_p3 = 32'd32;
    end
end

assign tmp_i2_i_fu_344_p1 = p_Result_i_i_fu_334_p4;

assign tmp_i3_fu_1116_p1 = tmp_i_i2_reg_1808;


always @ (p_Result_37_fu_1148_p4) begin
    if (p_Result_37_fu_1148_p4[0] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd0;
    end else if (p_Result_37_fu_1148_p4[1] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd1;
    end else if (p_Result_37_fu_1148_p4[2] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd2;
    end else if (p_Result_37_fu_1148_p4[3] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd3;
    end else if (p_Result_37_fu_1148_p4[4] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd4;
    end else if (p_Result_37_fu_1148_p4[5] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd5;
    end else if (p_Result_37_fu_1148_p4[6] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd6;
    end else if (p_Result_37_fu_1148_p4[7] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd7;
    end else if (p_Result_37_fu_1148_p4[8] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd8;
    end else if (p_Result_37_fu_1148_p4[9] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd9;
    end else if (p_Result_37_fu_1148_p4[10] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd10;
    end else if (p_Result_37_fu_1148_p4[11] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd11;
    end else if (p_Result_37_fu_1148_p4[12] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd12;
    end else if (p_Result_37_fu_1148_p4[13] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd13;
    end else if (p_Result_37_fu_1148_p4[14] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd14;
    end else if (p_Result_37_fu_1148_p4[15] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd15;
    end else if (p_Result_37_fu_1148_p4[16] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd16;
    end else if (p_Result_37_fu_1148_p4[17] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd17;
    end else if (p_Result_37_fu_1148_p4[18] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd18;
    end else if (p_Result_37_fu_1148_p4[19] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd19;
    end else if (p_Result_37_fu_1148_p4[20] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd20;
    end else if (p_Result_37_fu_1148_p4[21] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd21;
    end else if (p_Result_37_fu_1148_p4[22] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd22;
    end else if (p_Result_37_fu_1148_p4[23] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd23;
    end else if (p_Result_37_fu_1148_p4[24] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd24;
    end else if (p_Result_37_fu_1148_p4[25] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd25;
    end else if (p_Result_37_fu_1148_p4[26] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd26;
    end else if (p_Result_37_fu_1148_p4[27] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd27;
    end else if (p_Result_37_fu_1148_p4[28] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd28;
    end else if (p_Result_37_fu_1148_p4[29] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd29;
    end else if (p_Result_37_fu_1148_p4[30] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd30;
    end else if (p_Result_37_fu_1148_p4[31] == 1'b1) begin
        tmp_i3_i_fu_1158_p3 = 32'd31;
    end else begin
        tmp_i3_i_fu_1158_p3 = 32'd32;
    end
end


always @ (p_Result_31_fu_469_p3) begin
    if (p_Result_31_fu_469_p3[0] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd0;
    end else if (p_Result_31_fu_469_p3[1] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd1;
    end else if (p_Result_31_fu_469_p3[2] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd2;
    end else if (p_Result_31_fu_469_p3[3] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd3;
    end else if (p_Result_31_fu_469_p3[4] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd4;
    end else if (p_Result_31_fu_469_p3[5] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd5;
    end else if (p_Result_31_fu_469_p3[6] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd6;
    end else if (p_Result_31_fu_469_p3[7] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd7;
    end else if (p_Result_31_fu_469_p3[8] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd8;
    end else if (p_Result_31_fu_469_p3[9] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd9;
    end else if (p_Result_31_fu_469_p3[10] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd10;
    end else if (p_Result_31_fu_469_p3[11] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd11;
    end else if (p_Result_31_fu_469_p3[12] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd12;
    end else if (p_Result_31_fu_469_p3[13] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd13;
    end else if (p_Result_31_fu_469_p3[14] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd14;
    end else if (p_Result_31_fu_469_p3[15] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd15;
    end else if (p_Result_31_fu_469_p3[16] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd16;
    end else if (p_Result_31_fu_469_p3[17] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd17;
    end else if (p_Result_31_fu_469_p3[18] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd18;
    end else if (p_Result_31_fu_469_p3[19] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd19;
    end else if (p_Result_31_fu_469_p3[20] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd20;
    end else if (p_Result_31_fu_469_p3[21] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd21;
    end else if (p_Result_31_fu_469_p3[22] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd22;
    end else if (p_Result_31_fu_469_p3[23] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd23;
    end else if (p_Result_31_fu_469_p3[24] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd24;
    end else if (p_Result_31_fu_469_p3[25] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd25;
    end else if (p_Result_31_fu_469_p3[26] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd26;
    end else if (p_Result_31_fu_469_p3[27] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd27;
    end else if (p_Result_31_fu_469_p3[28] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd28;
    end else if (p_Result_31_fu_469_p3[29] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd29;
    end else if (p_Result_31_fu_469_p3[30] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd30;
    end else if (p_Result_31_fu_469_p3[31] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd31;
    end else if (p_Result_31_fu_469_p3[32] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd32;
    end else if (p_Result_31_fu_469_p3[33] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd33;
    end else if (p_Result_31_fu_469_p3[34] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd34;
    end else if (p_Result_31_fu_469_p3[35] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd35;
    end else if (p_Result_31_fu_469_p3[36] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd36;
    end else if (p_Result_31_fu_469_p3[37] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd37;
    end else if (p_Result_31_fu_469_p3[38] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd38;
    end else if (p_Result_31_fu_469_p3[39] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd39;
    end else if (p_Result_31_fu_469_p3[40] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd40;
    end else if (p_Result_31_fu_469_p3[41] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd41;
    end else if (p_Result_31_fu_469_p3[42] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd42;
    end else if (p_Result_31_fu_469_p3[43] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd43;
    end else if (p_Result_31_fu_469_p3[44] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd44;
    end else if (p_Result_31_fu_469_p3[45] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd45;
    end else if (p_Result_31_fu_469_p3[46] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd46;
    end else if (p_Result_31_fu_469_p3[47] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd47;
    end else if (p_Result_31_fu_469_p3[48] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd48;
    end else if (p_Result_31_fu_469_p3[49] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd49;
    end else if (p_Result_31_fu_469_p3[50] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd50;
    end else if (p_Result_31_fu_469_p3[51] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd51;
    end else if (p_Result_31_fu_469_p3[52] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd52;
    end else if (p_Result_31_fu_469_p3[53] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd53;
    end else if (p_Result_31_fu_469_p3[54] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd54;
    end else if (p_Result_31_fu_469_p3[55] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd55;
    end else if (p_Result_31_fu_469_p3[56] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd56;
    end else if (p_Result_31_fu_469_p3[57] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd57;
    end else if (p_Result_31_fu_469_p3[58] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd58;
    end else if (p_Result_31_fu_469_p3[59] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd59;
    end else if (p_Result_31_fu_469_p3[60] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd60;
    end else if (p_Result_31_fu_469_p3[61] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd61;
    end else if (p_Result_31_fu_469_p3[62] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd62;
    end else if (p_Result_31_fu_469_p3[63] == 1'b1) begin
        tmp_i4_i_fu_477_p3 = 64'd63;
    end else begin
        tmp_i4_i_fu_477_p3 = 64'd64;
    end
end

assign tmp_i_55_fu_1005_p3 = {{p_Result_1_i_reg_1788}, {1'd1}};

assign tmp_i_fu_431_p2 = ($signed(11'd1027) + $signed(loc_V_reg_1435));


always @ (p_Result_34_fu_1024_p4) begin
    if (p_Result_34_fu_1024_p4[0] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd0;
    end else if (p_Result_34_fu_1024_p4[1] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd1;
    end else if (p_Result_34_fu_1024_p4[2] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd2;
    end else if (p_Result_34_fu_1024_p4[3] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd3;
    end else if (p_Result_34_fu_1024_p4[4] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd4;
    end else if (p_Result_34_fu_1024_p4[5] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd5;
    end else if (p_Result_34_fu_1024_p4[6] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd6;
    end else if (p_Result_34_fu_1024_p4[7] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd7;
    end else if (p_Result_34_fu_1024_p4[8] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd8;
    end else if (p_Result_34_fu_1024_p4[9] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd9;
    end else if (p_Result_34_fu_1024_p4[10] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd10;
    end else if (p_Result_34_fu_1024_p4[11] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd11;
    end else if (p_Result_34_fu_1024_p4[12] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd12;
    end else if (p_Result_34_fu_1024_p4[13] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd13;
    end else if (p_Result_34_fu_1024_p4[14] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd14;
    end else if (p_Result_34_fu_1024_p4[15] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd15;
    end else if (p_Result_34_fu_1024_p4[16] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd16;
    end else if (p_Result_34_fu_1024_p4[17] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd17;
    end else if (p_Result_34_fu_1024_p4[18] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd18;
    end else if (p_Result_34_fu_1024_p4[19] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd19;
    end else if (p_Result_34_fu_1024_p4[20] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd20;
    end else if (p_Result_34_fu_1024_p4[21] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd21;
    end else if (p_Result_34_fu_1024_p4[22] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd22;
    end else if (p_Result_34_fu_1024_p4[23] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd23;
    end else if (p_Result_34_fu_1024_p4[24] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd24;
    end else if (p_Result_34_fu_1024_p4[25] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd25;
    end else if (p_Result_34_fu_1024_p4[26] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd26;
    end else if (p_Result_34_fu_1024_p4[27] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd27;
    end else if (p_Result_34_fu_1024_p4[28] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd28;
    end else if (p_Result_34_fu_1024_p4[29] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd29;
    end else if (p_Result_34_fu_1024_p4[30] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd30;
    end else if (p_Result_34_fu_1024_p4[31] == 1'b1) begin
        tmp_i_i2_fu_1034_p3 = 32'd31;
    end else begin
        tmp_i_i2_fu_1034_p3 = 32'd32;
    end
end

assign tmp_s_fu_661_p3 = ((sin_basis_fu_558_p10[0:0] === 1'b1) ? tmp_6_fu_585_p18 : tmp_7_fu_623_p18);

always @ (posedge ap_clk) begin
    OP1_V_reg_1610[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    tmp_86_i_reg_1617[31:8] <= 24'b000000000000000000000000;
end

endmodule //sin_or_cos_double_s
