
AEOLUS_Sensorboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006b6  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         00001ba8  00000000  00000000  0000070c  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      00000583  00000000  00000000  000022b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_aranges 00000120  00000000  00000000  00002838  2**3
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   0000099a  00000000  00000000  00002958  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000381  00000000  00000000  000032f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   0000080f  00000000  00000000  00003673  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001b8  00000000  00000000  00003e84  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00000262  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000469  00000000  00000000  0000429e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	33 c0       	rjmp	.+102    	; 0x6a <__bad_interrupt>
   4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
   6:	31 c0       	rjmp	.+98     	; 0x6a <__bad_interrupt>
   8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
   a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
   c:	2e c0       	rjmp	.+92     	; 0x6a <__bad_interrupt>
   e:	2d c0       	rjmp	.+90     	; 0x6a <__bad_interrupt>
  10:	2c c0       	rjmp	.+88     	; 0x6a <__bad_interrupt>
  12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
  14:	2a c0       	rjmp	.+84     	; 0x6a <__bad_interrupt>
  16:	29 c0       	rjmp	.+82     	; 0x6a <__bad_interrupt>
  18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
  1a:	27 c0       	rjmp	.+78     	; 0x6a <__bad_interrupt>
  1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
  1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
  20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
  22:	23 c0       	rjmp	.+70     	; 0x6a <__bad_interrupt>
  24:	22 c0       	rjmp	.+68     	; 0x6a <__bad_interrupt>
  26:	21 c0       	rjmp	.+66     	; 0x6a <__bad_interrupt>
  28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
  2a:	1f c0       	rjmp	.+62     	; 0x6a <__bad_interrupt>
  2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
  2e:	1d c0       	rjmp	.+58     	; 0x6a <__bad_interrupt>
  30:	1c c0       	rjmp	.+56     	; 0x6a <__bad_interrupt>
  32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d2 e0       	ldi	r29, 0x02	; 2
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_copy_data>:
  40:	11 e0       	ldi	r17, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	e6 eb       	ldi	r30, 0xB6	; 182
  48:	f6 e0       	ldi	r31, 0x06	; 6
  4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
  4c:	05 90       	lpm	r0, Z+
  4e:	0d 92       	st	X+, r0
  50:	a0 30       	cpi	r26, 0x00	; 0
  52:	b1 07       	cpc	r27, r17
  54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
  56:	11 e0       	ldi	r17, 0x01	; 1
  58:	a0 e0       	ldi	r26, 0x00	; 0
  5a:	b1 e0       	ldi	r27, 0x01	; 1
  5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
  5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
  60:	a0 30       	cpi	r26, 0x00	; 0
  62:	b1 07       	cpc	r27, r17
  64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
  66:	e4 d0       	rcall	.+456    	; 0x230 <main>
  68:	24 c3       	rjmp	.+1608   	; 0x6b2 <_exit>

0000006a <__bad_interrupt>:
  6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <I2C_init>:
 * Init the use of I2C 
 *
 * @param bitrate [Hz]
 * @return false, if Bitrate is too high 
 */ 
bool I2C_init(uint32_t bitrate) {
  6c:	9b 01       	movw	r18, r22
  6e:	ac 01       	movw	r20, r24
	
	TWBR = ((F_CPU/bitrate)-16)/2;
  70:	60 e0       	ldi	r22, 0x00	; 0
  72:	72 e1       	ldi	r23, 0x12	; 18
  74:	8a e7       	ldi	r24, 0x7A	; 122
  76:	90 e0       	ldi	r25, 0x00	; 0
  78:	fa d2       	rcall	.+1524   	; 0x66e <__udivmodsi4>
  7a:	da 01       	movw	r26, r20
  7c:	c9 01       	movw	r24, r18
  7e:	40 97       	sbiw	r24, 0x10	; 16
  80:	a1 09       	sbc	r26, r1
  82:	b1 09       	sbc	r27, r1
  84:	b6 95       	lsr	r27
  86:	a7 95       	ror	r26
  88:	97 95       	ror	r25
  8a:	87 95       	ror	r24
  8c:	e8 eb       	ldi	r30, 0xB8	; 184
  8e:	f0 e0       	ldi	r31, 0x00	; 0
  90:	80 83       	st	Z, r24
	if (TWBR < 11) {
  92:	90 81       	ld	r25, Z
 * Init the use of I2C 
 *
 * @param bitrate [Hz]
 * @return false, if Bitrate is too high 
 */ 
bool I2C_init(uint32_t bitrate) {
  94:	81 e0       	ldi	r24, 0x01	; 1
  96:	9b 30       	cpi	r25, 0x0B	; 11
  98:	08 f0       	brcs	.+2      	; 0x9c <I2C_init+0x30>
  9a:	80 e0       	ldi	r24, 0x00	; 0
		return true;
	}
		
	return false;
	
}
  9c:	08 95       	ret

0000009e <I2C_start>:
 */
bool I2C_start(uint8_t address, uint8_t access) {
	uint8_t		twst;
	
	//Send Start-Condition 
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
  9e:	94 ea       	ldi	r25, 0xA4	; 164
  a0:	90 93 bc 00 	sts	0x00BC, r25

	//Wait unit the transmission of the start-condition is completed 
	while (!(TWCR & (1<<TWINT)));
  a4:	ec eb       	ldi	r30, 0xBC	; 188
  a6:	f0 e0       	ldi	r31, 0x00	; 0
  a8:	90 81       	ld	r25, Z
  aa:	99 23       	and	r25, r25
  ac:	ec f7       	brge	.-6      	; 0xa8 <I2C_start+0xa>

	//Check the value of the TWI status register, mask the prescalor bits
	twst = TWSR & 0xF8;
  ae:	90 91 b9 00 	lds	r25, 0x00B9
  b2:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TWI_START) && (twst != TWI_REP_START)) return false;
  b4:	98 30       	cpi	r25, 0x08	; 8
  b6:	11 f0       	breq	.+4      	; 0xbc <I2C_start+0x1e>
  b8:	90 31       	cpi	r25, 0x10	; 16
  ba:	b1 f4       	brne	.+44     	; 0xe8 <I2C_start+0x4a>

	//Send the device address and the access-type (read/write) 
	TWDR = (address<<1) + access;
  bc:	88 0f       	add	r24, r24
  be:	68 0f       	add	r22, r24
  c0:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN);
  c4:	84 e8       	ldi	r24, 0x84	; 132
  c6:	80 93 bc 00 	sts	0x00BC, r24
	
	//Wait until transmission is completed and a ACK/NACK is received 
	while (!(TWCR & (1<<TWINT)));
  ca:	ec eb       	ldi	r30, 0xBC	; 188
  cc:	f0 e0       	ldi	r31, 0x00	; 0
  ce:	80 81       	ld	r24, Z
  d0:	88 23       	and	r24, r24
  d2:	ec f7       	brge	.-6      	; 0xce <I2C_start+0x30>
	
	//Check value of TWI Status Register. Mask prescalor bits.
	twst = TWSR & 0xF8;
  d4:	90 91 b9 00 	lds	r25, 0x00B9
  d8:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) {
  da:	98 31       	cpi	r25, 0x18	; 24
  dc:	39 f0       	breq	.+14     	; 0xec <I2C_start+0x4e>
 * Start the I2C Master 
 *
 * @param address: 7bit slave address 
 * @param access: read or write (1 = read, 0 = write) 
 */
bool I2C_start(uint8_t address, uint8_t access) {
  de:	81 e0       	ldi	r24, 0x01	; 1
  e0:	90 34       	cpi	r25, 0x40	; 64
  e2:	29 f0       	breq	.+10     	; 0xee <I2C_start+0x50>
  e4:	80 e0       	ldi	r24, 0x00	; 0
  e6:	08 95       	ret
	//Wait unit the transmission of the start-condition is completed 
	while (!(TWCR & (1<<TWINT)));

	//Check the value of the TWI status register, mask the prescalor bits
	twst = TWSR & 0xF8;
	if ((twst != TWI_START) && (twst != TWI_REP_START)) return false;
  e8:	80 e0       	ldi	r24, 0x00	; 0
  ea:	08 95       	ret
	twst = TWSR & 0xF8;
	if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) {
		return false;
	}		

	return true;
  ec:	81 e0       	ldi	r24, 0x01	; 1
}
  ee:	08 95       	ret

000000f0 <I2C_stop>:
 *
 */
void I2C_stop(void) {
	
	//Send stop-condition 
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
  f0:	84 e9       	ldi	r24, 0x94	; 148
  f2:	80 93 bc 00 	sts	0x00BC, r24

	//Wait until the bus is released 
	while (TWCR & (1<<TWINT));
  f6:	ec eb       	ldi	r30, 0xBC	; 188
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	80 81       	ld	r24, Z
  fc:	88 23       	and	r24, r24
  fe:	ec f3       	brlt	.-6      	; 0xfa <I2C_stop+0xa>
}	
 100:	08 95       	ret

00000102 <I2C_write_byte>:
 */
bool I2C_write_byte(uint8_t byte) {
	uint8_t   twst;
	
	//Send data to the previously addressed device
	TWDR = byte;
 102:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
 106:	84 e8       	ldi	r24, 0x84	; 132
 108:	80 93 bc 00 	sts	0x00BC, r24
	
	//Wait until transmission completed
	while (!(TWCR & (1<<TWINT)));
 10c:	ec eb       	ldi	r30, 0xBC	; 188
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	80 81       	ld	r24, Z
 112:	88 23       	and	r24, r24
 114:	ec f7       	brge	.-6      	; 0x110 <I2C_write_byte+0xe>
	
	//Check value of TWI Status Register. Mask prescalor bits
	twst = TWSR & 0xF8;
 116:	90 91 b9 00 	lds	r25, 0x00B9
 11a:	98 7f       	andi	r25, 0xF8	; 248
/**
 * Write a Byte to the slave 
 *
 * @param bytes 
 */
bool I2C_write_byte(uint8_t byte) {
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	98 32       	cpi	r25, 0x28	; 40
 120:	09 f4       	brne	.+2      	; 0x124 <I2C_write_byte+0x22>
 122:	80 e0       	ldi	r24, 0x00	; 0
	if (twst != TWI_MTX_DATA_ACK) {
		return true;
	}	
		
	return false;
}
 124:	08 95       	ret

00000126 <I2C_read_byte>:
 *
 * @return byte read
 */
uint8_t I2C_read_byte(void) {
	
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);
 126:	84 ec       	ldi	r24, 0xC4	; 196
 128:	80 93 bc 00 	sts	0x00BC, r24
	while (!(TWCR & (1<<TWINT)));
 12c:	ec eb       	ldi	r30, 0xBC	; 188
 12e:	f0 e0       	ldi	r31, 0x00	; 0
 130:	80 81       	ld	r24, Z
 132:	88 23       	and	r24, r24
 134:	ec f7       	brge	.-6      	; 0x130 <I2C_read_byte+0xa>

	return TWDR;
 136:	80 91 bb 00 	lds	r24, 0x00BB
}
 13a:	08 95       	ret

0000013c <I2C_read_last_byte>:
 * 
 * @return last byte read
 */
uint8_t I2C_read_last_byte(void) {
	
	TWCR = (1<<TWINT)|(1<<TWEN);
 13c:	84 e8       	ldi	r24, 0x84	; 132
 13e:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
 142:	ec eb       	ldi	r30, 0xBC	; 188
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	88 23       	and	r24, r24
 14a:	ec f7       	brge	.-6      	; 0x146 <I2C_read_last_byte+0xa>
	
	return TWDR;
 14c:	80 91 bb 00 	lds	r24, 0x00BB
}
 150:	08 95       	ret

00000152 <write_register>:
 * Write a value to a register 
 *
 * @param reg: Name of the register 
 * @param data: Data to be written to the register  
 */ 
bool write_register(uint8_t reg, uint8_t data) {
 152:	cf 93       	push	r28
 154:	df 93       	push	r29
 156:	d8 2f       	mov	r29, r24
 158:	c6 2f       	mov	r28, r22
	
	//Start the I2C Master interface. 
	//We want to write a register => access-type is WRITE 
	if(!I2C_start (SLAVE_ADDR, WRITE)) {
 15a:	82 e6       	ldi	r24, 0x62	; 98
 15c:	60 e0       	ldi	r22, 0x00	; 0
 15e:	9f df       	rcall	.-194    	; 0x9e <I2C_start>
 160:	88 23       	and	r24, r24
 162:	19 f4       	brne	.+6      	; 0x16a <write_register+0x18>
		//I2C could not be started => nothing we can do against this, might flag unhappy...
		//Anyway, stop the I2C Master interface
		
		I2C_stop();
 164:	c5 df       	rcall	.-118    	; 0xf0 <I2C_stop>
		
		return false; 
 166:	80 e0       	ldi	r24, 0x00	; 0
 168:	06 c0       	rjmp	.+12     	; 0x176 <write_register+0x24>
	} else {
		//I2C Master Interface is started => we can transfer the bytes to the slave 
		
		//Send Register address 
		I2C_write_byte(reg); 
 16a:	8d 2f       	mov	r24, r29
 16c:	ca df       	rcall	.-108    	; 0x102 <I2C_write_byte>
		
		//Send Value the register should contain 
		I2C_write_byte(data);
 16e:	8c 2f       	mov	r24, r28
 170:	c8 df       	rcall	.-112    	; 0x102 <I2C_write_byte>
		
		//Close the Master-Interface 
		I2C_stop(); 
 172:	be df       	rcall	.-132    	; 0xf0 <I2C_stop>
	}
	
	//Everything is OK => return true
	return true; 
 174:	81 e0       	ldi	r24, 0x01	; 1
}
 176:	df 91       	pop	r29
 178:	cf 91       	pop	r28
 17a:	08 95       	ret

0000017c <lidar_init>:
bool lidar_init(void) {
	
	bool status = true;		//Status of the initialization (we assume that everything is OK at the beginning) 
	
	//Start the I2C Interface 
	if(!I2C_init(BITRATE)) {
 17c:	60 ea       	ldi	r22, 0xA0	; 160
 17e:	76 e8       	ldi	r23, 0x86	; 134
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	73 df       	rcall	.-282    	; 0x6c <I2C_init>
 186:	88 23       	and	r24, r24
 188:	21 f0       	breq	.+8      	; 0x192 <lidar_init+0x16>
		return false; 
	}
	
	
	//Reset the lidar to defaults for Distance Measurements 
	status = status && write_register(I_COMMAND_REG, 0x00); 
 18a:	80 e0       	ldi	r24, 0x00	; 0
 18c:	60 e0       	ldi	r22, 0x00	; 0
 18e:	e1 df       	rcall	.-62     	; 0x152 <write_register>
	
	
	//Return the status after all initialization is done
	return status; 
 190:	08 95       	ret
	//Start the I2C Interface 
	if(!I2C_init(BITRATE)) {
		//An error occurred during initialization of the I2C interface 
		//Nothing we can do about this... might flag unhappy... 
		
		return false; 
 192:	80 e0       	ldi	r24, 0x00	; 0
	status = status && write_register(I_COMMAND_REG, 0x00); 
	
	
	//Return the status after all initialization is done
	return status; 
}
 194:	08 95       	ret

00000196 <read_register>:
 *
 * @param reg: Name of the register 
 * @param numofbytes: number of Bytes to be read (1,2) 
 * @param arraytosafe: Array with two bytes, where the result is stored 
 */
bool read_register(uint8_t reg, uint8_t numofbytes, uint8_t arraytosafe[2]) {
 196:	0f 93       	push	r16
 198:	1f 93       	push	r17
 19a:	cf 93       	push	r28
 19c:	df 93       	push	r29
 19e:	08 2f       	mov	r16, r24
 1a0:	16 2f       	mov	r17, r22
 1a2:	ea 01       	movw	r28, r20
	
	//Start the I2C Master interface
	//We want tor write a register first => access-type is WRITE 
	if(!I2C_start(SLAVE_ADDR, WRITE)) {
 1a4:	82 e6       	ldi	r24, 0x62	; 98
 1a6:	60 e0       	ldi	r22, 0x00	; 0
 1a8:	7a df       	rcall	.-268    	; 0x9e <I2C_start>
 1aa:	88 23       	and	r24, r24
 1ac:	19 f4       	brne	.+6      	; 0x1b4 <read_register+0x1e>
		//I2C could not be started => nothing we can do against this, might flag unhappy...
		//Anyway, stop the I2C Master interface
				
		I2C_stop();
 1ae:	a0 df       	rcall	.-192    	; 0xf0 <I2C_stop>
		
		return false; 
 1b0:	80 e0       	ldi	r24, 0x00	; 0
 1b2:	1e c0       	rjmp	.+60     	; 0x1f0 <read_register+0x5a>
	} else {
		//I2C Master Interface is started => we can transfer the bytes to the slave
		
		//If two consecutive registers should be read, the address must contain a 1 as bit7
		if(numofbytes == 2) {
 1b4:	12 30       	cpi	r17, 0x02	; 2
 1b6:	09 f4       	brne	.+2      	; 0x1ba <read_register+0x24>
			//We want to write two consecutive registers => we must set bit7 of the register address to 1
			reg = 0x80 | reg; 
 1b8:	00 68       	ori	r16, 0x80	; 128
		}
		
		//Send the register address to be read
		I2C_write_byte(reg); 
 1ba:	80 2f       	mov	r24, r16
 1bc:	a2 df       	rcall	.-188    	; 0x102 <I2C_write_byte>
		
		//Start the I2C Master interface
		//This time we want tor read a register => access-type is READ
		if(!I2C_start(SLAVE_ADDR, READ)) {
 1be:	82 e6       	ldi	r24, 0x62	; 98
 1c0:	61 e0       	ldi	r22, 0x01	; 1
 1c2:	6d df       	rcall	.-294    	; 0x9e <I2C_start>
 1c4:	88 23       	and	r24, r24
 1c6:	19 f4       	brne	.+6      	; 0x1ce <read_register+0x38>
			//I2C could not be started => nothing we can do against this, might flag unhappy... 
			//Anyway, stop the I2C Master interface 
			
			I2C_stop(); 
 1c8:	93 df       	rcall	.-218    	; 0xf0 <I2C_stop>
			
			return false; 
 1ca:	80 e0       	ldi	r24, 0x00	; 0
 1cc:	11 c0       	rjmp	.+34     	; 0x1f0 <read_register+0x5a>
		} else {
			//I2C Master Interface is started => we can read the bytes from the slave 
			
			//Read one or two bytes from the Slave 
			if(numofbytes == 1) {
 1ce:	11 30       	cpi	r17, 0x01	; 1
 1d0:	19 f4       	brne	.+6      	; 0x1d8 <read_register+0x42>
				//Only one byte is to be read 
				
				arraytosafe[0] = I2C_read_last_byte(); //The first byte is the last byte
 1d2:	b4 df       	rcall	.-152    	; 0x13c <I2C_read_last_byte>
 1d4:	88 83       	st	Y, r24
 1d6:	0a c0       	rjmp	.+20     	; 0x1ec <read_register+0x56>
			} else if(numofbytes == 2) {
 1d8:	12 30       	cpi	r17, 0x02	; 2
 1da:	29 f4       	brne	.+10     	; 0x1e6 <read_register+0x50>
				//Two bytes are to be read 
				
				arraytosafe[0] = I2C_read_byte();		//Read first byte 
 1dc:	a4 df       	rcall	.-184    	; 0x126 <I2C_read_byte>
 1de:	88 83       	st	Y, r24
				arraytosafe[1] = I2C_read_last_byte();	//Read second byte <=> last byte  
 1e0:	ad df       	rcall	.-166    	; 0x13c <I2C_read_last_byte>
 1e2:	89 83       	std	Y+1, r24	; 0x01
 1e4:	03 c0       	rjmp	.+6      	; 0x1ec <read_register+0x56>
			} else {
				I2C_stop(); 
 1e6:	84 df       	rcall	.-248    	; 0xf0 <I2C_stop>
				
				return false; 
 1e8:	80 e0       	ldi	r24, 0x00	; 0
 1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <read_register+0x5a>
			}
			
			//Stop the Master-interface
			I2C_stop(); 
 1ec:	81 df       	rcall	.-254    	; 0xf0 <I2C_stop>
		}
	}
	
	//Everything is OK => return true
	return true; 
 1ee:	81 e0       	ldi	r24, 0x01	; 1
 1f0:	df 91       	pop	r29
 1f2:	cf 91       	pop	r28
 1f4:	1f 91       	pop	r17
 1f6:	0f 91       	pop	r16
 1f8:	08 95       	ret

000001fa <lidar_get_distance>:
/**
 * Read the distance from the LIDAR Sensor 
 *
 * @return the measured distance [cm] (Note: 16bit value!) 
 */ 
uint16_t lidar_get_distance(void) {
 1fa:	cf 93       	push	r28
 1fc:	df 93       	push	r29
 1fe:	00 d0       	rcall	.+0      	; 0x200 <lidar_get_distance+0x6>
 200:	cd b7       	in	r28, 0x3d	; 61
 202:	de b7       	in	r29, 0x3e	; 62
	uint8_t result[2]; 
	
	//Read the Distance from the Register using I2C
	if(!read_register(0x0f,2,result)) {
 204:	8f e0       	ldi	r24, 0x0F	; 15
 206:	62 e0       	ldi	r22, 0x02	; 2
 208:	ae 01       	movw	r20, r28
 20a:	4f 5f       	subi	r20, 0xFF	; 255
 20c:	5f 4f       	sbci	r21, 0xFF	; 255
 20e:	c3 df       	rcall	.-122    	; 0x196 <read_register>
 210:	88 23       	and	r24, r24
 212:	39 f0       	breq	.+14     	; 0x222 <lidar_get_distance+0x28>
		
		return 0; 
	}
	
	//We read two 8bit values => convert to a 16bit value
	return ((result[0] << 8) | result[1]);  
 214:	39 81       	ldd	r19, Y+1	; 0x01
 216:	20 e0       	ldi	r18, 0x00	; 0
 218:	8a 81       	ldd	r24, Y+2	; 0x02
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	82 2b       	or	r24, r18
 21e:	93 2b       	or	r25, r19
 220:	02 c0       	rjmp	.+4      	; 0x226 <lidar_get_distance+0x2c>
	//Read the Distance from the Register using I2C
	if(!read_register(0x0f,2,result)) {
		//The reading of the registers was NOT successful 
		//Nothing we can do about this... might flag unhappy...
		
		return 0; 
 222:	80 e0       	ldi	r24, 0x00	; 0
 224:	90 e0       	ldi	r25, 0x00	; 0
	}
	
	//We read two 8bit values => convert to a 16bit value
	return ((result[0] << 8) | result[1]);  
	
}
 226:	0f 90       	pop	r0
 228:	0f 90       	pop	r0
 22a:	df 91       	pop	r29
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <main>:
#include "lidar.h"

#include <util/delay.h>

int main(void)
{
 230:	cf 93       	push	r28
 232:	df 93       	push	r29
	/************************************************************************/
	
	bool boot_state = true;		//true, if everything is fine during the boot process 
	
	//Disable any Interrupt 
	cli(); 
 234:	f8 94       	cli
	
	//Init the input/output ports 
	boot_state = boot_state && port_init(); 
 236:	3c d0       	rcall	.+120    	; 0x2b0 <port_init>
	
	//Init the use of a Servo
	boot_state = boot_state && servo_init(); 
 238:	88 23       	and	r24, r24
 23a:	a9 f1       	breq	.+106    	; 0x2a6 <main+0x76>
 23c:	7c d0       	rcall	.+248    	; 0x336 <servo_init>
 23e:	88 23       	and	r24, r24
 240:	91 f1       	breq	.+100    	; 0x2a6 <main+0x76>
	
	//Init the use of the LIDAR 
	boot_state = boot_state && lidar_init(); 
 242:	9c df       	rcall	.-200    	; 0x17c <lidar_init>
 244:	88 23       	and	r24, r24
 246:	79 f1       	breq	.+94     	; 0x2a6 <main+0x76>
		//Toggle LED  
		port_led(true);
		
		//Move Servo from 0 to 180° in Steps of 5°
		uint8_t ang = 0; 
		for(ang = 0; ang <= 180; ang = ang+2) {
 248:	d0 e0       	ldi	r29, 0x00	; 0
		/* Note this main while-loop is only started if all Sensors are initialized successfully 
		 * Otherwise for safety reasons the main loop is not started at all */ 
		
		
		//Toggle LED  
		port_led(true);
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	3a d0       	rcall	.+116    	; 0x2c2 <port_led>
		
		//Move Servo from 0 to 180° in Steps of 5°
		uint8_t ang = 0; 
		for(ang = 0; ang <= 180; ang = ang+2) {
 24e:	cd 2f       	mov	r28, r29
		servo_set(ang); 
 250:	6c 2f       	mov	r22, r28
 252:	70 e0       	ldi	r23, 0x00	; 0
 254:	80 e0       	ldi	r24, 0x00	; 0
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	19 d1       	rcall	.+562    	; 0x48c <__floatunsisf>
 25a:	39 d0       	rcall	.+114    	; 0x2ce <servo_set>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 25c:	8f e7       	ldi	r24, 0x7F	; 127
 25e:	98 e3       	ldi	r25, 0x38	; 56
 260:	a1 e0       	ldi	r26, 0x01	; 1
 262:	81 50       	subi	r24, 0x01	; 1
 264:	90 40       	sbci	r25, 0x00	; 0
 266:	a0 40       	sbci	r26, 0x00	; 0
 268:	e1 f7       	brne	.-8      	; 0x262 <main+0x32>
 26a:	00 c0       	rjmp	.+0      	; 0x26c <main+0x3c>
 26c:	00 00       	nop
		//Toggle LED  
		port_led(true);
		
		//Move Servo from 0 to 180° in Steps of 5°
		uint8_t ang = 0; 
		for(ang = 0; ang <= 180; ang = ang+2) {
 26e:	ce 5f       	subi	r28, 0xFE	; 254
 270:	c6 3b       	cpi	r28, 0xB6	; 182
 272:	71 f7       	brne	.-36     	; 0x250 <main+0x20>
		servo_set(ang); 
		_delay_ms(50); 
		}		

		//Toggle LED 
		port_led(false);
 274:	8d 2f       	mov	r24, r29
 276:	25 d0       	rcall	.+74     	; 0x2c2 <port_led>
 278:	8f ef       	ldi	r24, 0xFF	; 255
 27a:	99 e6       	ldi	r25, 0x69	; 105
 27c:	a8 e1       	ldi	r26, 0x18	; 24
 27e:	81 50       	subi	r24, 0x01	; 1
 280:	90 40       	sbci	r25, 0x00	; 0
 282:	a0 40       	sbci	r26, 0x00	; 0
 284:	e1 f7       	brne	.-8      	; 0x27e <main+0x4e>
 286:	00 c0       	rjmp	.+0      	; 0x288 <main+0x58>
 288:	00 00       	nop
		_delay_ms(1000); 
		servo_set(0); 
 28a:	60 e0       	ldi	r22, 0x00	; 0
 28c:	70 e0       	ldi	r23, 0x00	; 0
 28e:	cb 01       	movw	r24, r22
 290:	1e d0       	rcall	.+60     	; 0x2ce <servo_set>
 292:	8f ef       	ldi	r24, 0xFF	; 255
 294:	99 e6       	ldi	r25, 0x69	; 105
 296:	a8 e1       	ldi	r26, 0x18	; 24
 298:	81 50       	subi	r24, 0x01	; 1
 29a:	90 40       	sbci	r25, 0x00	; 0
 29c:	a0 40       	sbci	r26, 0x00	; 0
 29e:	e1 f7       	brne	.-8      	; 0x298 <main+0x68>
 2a0:	00 c0       	rjmp	.+0      	; 0x2a2 <main+0x72>
 2a2:	00 00       	nop
 2a4:	d2 cf       	rjmp	.-92     	; 0x24a <main+0x1a>
		_delay_ms(1000);	
		
    }
 2a6:	80 e0       	ldi	r24, 0x00	; 0
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	df 91       	pop	r29
 2ac:	cf 91       	pop	r28
 2ae:	08 95       	ret

000002b0 <port_init>:
 *
 */
bool port_init(void) {
	
	//Set data direction (Output/Input) 
	DDRB = 0xff;	//All ports are outputs
 2b0:	8f ef       	ldi	r24, 0xFF	; 255
 2b2:	84 b9       	out	0x04, r24	; 4
	DDRC = 0xff;    //All ports are outputs
 2b4:	87 b9       	out	0x07, r24	; 7
	DDRD = 0xff;    //All ports are outputs 
 2b6:	8a b9       	out	0x0a, r24	; 10
	
	//Set all Ports to logic zero (<=> OFF) 
	PORTB = 0x00; 
 2b8:	15 b8       	out	0x05, r1	; 5
	PORTC = 0x00; 
 2ba:	18 b8       	out	0x08, r1	; 8
	PORTD = 0x00; 
 2bc:	1b b8       	out	0x0b, r1	; 11
	
	return true; 
} 
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	08 95       	ret

000002c2 <port_led>:
 * Control the LED connected to PORT PB0
 *
 * @param state, true, iff the LED must be turned on, false else  
 */
void port_led(bool state) {
	if(state) {
 2c2:	88 23       	and	r24, r24
 2c4:	11 f0       	breq	.+4      	; 0x2ca <port_led+0x8>
		PORTB |= (1<<PB0); 
 2c6:	28 9a       	sbi	0x05, 0	; 5
 2c8:	08 95       	ret
	} else {
		PORTB &= ~(1<<PB0); 
 2ca:	28 98       	cbi	0x05, 0	; 5
 2cc:	08 95       	ret

000002ce <servo_set>:
/**
 * Set the Servo to a given angle
 * 
 * @param deg: angele in degrees the servo should move to 
 */
void servo_set(float deg) {
 2ce:	8f 92       	push	r8
 2d0:	9f 92       	push	r9
 2d2:	af 92       	push	r10
 2d4:	bf 92       	push	r11
 2d6:	cf 92       	push	r12
 2d8:	df 92       	push	r13
 2da:	ef 92       	push	r14
 2dc:	ff 92       	push	r15
 2de:	6b 01       	movw	r12, r22
 2e0:	7c 01       	movw	r14, r24
	OCR1A = ICR1 - ((maxPWM-minPWM)/180.0f*deg + minPWM); 
 2e2:	60 91 86 00 	lds	r22, 0x0086
 2e6:	70 91 87 00 	lds	r23, 0x0087
 2ea:	80 e0       	ldi	r24, 0x00	; 0
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	ce d0       	rcall	.+412    	; 0x48c <__floatunsisf>
 2f0:	4b 01       	movw	r8, r22
 2f2:	5c 01       	movw	r10, r24
 2f4:	c7 01       	movw	r24, r14
 2f6:	b6 01       	movw	r22, r12
 2f8:	20 e0       	ldi	r18, 0x00	; 0
 2fa:	30 e0       	ldi	r19, 0x00	; 0
 2fc:	40 e2       	ldi	r20, 0x20	; 32
 2fe:	51 e4       	ldi	r21, 0x41	; 65
 300:	53 d1       	rcall	.+678    	; 0x5a8 <__mulsf3>
 302:	20 e0       	ldi	r18, 0x00	; 0
 304:	30 e8       	ldi	r19, 0x80	; 128
 306:	49 e0       	ldi	r20, 0x09	; 9
 308:	54 e4       	ldi	r21, 0x44	; 68
 30a:	30 d0       	rcall	.+96     	; 0x36c <__addsf3>
 30c:	9b 01       	movw	r18, r22
 30e:	ac 01       	movw	r20, r24
 310:	c5 01       	movw	r24, r10
 312:	b4 01       	movw	r22, r8
 314:	2a d0       	rcall	.+84     	; 0x36a <__subsf3>
 316:	8e d0       	rcall	.+284    	; 0x434 <__fixunssfsi>
 318:	dc 01       	movw	r26, r24
 31a:	cb 01       	movw	r24, r22
 31c:	90 93 89 00 	sts	0x0089, r25
 320:	80 93 88 00 	sts	0x0088, r24
 324:	ff 90       	pop	r15
 326:	ef 90       	pop	r14
 328:	df 90       	pop	r13
 32a:	cf 90       	pop	r12
 32c:	bf 90       	pop	r11
 32e:	af 90       	pop	r10
 330:	9f 90       	pop	r9
 332:	8f 90       	pop	r8
 334:	08 95       	ret

00000336 <servo_init>:
/** 
 * Initialize the use of a Servo 	
 */
bool servo_init(void) {
	
	DDRD |= 0xFF;		//Set DDRD as output 
 336:	8a b1       	in	r24, 0x0a	; 10
 338:	8f ef       	ldi	r24, 0xFF	; 255
 33a:	8a b9       	out	0x0a, r24	; 10
	TCCR1A |= (1<<WGM11) | (1<<COM1A1);		
 33c:	e0 e8       	ldi	r30, 0x80	; 128
 33e:	f0 e0       	ldi	r31, 0x00	; 0
 340:	80 81       	ld	r24, Z
 342:	82 68       	ori	r24, 0x82	; 130
 344:	80 83       	st	Z, r24
	TCCR1B |= 1<<WGM13 | 1<<WGM12 | 1<<CS10;
 346:	e1 e8       	ldi	r30, 0x81	; 129
 348:	f0 e0       	ldi	r31, 0x00	; 0
 34a:	80 81       	ld	r24, Z
 34c:	89 61       	ori	r24, 0x19	; 25
 34e:	80 83       	st	Z, r24
	
	//Set maximum Timer-Count 
	// ICR1 = F_CPU/(Servo acceptable Value in Hz); 
	ICR1 = 15999; 
 350:	8f e7       	ldi	r24, 0x7F	; 127
 352:	9e e3       	ldi	r25, 0x3E	; 62
 354:	90 93 87 00 	sts	0x0087, r25
 358:	80 93 86 00 	sts	0x0086, r24

	//Init the Servo and make sure it starts in 90° Position. 
	servo_set(90); 
 35c:	60 e0       	ldi	r22, 0x00	; 0
 35e:	70 e0       	ldi	r23, 0x00	; 0
 360:	84 eb       	ldi	r24, 0xB4	; 180
 362:	92 e4       	ldi	r25, 0x42	; 66
 364:	b4 df       	rcall	.-152    	; 0x2ce <servo_set>
	
	return true; 
}
 366:	81 e0       	ldi	r24, 0x01	; 1
 368:	08 95       	ret

0000036a <__subsf3>:
 36a:	50 58       	subi	r21, 0x80	; 128

0000036c <__addsf3>:
 36c:	bb 27       	eor	r27, r27
 36e:	aa 27       	eor	r26, r26
 370:	0e d0       	rcall	.+28     	; 0x38e <__addsf3x>
 372:	e0 c0       	rjmp	.+448    	; 0x534 <__fp_round>
 374:	d1 d0       	rcall	.+418    	; 0x518 <__fp_pscA>
 376:	30 f0       	brcs	.+12     	; 0x384 <__addsf3+0x18>
 378:	d6 d0       	rcall	.+428    	; 0x526 <__fp_pscB>
 37a:	20 f0       	brcs	.+8      	; 0x384 <__addsf3+0x18>
 37c:	31 f4       	brne	.+12     	; 0x38a <__addsf3+0x1e>
 37e:	9f 3f       	cpi	r25, 0xFF	; 255
 380:	11 f4       	brne	.+4      	; 0x386 <__addsf3+0x1a>
 382:	1e f4       	brtc	.+6      	; 0x38a <__addsf3+0x1e>
 384:	c6 c0       	rjmp	.+396    	; 0x512 <__fp_nan>
 386:	0e f4       	brtc	.+2      	; 0x38a <__addsf3+0x1e>
 388:	e0 95       	com	r30
 38a:	e7 fb       	bst	r30, 7
 38c:	bc c0       	rjmp	.+376    	; 0x506 <__fp_inf>

0000038e <__addsf3x>:
 38e:	e9 2f       	mov	r30, r25
 390:	e2 d0       	rcall	.+452    	; 0x556 <__fp_split3>
 392:	80 f3       	brcs	.-32     	; 0x374 <__addsf3+0x8>
 394:	ba 17       	cp	r27, r26
 396:	62 07       	cpc	r22, r18
 398:	73 07       	cpc	r23, r19
 39a:	84 07       	cpc	r24, r20
 39c:	95 07       	cpc	r25, r21
 39e:	18 f0       	brcs	.+6      	; 0x3a6 <__addsf3x+0x18>
 3a0:	71 f4       	brne	.+28     	; 0x3be <__addsf3x+0x30>
 3a2:	9e f5       	brtc	.+102    	; 0x40a <__addsf3x+0x7c>
 3a4:	fa c0       	rjmp	.+500    	; 0x59a <__fp_zero>
 3a6:	0e f4       	brtc	.+2      	; 0x3aa <__addsf3x+0x1c>
 3a8:	e0 95       	com	r30
 3aa:	0b 2e       	mov	r0, r27
 3ac:	ba 2f       	mov	r27, r26
 3ae:	a0 2d       	mov	r26, r0
 3b0:	0b 01       	movw	r0, r22
 3b2:	b9 01       	movw	r22, r18
 3b4:	90 01       	movw	r18, r0
 3b6:	0c 01       	movw	r0, r24
 3b8:	ca 01       	movw	r24, r20
 3ba:	a0 01       	movw	r20, r0
 3bc:	11 24       	eor	r1, r1
 3be:	ff 27       	eor	r31, r31
 3c0:	59 1b       	sub	r21, r25
 3c2:	99 f0       	breq	.+38     	; 0x3ea <__addsf3x+0x5c>
 3c4:	59 3f       	cpi	r21, 0xF9	; 249
 3c6:	50 f4       	brcc	.+20     	; 0x3dc <__addsf3x+0x4e>
 3c8:	50 3e       	cpi	r21, 0xE0	; 224
 3ca:	68 f1       	brcs	.+90     	; 0x426 <__addsf3x+0x98>
 3cc:	1a 16       	cp	r1, r26
 3ce:	f0 40       	sbci	r31, 0x00	; 0
 3d0:	a2 2f       	mov	r26, r18
 3d2:	23 2f       	mov	r18, r19
 3d4:	34 2f       	mov	r19, r20
 3d6:	44 27       	eor	r20, r20
 3d8:	58 5f       	subi	r21, 0xF8	; 248
 3da:	f3 cf       	rjmp	.-26     	; 0x3c2 <__addsf3x+0x34>
 3dc:	46 95       	lsr	r20
 3de:	37 95       	ror	r19
 3e0:	27 95       	ror	r18
 3e2:	a7 95       	ror	r26
 3e4:	f0 40       	sbci	r31, 0x00	; 0
 3e6:	53 95       	inc	r21
 3e8:	c9 f7       	brne	.-14     	; 0x3dc <__addsf3x+0x4e>
 3ea:	7e f4       	brtc	.+30     	; 0x40a <__addsf3x+0x7c>
 3ec:	1f 16       	cp	r1, r31
 3ee:	ba 0b       	sbc	r27, r26
 3f0:	62 0b       	sbc	r22, r18
 3f2:	73 0b       	sbc	r23, r19
 3f4:	84 0b       	sbc	r24, r20
 3f6:	ba f0       	brmi	.+46     	; 0x426 <__addsf3x+0x98>
 3f8:	91 50       	subi	r25, 0x01	; 1
 3fa:	a1 f0       	breq	.+40     	; 0x424 <__addsf3x+0x96>
 3fc:	ff 0f       	add	r31, r31
 3fe:	bb 1f       	adc	r27, r27
 400:	66 1f       	adc	r22, r22
 402:	77 1f       	adc	r23, r23
 404:	88 1f       	adc	r24, r24
 406:	c2 f7       	brpl	.-16     	; 0x3f8 <__addsf3x+0x6a>
 408:	0e c0       	rjmp	.+28     	; 0x426 <__addsf3x+0x98>
 40a:	ba 0f       	add	r27, r26
 40c:	62 1f       	adc	r22, r18
 40e:	73 1f       	adc	r23, r19
 410:	84 1f       	adc	r24, r20
 412:	48 f4       	brcc	.+18     	; 0x426 <__addsf3x+0x98>
 414:	87 95       	ror	r24
 416:	77 95       	ror	r23
 418:	67 95       	ror	r22
 41a:	b7 95       	ror	r27
 41c:	f7 95       	ror	r31
 41e:	9e 3f       	cpi	r25, 0xFE	; 254
 420:	08 f0       	brcs	.+2      	; 0x424 <__addsf3x+0x96>
 422:	b3 cf       	rjmp	.-154    	; 0x38a <__addsf3+0x1e>
 424:	93 95       	inc	r25
 426:	88 0f       	add	r24, r24
 428:	08 f0       	brcs	.+2      	; 0x42c <__addsf3x+0x9e>
 42a:	99 27       	eor	r25, r25
 42c:	ee 0f       	add	r30, r30
 42e:	97 95       	ror	r25
 430:	87 95       	ror	r24
 432:	08 95       	ret

00000434 <__fixunssfsi>:
 434:	98 d0       	rcall	.+304    	; 0x566 <__fp_splitA>
 436:	88 f0       	brcs	.+34     	; 0x45a <__fixunssfsi+0x26>
 438:	9f 57       	subi	r25, 0x7F	; 127
 43a:	90 f0       	brcs	.+36     	; 0x460 <__fixunssfsi+0x2c>
 43c:	b9 2f       	mov	r27, r25
 43e:	99 27       	eor	r25, r25
 440:	b7 51       	subi	r27, 0x17	; 23
 442:	a0 f0       	brcs	.+40     	; 0x46c <__fixunssfsi+0x38>
 444:	d1 f0       	breq	.+52     	; 0x47a <__fixunssfsi+0x46>
 446:	66 0f       	add	r22, r22
 448:	77 1f       	adc	r23, r23
 44a:	88 1f       	adc	r24, r24
 44c:	99 1f       	adc	r25, r25
 44e:	1a f0       	brmi	.+6      	; 0x456 <__fixunssfsi+0x22>
 450:	ba 95       	dec	r27
 452:	c9 f7       	brne	.-14     	; 0x446 <__fixunssfsi+0x12>
 454:	12 c0       	rjmp	.+36     	; 0x47a <__fixunssfsi+0x46>
 456:	b1 30       	cpi	r27, 0x01	; 1
 458:	81 f0       	breq	.+32     	; 0x47a <__fixunssfsi+0x46>
 45a:	9f d0       	rcall	.+318    	; 0x59a <__fp_zero>
 45c:	b1 e0       	ldi	r27, 0x01	; 1
 45e:	08 95       	ret
 460:	9c c0       	rjmp	.+312    	; 0x59a <__fp_zero>
 462:	67 2f       	mov	r22, r23
 464:	78 2f       	mov	r23, r24
 466:	88 27       	eor	r24, r24
 468:	b8 5f       	subi	r27, 0xF8	; 248
 46a:	39 f0       	breq	.+14     	; 0x47a <__fixunssfsi+0x46>
 46c:	b9 3f       	cpi	r27, 0xF9	; 249
 46e:	cc f3       	brlt	.-14     	; 0x462 <__fixunssfsi+0x2e>
 470:	86 95       	lsr	r24
 472:	77 95       	ror	r23
 474:	67 95       	ror	r22
 476:	b3 95       	inc	r27
 478:	d9 f7       	brne	.-10     	; 0x470 <__fixunssfsi+0x3c>
 47a:	3e f4       	brtc	.+14     	; 0x48a <__fixunssfsi+0x56>
 47c:	90 95       	com	r25
 47e:	80 95       	com	r24
 480:	70 95       	com	r23
 482:	61 95       	neg	r22
 484:	7f 4f       	sbci	r23, 0xFF	; 255
 486:	8f 4f       	sbci	r24, 0xFF	; 255
 488:	9f 4f       	sbci	r25, 0xFF	; 255
 48a:	08 95       	ret

0000048c <__floatunsisf>:
 48c:	e8 94       	clt
 48e:	09 c0       	rjmp	.+18     	; 0x4a2 <__floatsisf+0x12>

00000490 <__floatsisf>:
 490:	97 fb       	bst	r25, 7
 492:	3e f4       	brtc	.+14     	; 0x4a2 <__floatsisf+0x12>
 494:	90 95       	com	r25
 496:	80 95       	com	r24
 498:	70 95       	com	r23
 49a:	61 95       	neg	r22
 49c:	7f 4f       	sbci	r23, 0xFF	; 255
 49e:	8f 4f       	sbci	r24, 0xFF	; 255
 4a0:	9f 4f       	sbci	r25, 0xFF	; 255
 4a2:	99 23       	and	r25, r25
 4a4:	a9 f0       	breq	.+42     	; 0x4d0 <__floatsisf+0x40>
 4a6:	f9 2f       	mov	r31, r25
 4a8:	96 e9       	ldi	r25, 0x96	; 150
 4aa:	bb 27       	eor	r27, r27
 4ac:	93 95       	inc	r25
 4ae:	f6 95       	lsr	r31
 4b0:	87 95       	ror	r24
 4b2:	77 95       	ror	r23
 4b4:	67 95       	ror	r22
 4b6:	b7 95       	ror	r27
 4b8:	f1 11       	cpse	r31, r1
 4ba:	f8 cf       	rjmp	.-16     	; 0x4ac <__floatsisf+0x1c>
 4bc:	fa f4       	brpl	.+62     	; 0x4fc <__floatsisf+0x6c>
 4be:	bb 0f       	add	r27, r27
 4c0:	11 f4       	brne	.+4      	; 0x4c6 <__floatsisf+0x36>
 4c2:	60 ff       	sbrs	r22, 0
 4c4:	1b c0       	rjmp	.+54     	; 0x4fc <__floatsisf+0x6c>
 4c6:	6f 5f       	subi	r22, 0xFF	; 255
 4c8:	7f 4f       	sbci	r23, 0xFF	; 255
 4ca:	8f 4f       	sbci	r24, 0xFF	; 255
 4cc:	9f 4f       	sbci	r25, 0xFF	; 255
 4ce:	16 c0       	rjmp	.+44     	; 0x4fc <__floatsisf+0x6c>
 4d0:	88 23       	and	r24, r24
 4d2:	11 f0       	breq	.+4      	; 0x4d8 <__floatsisf+0x48>
 4d4:	96 e9       	ldi	r25, 0x96	; 150
 4d6:	11 c0       	rjmp	.+34     	; 0x4fa <__floatsisf+0x6a>
 4d8:	77 23       	and	r23, r23
 4da:	21 f0       	breq	.+8      	; 0x4e4 <__floatsisf+0x54>
 4dc:	9e e8       	ldi	r25, 0x8E	; 142
 4de:	87 2f       	mov	r24, r23
 4e0:	76 2f       	mov	r23, r22
 4e2:	05 c0       	rjmp	.+10     	; 0x4ee <__floatsisf+0x5e>
 4e4:	66 23       	and	r22, r22
 4e6:	71 f0       	breq	.+28     	; 0x504 <__floatsisf+0x74>
 4e8:	96 e8       	ldi	r25, 0x86	; 134
 4ea:	86 2f       	mov	r24, r22
 4ec:	70 e0       	ldi	r23, 0x00	; 0
 4ee:	60 e0       	ldi	r22, 0x00	; 0
 4f0:	2a f0       	brmi	.+10     	; 0x4fc <__floatsisf+0x6c>
 4f2:	9a 95       	dec	r25
 4f4:	66 0f       	add	r22, r22
 4f6:	77 1f       	adc	r23, r23
 4f8:	88 1f       	adc	r24, r24
 4fa:	da f7       	brpl	.-10     	; 0x4f2 <__floatsisf+0x62>
 4fc:	88 0f       	add	r24, r24
 4fe:	96 95       	lsr	r25
 500:	87 95       	ror	r24
 502:	97 f9       	bld	r25, 7
 504:	08 95       	ret

00000506 <__fp_inf>:
 506:	97 f9       	bld	r25, 7
 508:	9f 67       	ori	r25, 0x7F	; 127
 50a:	80 e8       	ldi	r24, 0x80	; 128
 50c:	70 e0       	ldi	r23, 0x00	; 0
 50e:	60 e0       	ldi	r22, 0x00	; 0
 510:	08 95       	ret

00000512 <__fp_nan>:
 512:	9f ef       	ldi	r25, 0xFF	; 255
 514:	80 ec       	ldi	r24, 0xC0	; 192
 516:	08 95       	ret

00000518 <__fp_pscA>:
 518:	00 24       	eor	r0, r0
 51a:	0a 94       	dec	r0
 51c:	16 16       	cp	r1, r22
 51e:	17 06       	cpc	r1, r23
 520:	18 06       	cpc	r1, r24
 522:	09 06       	cpc	r0, r25
 524:	08 95       	ret

00000526 <__fp_pscB>:
 526:	00 24       	eor	r0, r0
 528:	0a 94       	dec	r0
 52a:	12 16       	cp	r1, r18
 52c:	13 06       	cpc	r1, r19
 52e:	14 06       	cpc	r1, r20
 530:	05 06       	cpc	r0, r21
 532:	08 95       	ret

00000534 <__fp_round>:
 534:	09 2e       	mov	r0, r25
 536:	03 94       	inc	r0
 538:	00 0c       	add	r0, r0
 53a:	11 f4       	brne	.+4      	; 0x540 <__fp_round+0xc>
 53c:	88 23       	and	r24, r24
 53e:	52 f0       	brmi	.+20     	; 0x554 <__fp_round+0x20>
 540:	bb 0f       	add	r27, r27
 542:	40 f4       	brcc	.+16     	; 0x554 <__fp_round+0x20>
 544:	bf 2b       	or	r27, r31
 546:	11 f4       	brne	.+4      	; 0x54c <__fp_round+0x18>
 548:	60 ff       	sbrs	r22, 0
 54a:	04 c0       	rjmp	.+8      	; 0x554 <__fp_round+0x20>
 54c:	6f 5f       	subi	r22, 0xFF	; 255
 54e:	7f 4f       	sbci	r23, 0xFF	; 255
 550:	8f 4f       	sbci	r24, 0xFF	; 255
 552:	9f 4f       	sbci	r25, 0xFF	; 255
 554:	08 95       	ret

00000556 <__fp_split3>:
 556:	57 fd       	sbrc	r21, 7
 558:	90 58       	subi	r25, 0x80	; 128
 55a:	44 0f       	add	r20, r20
 55c:	55 1f       	adc	r21, r21
 55e:	59 f0       	breq	.+22     	; 0x576 <__fp_splitA+0x10>
 560:	5f 3f       	cpi	r21, 0xFF	; 255
 562:	71 f0       	breq	.+28     	; 0x580 <__fp_splitA+0x1a>
 564:	47 95       	ror	r20

00000566 <__fp_splitA>:
 566:	88 0f       	add	r24, r24
 568:	97 fb       	bst	r25, 7
 56a:	99 1f       	adc	r25, r25
 56c:	61 f0       	breq	.+24     	; 0x586 <__fp_splitA+0x20>
 56e:	9f 3f       	cpi	r25, 0xFF	; 255
 570:	79 f0       	breq	.+30     	; 0x590 <__fp_splitA+0x2a>
 572:	87 95       	ror	r24
 574:	08 95       	ret
 576:	12 16       	cp	r1, r18
 578:	13 06       	cpc	r1, r19
 57a:	14 06       	cpc	r1, r20
 57c:	55 1f       	adc	r21, r21
 57e:	f2 cf       	rjmp	.-28     	; 0x564 <__fp_split3+0xe>
 580:	46 95       	lsr	r20
 582:	f1 df       	rcall	.-30     	; 0x566 <__fp_splitA>
 584:	08 c0       	rjmp	.+16     	; 0x596 <__fp_splitA+0x30>
 586:	16 16       	cp	r1, r22
 588:	17 06       	cpc	r1, r23
 58a:	18 06       	cpc	r1, r24
 58c:	99 1f       	adc	r25, r25
 58e:	f1 cf       	rjmp	.-30     	; 0x572 <__fp_splitA+0xc>
 590:	86 95       	lsr	r24
 592:	71 05       	cpc	r23, r1
 594:	61 05       	cpc	r22, r1
 596:	08 94       	sec
 598:	08 95       	ret

0000059a <__fp_zero>:
 59a:	e8 94       	clt

0000059c <__fp_szero>:
 59c:	bb 27       	eor	r27, r27
 59e:	66 27       	eor	r22, r22
 5a0:	77 27       	eor	r23, r23
 5a2:	cb 01       	movw	r24, r22
 5a4:	97 f9       	bld	r25, 7
 5a6:	08 95       	ret

000005a8 <__mulsf3>:
 5a8:	0b d0       	rcall	.+22     	; 0x5c0 <__mulsf3x>
 5aa:	c4 cf       	rjmp	.-120    	; 0x534 <__fp_round>
 5ac:	b5 df       	rcall	.-150    	; 0x518 <__fp_pscA>
 5ae:	28 f0       	brcs	.+10     	; 0x5ba <__mulsf3+0x12>
 5b0:	ba df       	rcall	.-140    	; 0x526 <__fp_pscB>
 5b2:	18 f0       	brcs	.+6      	; 0x5ba <__mulsf3+0x12>
 5b4:	95 23       	and	r25, r21
 5b6:	09 f0       	breq	.+2      	; 0x5ba <__mulsf3+0x12>
 5b8:	a6 cf       	rjmp	.-180    	; 0x506 <__fp_inf>
 5ba:	ab cf       	rjmp	.-170    	; 0x512 <__fp_nan>
 5bc:	11 24       	eor	r1, r1
 5be:	ee cf       	rjmp	.-36     	; 0x59c <__fp_szero>

000005c0 <__mulsf3x>:
 5c0:	ca df       	rcall	.-108    	; 0x556 <__fp_split3>
 5c2:	a0 f3       	brcs	.-24     	; 0x5ac <__mulsf3+0x4>

000005c4 <__mulsf3_pse>:
 5c4:	95 9f       	mul	r25, r21
 5c6:	d1 f3       	breq	.-12     	; 0x5bc <__mulsf3+0x14>
 5c8:	95 0f       	add	r25, r21
 5ca:	50 e0       	ldi	r21, 0x00	; 0
 5cc:	55 1f       	adc	r21, r21
 5ce:	62 9f       	mul	r22, r18
 5d0:	f0 01       	movw	r30, r0
 5d2:	72 9f       	mul	r23, r18
 5d4:	bb 27       	eor	r27, r27
 5d6:	f0 0d       	add	r31, r0
 5d8:	b1 1d       	adc	r27, r1
 5da:	63 9f       	mul	r22, r19
 5dc:	aa 27       	eor	r26, r26
 5de:	f0 0d       	add	r31, r0
 5e0:	b1 1d       	adc	r27, r1
 5e2:	aa 1f       	adc	r26, r26
 5e4:	64 9f       	mul	r22, r20
 5e6:	66 27       	eor	r22, r22
 5e8:	b0 0d       	add	r27, r0
 5ea:	a1 1d       	adc	r26, r1
 5ec:	66 1f       	adc	r22, r22
 5ee:	82 9f       	mul	r24, r18
 5f0:	22 27       	eor	r18, r18
 5f2:	b0 0d       	add	r27, r0
 5f4:	a1 1d       	adc	r26, r1
 5f6:	62 1f       	adc	r22, r18
 5f8:	73 9f       	mul	r23, r19
 5fa:	b0 0d       	add	r27, r0
 5fc:	a1 1d       	adc	r26, r1
 5fe:	62 1f       	adc	r22, r18
 600:	83 9f       	mul	r24, r19
 602:	a0 0d       	add	r26, r0
 604:	61 1d       	adc	r22, r1
 606:	22 1f       	adc	r18, r18
 608:	74 9f       	mul	r23, r20
 60a:	33 27       	eor	r19, r19
 60c:	a0 0d       	add	r26, r0
 60e:	61 1d       	adc	r22, r1
 610:	23 1f       	adc	r18, r19
 612:	84 9f       	mul	r24, r20
 614:	60 0d       	add	r22, r0
 616:	21 1d       	adc	r18, r1
 618:	82 2f       	mov	r24, r18
 61a:	76 2f       	mov	r23, r22
 61c:	6a 2f       	mov	r22, r26
 61e:	11 24       	eor	r1, r1
 620:	9f 57       	subi	r25, 0x7F	; 127
 622:	50 40       	sbci	r21, 0x00	; 0
 624:	8a f0       	brmi	.+34     	; 0x648 <__mulsf3_pse+0x84>
 626:	e1 f0       	breq	.+56     	; 0x660 <__mulsf3_pse+0x9c>
 628:	88 23       	and	r24, r24
 62a:	4a f0       	brmi	.+18     	; 0x63e <__mulsf3_pse+0x7a>
 62c:	ee 0f       	add	r30, r30
 62e:	ff 1f       	adc	r31, r31
 630:	bb 1f       	adc	r27, r27
 632:	66 1f       	adc	r22, r22
 634:	77 1f       	adc	r23, r23
 636:	88 1f       	adc	r24, r24
 638:	91 50       	subi	r25, 0x01	; 1
 63a:	50 40       	sbci	r21, 0x00	; 0
 63c:	a9 f7       	brne	.-22     	; 0x628 <__mulsf3_pse+0x64>
 63e:	9e 3f       	cpi	r25, 0xFE	; 254
 640:	51 05       	cpc	r21, r1
 642:	70 f0       	brcs	.+28     	; 0x660 <__mulsf3_pse+0x9c>
 644:	60 cf       	rjmp	.-320    	; 0x506 <__fp_inf>
 646:	aa cf       	rjmp	.-172    	; 0x59c <__fp_szero>
 648:	5f 3f       	cpi	r21, 0xFF	; 255
 64a:	ec f3       	brlt	.-6      	; 0x646 <__mulsf3_pse+0x82>
 64c:	98 3e       	cpi	r25, 0xE8	; 232
 64e:	dc f3       	brlt	.-10     	; 0x646 <__mulsf3_pse+0x82>
 650:	86 95       	lsr	r24
 652:	77 95       	ror	r23
 654:	67 95       	ror	r22
 656:	b7 95       	ror	r27
 658:	f7 95       	ror	r31
 65a:	e7 95       	ror	r30
 65c:	9f 5f       	subi	r25, 0xFF	; 255
 65e:	c1 f7       	brne	.-16     	; 0x650 <__mulsf3_pse+0x8c>
 660:	fe 2b       	or	r31, r30
 662:	88 0f       	add	r24, r24
 664:	91 1d       	adc	r25, r1
 666:	96 95       	lsr	r25
 668:	87 95       	ror	r24
 66a:	97 f9       	bld	r25, 7
 66c:	08 95       	ret

0000066e <__udivmodsi4>:
 66e:	a1 e2       	ldi	r26, 0x21	; 33
 670:	1a 2e       	mov	r1, r26
 672:	aa 1b       	sub	r26, r26
 674:	bb 1b       	sub	r27, r27
 676:	fd 01       	movw	r30, r26
 678:	0d c0       	rjmp	.+26     	; 0x694 <__udivmodsi4_ep>

0000067a <__udivmodsi4_loop>:
 67a:	aa 1f       	adc	r26, r26
 67c:	bb 1f       	adc	r27, r27
 67e:	ee 1f       	adc	r30, r30
 680:	ff 1f       	adc	r31, r31
 682:	a2 17       	cp	r26, r18
 684:	b3 07       	cpc	r27, r19
 686:	e4 07       	cpc	r30, r20
 688:	f5 07       	cpc	r31, r21
 68a:	20 f0       	brcs	.+8      	; 0x694 <__udivmodsi4_ep>
 68c:	a2 1b       	sub	r26, r18
 68e:	b3 0b       	sbc	r27, r19
 690:	e4 0b       	sbc	r30, r20
 692:	f5 0b       	sbc	r31, r21

00000694 <__udivmodsi4_ep>:
 694:	66 1f       	adc	r22, r22
 696:	77 1f       	adc	r23, r23
 698:	88 1f       	adc	r24, r24
 69a:	99 1f       	adc	r25, r25
 69c:	1a 94       	dec	r1
 69e:	69 f7       	brne	.-38     	; 0x67a <__udivmodsi4_loop>
 6a0:	60 95       	com	r22
 6a2:	70 95       	com	r23
 6a4:	80 95       	com	r24
 6a6:	90 95       	com	r25
 6a8:	9b 01       	movw	r18, r22
 6aa:	ac 01       	movw	r20, r24
 6ac:	bd 01       	movw	r22, r26
 6ae:	cf 01       	movw	r24, r30
 6b0:	08 95       	ret

000006b2 <_exit>:
 6b2:	f8 94       	cli

000006b4 <__stop_program>:
 6b4:	ff cf       	rjmp	.-2      	; 0x6b4 <__stop_program>
