
uart.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e59fd028 	ldr	sp, [pc, #40]	; 80100030 <clean+0x14>
80100004:	eb000001 	bl	80100010 <clean_bss>
80100008:	fb000058 	blx	80100172 <main>

8010000c <halt>:
8010000c:	eafffffe 	b	8010000c <halt>

80100010 <clean_bss>:
80100010:	e59f101c 	ldr	r1, [pc, #28]	; 80100034 <clean+0x18>
80100014:	e59f201c 	ldr	r2, [pc, #28]	; 80100038 <clean+0x1c>
80100018:	e3a03000 	mov	r3, #0

8010001c <clean>:
8010001c:	e5813000 	str	r3, [r1]
80100020:	e2811004 	add	r1, r1, #4
80100024:	e1510002 	cmp	r1, r2
80100028:	1afffffb 	bne	8010001c <clean>
8010002c:	e1a0f00e 	mov	pc, lr
80100030:	80200000 	eorhi	r0, r0, r0
80100034:	80100190 	mulshi	r0, r0, r1
80100038:	80100198 	mulshi	r0, r8, r1

8010003c <Uart_Init>:
8010003c:	b480      	push	{r7}
8010003e:	af00      	add	r7, sp, #0
80100040:	f240 1290 	movw	r2, #400	; 0x190
80100044:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100048:	2384      	movs	r3, #132	; 0x84
8010004a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010004e:	6013      	str	r3, [r2, #0]
80100050:	f240 1294 	movw	r2, #404	; 0x194
80100054:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100058:	2388      	movs	r3, #136	; 0x88
8010005a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010005e:	6013      	str	r3, [r2, #0]
80100060:	f240 1394 	movw	r3, #404	; 0x194
80100064:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100068:	681b      	ldr	r3, [r3, #0]
8010006a:	2200      	movs	r2, #0
8010006c:	601a      	str	r2, [r3, #0]
8010006e:	f240 1390 	movw	r3, #400	; 0x190
80100072:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100076:	681b      	ldr	r3, [r3, #0]
80100078:	2200      	movs	r2, #0
8010007a:	601a      	str	r2, [r3, #0]
8010007c:	2300      	movs	r3, #0
8010007e:	f2c0 2302 	movt	r3, #514	; 0x202
80100082:	2200      	movs	r2, #0
80100084:	f2c0 2202 	movt	r2, #514	; 0x202
80100088:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
8010008c:	f042 0201 	orr.w	r2, r2, #1
80100090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100094:	2200      	movs	r2, #0
80100096:	f2c0 2202 	movt	r2, #514	; 0x202
8010009a:	2300      	movs	r3, #0
8010009c:	f2c0 2302 	movt	r3, #514	; 0x202
801000a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
801000a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
801000a8:	f043 0326 	orr.w	r3, r3, #38	; 0x26
801000ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
801000b0:	2300      	movs	r3, #0
801000b2:	f2c0 2302 	movt	r3, #514	; 0x202
801000b6:	2200      	movs	r2, #0
801000b8:	f2c0 2202 	movt	r2, #514	; 0x202
801000bc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
801000c0:	f042 0204 	orr.w	r2, r2, #4
801000c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
801000c8:	2300      	movs	r3, #0
801000ca:	f2c0 2302 	movt	r3, #514	; 0x202
801000ce:	f44f 7220 	mov.w	r2, #640	; 0x280
801000d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
801000d6:	2300      	movs	r3, #0
801000d8:	f2c0 2302 	movt	r3, #514	; 0x202
801000dc:	2247      	movs	r2, #71	; 0x47
801000de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
801000e2:	2300      	movs	r3, #0
801000e4:	f2c0 2302 	movt	r3, #514	; 0x202
801000e8:	f640 4234 	movw	r2, #3124	; 0xc34
801000ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
801000f0:	2300      	movs	r3, #0
801000f2:	f2c0 2302 	movt	r3, #514	; 0x202
801000f6:	2200      	movs	r2, #0
801000f8:	f2c0 2202 	movt	r2, #514	; 0x202
801000fc:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
80100100:	f042 0201 	orr.w	r2, r2, #1
80100104:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100108:	bf00      	nop
8010010a:	46bd      	mov	sp, r7
8010010c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100110:	4770      	bx	lr

80100112 <PutChar>:
80100112:	b480      	push	{r7}
80100114:	b083      	sub	sp, #12
80100116:	af00      	add	r7, sp, #0
80100118:	6078      	str	r0, [r7, #4]
8010011a:	bf00      	nop
8010011c:	2300      	movs	r3, #0
8010011e:	f2c0 2302 	movt	r3, #514	; 0x202
80100122:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100126:	f003 0308 	and.w	r3, r3, #8
8010012a:	2b00      	cmp	r3, #0
8010012c:	d0f6      	beq.n	8010011c <PutChar+0xa>
8010012e:	2300      	movs	r3, #0
80100130:	f2c0 2302 	movt	r3, #514	; 0x202
80100134:	687a      	ldr	r2, [r7, #4]
80100136:	b2d2      	uxtb	r2, r2
80100138:	641a      	str	r2, [r3, #64]	; 0x40
8010013a:	bf00      	nop
8010013c:	370c      	adds	r7, #12
8010013e:	46bd      	mov	sp, r7
80100140:	f85d 7b04 	ldr.w	r7, [sp], #4
80100144:	4770      	bx	lr

80100146 <GetChar>:
80100146:	b480      	push	{r7}
80100148:	af00      	add	r7, sp, #0
8010014a:	bf00      	nop
8010014c:	2300      	movs	r3, #0
8010014e:	f2c0 2302 	movt	r3, #514	; 0x202
80100152:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100156:	f003 0301 	and.w	r3, r3, #1
8010015a:	2b00      	cmp	r3, #0
8010015c:	d0f6      	beq.n	8010014c <GetChar+0x6>
8010015e:	2300      	movs	r3, #0
80100160:	f2c0 2302 	movt	r3, #514	; 0x202
80100164:	681b      	ldr	r3, [r3, #0]
80100166:	b2db      	uxtb	r3, r3
80100168:	4618      	mov	r0, r3
8010016a:	46bd      	mov	sp, r7
8010016c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100170:	4770      	bx	lr

80100172 <main>:
80100172:	b580      	push	{r7, lr}
80100174:	b082      	sub	sp, #8
80100176:	af00      	add	r7, sp, #0
80100178:	f7ff ff60 	bl	8010003c <Uart_Init>
8010017c:	f7ff ffe3 	bl	80100146 <GetChar>
80100180:	4603      	mov	r3, r0
80100182:	71fb      	strb	r3, [r7, #7]
80100184:	79fb      	ldrb	r3, [r7, #7]
80100186:	4618      	mov	r0, r3
80100188:	f7ff ffc3 	bl	80100112 <PutChar>
8010018c:	e7f6      	b.n	8010017c <main+0xa>

Disassembly of section .bss:

80100190 <__bss_start>:
80100190:	00000000 	andeq	r0, r0, r0

80100194 <IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA>:
80100194:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	18801000 	stmne	r0, {ip}
  30:	32313030 	eorscc	r3, r1, #48	; 0x30
  34:	2f302f2f 	svccs	0x00302f2f
  38:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
  3c:	0b032e6c 	bleq	cb9f4 <_start-0x8003460c>
  40:	02022f2e 	andeq	r2, r2, #46, 30	; 0xb8
  44:	66010100 	strvs	r0, [r1], -r0, lsl #2
  48:	02000000 	andeq	r0, r0, #0
  4c:	00002700 	andeq	r2, r0, r0, lsl #14
  50:	fb010200 	blx	4085a <_start-0x800bf7a6>
  54:	01000d0e 	tsteq	r0, lr, lsl #26
  58:	00010101 	andeq	r0, r1, r1, lsl #2
  5c:	00010000 	andeq	r0, r1, r0
  60:	75000100 	strvc	r0, [r0, #-256]	; 0xffffff00
  64:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  68:	00000063 	andeq	r0, r0, r3, rrx
  6c:	72617500 	rsbvc	r7, r1, #0, 10
  70:	00682e74 	rsbeq	r2, r8, r4, ror lr
  74:	00000000 	andeq	r0, r0, r0
  78:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
  7c:	03801000 	orreq	r1, r0, #0
  80:	83300110 	teqhi	r0, #16, 2
  84:	03767584 	cmneq	r6, #132, 10	; 0x21000000
  88:	03ddba0d 	bicseq	fp, sp, #53248	; 0xd000
  8c:	6775ba10 			; <UNDEFINED> instruction: 0x6775ba10
  90:	0d03bb76 	vstreq	d11, [r3, #-472]	; 0xfffffe28
  94:	02004b58 	andeq	r4, r0, #88, 22	; 0x16000
  98:	20060104 	andcs	r0, r6, r4, lsl #2
  9c:	03679106 	cmneq	r7, #-2147483647	; 0x80000001
  a0:	002f660d 	eoreq	r6, pc, sp, lsl #12
  a4:	06010402 	streq	r0, [r1], -r2, lsl #8
  a8:	59910620 	ldmibpl	r1, {r5, r9, sl}
  ac:	01000502 	tsteq	r0, r2, lsl #10
  b0:	00004001 	andeq	r4, r0, r1
  b4:	1d000200 	sfmne	f0, 4, [r0, #-0]
  b8:	02000000 	andeq	r0, r0, #0
  bc:	0d0efb01 	vstreq	d15, [lr, #-4]
  c0:	01010100 	mrseq	r0, (UNDEF: 17)
  c4:	00000001 	andeq	r0, r0, r1
  c8:	01000001 	tsteq	r0, r1
  cc:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  d0:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  d4:	00000000 	andeq	r0, r0, r0
  d8:	72020500 	andvc	r0, r2, #0, 10
  dc:	15801001 	strne	r1, [r0, #1]
  e0:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
  e4:	02003201 	andeq	r3, r0, #268435456	; 0x10000000
  e8:	004b0104 	subeq	r0, fp, r4, lsl #2
  ec:	49010402 	stmdbmi	r1, {r1, sl}
  f0:	01000102 	tsteq	r0, r2, lsl #2
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010003c 	andshi	r0, r0, ip, lsr r0
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff6c <__bss_end+0x7feffdd4>
  24:	6f622f65 	svcvs	0x00622f65
  28:	772f6b6f 	strvc	r6, [pc, -pc, ror #22]!
  2c:	2f6b726f 	svccs	0x006b726f
  30:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  34:	3230302f 	eorscc	r3, r0, #47	; 0x2f
  38:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  3c:	20534120 	subscs	r4, r3, r0, lsr #2
  40:	37322e32 			; <UNDEFINED> instruction: 0x37322e32
  44:	0100302e 	tsteq	r0, lr, lsr #32
  48:	0001bb80 	andeq	fp, r1, r0, lsl #23
  4c:	14000400 	strne	r0, [r0], #-1024	; 0xfffffc00
  50:	04000000 	streq	r0, [r0], #-0
  54:	00001e01 	andeq	r1, r0, r1, lsl #28
  58:	01000c00 	tsteq	r0, r0, lsl #24
  5c:	00050000 	andeq	r0, r5, r0
  60:	003c0000 	eorseq	r0, ip, r0
  64:	01368010 	teqeq	r6, r0, lsl r0
  68:	00470000 	subeq	r0, r7, r0
  6c:	bc020000 	stclt	0, cr0, [r2], {-0}
  70:	01120b02 	tsteq	r2, r2, lsl #22
  74:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
  78:	02000000 	andeq	r0, r0, #0
  7c:	0001190c 	andeq	r1, r1, ip, lsl #18
  80:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
  84:	02000000 	andeq	r0, r0, #0
  88:	00011e0d 	andeq	r1, r1, sp, lsl #28
  8c:	f1030400 			; <UNDEFINED> instruction: 0xf1030400
  90:	02000000 	andeq	r0, r0, #0
  94:	0001190e 	andeq	r1, r1, lr, lsl #18
  98:	5c034000 	stcpl	0, cr4, [r3], {-0}
  9c:	02000001 	andeq	r0, r0, #1
  a0:	00011e0f 	andeq	r1, r1, pc, lsl #28
  a4:	07034400 	streq	r4, [r3, -r0, lsl #8]
  a8:	02000001 	andeq	r0, r0, #1
  ac:	00011910 	andeq	r1, r1, r0, lsl r9
  b0:	0c038000 	stceq	0, cr8, [r3], {-0}
  b4:	02000001 	andeq	r0, r0, #1
  b8:	00011911 	andeq	r1, r1, r1, lsl r9
  bc:	11038400 	tstne	r3, r0, lsl #8
  c0:	02000001 	andeq	r0, r0, #1
  c4:	00011912 	andeq	r1, r1, r2, lsl r9
  c8:	16038800 	strne	r8, [r3], -r0, lsl #16
  cc:	02000001 	andeq	r0, r0, #1
  d0:	00011913 	andeq	r1, r1, r3, lsl r9
  d4:	de038c00 	cdple	12, 0, cr8, cr3, cr0, {0}
  d8:	02000000 	andeq	r0, r0, #0
  dc:	00011914 	andeq	r1, r1, r4, lsl r9
  e0:	87039000 	strhi	r9, [r3, -r0]
  e4:	02000001 	andeq	r0, r0, #1
  e8:	00011915 	andeq	r1, r1, r5, lsl r9
  ec:	00039400 	andeq	r9, r3, r0, lsl #8
  f0:	02000000 	andeq	r0, r0, #0
  f4:	00011916 	andeq	r1, r1, r6, lsl r9
  f8:	93039800 	movwls	r9, #14336	; 0x3800
  fc:	02000000 	andeq	r0, r0, #0
 100:	00011917 	andeq	r1, r1, r7, lsl r9
 104:	98039c00 	stmdals	r3, {sl, fp, ip, pc}
 108:	02000000 	andeq	r0, r0, #0
 10c:	00011918 	andeq	r1, r1, r8, lsl r9
 110:	1b03a000 	blne	e8118 <_start-0x80017ee8>
 114:	02000001 	andeq	r0, r0, #1
 118:	00011919 	andeq	r1, r1, r9, lsl r9
 11c:	f603a400 			; <UNDEFINED> instruction: 0xf603a400
 120:	02000000 	andeq	r0, r0, #0
 124:	0001191a 	andeq	r1, r1, sl, lsl r9
 128:	c903a800 	stmdbgt	r3, {fp, sp, pc}
 12c:	02000000 	andeq	r0, r0, #0
 130:	0001191b 	andeq	r1, r1, fp, lsl r9
 134:	2003ac00 	andcs	sl, r3, r0, lsl #24
 138:	02000001 	andeq	r0, r0, #1
 13c:	0001191c 	andeq	r1, r1, ip, lsl r9
 140:	5504b000 	strpl	fp, [r4, #-0]
 144:	02005354 	andeq	r5, r0, #84, 6	; 0x50000001
 148:	0001191d 	andeq	r1, r1, sp, lsl r9
 14c:	fb03b400 	blx	ed156 <_start-0x80012eaa>
 150:	02000000 	andeq	r0, r0, #0
 154:	0001191e 	andeq	r1, r1, lr, lsl r9
 158:	0500b800 	streq	fp, [r0, #-2048]	; 0xfffff800
 15c:	01710704 	cmneq	r1, r4, lsl #14
 160:	12060000 	andne	r0, r6, #0
 164:	07000001 	streq	r0, [r0, -r1]
 168:	00000135 	andeq	r0, r0, r5, lsr r1
 16c:	0000012e 	andeq	r0, r0, lr, lsr #2
 170:	00012e08 	andeq	r2, r1, r8, lsl #28
 174:	05003b00 	streq	r3, [r0, #-2816]	; 0xfffff500
 178:	017e0704 	cmneq	lr, r4, lsl #14
 17c:	01050000 	mrseq	r0, (UNDEF: 5)
 180:	0000e308 	andeq	lr, r0, r8, lsl #6
 184:	01670900 	cmneq	r7, r0, lsl #18
 188:	1f020000 	svcne	0x00020000
 18c:	00000025 	andeq	r0, r0, r5, lsr #32
 190:	0000a50a 	andeq	sl, r0, sl, lsl #10
 194:	58040100 	stmdapl	r4, {r8}
 198:	05000001 	streq	r0, [r0, #-1]
 19c:	10019003 	andne	r9, r1, r3
 1a0:	19040b80 	stmdbne	r4, {r7, r8, r9, fp}
 1a4:	0a000001 	beq	1b0 <_start-0x800ffe50>
 1a8:	00000138 	andeq	r0, r0, r8, lsr r1
 1ac:	01580501 	cmpeq	r8, r1, lsl #10
 1b0:	03050000 	movweq	r0, #20480	; 0x5000
 1b4:	80100194 	mulshi	r0, r4, r1
 1b8:	00009d0c 	andeq	r9, r0, ip, lsl #26
 1bc:	355e0100 	ldrbcc	r0, [lr, #-256]	; 0xffffff00
 1c0:	46000001 	strmi	r0, [r0], -r1
 1c4:	2c801001 	stccs	0, cr1, [r0], {1}
 1c8:	01000000 	mrseq	r0, (UNDEF: 0)
 1cc:	01260d9c 			; <UNDEFINED> instruction: 0x01260d9c
 1d0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
 1d4:	80100112 	andshi	r0, r0, r2, lsl r1
 1d8:	00000034 	andeq	r0, r0, r4, lsr r0
 1dc:	01a69c01 			; <UNDEFINED> instruction: 0x01a69c01
 1e0:	630e0000 	movwvs	r0, #57344	; 0xe000
 1e4:	a64e0100 	strbge	r0, [lr], -r0, lsl #2
 1e8:	02000001 	andeq	r0, r0, #1
 1ec:	0f007491 	svceq	0x00007491
 1f0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
 1f4:	2e100074 	mrccs	0, 0, r0, cr0, cr4, {3}
 1f8:	01000001 	tsteq	r0, r1
 1fc:	10003c10 	andne	r3, r0, r0, lsl ip
 200:	0000d680 	andeq	sp, r0, r0, lsl #13
 204:	009c0100 	addseq	r0, ip, r0, lsl #2
 208:	00000066 	andeq	r0, r0, r6, rrx
 20c:	01020004 	tsteq	r2, r4
 210:	01040000 	mrseq	r0, (UNDEF: 4)
 214:	0000001e 	andeq	r0, r0, lr, lsl r0
 218:	00018c0c 	andeq	r8, r1, ip, lsl #24
 21c:	00000500 	andeq	r0, r0, r0, lsl #10
 220:	10017200 	andne	r7, r1, r0, lsl #4
 224:	00001c80 	andeq	r1, r0, r0, lsl #25
 228:	0000b100 	andeq	fp, r0, r0, lsl #2
 22c:	07040200 	streq	r0, [r4, -r0, lsl #4]
 230:	00000171 	andeq	r0, r0, r1, ror r1
 234:	7e070402 	cdpvc	4, 0, cr0, cr7, cr2, {0}
 238:	02000001 	andeq	r0, r0, #1
 23c:	00e30801 	rsceq	r0, r3, r1, lsl #16
 240:	9d030000 	stcls	0, cr0, [r3, #-0]
 244:	01000001 	tsteq	r0, r1
 248:	00006203 	andeq	r6, r0, r3, lsl #4
 24c:	10017200 	andne	r7, r1, r0, lsl #4
 250:	00001c80 	andeq	r1, r0, r0, lsl #25
 254:	629c0100 	addsvs	r0, ip, #0, 2
 258:	04000000 	streq	r0, [r0], #-0
 25c:	00000193 	muleq	r0, r3, r1
 260:	00330501 	eorseq	r0, r3, r1, lsl #10
 264:	91020000 	mrsls	r0, (UNDEF: 2)
 268:	04050077 	streq	r0, [r5], #-119	; 0xffffff89
 26c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0113 	bleq	2c047c <_start-0x7fe3fb84>
  2c:	0b3b0b3a 	bleq	ec2d1c <_start-0x7f23d2e4>
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	03000d03 	movweq	r0, #3331	; 0xd03
  38:	3b0b3a0e 	blcc	2ce878 <_start-0x7fe31788>
  3c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  40:	0400000b 	streq	r0, [r0], #-11
  44:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	0b381349 	bleq	e04d78 <_start-0x7f2fb288>
  50:	24050000 	strcs	r0, [r5], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	000e030b 	andeq	r0, lr, fp, lsl #6
  5c:	00350600 	eorseq	r0, r5, r0, lsl #12
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	49010107 	stmdbmi	r1, {r0, r1, r2, r8}
  68:	00130113 	andseq	r0, r3, r3, lsl r1
  6c:	00210800 	eoreq	r0, r1, r0, lsl #16
  70:	0b2f1349 	bleq	bc4d9c <_start-0x7f53b264>
  74:	16090000 	strne	r0, [r9], -r0
  78:	3a0e0300 	bcc	380c80 <_start-0x7fd7f380>
  7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	0a000013 	beq	d4 <_start-0x800fff2c>
  84:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  88:	0b3b0b3a 	bleq	ec2d78 <_start-0x7f23d288>
  8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  90:	0f0b0000 	svceq	0x000b0000
  94:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  a0:	0b3a0e03 	bleq	e838b4 <_start-0x7f27c74c>
  a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  a8:	01111349 	tsteq	r1, r9, asr #6
  ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  b0:	00194297 	mulseq	r9, r7, r2
  b4:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
  b8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  bc:	0b3b0b3a 	bleq	ec2dac <_start-0x7f23d254>
  c0:	01111927 	tsteq	r1, r7, lsr #18
  c4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  cc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  d0:	08030005 	stmdaeq	r3, {r0, r2}
  d4:	0b3b0b3a 	bleq	ec2dc4 <_start-0x7f23d23c>
  d8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  dc:	240f0000 	strcs	r0, [pc], #-0	; e4 <_start-0x800fff1c>
  e0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  e4:	0008030b 	andeq	r0, r8, fp, lsl #6
  e8:	002e1000 	eoreq	r1, lr, r0
  ec:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  f0:	0b3b0b3a 	bleq	ec2de0 <_start-0x7f23d220>
  f4:	01111927 	tsteq	r1, r7, lsr #18
  f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  fc:	00194297 	mulseq	r9, r7, r2
 100:	11010000 	mrsne	r0, (UNDEF: 1)
 104:	130e2501 	movwne	r2, #58625	; 0xe501
 108:	1b0e030b 	blne	380d3c <_start-0x7fd7f2c4>
 10c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 110:	00171006 	andseq	r1, r7, r6
 114:	00240200 	eoreq	r0, r4, r0, lsl #4
 118:	0b3e0b0b 	bleq	f82d4c <_start-0x7f17d2b4>
 11c:	00000e03 	andeq	r0, r0, r3, lsl #28
 120:	3f012e03 	svccc	0x00012e03
 124:	3a0e0319 	bcc	380d90 <_start-0x7fd7f270>
 128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 12c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 130:	96184006 	ldrls	r4, [r8], -r6
 134:	13011942 	movwne	r1, #6466	; 0x1942
 138:	34040000 	strcc	r0, [r4], #-0
 13c:	3a0e0300 	bcc	380d44 <_start-0x7fd7f2bc>
 140:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	00180213 	andseq	r0, r8, r3, lsl r2
 148:	00240500 	eoreq	r0, r4, r0, lsl #10
 14c:	0b3e0b0b 	bleq	f82d80 <_start-0x7f17d280>
 150:	00000803 	andeq	r0, r0, r3, lsl #16
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00490002 	subeq	r0, r9, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010003c 	andshi	r0, r0, ip, lsr r0
  34:	00000136 	andeq	r0, r0, r6, lsr r1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	02080002 	andeq	r0, r8, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	80100172 	andshi	r0, r0, r2, ror r1
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	32525355 	subscc	r5, r2, #1409286145	; 0x54000001
   4:	6f682f00 	svcvs	0x00682f00
   8:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
   c:	2f6b6f6f 	svccs	0x006b6f6f
  10:	6b726f77 	blvs	1c9bdf4 <_start-0x7e46420c>
  14:	7261752f 	rsbvc	r7, r1, #197132288	; 0xbc00000
  18:	30302f74 	eorscc	r2, r0, r4, ror pc
  1c:	4e470032 	mcrmi	0, 2, r0, cr7, cr2, {1}
  20:	31432055 	qdaddcc	r2, r5, r3
  24:	2e362031 	mrccs	0, 1, r2, cr6, cr1, {1}
  28:	20312e32 	eorscs	r2, r1, r2, lsr lr
  2c:	36313032 			; <UNDEFINED> instruction: 0x36313032
  30:	36313031 			; <UNDEFINED> instruction: 0x36313031
  34:	616d2d20 	cmnvs	sp, r0, lsr #26
  38:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  3c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  40:	20612d37 	rsbcs	r2, r1, r7, lsr sp
  44:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  48:	633d656e 	teqvs	sp, #461373440	; 0x1b800000
  4c:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
  50:	39612d78 	stmdbcc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  5c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  60:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  64:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  68:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  6c:	76706676 			; <UNDEFINED> instruction: 0x76706676
  70:	31642d33 	cmncc	r4, r3, lsr sp
  74:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  78:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  7c:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  80:	2d736c74 	ldclcs	12, cr6, [r3, #-464]!	; 0xfffffe30
  84:	6c616964 			; <UNDEFINED> instruction: 0x6c616964
  88:	3d746365 	ldclcc	3, cr6, [r4, #-404]!	; 0xfffffe6c
  8c:	20756e67 	rsbscs	r6, r5, r7, ror #28
  90:	5500672d 	strpl	r6, [r0, #-1837]	; 0xfffff8d3
  94:	00435345 	subeq	r5, r3, r5, asr #6
  98:	4d495455 	cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac
  9c:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
  a0:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
  a4:	4d4f4900 	vstrmi.16	s9, [pc, #-0]	; ac <_start-0x800fff54>	; <UNPREDICTABLE>
  a8:	5f435855 	svcpl	0x00435855
  ac:	4d5f5753 	ldclmi	7, cr5, [pc, #-332]	; ffffff68 <__bss_end+0x7feffdd0>
  b0:	435f5855 	cmpmi	pc, #5570560	; 0x550000
  b4:	505f4c54 	subspl	r4, pc, r4, asr ip	; <UNPREDICTABLE>
  b8:	555f4441 	ldrbpl	r4, [pc, #-1089]	; fffffc7f <__bss_end+0x7feffae7>
  bc:	31545241 	cmpcc	r4, r1, asr #4
  c0:	5f58545f 	svcpl	0x0058545f
  c4:	41544144 	cmpmi	r4, r4, asr #2
  c8:	52425500 	subpl	r5, r2, #0, 10
  cc:	45520043 	ldrbmi	r0, [r2, #-67]	; 0xffffffbd
  d0:	56524553 			; <UNDEFINED> instruction: 0x56524553
  d4:	305f4445 	subscc	r4, pc, r5, asr #8
  d8:	58525500 	ldmdapl	r2, {r8, sl, ip, lr}^
  dc:	46550044 	ldrbmi	r0, [r5], -r4, asr #32
  e0:	75005243 	strvc	r5, [r0, #-579]	; 0xfffffdbd
  e4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  e8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  ec:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f0:	58545500 	ldmdapl	r4, {r8, sl, ip, lr}^
  f4:	42550044 	subsmi	r0, r5, #68	; 0x44
  f8:	5500524d 	strpl	r5, [r0, #-589]	; 0xfffffdb3
  fc:	0052434d 	subseq	r4, r2, sp, asr #6
 100:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 104:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
 108:	00315243 	eorseq	r5, r1, r3, asr #4
 10c:	32524355 	subscc	r4, r2, #1409286145	; 0x54000001
 110:	52435500 	subpl	r5, r3, #0, 10
 114:	43550033 	cmpmi	r5, #51	; 0x33
 118:	55003452 	strpl	r3, [r0, #-1106]	; 0xfffffbae
 11c:	00524942 	subseq	r4, r2, r2, asr #18
 120:	4d454e4f 	stclmi	14, cr4, [r5, #-316]	; 0xfffffec4
 124:	75500053 	ldrbvc	r0, [r0, #-83]	; 0xffffffad
 128:	61684374 	smcvs	33844	; 0x8434
 12c:	61550072 	cmpvs	r5, r2, ror r0
 130:	495f7472 	ldmdbmi	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 134:	0074696e 	rsbseq	r6, r4, lr, ror #18
 138:	554d4f49 	strbpl	r4, [sp, #-3913]	; 0xfffff0b7
 13c:	535f4358 	cmppl	pc, #88, 6	; 0x60000001
 140:	554d5f57 	strbpl	r5, [sp, #-3927]	; 0xfffff0a9
 144:	54435f58 	strbpl	r5, [r3], #-3928	; 0xfffff0a8
 148:	41505f4c 	cmpmi	r0, ip, asr #30
 14c:	41555f44 	cmpmi	r5, r4, asr #30
 150:	5f315452 	svcpl	0x00315452
 154:	445f5852 	ldrbmi	r5, [pc], #-2130	; 15c <_start-0x800ffea4>
 158:	00415441 	subeq	r5, r1, r1, asr #8
 15c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 160:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 164:	5500315f 	strpl	r3, [r0, #-351]	; 0xfffffea1
 168:	5f545241 	svcpl	0x00545241
 16c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 170:	736e7500 	cmnvc	lr, #0, 10
 174:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 178:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 17c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 180:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 184:	55006570 	strpl	r6, [r0, #-1392]	; 0xfffffa90
 188:	00315253 	eorseq	r5, r1, r3, asr r2
 18c:	6e69616d 	powvsez	f6, f1, #5.0
 190:	6300632e 	movwvs	r6, #814	; 0x32e
 194:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0xfffffaac
 198:	61746144 	cmnvs	r4, r4, asr #2
 19c:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	8010003c 	andshi	r0, r0, ip, lsr r0
  1c:	000000d6 	ldrdeq	r0, [r0], -r6
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	0d0d6602 	stceq	6, cr6, [sp, #-8]
  2c:	000ec742 	andeq	ip, lr, r2, asr #14
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	80100112 	andshi	r0, r0, r2, lsl r1
  3c:	00000034 	andeq	r0, r0, r4, lsr r0
  40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  44:	100e4101 	andne	r4, lr, r1, lsl #2
  48:	53070d41 	movwpl	r0, #32065	; 0x7d41
  4c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  50:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  54:	00000000 	andeq	r0, r0, r0
  58:	0000001c 	andeq	r0, r0, ip, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	80100146 	andshi	r0, r0, r6, asr #2
  64:	0000002c 	andeq	r0, r0, ip, lsr #32
  68:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  6c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  70:	420d0d51 	andmi	r0, sp, #5184	; 0x1440
  74:	00000ec7 	andeq	r0, r0, r7, asr #29
  78:	0000000c 	andeq	r0, r0, ip
  7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  80:	7c020001 	stcvc	0, cr0, [r2], {1}
  84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	00000078 	andeq	r0, r0, r8, ror r0
  90:	80100172 	andshi	r0, r0, r2, ror r1
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  9c:	41018e02 	tstmi	r1, r2, lsl #28
  a0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  a4:	00000007 	andeq	r0, r0, r7
