# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CAD_VGA_Quartus_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/cad/CAD_VGA_Quartus/VGA/Types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:16 on Dec 29,2024
# vcom -reportprogress 300 -93 -work work F:/cad/CAD_VGA_Quartus/VGA/Types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MazeTypes
# End time: 03:55:16 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/cad/CAD_VGA_Quartus/VGA/VGA_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:16 on Dec 29,2024
# vcom -reportprogress 300 -93 -work work F:/cad/CAD_VGA_Quartus/VGA/VGA_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_controller
# -- Compiling architecture Behavioral of VGA_controller
# End time: 03:55:16 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/cad/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:55:16 on Dec 29,2024
# vcom -reportprogress 300 -93 -work work F:/cad/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CAD_VGA_Quartus
# -- Compiling architecture CAD_VGA_Quartus of CAD_VGA_Quartus
# ** Error: F:/cad/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd(139): (vcom-1436) Actual expression (prefix expression) of formal "RESET" is not globally static.
# ** Error: F:/cad/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd(150): (vcom-1436) Actual expression (prefix expression) of formal "RESET" is not globally static.
# ** Error: F:/cad/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd(232): VHDL Compiler exiting
# End time: 03:55:16 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CAD_VGA_Quartus_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {F:/cad/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd}"
vsim work.cad_vga_quartus
# vsim work.cad_vga_quartus 
# Start time: 03:55:47 on Dec 29,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'F:/cad/CAD_VGA_Quartus/simulation/modelsim/rtl_work.cad_vga_quartus' has no architecture.
# Error loading design
# End time: 03:55:47 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.cad_vga_quartus
# vsim work.cad_vga_quartus 
# Start time: 03:55:50 on Dec 29,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'F:/cad/CAD_VGA_Quartus/simulation/modelsim/rtl_work.cad_vga_quartus' has no architecture.
# Error loading design
# End time: 03:55:50 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.cad_vga_quartus
# vsim work.cad_vga_quartus 
# Start time: 03:55:51 on Dec 29,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'F:/cad/CAD_VGA_Quartus/simulation/modelsim/rtl_work.cad_vga_quartus' has no architecture.
# Error loading design
# End time: 03:55:52 on Dec 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.cad_vga_quartus
# vsim work.cad_vga_quartus 
# Start time: 03:56:03 on Dec 29,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'F:/cad/CAD_VGA_Quartus/simulation/modelsim/rtl_work.cad_vga_quartus' has no architecture.
# Error loading design
# End time: 03:56:03 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.cad_vga_quartus
# vsim work.cad_vga_quartus 
# Start time: 03:56:45 on Dec 29,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'F:/cad/CAD_VGA_Quartus/simulation/modelsim/rtl_work.cad_vga_quartus' has no architecture.
# Error loading design
# End time: 03:56:45 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
