; MinZ generated code
; Generated: 2025-08-02 13:03:26


; Code section
    ORG $8000

; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_arrays
.Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_arrays:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r2 = load arr
    LD HL, ($F002)
    ; r3 = 0
    LD A, 0
    LD B, A         ; Store to physical register B
    ; Load array element (u8)
    PUSH HL
    LD A, B
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD C, A         ; Store to physical register C
    ; r5 = 1
    LD A, 1
    LD D, A         ; Store to physical register D
    ; r6 = r4 != r5
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L1
    LD HL, 0
    JP .L2
.L1:
    LD HL, 1
.L2:
    ; jump_if_not r6, else_1
    LD A, E
    OR A
    JP Z, else_1
    ; return
    RET
    ; jump end_if_2
    JP end_if_2
    ; else_1:
else_1:
    ; end_if_2:
end_if_2:
    ; r7 = load arr
    LD HL, ($F002)
    ; r8 = 4
    LD A, 4
    LD ($F010), A     ; Virtual register 8 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F010)     ; Virtual register 8 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    EXX               ; Switch to shadow registers
    LD B', A         ; Store to shadow B'
    EXX               ; Switch back to main registers
    ; r10 = 5
    LD A, 5
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; r11 = r9 != r10
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L3
    LD HL, 0
    JP .L4
.L3:
    LD HL, 1
.L4:
    ; jump_if_not r11, else_3
    EXX               ; Switch to shadow registers
    LD A, D'         ; From shadow D'
    EXX               ; Switch back to main registers
    OR A
    JP Z, else_3
    ; return
    RET
    ; jump end_if_4
    JP end_if_4
    ; else_3:
else_3:
    ; end_if_4:
end_if_4:
    ; r12 = 10
    LD A, 10
    EXX               ; Switch to shadow registers
    LD E', A         ; Store to shadow E'
    EXX               ; Switch back to main registers
    ; r13 = load arr
    LD HL, ($F002)
    ; r14 = 2
    LD A, 2
    LD L, A         ; Store to physical register L
    ; Calculate array element address
    LD D, H
    LD E, L
    ADD HL, DE
    LD ($F01E), HL    ; Virtual register 15 to memory
    ; Store to array[index] (u8)
    LD HL, ($F01E)    ; Virtual register 15 from memory
    PUSH HL
    EXX               ; Switch to shadow registers
    LD A, E'         ; From shadow E'
    EXX               ; Switch back to main registers
    POP HL
    LD (HL), A
    ; r16 = load arr
    LD HL, ($F002)
    LD ($F020), HL    ; Virtual register 16 to memory
    ; r17 = 2
    LD A, 2
    LD H, A         ; Store to physical register H
    ; Load array element (u8)
    LD HL, ($F020)    ; Virtual register 16 from memory
    PUSH HL
    LD A, H
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD L, A         ; Store to physical register L
    ; r19 = 10
    LD A, 10
    LD ($F026), A     ; Virtual register 19 to memory
    ; r20 = r18 != r19
    LD D, H
    LD E, L
    LD HL, ($F026)    ; Virtual register 19 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L5
    LD HL, 0
    JP .L6
.L5:
    LD HL, 1
.L6:
    ; jump_if_not r20, else_5
    LD A, H
    OR A
    JP Z, else_5
    ; return
    RET
    ; jump end_if_6
    JP end_if_6
    ; else_5:
else_5:
    ; end_if_6:
end_if_6:
    ; r21 = load arr
    LD HL, ($F002)
    ; Built-in len function
    DEC HL
    DEC HL         ; Point to length field
    LD E, (HL)
    INC HL
    LD D, (HL)     ; Load 16-bit length
    EX DE, HL      ; Result in HL
    ; Register 22 already in HL
    ; r23 = 5
    LD A, 5
    LD H, A         ; Store to physical register H
    ; r24 = r22 != r23
    ; Register 22 already in HL
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L7
    LD HL, 0
    JP .L8
.L7:
    LD HL, 1
.L8:
    ; jump_if_not r24, else_7
    LD A, L
    OR A
    JP Z, else_7
    ; return
    RET
    ; jump end_if_8
    JP end_if_8
    ; else_7:
else_7:
    ; end_if_8:
end_if_8:
    ; return
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_pointers
.Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_pointers:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r2 = 42
    LD A, 42
    LD ($F004), A     ; Virtual register 2 to memory
    ; store , r2
    LD A, ($F004)     ; Virtual register 2 from memory
    LD ($F002), A
    ; r4 = load val
    LD A, ($F002)
    LD L, A         ; Store to physical register L
    ; r5 = &r4
    ; Address-of operation for register r4
    LD HL, $F008  ; Variable address
    LD ($F00A), HL    ; Virtual register 5 to memory
    ; store , r5
    LD HL, ($F00A)    ; Virtual register 5 from memory
    LD ($F006), HL
    ; r6 = load ptr
    LD HL, ($F006)
    ; r7 = *r6
    LD A, (HL)
    LD ($F00E), A     ; Virtual register 7 to memory
    ; r8 = 42
    LD A, 42
    LD H, A         ; Store to physical register H
    ; r9 = r7 != r8
    LD HL, ($F00E)    ; Virtual register 7 from memory
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L9
    LD HL, 0
    JP .L10
.L9:
    LD HL, 1
.L10:
    ; jump_if_not r9, else_9
    LD A, L
    OR A
    JP Z, else_9
    ; return
    RET
    ; jump end_if_10
    JP end_if_10
    ; else_9:
else_9:
    ; end_if_10:
end_if_10:
    ; r10 = 100
    LD A, 100
    LD ($F014), A     ; Virtual register 10 to memory
    ; r11 = load ptr
    LD HL, ($F006)
    ; Store through pointer
    PUSH HL
    LD A, ($F014)     ; Virtual register 10 from memory
    POP HL
    LD (HL), A
    ; r12 = load val
    LD A, ($F002)
    LD L, A         ; Store to physical register L
    ; r13 = 100
    LD A, 100
    LD L, A         ; Store to HL (low byte)
    ; r14 = r12 != r13
    LD D, H
    LD E, L
    ; Register 13 already in HL
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L11
    LD HL, 0
    JP .L12
.L11:
    LD HL, 1
.L12:
    ; jump_if_not r14, else_11
    LD A, H
    OR A
    JP Z, else_11
    ; return
    RET
    ; jump end_if_12
    JP end_if_12
    ; else_11:
else_11:
    ; end_if_12:
end_if_12:
    ; return
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_array_pointers
.Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_array_pointers:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r3 = load arr
    LD HL, ($F002)
    ; r4 = &r3
    ; Address-of operation for register r3
    LD HL, $F006  ; Variable address
    ; Register 4 already in HL
    ; store , r4
    ; Register 4 already in HL
    LD ($F004), HL
    ; r5 = load ptr
    LD HL, ($F004)
    ; r6 = *r5
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; r7 = 0
    LD A, 0
    LD ($F00E), A     ; Virtual register 7 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F00E)     ; Virtual register 7 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r9 = 10
    LD A, 10
    LD L, A         ; Store to HL (low byte)
    ; r10 = r8 != r9
    LD D, H
    LD E, L
    ; Register 9 already in HL
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L13
    LD HL, 0
    JP .L14
.L13:
    LD HL, 1
.L14:
    ; jump_if_not r10, else_13
    LD A, H
    OR A
    JP Z, else_13
    ; return
    RET
    ; jump end_if_14
    JP end_if_14
    ; else_13:
else_13:
    ; end_if_14:
end_if_14:
    ; r11 = load ptr
    LD HL, ($F004)
    ; r12 = *r11
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; r13 = 2
    LD A, 2
    LD ($F01A), A     ; Virtual register 13 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F01A)     ; Virtual register 13 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r15 = 30
    LD A, 30
    LD ($F01E), A     ; Virtual register 15 to memory
    ; r16 = r14 != r15
    LD D, H
    LD E, L
    LD HL, ($F01E)    ; Virtual register 15 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L15
    LD HL, 0
    JP .L16
.L15:
    LD HL, 1
.L16:
    ; jump_if_not r16, else_15
    LD A, H
    OR A
    JP Z, else_15
    ; return
    RET
    ; jump end_if_16
    JP end_if_16
    ; else_15:
else_15:
    ; end_if_16:
end_if_16:
    ; r18 = load arr
    LD HL, ($F002)
    ; r19 = 1
    LD A, 1
    LD ($F026), A     ; Virtual register 19 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F026)     ; Virtual register 19 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r21 = &r20
    ; Address-of operation for register r20
    LD HL, $F028  ; Variable address
    ; store , r21
    LD ($F022), HL
    ; r22 = load elem_ptr
    LD HL, ($F022)
    ; r23 = *r22
    LD A, (HL)
    LD L, A         ; Store to physical register L
    ; r24 = 20
    LD A, 20
    LD ($F030), A     ; Virtual register 24 to memory
    ; r25 = r23 != r24
    LD D, H
    LD E, L
    LD HL, ($F030)    ; Virtual register 24 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L17
    LD HL, 0
    JP .L18
.L17:
    LD HL, 1
.L18:
    ; jump_if_not r25, else_17
    LD A, H
    OR A
    JP Z, else_17
    ; return
    RET
    ; jump end_if_18
    JP end_if_18
    ; else_17:
else_17:
    ; end_if_18:
end_if_18:
    ; r26 = 25
    LD A, 25
    LD L, A         ; Store to physical register L
    ; r27 = load elem_ptr
    LD HL, ($F022)
    LD ($F036), HL    ; Virtual register 27 to memory
    ; Store through pointer
    LD HL, ($F036)    ; Virtual register 27 from memory
    PUSH HL
    LD A, L
    POP HL
    LD (HL), A
    ; r28 = load arr
    LD HL, ($F002)
    ; r29 = 1
    LD A, 1
    LD L, A         ; Store to physical register L
    ; Load array element (u8)
    PUSH HL
    LD A, L
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD L, A         ; Store to HL (low byte)
    ; r31 = 25
    LD A, 25
    LD H, A         ; Store to physical register H
    ; r32 = r30 != r31
    ; Register 30 already in HL
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L19
    LD HL, 0
    JP .L20
.L19:
    LD HL, 1
.L20:
    ; jump_if_not r32, else_19
    LD A, L
    OR A
    JP Z, else_19
    ; return
    RET
    ; jump end_if_20
    JP end_if_20
    ; else_19:
else_19:
    ; end_if_20:
end_if_20:
    ; return
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_pointer_arithmetic
.Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_pointer_arithmetic:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r3 = load arr
    LD HL, ($F002)
    LD ($F006), HL    ; Virtual register 3 to memory
    ; r4 = 0
    LD A, 0
    LD H, A         ; Store to physical register H
    ; Load array element (u8)
    LD HL, ($F006)    ; Virtual register 3 from memory
    PUSH HL
    LD A, H
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD L, A         ; Store to physical register L
    ; r6 = &r5
    ; Address-of operation for register r5
    LD HL, $F00A  ; Variable address
    ; Register 6 already in HL
    ; store , r6
    ; Register 6 already in HL
    LD ($F004), HL
    ; return
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_multidimensional_arrays
.Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_multidimensional_arrays:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r2 = load matrix
    LD HL, ($F002)
    ; r3 = 0
    LD A, 0
    LD L, A         ; Store to HL (low byte)
    ; Load array element ([3]u8)
    PUSH HL
    LD D, H
    LD E, L
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD L, A         ; Store to physical register L
    ; r5 = 0
    LD A, 0
    LD ($F00A), A     ; Virtual register 5 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F00A)     ; Virtual register 5 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r7 = 1
    LD A, 1
    LD ($F00E), A     ; Virtual register 7 to memory
    ; r8 = r6 != r7
    LD D, H
    LD E, L
    LD HL, ($F00E)    ; Virtual register 7 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L21
    LD HL, 0
    JP .L22
.L21:
    LD HL, 1
.L22:
    ; jump_if_not r8, else_21
    LD A, H
    OR A
    JP Z, else_21
    ; return
    RET
    ; jump end_if_22
    JP end_if_22
    ; else_21:
else_21:
    ; end_if_22:
end_if_22:
    ; r9 = load matrix
    LD HL, ($F002)
    ; r10 = 1
    LD A, 1
    LD L, A         ; Store to HL (low byte)
    ; Load array element ([3]u8)
    PUSH HL
    LD D, H
    LD E, L
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD L, A         ; Store to physical register L
    ; r12 = 2
    LD A, 2
    LD ($F018), A     ; Virtual register 12 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F018)     ; Virtual register 12 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r14 = 6
    LD A, 6
    LD ($F01C), A     ; Virtual register 14 to memory
    ; r15 = r13 != r14
    LD D, H
    LD E, L
    LD HL, ($F01C)    ; Virtual register 14 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L23
    LD HL, 0
    JP .L24
.L23:
    LD HL, 1
.L24:
    ; jump_if_not r15, else_23
    LD A, H
    OR A
    JP Z, else_23
    ; return
    RET
    ; jump end_if_24
    JP end_if_24
    ; else_23:
else_23:
    ; end_if_24:
end_if_24:
    ; r16 = 10
    LD A, 10
    LD L, A         ; Store to physical register L
    ; r17 = load matrix
    LD HL, ($F002)
    ; Register 17 already in HL
    ; r18 = 1
    LD A, 1
    LD H, A         ; Store to physical register H
    ; Load array element ([3]u8)
    ; Register 17 already in HL
    PUSH HL
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD E, A         ; Store to DE (low byte)
    ; r20 = 1
    LD A, 1
    LD L, A         ; Store to HL (low byte)
    ; Calculate array element address
    LD H, D
    LD L, E
    LD D, H
    LD E, L
    ; Register 20 already in HL
    ADD HL, DE
    LD ($F02A), HL    ; Virtual register 21 to memory
    ; Store to array[index] (u8)
    LD HL, ($F02A)    ; Virtual register 21 from memory
    PUSH HL
    LD A, L
    POP HL
    LD (HL), A
    ; r22 = load matrix
    LD HL, ($F002)
    ; Register 22 already in HL
    ; r23 = 1
    LD A, 1
    LD H, A         ; Store to physical register H
    ; Load array element ([3]u8)
    ; Register 22 already in HL
    PUSH HL
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD L, A         ; Store to physical register L
    ; r25 = 1
    LD A, 1
    LD ($F032), A     ; Virtual register 25 to memory
    ; Load array element (u8)
    PUSH HL
    LD A, ($F032)     ; Virtual register 25 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r27 = 10
    LD A, 10
    LD L, A         ; Store to HL (low byte)
    ; r28 = r26 != r27
    LD D, H
    LD E, L
    ; Register 27 already in HL
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP NZ, .L25
    LD HL, 0
    JP .L26
.L25:
    LD HL, 1
.L26:
    ; jump_if_not r28, else_25
    LD A, H
    OR A
    JP Z, else_25
    ; return
    RET
    ; jump end_if_26
    JP end_if_26
    ; else_25:
else_25:
    ; end_if_26:
end_if_26:
    ; return
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.main
.Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.main:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r1 = call test_arrays
    ; Call to test_arrays (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_arrays
    ; r2 = ~r1
    LD A, L
    CPL           ; Complement A
    LD ($F004), A     ; Virtual register 2 to memory
    ; jump_if_not r2, else_27
    LD A, ($F004)     ; Virtual register 2 from memory
    OR A
    JP Z, else_27
    ; r3 = 1
    LD A, 1
    LD H, A         ; Store to physical register H
    ; return r3
    RET
    ; jump end_if_28
    JP end_if_28
    ; else_27:
else_27:
    ; end_if_28:
end_if_28:
    ; r4 = call test_pointers
    ; Call to test_pointers (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_pointers
    ; r5 = ~r4
    LD A, L
    CPL           ; Complement A
    LD ($F00A), A     ; Virtual register 5 to memory
    ; jump_if_not r5, else_29
    LD A, ($F00A)     ; Virtual register 5 from memory
    OR A
    JP Z, else_29
    ; r6 = 2
    LD A, 2
    LD H, A         ; Store to physical register H
    ; return r6
    RET
    ; jump end_if_30
    JP end_if_30
    ; else_29:
else_29:
    ; end_if_30:
end_if_30:
    ; r7 = call test_array_pointers
    ; Call to test_array_pointers (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_array_pointers
    ; r8 = ~r7
    LD A, L
    CPL           ; Complement A
    LD ($F010), A     ; Virtual register 8 to memory
    ; jump_if_not r8, else_31
    LD A, ($F010)     ; Virtual register 8 from memory
    OR A
    JP Z, else_31
    ; r9 = 3
    LD A, 3
    LD H, A         ; Store to physical register H
    ; return r9
    RET
    ; jump end_if_32
    JP end_if_32
    ; else_31:
else_31:
    ; end_if_32:
end_if_32:
    ; r10 = call test_pointer_arithmetic
    ; Call to test_pointer_arithmetic (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_pointer_arithmetic
    ; r11 = ~r10
    LD A, L
    CPL           ; Complement A
    LD ($F016), A     ; Virtual register 11 to memory
    ; jump_if_not r11, else_33
    LD A, ($F016)     ; Virtual register 11 from memory
    OR A
    JP Z, else_33
    ; r12 = 4
    LD A, 4
    LD H, A         ; Store to physical register H
    ; return r12
    RET
    ; jump end_if_34
    JP end_if_34
    ; else_33:
else_33:
    ; end_if_34:
end_if_34:
    ; r13 = call test_multidimensional_arrays
    ; Call to test_multidimensional_arrays (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.feature_tests.02_arrays_pointers.test_multidimensional_arrays
    ; r14 = ~r13
    LD A, L
    CPL           ; Complement A
    LD L, A         ; Store to HL (low byte)
    ; jump_if_not r14, else_35
    LD A, L
    OR A
    JP Z, else_35
    ; r15 = 5
    LD A, 5
    LD H, A         ; Store to physical register H
    ; return r15
    RET
    ; jump end_if_36
    JP end_if_36
    ; else_35:
else_35:
    ; end_if_36:
end_if_36:
    ; r16 = 0
    LD A, 0
    LD L, A         ; Store to physical register L
    ; return r16
    RET

; Runtime print helper functions
print_string:
    LD B, (HL)         ; B = length from first byte
    INC HL             ; HL -> string data
    LD A, B            ; Check if length is zero
    OR A
    RET Z              ; Return if empty string
print_loop:
    LD A, (HL)         ; Load character
    RST 16             ; Print character
    INC HL             ; Next character
    DJNZ print_loop    ; Decrement B and loop
    RET

print_u8_decimal:
    LD H, 0            ; HL = A (zero extend)
    LD L, A
    CALL print_u16_decimal
    RET

print_u16_decimal:
    LD BC, -10000
    LD DE, -1000
    CALL print_digit
    LD BC, -1000
    LD DE, -100
    CALL print_digit
    LD BC, -100
    LD DE, -10
    CALL print_digit
    LD BC, -10
    LD DE, -1
    CALL print_digit
    LD A, L
    ADD A, '0'         ; Convert to ASCII
    RST 16             ; Print last digit
    RET

print_digit:
    LD A, '0'-1
print_digit_loop:
    INC A
    ADD HL, BC         ; Subtract power of 10
    JR C, print_digit_loop
    ADD HL, DE         ; Add back one power of 10
    RST 16             ; Print digit
    RET

print_i8_decimal:
    BIT 7, A           ; Check sign bit
    JR Z, print_u8_decimal
    PUSH AF
    LD A, '-'          ; Print minus sign
    RST 16
    POP AF
    NEG                ; Make positive
    JR print_u8_decimal

print_i16_decimal:
    BIT 7, H           ; Check sign bit
    JR Z, print_u16_decimal
    PUSH HL
    LD A, '-'          ; Print minus sign
    RST 16
    POP HL
    LD A, H            ; Negate HL
    CPL
    LD H, A
    LD A, L
    CPL
    LD L, A
    INC HL
    JR print_u16_decimal

print_bool:
    OR A               ; Test if A is zero
    JR NZ, print_true
    LD HL, bool_false_str
    JR print_string
print_true:
    LD HL, bool_true_str
    JR print_string

bool_true_str:
    DB 4, "true"      ; Length + data
bool_false_str:
    DB 5, "false"     ; Length + data


    END main
