Fitter report for arria_v_two_sfp_link
Sat Jun 27 22:00:08 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Receiver Channel
 18. Transmitter Channel
 19. Transmitter PLL
 20. Optimized GXB Elements
 21. Transceiver Reconfiguration Report
 22. I/O Assignment Warnings
 23. PLL Usage Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sat Jun 27 22:00:08 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; arria_v_two_sfp_link                            ;
; Top-level Entity Name           ; arria_v_two_sfp_link                            ;
; Family                          ; Arria V                                         ;
; Device                          ; 5AGTFC7H3F35I3                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 2,804 / 91,680 ( 3 % )                          ;
; Total registers                 ; 3981                                            ;
; Total pins                      ; 20 / 656 ( 3 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 4,608 / 13,987,840 ( < 1 % )                    ;
; Total RAM Blocks                ; 3 / 1,366 ( < 1 % )                             ;
; Total DSP Blocks                ; 0 / 800 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 2 / 24 ( 8 % )                                  ;
; Total HSSI PMA RX Deserializers ; 2 / 24 ( 8 % )                                  ;
; Total HSSI TX PCSs              ; 2 / 24 ( 8 % )                                  ;
; Total HSSI PMA TX Serializers   ; 2 / 24 ( 8 % )                                  ;
; Total PLLs                      ; 4 / 36 ( 11 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5AGTFC7H3F35I3                        ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   2.2%      ;
;     Processor 4            ;   2.1%      ;
;     Processor 5            ;   2.1%      ;
;     Processor 6            ;   2.0%      ;
;     Processor 7            ;   2.0%      ;
;     Processor 8            ;   1.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; C15625mhz~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                       ; ATB0OUT          ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                       ; ATB0OUT          ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|atb_comp_out                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATBCOMPOUT   ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|atb_comp_out                                  ; ATBCOMPOUT       ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                       ; ATB0OUT          ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                             ; AVMMREADDATA     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.avmm_readdata[0]                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                             ; AVMMREADDATA     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.avmm_readdata[0]                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                             ; AVMMREADDATA     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus[80]                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus[80]                                                                                                      ; AVMMREADDATA     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus[96]                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus[96]                                                                                                      ; AVMMREADDATA     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a0                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a1                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a2                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a3                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a4                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a5                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a6                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a7                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[4]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[4]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[9]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[9]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[2]~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[3]~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[7]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[7]~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[16]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[16]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[17]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[17]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[20]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[20]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[21]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[21]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[24]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[24]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[26]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[26]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[27]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[27]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[29]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[29]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[30]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[30]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[31]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[31]~DUPLICATE                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG~DUPLICATE                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_RECONFIG_BASIC_LCH                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_RECONFIG_BASIC_LCH~DUPLICATE                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[4]~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[5]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[5]~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[5]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[5]~DUPLICATE                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[4]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[5]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[8]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[8]~DUPLICATE                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17]~DUPLICATE                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_inwait                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_inwait~DUPLICATE                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[5]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_lch[3]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_lch[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_plock~DUPLICATE                                                                                                                                        ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[3]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[11]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cal_done                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cal_done~DUPLICATE                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt~DUPLICATE                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[11]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[11]~DUPLICATE                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[2]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[2]~DUPLICATE                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[9]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[9]~DUPLICATE                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[0]~DUPLICATE                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]~DUPLICATE                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dctune_min                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dctune_min~DUPLICATE                                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|reset_rser_clkmon                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|reset_rser_clkmon~DUPLICATE                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_DEC_DCTUNE                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_DEC_DCTUNE~DUPLICATE                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_DONE                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_DONE~DUPLICATE                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_INC_DCTUNE                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_INC_DCTUNE~DUPLICATE                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_CMP_TOGGLE                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_CMP_TOGGLE~DUPLICATE                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_DCTUNE                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_DCTUNE~DUPLICATE                        ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_RTX_LST                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_RD_RTX_LST~DUPLICATE                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_SET_DCTUNE                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_SET_DCTUNE~DUPLICATE                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_WR_RSER_CLKMON                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_WR_RSER_CLKMON~DUPLICATE                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_WR_RTX_LST                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.STATE_WR_RTX_LST~DUPLICATE                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK~DUPLICATE                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN~DUPLICATE                                                                               ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[9]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[9]~DUPLICATE                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en~DUPLICATE                                                                                                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]~DUPLICATE                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|did_dprio                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|did_dprio~DUPLICATE                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR~DUPLICATE                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TESTBUS_SET                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TESTBUS_SET~DUPLICATE                                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT~DUPLICATE                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read~DUPLICATE                                                                                                                                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|oc_started                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|oc_started~DUPLICATE                                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.BUSY_STATE                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.BUSY_STATE~DUPLICATE                                                                                                                              ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.LOGICAL_ADDRESS_STATE                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.LOGICAL_ADDRESS_STATE~DUPLICATE                                                                                                                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_DATA_STATE                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_DATA_STATE~DUPLICATE                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE~DUPLICATE                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_PMUTEX_STATE                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_PMUTEX_STATE~DUPLICATE                                                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WAIT_FOR_NEXT_STATE                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WAIT_FOR_NEXT_STATE~DUPLICATE                                                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE~DUPLICATE                                                                                                                        ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_rx_enapatternalign[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_rx_enapatternalign[0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[4]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[7]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[8]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[5]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[8]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[8]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[9]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[9]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[12]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[12]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[14]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[14]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[15]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[15]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[24]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[24]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[26]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[26]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[28]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[28]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[29]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[29]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[34]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[34]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[36]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[36]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[37]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[37]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[39]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[39]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[41]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[41]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[42]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[42]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[44]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[44]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[50]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[50]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[51]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[51]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[52]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[52]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[54]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[54]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[56]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[56]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[58]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[58]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[60]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[60]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[61]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[61]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[62]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[62]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[3]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[5]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[7]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[8]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[8]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[15]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[15]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[21]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[21]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[27]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[27]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[40]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[40]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[41]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[41]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[42]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[42]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[44]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[44]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[45]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[45]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[48]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[48]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[50]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[50]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[53]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[53]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[55]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[55]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[56]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[56]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[60]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[60]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[62]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[62]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|stage1[27]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|stage1[27]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|pattern_select[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|pattern_select[1]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|pattern_select[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|pattern_select[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[6]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[9]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[9]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[11]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[11]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[15]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[15]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[24]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[24]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[32]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[32]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[37]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[37]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[41]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[41]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[42]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[42]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[52]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[52]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[54]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[54]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[55]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[55]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[56]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[56]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[61]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[61]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[62]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|bits_counter_reg[62]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter[3]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[4]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[5]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[7]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[9]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[9]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[13]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[13]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[14]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[14]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[17]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[17]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[26]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[26]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[27]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[27]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[29]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[29]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[30]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[30]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[33]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[33]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[34]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[34]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[38]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[38]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[40]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[40]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[41]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[41]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[47]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[47]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[48]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[48]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[50]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[50]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[52]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[52]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[54]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[54]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[56]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[56]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[57]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[57]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[59]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[59]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[62]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|error_counter[62]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|stage1[6]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|stage1[6]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|stage1[13]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|stage1[13]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|inject_error_reg                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|inject_error_reg~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|toggle                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|toggle~DUPLICATE                                                                                              ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[37]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[37]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|injecting_error                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|injecting_error~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[6]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                        ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                               ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                          ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                     ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                                      ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                    ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8404 ) ; 0.00 % ( 0 / 8404 )        ; 0.00 % ( 0 / 8404 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8404 ) ; 0.00 % ( 0 / 8404 )        ; 0.00 % ( 0 / 8404 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8158 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 170 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 76 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/arria_v_two_sfp_link.pin.


+--------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                    ;
+------------------------------------------------------------------+-----------------------+-------+
; Resource                                                         ; Usage                 ; %     ;
+------------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)           ; 2,804 / 91,680        ; 3 %   ;
; ALMs needed [=A-B+C]                                             ; 2,804                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]                  ; 3,492 / 91,680        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers                ; 1,154                 ;       ;
;         [b] ALMs used for LUT logic                              ; 1,660                 ;       ;
;         [c] ALMs used for registers                              ; 678                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs)      ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing            ; 700 / 91,680          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                  ; 12 / 91,680           ; < 1 % ;
;         [a] Due to location constrained logic                    ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                     ; 1                     ;       ;
;         [c] Due to LAB input limits                              ; 11                    ;       ;
;         [d] Due to virtual I/Os                                  ; 0                     ;       ;
;                                                                  ;                       ;       ;
; Difficulty packing design                                        ; Low                   ;       ;
;                                                                  ;                       ;       ;
; Total LABs:  partially or completely used                        ; 445 / 9,168           ; 5 %   ;
;     -- Logic LABs                                                ; 445                   ;       ;
;     -- Memory LABs (up to half of total LABs)                    ; 0                     ;       ;
;                                                                  ;                       ;       ;
; Combinational ALUT usage for logic                               ; 4,568                 ;       ;
;     -- 7 input functions                                         ; 211                   ;       ;
;     -- 6 input functions                                         ; 867                   ;       ;
;     -- 5 input functions                                         ; 976                   ;       ;
;     -- 4 input functions                                         ; 917                   ;       ;
;     -- <=3 input functions                                       ; 1,597                 ;       ;
; Combinational ALUT usage for route-throughs                      ; 567                   ;       ;
;                                                                  ;                       ;       ;
; Dedicated logic registers                                        ; 3,981                 ;       ;
;     -- By type:                                                  ;                       ;       ;
;         -- Primary logic registers                               ; 3,662 / 183,360       ; 2 %   ;
;         -- Secondary logic registers                             ; 319 / 183,360         ; < 1 % ;
;     -- By function:                                              ;                       ;       ;
;         -- Design implementation registers                       ; 3,730                 ;       ;
;         -- Routing optimization registers                        ; 251                   ;       ;
;                                                                  ;                       ;       ;
; Virtual pins                                                     ; 0                     ;       ;
; I/O pins                                                         ; 20 / 656              ; 3 %   ;
;     -- Clock pins                                                ; 2 / 32                ; 6 %   ;
;     -- Dedicated input pins                                      ; 7 / 59                ; 12 %  ;
;                                                                  ;                       ;       ;
; M10K blocks                                                      ; 3 / 1,366             ; < 1 % ;
; Total MLAB memory bits                                           ; 0                     ;       ;
; Total block memory bits                                          ; 4,608 / 13,987,840    ; < 1 % ;
; Total block memory implementation bits                           ; 30,720 / 13,987,840   ; < 1 % ;
;                                                                  ;                       ;       ;
; Total DSP Blocks                                                 ; 0 / 800               ; 0 %   ;
;                                                                  ;                       ;       ;
; Fractional PLLs                                                  ; 1 / 12                ; 8 %   ;
; Global signals                                                   ; 7                     ;       ;
;     -- Global clocks                                             ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                           ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks and Vertical periphery clocks ; 8 / 184               ; 4 %   ;
; SERDES Transmitters                                              ; 0 / 136               ; 0 %   ;
; SERDES Receivers                                                 ; 0 / 136               ; 0 %   ;
; JTAGs                                                            ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                      ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                       ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                             ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                                ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                         ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                                 ; 2 / 24                ; 8 %   ;
; HSSI PMA RX Deserializers                                        ; 2 / 24                ; 8 %   ;
; Standard TX PCSs                                                 ; 2 / 24                ; 8 %   ;
; HSSI PMA TX Serializers                                          ; 2 / 24                ; 8 %   ;
; Channel PLLs                                                     ; 3 / 24                ; 13 %  ;
; Impedance control blocks                                         ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                          ; 0 / 4                 ; 0 %   ;
; Average interconnect usage (total/H/V)                           ; 0.9% / 1.0% / 0.8%    ;       ;
; Peak interconnect usage (total/H/V)                              ; 23.6% / 24.9% / 19.4% ;       ;
; Maximum fan-out                                                  ; 2259                  ;       ;
; Highest non-global fan-out                                       ; 836                   ;       ;
; Total fan-out                                                    ; 33979                 ;       ;
; Average fan-out                                                  ; 3.69                  ;       ;
+------------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2752 / 91680 ( 3 % )   ; 52 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2752                   ; 52                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3430 / 91680 ( 4 % )   ; 62 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1123                   ; 31                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1638                   ; 22                    ; 0                              ;
;         [c] ALMs used for registers                         ; 669                    ; 9                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 690 / 91680 ( < 1 % )  ; 10 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 12 / 91680 ( < 1 % )   ; 0 / 91680 ( 0 % )     ; 0 / 91680 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                      ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 11                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 438 / 9168 ( 5 % )     ; 9 / 9168 ( < 1 % )    ; 0 / 9168 ( 0 % )               ;
;     -- Logic LABs                                           ; 438                    ; 9                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 4476                   ; 92                    ; 0                              ;
;     -- 7 input functions                                    ; 211                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 856                    ; 11                    ; 0                              ;
;     -- 5 input functions                                    ; 953                    ; 23                    ; 0                              ;
;     -- 4 input functions                                    ; 901                    ; 16                    ; 0                              ;
;     -- <=3 input functions                                  ; 1555                   ; 42                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 564                    ; 3                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                ;
;         -- Primary logic registers                          ; 3584 / 183360 ( 2 % )  ; 78 / 183360 ( < 1 % ) ; 0 / 183360 ( 0 % )             ;
;         -- Secondary logic registers                        ; 315 / 183360 ( < 1 % ) ; 4 / 183360 ( < 1 % )  ; 0 / 183360 ( 0 % )             ;
;     -- By function:                                         ;                        ;                       ;                                ;
;         -- Design implementation registers                  ; 3652                   ; 78                    ; 0                              ;
;         -- Routing optimization registers                   ; 247                    ; 4                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
;                                                             ;                        ;                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                              ;
; I/O pins                                                    ; 7                      ; 0                     ; 13                             ;
; I/O registers                                               ; 0                      ; 0                     ; 0                              ;
; Total block memory bits                                     ; 4608                   ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 30720                  ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 3 / 1366 ( < 1 % )     ; 0 / 1366 ( 0 % )      ; 0 / 1366 ( 0 % )               ;
; Clock enable block                                          ; 0 / 288 ( 0 % )        ; 0 / 288 ( 0 % )       ; 6 / 288 ( 2 % )                ;
; HSSI AVMM Interface                                         ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                 ;
; PLL Aux. Block                                              ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; Channel PLL                                                 ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Fractional PLL                                              ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; Standard RX PCS                                             ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Standard TX PCS                                             ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI Common PCS PMA Interface                               ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI Common PLD PCS Interface                               ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; HSSI PMA RX Buffer                                          ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI PMA RX Deserializer                                    ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Clock Divider                                               ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI refclk divider                                         ; 0 / 32 ( 0 % )         ; 0 / 32 ( 0 % )        ; 1 / 32 ( 3 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI RX PLD PCS Interface                                   ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; PLL Output Counter                                          ; 0 / 108 ( 0 % )        ; 0 / 108 ( 0 % )       ; 1 / 108 ( < 1 % )              ;
; PLL Reconfiguration Block                                   ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
;                                                             ;                        ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                                ;
;     -- Input Connections                                    ; 4391                   ; 118                   ; 169                            ;
;     -- Registered Input Connections                         ; 4006                   ; 90                    ; 0                              ;
;     -- Output Connections                                   ; 177                    ; 216                   ; 4285                           ;
;     -- Registered Output Connections                        ; 113                    ; 216                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                ;
;     -- Total Connections                                    ; 33268                  ; 811                   ; 7318                           ;
;     -- Registered Connections                               ; 21055                  ; 629                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                                ;
;     -- Top                                                  ; 8                      ; 220                   ; 4340                           ;
;     -- sld_hub:auto_hub                                     ; 220                    ; 0                     ; 114                            ;
;     -- hard_block:auto_generated_inst                       ; 4340                   ; 114                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                ;
;     -- Input Ports                                          ; 33                     ; 38                    ; 307                            ;
;     -- Output Ports                                         ; 11                     ; 55                    ; 264                            ;
;     -- Bidir Ports                                          ; 4                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 22                    ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 4                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 25                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 30                    ; 146                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 44                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; C15625mhz    ; U9    ; B1R      ; 132          ; 43           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; C15625mhz(n) ; U8    ; B1R      ; 132          ; 43           ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; C50mhz       ; AL5   ; 4A       ; 125          ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; SFPA_RX_p    ; P1    ; B1R      ; 132          ; 46           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; SFPA_RX_p(n) ; P2    ; B1R      ; 132          ; 46           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; SFPB_RX_p    ; V1    ; B1R      ; 132          ; 38           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; SFPB_RX_p(n) ; V2    ; B1R      ; 132          ; 38           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; button       ; D5    ; 7A       ; 118          ; 101          ; 17           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; SFPA_TXDISABLE     ; AN6   ; 4A       ; 116          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPA_TX_p          ; N3    ; B1R      ; 132          ; 43           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPA_TX_p(n)       ; N4    ; B1R      ; 132          ; 43           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPB_TXDISABLE     ; AP4   ; 4A       ; 122          ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPB_TX_p          ; U3    ; B1R      ; 132          ; 35           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SFPB_TX_p(n)       ; U4    ; B1R      ; 132          ; 35           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clk100mhz_pll_lock ; AG8   ; 4B       ; 113          ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; xcvr_ll_pll_lock   ; AF8   ; 4B       ; 113          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; SFPA_MOD1_SCL ; AM6   ; 4A       ; 116          ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SFPA_MOD2_SDA ; AN5   ; 4A       ; 118          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SFPB_MOD1_SCL ; AP3   ; 4A       ; 122          ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SFPB_MOD2_SDA ; AM3   ; 4A       ; 126          ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 32 ( 22 % )  ; 2.5V          ; --           ; 2.5V          ;
; B0R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B1R      ; 10 / 28 ( 36 % ) ; --            ; --           ; --            ;
; 7A       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 417        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A3       ; 411        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 422        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 421        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 448        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 447        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 453        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A10      ; 455        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 475        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A13      ; 483        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 511        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A16      ; 523        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 524        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A19      ; 539        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 540        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A22      ; 559        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 583        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A25      ; 608        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 607        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A27      ; 625        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A28      ; 640        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A29      ; 639        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A30      ; 656        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A31      ; 655        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A32      ; 659        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A33      ; 674        ; 8A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 358        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 359        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA7      ; 339        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA8      ; 338        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ; 282        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 251        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA14     ; 226        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 217        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA17     ; 198        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 191        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA20     ; 166        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 158        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ; 142        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA25     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 55         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA28     ; 54         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA29     ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA30     ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA31     ; 34         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA32     ; 35         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB1      ; 357        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 356        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; 4A             ; VCCPD4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 4A             ; VCCPD4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 283        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 258        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 259        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 242        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ; 238        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB15     ; 227        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 218        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 199        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 190        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AB19     ; 182        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ; 167        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 159        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 150        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ; 143        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB24     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB25     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB26     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB33     ; 37         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB34     ; 36         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 354        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 355        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ; 331        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC7      ; 330        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC8      ; 298        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 290        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 291        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ; 266        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC12     ; 267        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ; 243        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 240        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 239        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ; 219        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC17     ; 206        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 207        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 183        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 174        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AC21     ; 162        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC22     ; 151        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 134        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC25     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC26     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AC27     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC28     ; 56         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC29     ; 59         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC31     ; 38         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC32     ; 39         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 353        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 352        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD6      ; 322        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD8      ; 299        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ; 274        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD11     ; 270        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 268        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD14     ; 241        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ; 234        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD17     ; 208        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD20     ; 175        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 163        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 135        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD27     ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD29     ; 102        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD30     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD33     ; 41         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD34     ; 40         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 350        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 351        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 323        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 314        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 302        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE9      ; 275        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 294        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 271        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 269        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 264        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 236        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 235        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 214        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 204        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 209        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 186        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 176        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 146        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ; 147        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 110        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE27     ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE28     ; 103        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE29     ; 86         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE31     ; 42         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE32     ; 43         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF1      ; 349        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ; 348        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF6      ; 336        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 315        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 303        ; 4B             ; xcvr_ll_pll_lock                ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF10     ; 295        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 272        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF13     ; 265        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 237        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF16     ; 215        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 205        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF19     ; 187        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 177        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF22     ; 154        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 132        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF25     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 111        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF28     ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF29     ; 87         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF30     ; 57         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AF31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF33     ; 45         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF34     ; 44         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ; 346        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ; 347        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG6      ; 337        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 304        ; 4B             ; clk100mhz_pll_lock              ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 292        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG11     ; 273        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 260        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG14     ; 230        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 232        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG17     ; 196        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 192        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG20     ; 172        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 155        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG23     ; 133        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG26     ; 98         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 88         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG29     ; 94         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG31     ; 46         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG32     ; 47         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH1      ; 345        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 344        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AH3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH6      ; 326        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 320        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 305        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 293        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 284        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ; 262        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 261        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 256        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 231        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 233        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ; 212        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 197        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 193        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 178        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 173        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ; 152        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 153        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 136        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ; 99         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 89         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH29     ; 95         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH30     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH33     ; 49         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AH34     ; 48         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ3      ; 342        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 343        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ6      ; 327        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 321        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ; 300        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ10     ; 285        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 263        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ13     ; 257        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ14     ; 222        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AJ15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ16     ; 213        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 200        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ19     ; 179        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 170        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ22     ; 156        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ; 137        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ25     ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 100        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ28     ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ29     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ31     ; 50         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ32     ; 51         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK1      ; 341        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 340        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AK3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK6      ; 318        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK8      ; 301        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 286        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK11     ; 254        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK12     ; 252        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK14     ; 223        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ; 228        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK17     ; 201        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 188        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK20     ; 171        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK21     ; 157        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK23     ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 101        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 96         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK29     ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK30     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK33     ; 53         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AK34     ; 52         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AL1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL4      ; 332        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL5      ; 333        ; 4A             ; C50mhz                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AL6      ; 319        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL7      ; 308        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL8      ; 296        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL9      ; 287        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL10     ; 278        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL11     ; 255        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL12     ; 253        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL13     ; 248        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL14     ; 224        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL15     ; 229        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL16     ; 220        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL17     ; 202        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL18     ; 189        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL19     ; 180        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL20     ; 168        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL21     ; 148        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL22     ; 149        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL23     ; 138        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL24     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL25     ; 112        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL26     ; 104        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL27     ; 97         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL28     ; 90         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL29     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL30     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL31     ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL32     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AL33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AM1      ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AM2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AM3      ; 334        ; 4A             ; SFPB_MOD2_SDA                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AM4      ; 335        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM5      ; 316        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM6      ; 310        ; 4A             ; SFPA_MOD1_SCL                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AM7      ; 309        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM8      ; 297        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM10     ; 279        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM11     ; 276        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM13     ; 249        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM14     ; 225        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM16     ; 221        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM17     ; 203        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM19     ; 181        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM20     ; 169        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM22     ; 160        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM23     ; 139        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM25     ; 113        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM26     ; 105        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM28     ; 91         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM29     ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM30     ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM31     ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM32     ; 60         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM33     ; 62         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM34     ; 61         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AN3      ; 329        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN5      ; 317        ; 4A             ; SFPA_MOD2_SDA                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AN6      ; 311        ; 4A             ; SFPA_TXDISABLE                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AN7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN8      ; 289        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN9      ; 288        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN11     ; 277        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN12     ; 246        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN14     ; 244        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN15     ; 211        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN17     ; 194        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN18     ; 184        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN20     ; 164        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN21     ; 161        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN23     ; 140        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN24     ; 141        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN26     ; 107        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN27     ; 106        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN29     ; 84         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN30     ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN32     ; 58         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AN33     ; 64         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN34     ; 65         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AP2      ; 328        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP3      ; 324        ; 4A             ; SFPB_MOD1_SCL                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AP4      ; 325        ; 4A             ; SFPB_TXDISABLE                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AP5      ; 313        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP6      ; 312        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP7      ; 307        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP8      ; 306        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP10     ; 280        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP11     ; 281        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP13     ; 247        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP14     ; 245        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP16     ; 210        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP17     ; 195        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP19     ; 185        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP20     ; 165        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP22     ; 144        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP23     ; 145        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP25     ; 108        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP26     ; 109        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP27     ; 92         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP28     ; 93         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP29     ; 85         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP30     ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP31     ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP32     ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP33     ; 63         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; B1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ; 418        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 412        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 419        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 443        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 454        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 456        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 476        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 484        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B14      ; 507        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 512        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 537        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 544        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 561        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 560        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 584        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ; 591        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 615        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 626        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ; 641        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B30      ; 642        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B32      ; 660        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B33      ; 676        ; 8A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B34      ; 673        ; 8A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C2       ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 407        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 420        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C6       ; 415        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 444        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 431        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C10      ; 469        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 479        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 501        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 508        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C16      ; 519        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 538        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C19      ; 543        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 562        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C22      ; 575        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 592        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C25      ; 609        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ; 616        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C27      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 632        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C29      ; 633        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C30      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C31      ; 657        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C32      ; 664        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C33      ; 675        ; 8A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C34      ; 672        ; 8A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D1       ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 408        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 416        ; 7A             ; button                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 423        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 432        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 451        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ; 452        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 470        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 480        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 485        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 502        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ; 503        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 513        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 520        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 529        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 552        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ; 551        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 563        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 571        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 576        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ; 593        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D24      ; 599        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 610        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D26      ; 623        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D27      ; 631        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D28      ; 634        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D29      ; 647        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D30      ; 649        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D31      ; 658        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D32      ; 665        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D33      ; 663        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D34      ; 667        ; 8A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 405        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 424        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ; 433        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 445        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 467        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 486        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 504        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 514        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E17      ; 530        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 553        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 564        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 572        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 594        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 600        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ; 619        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E27      ; 624        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E29      ; 648        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E30      ; 650        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E32      ; 666        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E33      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F2       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F6       ; 406        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 434        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 446        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ; 459        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 468        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 487        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 495        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 515        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ; 531        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F19      ; 554        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 567        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 579        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F23      ; 595        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F25      ; 611        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F26      ; 620        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F27      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 643        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F29      ; 644        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F30      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F33      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F34      ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ; 390        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 391        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 438        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 437        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ; 449        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G10      ; 460        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 463        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 471        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 488        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 496        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 499        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 516        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 532        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 545        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ; 546        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G20      ; 568        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 577        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 580        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 596        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G24      ; 603        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G25      ; 612        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G26      ; 627        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G27      ; 635        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G28      ; 636        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G29      ; 651        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G31      ; 2          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G32      ; 3          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ; 389        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ; 388        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 394        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 439        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 450        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H11      ; 464        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ; 472        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H14      ; 491        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 500        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 535        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 547        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ; 569        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 578        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 587        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 604        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H26      ; 628        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H27      ; 645        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H29      ; 652        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H30      ; 668        ; 8A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H33      ; 5          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H34      ; 4          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ; 386        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ; 387        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 409        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J7       ; 425        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 440        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J10      ; 457        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 461        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J13      ; 481        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 492        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J16      ; 517        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 536        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J19      ; 548        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ; 570        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 585        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J23      ; 588        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 617        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J26      ; 637        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J27      ; 646        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J28      ; 661        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J29      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J31      ; 6          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J32      ; 7          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ; 385        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 384        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 410        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ; 426        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 428        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 458        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 462        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ; 465        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ; 482        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K14      ; 493        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ; 505        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K16      ; 518        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 525        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ; 527        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 528        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 555        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 565        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K22      ; 586        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K23      ; 601        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K24      ; 589        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K25      ; 618        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K26      ; 638        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K27      ; 629        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K28      ; 662        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K29      ; 621        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K30      ; 669        ; 8A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K33      ; 9          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K34      ; 8          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ; 382        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ; 383        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 413        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L7       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 441        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 466        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 473        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ; 494        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L15      ; 506        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ; 526        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L18      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 556        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L21      ; 566        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 602        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L24      ; 590        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ; 653        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L27      ; 630        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L29      ; 622        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L31      ; 10         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L32      ; 11         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 381        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 380        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 414        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; M8       ; 442        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; M10      ; 429        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 489        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 474        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ; 478        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; M14      ; 497        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M15      ; 498        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M16      ; 521        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M17      ; 533        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ; 541        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M19      ; 549        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M20      ; 557        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M21      ; 573        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M22      ; 581        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M23      ; 597        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M24      ; 605        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M25      ; 613        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M26      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M27      ; 654        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; M28      ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; M29      ; 670        ; 8A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 671        ; 8A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M33      ; 13         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M34      ; 12         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ; 378        ; B1R            ; SFPA_TX_p                       ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; N4       ; 379        ; B1R            ; SFPA_TX_p(n)                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; N5       ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ;            ; 7A             ; VCCPD7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N9       ;            ; 7A             ; VCCPD7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N10      ; 435        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ; 436        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N12      ; 490        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ; 477        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N14      ; 510        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N15      ; 509        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N16      ; 522        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ; 534        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N18      ; 542        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N19      ; 550        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N20      ; 558        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N21      ; 574        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N22      ; 582        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N23      ; 598        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N24      ; 606        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N25      ; 614        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N26      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N27      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N30      ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; N31      ; 14         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N32      ; 15         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ; 377        ; B1R            ; SFPA_RX_p                       ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; P2       ; 376        ; B1R            ; SFPA_RX_p(n)                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ; --             ; VCCL_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCL_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P7       ;            ; --             ; VCCH_GXBR1                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ; 430        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; P12      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; P19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P22      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P24      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P28      ;            ; --             ; VCCH_GXBL1                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ;            ; --             ; VCCL_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P30      ;            ; --             ; VCCL_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P33      ; 17         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P34      ; 16         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ; 374        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 375        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R6       ;            ; --             ; VCCT_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; R7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 393        ; B1R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R9       ; 392        ; B1R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R11      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R15      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; R17      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R23      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R25      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R26      ; 1          ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R27      ; 0          ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R29      ;            ; --             ; VCCT_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R31      ; 18         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R32      ; 19         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ; 373        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 372        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCCT_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T7       ;            ; --             ; VCCA_GXBR1                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T10      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T12      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T14      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T18      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T24      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T26      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ;            ; --             ; VCCA_GXBL1                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T30      ;            ; --             ; VCCT_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T33      ; 21         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T34      ; 20         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ; 370        ; B1R            ; SFPB_TX_p                       ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; U4       ; 371        ; B1R            ; SFPB_TX_p(n)                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; U5       ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U6       ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ; 367        ; B1R            ; C15625mhz(n)                    ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U9       ; 366        ; B1R            ; C15625mhz                       ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U11      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U13      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U15      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U17      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U19      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U22      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U23      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U26      ; 27         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U27      ; 26         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U29      ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U30      ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U31      ; 22         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U32      ; 23         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V1       ; 369        ; B1R            ; SFPB_RX_p                       ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; V2       ; 368        ; B1R            ; SFPB_RX_p(n)                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ; --             ; VCCL_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCL_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V7       ;            ; --             ; VCCH_GXBR0                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V14      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V16      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V26      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V28      ;            ; --             ; VCCH_GXBL0                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; V29      ;            ; --             ; VCCL_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V30      ;            ; --             ; VCCL_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V33      ; 25         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V34      ; 24         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 362        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 363        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; --             ; VCCT_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ; 365        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ; 364        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W13      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W15      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W23      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W26      ; 29         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W27      ; 28         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ;            ; --             ; VCCT_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W31      ; 30         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W32      ; 31         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y1       ; 361        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 360        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ; --             ; VCCT_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; --             ; VCCA_GXBR0                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y11      ; 250        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y14      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y15      ; 216        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y17      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y18      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y19      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y23      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; Y24      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y25      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y26      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y28      ;            ; --             ; VCCA_GXBL0                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y30      ;            ; --             ; VCCT_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y33      ; 33         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y34      ; 32         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SFPB_RX_p~input                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X132_Y38_N39                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X132_Y38_N34                                                                                                                                                                                                                                                                                                                                     ;
;         -- Mode                                                                                           ; 20                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Data Rate                                                                                      ; 6250.0 Mbps                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X132_Y38_N35                                                                                                                                                                                                                                                                                                                                       ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                               ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                             ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                             ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X132_Y37_N61                                                                                                                                                                                                                                                                                                                          ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_1000                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                              ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                              ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X132_Y38_N59                                                                                                                                                                                                                                                                                                                                        ;
;         -- Protocol                                                                                       ; basic                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Word Aligner Mode                                                                              ; auto_align_pld_ctrl                                                                                                                                                                                                                                                                                                                                             ;
;         -- Run Length Check                                                                               ; en_runlength_dw                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Rate Match Mode                                                                                ; dis_rm                                                                                                                                                                                                                                                                                                                                                          ;
;         -- 8b10b Decoder                                                                                  ; dis_8b10b                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Byte Deserializer                                                                              ; en_bds_by_2                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Phase Compensation FIFO Mode                                                                   ; low_latency                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X132_Y37_N33                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                   ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Reference Clock Frequency                                                                      ; 156.25 MHz                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Output Clock Frequency                                                                         ; 3125.0 MHz                                                                                                                                                                                                                                                                                                                                                      ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- M Counter                                                                                      ; 10                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                 ;
; SFPA_RX_p~input                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X132_Y46_N39                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X132_Y46_N34                                                                                                                                                                                                                                                                                                                                     ;
;         -- Mode                                                                                           ; 20                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Data Rate                                                                                      ; 6250.0 Mbps                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X132_Y46_N35                                                                                                                                                                                                                                                                                                                                       ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                               ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                             ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                             ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X132_Y45_N61                                                                                                                                                                                                                                                                                                                          ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_1000                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                              ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                              ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X132_Y46_N59                                                                                                                                                                                                                                                                                                                                        ;
;         -- Protocol                                                                                       ; basic                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Word Aligner Mode                                                                              ; auto_align_pld_ctrl                                                                                                                                                                                                                                                                                                                                             ;
;         -- Run Length Check                                                                               ; en_runlength_dw                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Rate Match Mode                                                                                ; dis_rm                                                                                                                                                                                                                                                                                                                                                          ;
;         -- 8b10b Decoder                                                                                  ; dis_8b10b                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Byte Deserializer                                                                              ; en_bds_by_2                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Phase Compensation FIFO Mode                                                                   ; low_latency                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Name                                                                                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X132_Y45_N33                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                   ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Reference Clock Frequency                                                                      ; 156.25 MHz                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Output Clock Frequency                                                                         ; 3125.0 MHz                                                                                                                                                                                                                                                                                                                                                      ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- M Counter                                                                                      ; 10                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SFPA_TX_p~output                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                              ; IOOBUF_X132_Y43_N39                                                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                       ; HSSIPMATXSER_X132_Y43_N34                                                                                                                                                                                                                                                                                                                            ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                   ; Off                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                     ; On                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                     ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                  ; 20                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                      ;
;             -- Location                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXCGB_X132_Y43_N33                                                                                                                                                                                                                                                                                                                            ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                ; Local                                                                                                                                                                                                                                                                                                                                                ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                                  ;
;             -- Mode                                                                                                                                                                                                                                                                                                                              ; 20                                                                                                                                                                                                                                                                                                                                                   ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                   ; ch1_txpll_b                                                                                                                                                                                                                                                                                                                                          ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                ; 1                                                                                                                                                                                                                                                                                                                                                    ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                   ; cgb_x1_m_div                                                                                                                                                                                                                                                                                                                                         ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                         ; 6250.0 Mbps                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                           ; HSSIPMATXBUF_X132_Y43_N35                                                                                                                                                                                                                                                                                                                            ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                        ; 10                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                          ; 0                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Termination                                                                                                                                                                                                                                                                                                                           ; 100 Ohms                                                                                                                                                                                                                                                                                                                                             ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                     ; 5                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                                                                                                    ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                               ; PCS                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                     ; HSSI8GTXPCS_X132_Y43_N59                                                                                                                                                                                                                                                                                                                             ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                              ; basic                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                         ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                       ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                               ; low_latency                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                       ; en_bs_by_2                                                                                                                                                                                                                                                                                                                                           ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                         ; dis_8b10b                                                                                                                                                                                                                                                                                                                                            ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                   ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                       ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                     ; individual                                                                                                                                                                                                                                                                                                                                           ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                    ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                          ; CHANNELPLL_X132_Y41_N33                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                              ; CMU PLL                                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                    ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                   ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                      ;
; SFPB_TX_p~output                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                              ; IOOBUF_X132_Y35_N39                                                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                       ; HSSIPMATXSER_X132_Y35_N34                                                                                                                                                                                                                                                                                                                            ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                   ; Off                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                     ; On                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                     ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                  ; 20                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                      ;
;             -- Location                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXCGB_X132_Y35_N33                                                                                                                                                                                                                                                                                                                            ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                ; Local                                                                                                                                                                                                                                                                                                                                                ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                                  ;
;             -- Mode                                                                                                                                                                                                                                                                                                                              ; 20                                                                                                                                                                                                                                                                                                                                                   ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                   ; ch1_txpll_b                                                                                                                                                                                                                                                                                                                                          ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                ; 1                                                                                                                                                                                                                                                                                                                                                    ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                   ; cgb_x1_m_div                                                                                                                                                                                                                                                                                                                                         ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                         ; 6250.0 Mbps                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                           ; HSSIPMATXBUF_X132_Y35_N35                                                                                                                                                                                                                                                                                                                            ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                        ; 10                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                          ; 0                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Termination                                                                                                                                                                                                                                                                                                                           ; 100 Ohms                                                                                                                                                                                                                                                                                                                                             ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                     ; 5                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                                                                                                    ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                               ; PCS                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                     ; HSSI8GTXPCS_X132_Y35_N59                                                                                                                                                                                                                                                                                                                             ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                              ; basic                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                         ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                       ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                               ; low_latency                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                       ; en_bs_by_2                                                                                                                                                                                                                                                                                                                                           ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                         ; dis_8b10b                                                                                                                                                                                                                                                                                                                                            ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                   ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                       ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                     ; individual                                                                                                                                                                                                                                                                                                                                           ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Name                                                                                                                                                                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                    ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                          ; CHANNELPLL_X132_Y41_N33                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                              ; CMU PLL                                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                    ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                   ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                             ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                ;                           ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                                  ; CMU PLL                   ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                              ; CHANNELPLL_X132_Y41_N33   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                             ; Auto (Medium)             ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                                 ; 156.25 MHz                ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                                ; Dedicated Pin             ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                    ; 3125.0 MHz                ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                                                                ; On                        ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                                 ; 20                        ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                                                                    ; pcie_100mhz               ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                                                              ; 1                         ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                                                             ; 1                         ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                                                                       ; vcoclk                    ;
;     -- Powerdown                                                                                                                                                                                                                                                                                                                                 ; Off                       ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                   ; 1                         ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                                                                   ; Off                       ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                                                             ; ref_iqclk0                ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                             ;                           ;
;         -- low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                           ;
;             -- Location                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXCGB_X132_Y43_N33 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                ; Local                     ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                  ; Off                       ;
;             -- Mode                                                                                                                                                                                                                                                                                                                              ; 20                        ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                   ; ch1_txpll_b               ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                ; 1                         ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                   ; cgb_x1_m_div              ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                         ; 6250.0 Mbps               ;
;         -- low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                           ;
;             -- Location                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXCGB_X132_Y35_N33 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                ; Local                     ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                  ; Off                       ;
;             -- Mode                                                                                                                                                                                                                                                                                                                              ; 20                        ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                   ; ch1_txpll_b               ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                ; 1                         ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                   ; cgb_x1_m_div              ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                         ; 6250.0 Mbps               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                                ; Removed Component                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Channel PLLs                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                      ;
;  low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                    ;
; HSSI PMA CDR REFCLK Select Muxs                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                      ;
;  low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux                                                                          ;                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux                                                                             ;
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                      ;
;  low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                                                ;                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                                                   ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                      ;
;  low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst                                 ;                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst                                    ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                                                      ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                                                      ;
; PLL Aux. Blocks                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                      ;
;  low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.pll_aux ;                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.pll_aux    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alt_xcvr_reconfig_0         ;                       ;                                                                                                                                                                                                                                                                                                                   ;
;     -- Logical Interface 1  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                   ;
;          -- Component Block ; Channel               ; SFPB_RX_p                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; Channel               ; SFPB_TX_p                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; AVMM                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                   ;
;          -- Component Block ; Channel               ; SFPA_RX_p                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; Channel               ; SFPA_TX_p                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; AVMM                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 2  ; CDR TX PLL            ;                                                                                                                                                                                                                                                                                                                   ;
;          -- Component Block ; Channel               ;                                                                                                                                                                                                                                                                                                                   ;
;          -- Component Block ; AVMM                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                   ;
;     -- Logical Interface 3  ; CDR TX PLL            ;                                                                                                                                                                                                                                                                                                                   ;
;          -- Component Block ; Channel               ;                                                                                                                                                                                                                                                                                                                   ;
;          -- Component Block ; AVMM                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                   ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; SFPA_TXDISABLE     ; Missing drive strength and slew rate ;
; SFPB_TXDISABLE     ; Missing drive strength and slew rate ;
; xcvr_ll_pll_lock   ; Missing drive strength and slew rate ;
; clk100mhz_pll_lock ; Missing drive strength and slew rate ;
; SFPA_MOD1_SCL      ; Missing drive strength and slew rate ;
; SFPA_MOD2_SDA      ; Missing drive strength and slew rate ;
; SFPB_MOD1_SCL      ; Missing drive strength and slew rate ;
; SFPB_MOD2_SDA      ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
;                                                                                                                                                     ;                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                              ;
;     -- PLL Type                                                                                                                                     ; Integer PLL                  ;
;     -- PLL Location                                                                                                                                 ; FRACTIONALPLL_X132_Y14_N0    ;
;     -- PLL Feedback clock type                                                                                                                      ; Global Clock                 ;
;     -- PLL Bandwidth                                                                                                                                ; Auto                         ;
;         -- PLL Bandwidth Range                                                                                                                      ; 2100000 to 1400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                                    ; 50.0 MHz                     ;
;     -- Reference Clock Sourced by                                                                                                                   ; Dedicated Pin                ;
;     -- PLL VCO Frequency                                                                                                                            ; 300.0 MHz                    ;
;     -- PLL Operation Mode                                                                                                                           ; Normal                       ;
;     -- PLL Freq Min Lock                                                                                                                            ; 50.000000 MHz                ;
;     -- PLL Freq Max Lock                                                                                                                            ; 133.333333 MHz               ;
;     -- PLL Enable                                                                                                                                   ; On                           ;
;     -- PLL Fractional Division                                                                                                                      ; N/A                          ;
;     -- M Counter                                                                                                                                    ; 12                           ;
;     -- N Counter                                                                                                                                    ; 2                            ;
;     -- PLL Refclk Select                                                                                                                            ;                              ;
;             -- PLL Refclk Select Location                                                                                                           ; PLLREFCLKSELECT_X132_Y20_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                   ; clk_1                        ;
;             -- PLL Reference Clock Input 1 source                                                                                                   ; ref_clk1                     ;
;             -- ADJPLLIN source                                                                                                                      ; N/A                          ;
;             -- CORECLKIN source                                                                                                                     ; N/A                          ;
;             -- IQTXRXCLKIN source                                                                                                                   ; N/A                          ;
;             -- PLLIQCLKIN source                                                                                                                    ; N/A                          ;
;             -- RXIQCLKIN source                                                                                                                     ; N/A                          ;
;             -- CLKIN(0) source                                                                                                                      ; N/A                          ;
;             -- CLKIN(1) source                                                                                                                      ; C50mhz~input                 ;
;             -- CLKIN(2) source                                                                                                                      ; N/A                          ;
;             -- CLKIN(3) source                                                                                                                      ; N/A                          ;
;     -- PLL Output Counter                                                                                                                           ;                              ;
;         -- low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                              ;
;             -- Output Clock Frequency                                                                                                               ; 100.0 MHz                    ;
;             -- Output Clock Location                                                                                                                ; PLLOUTPUTCOUNTER_X132_Y15_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                               ; On                           ;
;             -- Duty Cycle                                                                                                                           ; 50.0000                      ;
;             -- Phase Shift                                                                                                                          ; 0.000000 degrees             ;
;             -- C Counter                                                                                                                            ; 3                            ;
;             -- C Counter PH Mux PRST                                                                                                                ; 0                            ;
;             -- C Counter PRST                                                                                                                       ; 1                            ;
;                                                                                                                                                     ;                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                     ; Library Name        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+
; |arria_v_two_sfp_link                                                                                                                   ; 2804.0 (0.5)         ; 3490.5 (0.5)                     ; 698.5 (0.0)                                       ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 4568 (1)            ; 3981 (0)                  ; 0 (0)         ; 4608              ; 3     ; 0          ; 20   ; 0            ; |arria_v_two_sfp_link                                                                                                                                                                                                                                                                                                                                                                                     ; arria_v_two_sfp_link                            ; work                ;
;    |low_latency_10g_1ch:low_latency_10g_1ch_inst0|                                                                                      ; 2751.5 (0.0)         ; 3429.5 (0.0)                     ; 690.0 (0.0)                                       ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 4475 (0)            ; 3899 (0)                  ; 0 (0)         ; 4608              ; 3     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0                                                                                                                                                                                                                                                                                                                                       ; low_latency_10g_1ch                             ; low_latency_10g_1ch ;
;       |alt_xcvr_reconfig:alt_xcvr_reconfig_0|                                                                                           ; 862.1 (48.0)         ; 1011.4 (55.4)                    ; 151.8 (7.6)                                       ; 2.5 (0.2)                        ; 0.0 (0.0)            ; 1457 (88)           ; 1039 (5)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reconfig                               ; low_latency_10g_1ch ;
;          |alt_xcvr_arbiter:arbiter|                                                                                                     ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                                    ; 202.2 (0.0)          ; 256.9 (0.0)                      ; 56.4 (0.0)                                        ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 300 (0)             ; 299 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                                                                       ; alt_xcvr_reconfig_analog                        ; low_latency_10g_1ch ;
;             |alt_xcvr_reconfig_analog_av:reconfig_analog_av|                                                                            ; 202.2 (0.0)          ; 256.9 (0.0)                      ; 56.4 (0.0)                                        ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 300 (0)             ; 299 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av                                                                                                                                                                                                        ; alt_xcvr_reconfig_analog_av                     ; low_latency_10g_1ch ;
;                |alt_xreconf_analog_datactrl_av:inst_analog_datactrl|                                                                    ; 77.5 (39.7)          ; 83.5 (40.2)                      ; 6.0 (0.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 129 (67)            ; 53 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl                                                                                                                                                    ; alt_xreconf_analog_datactrl_av                  ; low_latency_10g_1ch ;
;                   |alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|                                                                        ; 10.1 (10.1)          ; 12.0 (12.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm                                                                                                       ; alt_xreconf_analog_ctrlsm                       ; low_latency_10g_1ch ;
;                   |alt_xreconf_analog_rmw_av:inst_rmw_sm|                                                                               ; 27.7 (27.7)          ; 31.3 (31.3)                      ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 45 (45)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm                                                                                                              ; alt_xreconf_analog_rmw_av                       ; low_latency_10g_1ch ;
;                |alt_xreconf_cif:inst_xreconf_cif|                                                                                       ; 55.2 (0.0)           ; 78.1 (0.0)                       ; 23.1 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 148 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif                                                                                                                                                                       ; alt_xreconf_cif                                 ; low_latency_10g_1ch ;
;                   |alt_arbiter_acq:mutex_inst|                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                            ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                                ; 54.9 (54.9)          ; 77.7 (77.7)                      ; 23.1 (23.1)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 66 (66)             ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                  ; alt_xreconf_basic_acq                           ; low_latency_10g_1ch ;
;                |alt_xreconf_uif:inst_xreconf_uif|                                                                                       ; 69.5 (68.1)          ; 95.4 (93.5)                      ; 27.3 (26.8)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 104 (101)           ; 98 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif                                                                                                                                                                       ; alt_xreconf_uif                                 ; low_latency_10g_1ch ;
;                   |altera_wait_generate:wait_gen|                                                                                       ; 1.4 (1.1)            ; 1.9 (1.1)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen                                                                                                                                         ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:rst_sync|                                                                                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                                ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_basic:basic|                                                                                                ; 224.9 (0.0)          ; 250.5 (0.0)                      ; 25.7 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 395 (0)             ; 170 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                   ; alt_xcvr_reconfig_basic                         ; low_latency_10g_1ch ;
;             |av_xcvr_reconfig_basic:a5|                                                                                                 ; 224.9 (10.7)         ; 250.5 (10.7)                     ; 25.7 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 395 (22)            ; 170 (16)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                         ; av_xcvr_reconfig_basic                          ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                        ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[2].pif_arb|                                                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[3].pif_arb|                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |av_reconfig_bundle_to_basic:bundle|                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle                                                                                                                                                                                                      ; av_reconfig_bundle_to_basic                     ; low_latency_10g_1ch ;
;                |av_xrbasic_lif:lif[0].logical_if|                                                                                       ; 212.2 (76.3)         ; 237.1 (87.4)                     ; 25.0 (11.1)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 368 (160)           ; 150 (9)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                        ; av_xrbasic_lif                                  ; low_latency_10g_1ch ;
;                   |av_xrbasic_lif_csr:lif_csr|                                                                                          ; 125.5 (119.2)        ; 137.6 (132.3)                    ; 12.2 (13.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 188 (178)           ; 141 (129)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                             ; av_xrbasic_lif_csr                              ; low_latency_10g_1ch ;
;                      |av_xrbasic_l2p_addr:l2paddr|                                                                                      ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                 ; av_xrbasic_l2p_addr                             ; low_latency_10g_1ch ;
;                      |av_xrbasic_l2p_rom:l2pch|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                    ; av_xrbasic_l2p_rom                              ; low_latency_10g_1ch ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                        ; altsyncram                                      ; work                ;
;                            |altsyncram_0132:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated                                                                                         ; altsyncram_0132                                 ; work                ;
;                   |csr_mux:pif_tbus_mux|                                                                                                ; 10.3 (10.3)          ; 12.1 (12.1)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                   ; csr_mux                                         ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                                                               ; alt_xcvr_reconfig_cal_seq                       ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_dcd:dcd.sc_dcd|                                                                                             ; 144.3 (0.0)          ; 188.6 (0.0)                      ; 44.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 254 (0)             ; 276 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd                                                                                                                                                                                                                                                                ; alt_xcvr_reconfig_dcd                           ; low_latency_10g_1ch ;
;             |alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|                                                                    ; 144.3 (3.1)          ; 188.6 (3.6)                      ; 44.2 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 254 (10)            ; 276 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av                                                                                                                                                                                                         ; alt_xcvr_reconfig_dcd_av                        ; low_latency_10g_1ch ;
;                |alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|                                                            ; 82.6 (3.1)           ; 91.2 (3.9)                       ; 8.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (4)             ; 122 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal                                                                                                                                             ; alt_xcvr_reconfig_dcd_cal_av                    ; low_latency_10g_1ch ;
;                   |alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|                                                 ; 79.5 (79.5)          ; 87.3 (87.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (148)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control                                                                         ; alt_xcvr_reconfig_dcd_control_av                ; low_latency_10g_1ch ;
;                |alt_xreconf_cif:inst_alt_xreconf_cif|                                                                                   ; 37.4 (0.0)           ; 42.8 (0.0)                       ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif                                                                                                                                                                    ; alt_xreconf_cif                                 ; low_latency_10g_1ch ;
;                   |alt_arbiter_acq:mutex_inst|                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                         ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                                ; 36.6 (36.6)          ; 42.2 (42.2)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                               ; alt_xreconf_basic_acq                           ; low_latency_10g_1ch ;
;                |alt_xreconf_uif:inst_alt_xreconf_uif|                                                                                   ; 21.2 (19.8)          ; 50.9 (48.7)                      ; 29.7 (28.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (28)             ; 87 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif                                                                                                                                                                    ; alt_xreconf_uif                                 ; low_latency_10g_1ch ;
;                   |altera_wait_generate:wait_gen|                                                                                       ; 1.4 (1.2)            ; 2.2 (1.2)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen                                                                                                                                      ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:rst_sync|                                                                                         ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                             ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_direct:direct.sc_direct|                                                                                    ; 2.5 (1.0)            ; 2.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct                                                                                                                                                                                                                                                       ; alt_xcvr_reconfig_direct                        ; low_latency_10g_1ch ;
;             |alt_arbiter_acq:mutex_inst|                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                            ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                                       ; 234.3 (0.0)          ; 251.2 (0.0)                      ; 17.4 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 406 (0)             ; 275 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                          ; alt_xcvr_reconfig_offset_cancellation           ; low_latency_10g_1ch ;
;             |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                           ; 234.3 (90.5)         ; 251.2 (96.6)                     ; 17.4 (6.3)                                        ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 406 (142)           ; 275 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                          ; alt_xcvr_reconfig_offset_cancellation_av        ; low_latency_10g_1ch ;
;                |alt_arbiter_acq:mutex_inst|                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                               ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;                |alt_cal_av:alt_cal_inst|                                                                                                ; 141.4 (139.9)        ; 151.8 (147.3)                    ; 10.8 (7.8)                                        ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 259 (247)           ; 163 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                  ; alt_cal_av                                      ; work                ;
;                   |alt_cal_edge_detect:pd0_det|                                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                      ; alt_cal_edge_detect                             ; work                ;
;                   |alt_cal_edge_detect:pd180_det|                                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                    ; alt_cal_edge_detect                             ; work                ;
;                   |alt_cal_edge_detect:pd270_det|                                                                                       ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                    ; alt_cal_edge_detect                             ; work                ;
;                   |alt_cal_edge_detect:pd90_det|                                                                                        ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                     ; alt_cal_edge_detect                             ; work                ;
;                |altera_wait_generate:wait_gen|                                                                                          ; 1.4 (1.1)            ; 1.9 (1.1)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen                                                                                                                                            ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                   |alt_xcvr_resync:rst_sync|                                                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                                   ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                                     ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                        ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                ; altera_reset_controller                         ; low_latency_10g_1ch ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;       |altera_xcvr_custom:xcvr_custom_phy_0|                                                                                            ; 162.2 (0.0)          ; 241.7 (0.0)                      ; 79.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 390 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0                                                                                                                                                                                                                                                                                                  ; altera_xcvr_custom                              ; low_latency_10g_1ch ;
;          |av_xcvr_custom_nr:A5|                                                                                                         ; 162.2 (5.9)          ; 241.7 (6.4)                      ; 79.5 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 278 (24)            ; 390 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5                                                                                                                                                                                                                                                                             ; av_xcvr_custom_nr                               ; low_latency_10g_1ch ;
;             |alt_xcvr_csr_common:csr|                                                                                                   ; 27.6 (27.6)          ; 33.3 (33.3)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr                                                                                                                                                                                                                                                     ; alt_xcvr_csr_common                             ; low_latency_10g_1ch ;
;             |alt_xcvr_csr_pcs8g:csr_pcs|                                                                                                ; 48.2 (36.3)          ; 113.0 (63.2)                     ; 64.8 (26.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (55)             ; 213 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs                                                                                                                                                                                                                                                  ; alt_xcvr_csr_pcs8g                              ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rlv|                                                                                      ; 0.5 (0.5)            ; 1.6 (1.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rlv                                                                                                                                                                                                                ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_a1a2sizeout|                                                                           ; -0.1 (-0.1)          ; 8.0 (8.0)                        ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_a1a2sizeout                                                                                                                                                                                                     ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout|                                                              ; 1.4 (1.4)            ; 7.3 (7.3)                        ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout                                                                                                                                                                                        ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_disperr|                                                                               ; 0.9 (0.9)            ; 7.3 (7.3)                        ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_disperr                                                                                                                                                                                                         ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_errdetect|                                                                             ; 1.9 (1.1)            ; 6.8 (5.8)                        ; 4.9 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect                                                                                                                                                                                                       ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect|csr_mux:o_narrow                                                                                                                                                                                      ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_patterndetect|                                                                         ; 1.8 (1.8)            ; 7.7 (7.7)                        ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect                                                                                                                                                                                                   ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error|                                                                 ; 1.1 (0.8)            ; 1.8 (1.3)                        ; 0.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error                                                                                                                                                                                           ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error|csr_mux:o_narrow                                                                                                                                                                          ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_syncstatus|                                                                            ; 2.1 (1.8)            ; 6.6 (6.3)                        ; 4.5 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus                                                                                                                                                                                                      ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus|csr_mux:o_narrow                                                                                                                                                                                     ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error|                                                                 ; 1.1 (0.8)            ; 1.3 (1.0)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error                                                                                                                                                                                           ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error|csr_mux:o_narrow                                                                                                                                                                          ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_write_mux:wmux_rx_a1a2size|                                                                                 ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_a1a2size                                                                                                                                                                                                           ; csr_indexed_write_mux                           ; low_latency_10g_1ch ;
;                |csr_indexed_write_mux:wmux_tx_invpolarity|                                                                              ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity                                                                                                                                                                                                        ; csr_indexed_write_mux                           ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity|csr_mux:o_narrow                                                                                                                                                                                       ; csr_mux                                         ; low_latency_10g_1ch ;
;             |altera_wait_generate:top_wait|                                                                                             ; 1.1 (0.8)            ; 1.8 (0.8)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait                                                                                                                                                                                                                                               ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:rst_sync|                                                                                               ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait|alt_xcvr_resync:rst_sync                                                                                                                                                                                                                      ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;             |altera_xcvr_reset_control:gen_embedded_reset.reset_controller|                                                             ; 35.4 (1.3)           ; 40.1 (1.3)                       ; 4.7 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (4)              ; 80 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller                                                                                                                                                                                                               ; altera_xcvr_reset_control                       ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                                     ; 4.8 (4.8)            ; 6.5 (6.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                            ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|                                                        ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset                                                                                                                                               ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|                                                       ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset                                                                                                                                              ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready|                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready                                                                                                                                                     ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset|                                                        ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset                                                                                                                                               ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset|                                                       ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset                                                                                                                                              ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready|                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready                                                                                                                                                     ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                                       ; 2.0 (2.0)            ; 2.6 (2.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                              ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready                                                                                                                                                     ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy|                                                                   ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy                                                                                                                                                          ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy|                                                                   ; 1.4 (1.4)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy                                                                                                                                                          ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                                   ; -0.1 (-0.1)          ; 2.6 (2.6)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                          ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;             |av_xcvr_custom_native:transceiver_core|                                                                                    ; 44.0 (1.5)           ; 47.2 (1.7)                       ; 3.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (5)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core                                                                                                                                                                                                                                      ; av_xcvr_custom_native                           ; low_latency_10g_1ch ;
;                |av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|                                        ; 14.6 (0.0)           ; 14.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst                                                                                                                                                      ; av_xcvr_native                                  ; low_latency_10g_1ch ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                   ; av_pcs                                          ; low_latency_10g_1ch ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                    ; av_pcs_ch                                       ; low_latency_10g_1ch ;
;                         |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                                                       ; av_hssi_8g_rx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                       ; av_hssi_8g_tx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface                         ; av_hssi_common_pcs_pma_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface                         ; av_hssi_common_pld_pcs_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface                                 ; av_hssi_rx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface                                 ; av_hssi_rx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                                 ; av_hssi_tx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                                 ; av_hssi_tx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                   ; av_pma                                          ; low_latency_10g_1ch ;
;                      |av_rx_pma:av_rx_pma|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                                               ; av_rx_pma                                       ; low_latency_10g_1ch ;
;                      |av_tx_pma:av_tx_pma|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                               ; av_tx_pma                                       ; low_latency_10g_1ch ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                ; av_tx_pma_ch                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 14.6 (2.5)           ; 14.6 (2.7)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (6)              ; 19 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                       ; av_xcvr_avmm                                    ; low_latency_10g_1ch ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 11.9 (10.9)          ; 11.9 (10.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                        ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|                                        ; 15.0 (0.0)           ; 15.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst                                                                                                                                                      ; av_xcvr_native                                  ; low_latency_10g_1ch ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                   ; av_pcs                                          ; low_latency_10g_1ch ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                    ; av_pcs_ch                                       ; low_latency_10g_1ch ;
;                         |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                                                       ; av_hssi_8g_rx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                       ; av_hssi_8g_tx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface                         ; av_hssi_common_pcs_pma_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface                         ; av_hssi_common_pld_pcs_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface                                 ; av_hssi_rx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface                                 ; av_hssi_rx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                                 ; av_hssi_tx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                                 ; av_hssi_tx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                   ; av_pma                                          ; low_latency_10g_1ch ;
;                      |av_rx_pma:av_rx_pma|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                                               ; av_rx_pma                                       ; low_latency_10g_1ch ;
;                      |av_tx_pma:av_tx_pma|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                               ; av_tx_pma                                       ; low_latency_10g_1ch ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                ; av_tx_pma_ch                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 15.0 (2.8)           ; 15.7 (3.2)                       ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (6)              ; 19 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                       ; av_xcvr_avmm                                    ; low_latency_10g_1ch ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 12.2 (10.9)          ; 12.6 (11.0)                      ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                        ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                        ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|                                               ; 6.8 (1.2)            ; 8.5 (1.8)                        ; 1.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (2)              ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls                                                                                                                                                             ; av_xcvr_plls                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                  ; 5.6 (4.9)            ; 6.7 (6.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                          ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                                  ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|                                               ; 5.0 (1.3)            ; 6.7 (1.7)                        ; 1.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (2)               ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls                                                                                                                                                             ; av_xcvr_plls                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                  ; 3.7 (3.7)            ; 5.0 (4.5)                        ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                          ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                                  ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|                                                           ; 369.8 (0.0)          ; 476.2 (0.0)                      ; 108.2 (0.0)                                       ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 623 (0)             ; 597 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a                                                                                                                                                                                                                                                                 ; low_latency_10g_1ch_data_pattern_check_SFP_A    ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_checker:data_pattern_checker|                                                                      ; 369.8 (304.4)        ; 476.2 (348.8)                    ; 108.2 (46.2)                                      ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 623 (530)           ; 597 (310)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker                                                                                                                                                                                                         ; altera_avalon_data_pattern_checker              ; low_latency_10g_1ch ;
;             |altera_reset_controller:clock_sensor_reset_controller|                                                                     ; 0.0 (0.0)            ; 2.0 (0.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller                                                                                                                                                   ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                        ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_controller:counter_reset_controller|                                                                          ; 0.3 (0.3)            ; 1.8 (0.3)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller                                                                                                                                                        ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                             ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:locked_synchronizer|                                                                               ; -0.1 (-0.1)          ; 0.6 (0.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer                                                                                                                                                             ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:ready_synchronizer|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:valid_synchronizer|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |ones_counter:my_ones_counter|                                                                                              ; 50.2 (50.2)          ; 55.7 (55.7)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter                                                                                                                                                                            ; ones_counter                                    ; low_latency_10g_1ch ;
;             |snap_handshake_clock_crosser:snapper|                                                                                      ; 12.3 (8.3)           ; 63.9 (56.9)                      ; 51.6 (48.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (2)               ; 140 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper                                                                                                                                                                    ; snap_handshake_clock_crosser                    ; low_latency_10g_1ch ;
;                |altera_reset_controller:reset_controller|                                                                               ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller                                                                                                                           ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;                |altera_std_synchronizer:ctrl_to_data_synchronizer|                                                                      ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |altera_std_synchronizer:data_to_ctrl_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |pulse_to_toggle:p2t_clr|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr                                                                                                                                            ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_clr_sync|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr_sync                                                                                                                                       ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_ctrl|                                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_ctrl                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_data|                                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_data                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |toggle_to_pulse:t2p_data|                                                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data                                                                                                                                           ; toggle_to_pulse                                 ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|                                                           ; 373.3 (0.0)          ; 472.8 (0.0)                      ; 99.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 630 (0)             ; 593 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b                                                                                                                                                                                                                                                                 ; low_latency_10g_1ch_data_pattern_check_SFP_A    ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_checker:data_pattern_checker|                                                                      ; 373.3 (304.0)        ; 472.8 (350.3)                    ; 99.9 (46.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 630 (537)           ; 593 (305)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker                                                                                                                                                                                                         ; altera_avalon_data_pattern_checker              ; low_latency_10g_1ch ;
;             |altera_reset_controller:clock_sensor_reset_controller|                                                                     ; 0.3 (0.3)            ; 2.0 (0.5)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller                                                                                                                                                   ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                        ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_controller:counter_reset_controller|                                                                          ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller                                                                                                                                                        ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                             ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:locked_synchronizer|                                                                               ; -0.1 (-0.1)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer                                                                                                                                                             ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:ready_synchronizer|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:valid_synchronizer|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |ones_counter:my_ones_counter|                                                                                              ; 51.2 (51.2)          ; 57.3 (57.3)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter                                                                                                                                                                            ; ones_counter                                    ; low_latency_10g_1ch ;
;             |snap_handshake_clock_crosser:snapper|                                                                                      ; 14.0 (9.8)           ; 56.7 (50.7)                      ; 42.8 (40.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (2)               ; 140 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper                                                                                                                                                                    ; snap_handshake_clock_crosser                    ; low_latency_10g_1ch ;
;                |altera_reset_controller:reset_controller|                                                                               ; 0.5 (0.3)            ; 1.8 (0.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller                                                                                                                           ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;                |altera_std_synchronizer:ctrl_to_data_synchronizer|                                                                      ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |altera_std_synchronizer:data_to_ctrl_synchronizer|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |pulse_to_toggle:p2t_clr|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr                                                                                                                                            ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_clr_sync|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr_sync                                                                                                                                       ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_ctrl|                                                                                               ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_ctrl                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_data|                                                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_data                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |toggle_to_pulse:t2p_data|                                                                                               ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data                                                                                                                                           ; toggle_to_pulse                                 ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|                                                               ; 270.5 (0.0)          ; 353.2 (0.0)                      ; 83.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 398 (0)             ; 348 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a                                                                                                                                                                                                                                                                     ; low_latency_10g_1ch_data_pattern_gen_SFP_A      ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_generator:data_pattern_generator|                                                                  ; 270.5 (266.8)        ; 353.2 (344.2)                    ; 83.7 (78.4)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 398 (393)           ; 348 (328)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                                                                                                                         ; altera_avalon_data_pattern_generator            ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:asi_valid_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:aso_ready_synchronizer|                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |pulse_handshake_clock_crosser:pulser|                                                                                      ; 2.0 (0.0)            ; 4.8 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser                                                                                                                                                                    ; pulse_handshake_clock_crosser                   ; low_latency_10g_1ch ;
;                |pulse_clock_crosser:mm_to_st_pulser|                                                                                    ; 1.3 (0.7)            ; 2.5 (1.5)                        ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;                |pulse_clock_crosser:st_to_mm_pulser|                                                                                    ; 0.7 (0.5)            ; 2.3 (1.3)                        ; 1.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;       |low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|                                                               ; 267.0 (0.0)          ; 354.8 (0.0)                      ; 88.7 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 390 (0)             ; 345 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b                                                                                                                                                                                                                                                                     ; low_latency_10g_1ch_data_pattern_gen_SFP_A      ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_generator:data_pattern_generator|                                                                  ; 267.0 (263.9)        ; 354.8 (346.6)                    ; 88.7 (83.5)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 390 (385)           ; 345 (326)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                                                                                                                         ; altera_avalon_data_pattern_generator            ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:asi_valid_synchronizer|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:aso_ready_synchronizer|                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |pulse_handshake_clock_crosser:pulser|                                                                                      ; 0.7 (0.0)            ; 4.3 (0.0)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser                                                                                                                                                                    ; pulse_handshake_clock_crosser                   ; low_latency_10g_1ch ;
;                |pulse_clock_crosser:mm_to_st_pulser|                                                                                    ; -0.2 (0.2)           ; 2.3 (1.3)                        ; 2.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;                |pulse_clock_crosser:st_to_mm_pulser|                                                                                    ; 0.8 (0.5)            ; 2.0 (1.3)                        ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;       |low_latency_10g_1ch_master_0:master_0|                                                                                           ; 345.7 (0.0)          ; 414.7 (0.0)                      ; 71.7 (0.0)                                        ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 545 (0)             ; 481 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0                                                                                                                                                                                                                                                                                                 ; low_latency_10g_1ch_master_0                    ; low_latency_10g_1ch ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 129.2 (0.0)          ; 144.6 (0.0)                      ; 18.0 (0.0)                                        ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 153 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                 ; low_latency_10g_1ch ;
;             |packets_to_master:p2m|                                                                                                     ; 129.2 (129.2)        ; 144.6 (144.6)                    ; 18.0 (18.0)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 197 (197)           ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                 ; packets_to_master                               ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                 ; altsyncram                                      ; work                ;
;                |altsyncram_ipm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated                                                                                                                                                                                                                  ; altsyncram_ipm1                                 ; work                ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets               ; low_latency_10g_1ch ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 178.7 (0.0)          ; 233.1 (0.0)                      ; 54.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                 ; low_latency_10g_1ch ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 177.5 (0.0)          ; 231.7 (0.0)                      ; 54.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                              ; altera_jtag_dc_streaming                        ; low_latency_10g_1ch ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9.4 (2.0)            ; 25.1 (9.6)                       ; 15.7 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                  ; altera_avalon_st_clock_crosser                  ; low_latency_10g_1ch ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 6.9 (6.9)            ; 10.4 (10.4)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                      ; altera_avalon_st_pipeline_base                  ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                             ; altera_std_synchronizer_nocut                   ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                             ; altera_std_synchronizer_nocut                   ; low_latency_10g_1ch ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.9 (0.8)            ; 12.8 (8.3)                       ; 11.9 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                       ; altera_jtag_src_crosser                         ; low_latency_10g_1ch ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                            ; altera_jtag_control_signal_crosser              ; low_latency_10g_1ch ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                       ; altera_std_synchronizer                         ; work                ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 166.8 (160.5)        ; 192.5 (180.7)                    ; 25.7 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 199 (180)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                         ; altera_jtag_streaming                           ; low_latency_10g_1ch ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                            ; altera_avalon_st_idle_inserter                  ; low_latency_10g_1ch ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                              ; altera_avalon_st_idle_remover                   ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                ; altera_std_synchronizer                         ; work                ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                       ; altera_std_synchronizer                         ; work                ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                               ; altera_std_synchronizer                         ; work                ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                    ; altera_std_synchronizer                         ; work                ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                         ; altera_std_synchronizer                         ; work                ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                      ; altera_jtag_sld_node                            ; low_latency_10g_1ch ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                    ; sld_virtual_jtag_basic                          ; work                ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.8 (13.8)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes               ; low_latency_10g_1ch ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                          ; altera_reset_controller                         ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|                                                                         ; 100.9 (0.0)          ; 103.3 (0.0)                      ; 5.0 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch_mm_interconnect_0           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|                                                       ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|                                                      ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|                                                      ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 1.5 (1.5)            ; 2.4 (2.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                      ; low_latency_10g_1ch ;
;          |altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                       ; low_latency_10g_1ch ;
;          |altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|                                                           ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                       ; low_latency_10g_1ch ;
;          |altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                       ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|                                                  ; 12.1 (12.1)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator|                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator|                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator|                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator|                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator|                                                         ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                   ; low_latency_10g_1ch ;
;          |low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                     ; low_latency_10g_1ch_mm_interconnect_0_cmd_demux ; low_latency_10g_1ch ;
;          |low_latency_10g_1ch_mm_interconnect_0_router:router|                                                                          ; 5.0 (5.0)            ; 6.5 (6.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router                                                                                                                                                                                                                           ; low_latency_10g_1ch_mm_interconnect_0_router    ; low_latency_10g_1ch ;
;          |low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 39.5 (39.5)          ; 39.4 (39.4)                      ; 2.5 (2.5)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                         ; low_latency_10g_1ch_mm_interconnect_0_rsp_mux   ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_pll_0:pll_0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0                                                                                                                                                                                                                                                                                                       ; low_latency_10g_1ch_pll_0                       ; low_latency_10g_1ch ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                               ; altera_pll                                      ; work                ;
;    |sld_hub:auto_hub|                                                                                                                   ; 52.0 (0.5)           ; 60.5 (0.5)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                         ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 51.5 (0.0)           ; 60.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                     ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 51.5 (0.0)           ; 60.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ; alt_sld_fab                                     ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 51.5 (0.3)           ; 60.0 (2.3)                       ; 8.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 82 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 51.2 (0.0)           ; 57.7 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 51.2 (32.5)          ; 57.7 (38.0)                      ; 6.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (56)             ; 77 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; sld_jtag_hub                                    ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.5 (9.5)            ; 9.8 (9.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                            ; sld_rom_sr                                      ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.2 (9.2)            ; 9.8 (9.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                          ; sld_shadow_jsm                                  ; altera_sld          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                               ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name               ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; SFPA_TXDISABLE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPA_TX_p          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_TXDISABLE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_TX_p          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; xcvr_ll_pll_lock   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk100mhz_pll_lock ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPA_MOD1_SCL      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPA_MOD2_SDA      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_MOD1_SCL      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SFPB_MOD2_SDA      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; C50mhz             ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; button             ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPA_RX_p          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPB_RX_p          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; C15625mhz          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPA_TX_p(n)       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SFPB_TX_p(n)       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SFPA_RX_p(n)       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SFPB_RX_p(n)       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; C15625mhz(n)       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SFPA_MOD1_SCL                                                                                                                                                                                                        ;                   ;         ;
; SFPA_MOD2_SDA                                                                                                                                                                                                        ;                   ;         ;
; SFPB_MOD1_SCL                                                                                                                                                                                                        ;                   ;         ;
; SFPB_MOD2_SDA                                                                                                                                                                                                        ;                   ;         ;
; C50mhz                                                                                                                                                                                                               ;                   ;         ;
; button                                                                                                                                                                                                               ;                   ;         ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; 1                 ; 0       ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                        ; 1                 ; 0       ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                        ; 1                 ; 0       ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                          ; 1                 ; 0       ;
; SFPA_RX_p                                                                                                                                                                                                            ;                   ;         ;
; SFPB_RX_p                                                                                                                                                                                                            ;                   ;         ;
; C15625mhz                                                                                                                                                                                                            ;                   ;         ;
; SFPA_RX_p(n)                                                                                                                                                                                                         ;                   ;         ;
; SFPB_RX_p(n)                                                                                                                                                                                                         ;                   ;         ;
; C15625mhz(n)                                                                                                                                                                                                         ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Location                           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y3_N3                      ; 315     ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y3_N3                      ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; button                                                                                                                                                                                                                                                                                                                                                            ; PIN_D5                             ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[0]~3                                                                    ; LABCELL_X113_Y57_N27               ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|always2~0                                                                                  ; LABCELL_X109_Y58_N30               ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector8~0                                                                                                    ; LABCELL_X112_Y57_N51               ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|ph_readdata[19]~0                                                                                              ; LABCELL_X112_Y57_N30               ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[0]~0                                                                                         ; MLABCELL_X114_Y57_N3               ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[0]~0                                                                                                                                ; LABCELL_X109_Y58_N12               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]~0                                                                                                                            ; LABCELL_X112_Y59_N39               ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[2]~0                                                                                                                                       ; MLABCELL_X114_Y59_N45              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[0]~0                                                                                                                                  ; LABCELL_X109_Y58_N57               ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[0]~3                                                                                                                         ; MLABCELL_X103_Y59_N51              ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[17]~12                                                                                                                       ; LABCELL_X102_Y59_N48               ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[31]~14                                                                                                                       ; LABCELL_X106_Y61_N45               ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                             ; LABCELL_X126_Y61_N45               ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|Equal12~0                                                                                                                                                 ; MLABCELL_X118_Y58_N0               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                                 ; LABCELL_X117_Y58_N48               ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                                 ; LABCELL_X117_Y58_N15               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~0                                                                                                                                                 ; LABCELL_X122_Y58_N57               ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[9]~1                                                                                                                                            ; MLABCELL_X123_Y58_N3               ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]~0                                                                                                                                            ; MLABCELL_X123_Y58_N6               ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[4]~1                                                                                                                                           ; LABCELL_X117_Y58_N0                ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[4]~2                                                                                                                                           ; MLABCELL_X123_Y60_N6               ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~1                                                                                                                                          ; LABCELL_X113_Y58_N3                ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                                   ; LABCELL_X126_Y58_N42               ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                                   ; MLABCELL_X128_Y58_N36              ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                                   ; LABCELL_X126_Y57_N42               ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                                   ; LABCELL_X126_Y57_N57               ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[8]~0                                                                                                                                                                                                         ; LABCELL_X126_Y61_N36               ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|WideOr9                                               ; MLABCELL_X114_Y54_N18              ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|always7~0                                             ; MLABCELL_X114_Y53_N12              ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt_reg~0                                    ; LABCELL_X113_Y53_N57               ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|count[3]~0                                            ; LABCELL_X113_Y53_N54               ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[9]~1                                        ; MLABCELL_X114_Y54_N48              ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_dec[1]~1                                      ; MLABCELL_X114_Y53_N54              ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_inc[1]~0                                      ; MLABCELL_X118_Y53_N39              ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_prev[1]~1                                     ; MLABCELL_X118_Y53_N42              ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]~5                                    ; MLABCELL_X114_Y53_N15              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state.000000                                          ; FF_X118_Y54_N50                    ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~48                                              ; LABCELL_X117_Y54_N0                ; 53      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|reset_ff[6]                                                                                                               ; FF_X115_Y55_N11                    ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[0]~0                                                                                      ; LABCELL_X113_Y55_N57               ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|uif_addr_offset[5]~0                                                                                                                             ; LABCELL_X109_Y58_N18               ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|uif_logical_ch_addr[9]~0                                                                                                                         ; LABCELL_X109_Y58_N48               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|uif_mode[1]~1                                                                                                                                    ; LABCELL_X110_Y61_N48               ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|uif_writedata[0]~0                                                                                                                               ; LABCELL_X110_Y61_N9                ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[14]~6                                                                                                                     ; LABCELL_X106_Y61_N3                ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[5]~5                                                                                                                      ; LABCELL_X110_Y61_N18               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[7]~1                                                                                                                      ; LABCELL_X110_Y61_N45               ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|Selector0~5                                                                                                                                            ; LABCELL_X119_Y58_N18               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|Selector21~0                                                                                                                                           ; LABCELL_X119_Y59_N30               ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst|waitrequest                                                                                                                 ; MLABCELL_X114_Y58_N27              ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                           ; MLABCELL_X125_Y58_N51              ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                         ; LABCELL_X126_Y57_N51               ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                         ; LABCELL_X124_Y57_N15               ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                          ; LABCELL_X122_Y57_N15               ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[0]~2                                                                                                                 ; MLABCELL_X125_Y56_N45              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[1]~1                                                                                                               ; LABCELL_X122_Y56_N42               ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]~1                                                                                                               ; LABCELL_X124_Y57_N18               ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[0]~1                                                                                                                ; LABCELL_X121_Y55_N0                ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[3]~0                                                                                                                   ; LABCELL_X122_Y55_N39               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[3]~1                                                                                                                   ; LABCELL_X122_Y55_N54               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[0]~4                                                                                                                   ; LABCELL_X124_Y57_N12               ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                                      ; MLABCELL_X123_Y55_N18              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~1                                                                                                                    ; MLABCELL_X123_Y55_N51              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]~0                                                                                                             ; LABCELL_X122_Y55_N30               ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                              ; FF_X124_Y58_N23                    ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                                ; FF_X123_Y55_N23                    ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[5]~0                                                                                                                                ; LABCELL_X119_Y59_N36               ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]~15                                                                                                                               ; LABCELL_X117_Y57_N54               ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]~12                                                                                                                               ; LABCELL_X117_Y57_N12               ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]~16                                                                                                                               ; LABCELL_X119_Y56_N54               ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[8]~6                                                                                                                                 ; MLABCELL_X118_Y56_N33              ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                           ; FF_X123_Y60_N32                    ; 173     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|ifsel_notdone_resync                                                                                                                                                                                                                                                          ; FF_X126_Y61_N41                    ; 701     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; FF_X111_Y69_N26                    ; 836     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|Decoder0~10                                                                                                                                                                                                                       ; MLABCELL_X128_Y64_N21              ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|Decoder0~3                                                                                                                                                                                                                        ; MLABCELL_X128_Y61_N36              ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|Decoder0~5                                                                                                                                                                                                                        ; MLABCELL_X128_Y61_N48              ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|Decoder0~6                                                                                                                                                                                                                        ; LABCELL_X129_Y65_N9                ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|Decoder0~7                                                                                                                                                                                                                        ; LABCELL_X129_Y65_N0                ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|Decoder0~9                                                                                                                                                                                                                        ; LABCELL_X126_Y65_N18               ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|csr_phy_loopback_serial[0]~1                                                                                                                                                                                                      ; MLABCELL_X128_Y61_N6               ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_rx_a1a2size[0]~1                                                                                                                                                                                                           ; LABCELL_X129_Y65_N57               ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_rx_a1a2size[1]~0                                                                                                                                                                                                           ; LABCELL_X129_Y65_N51               ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[4]~1                                                                                                                                                                                              ; LABCELL_X129_Y65_N24               ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|reg_tx_bitslipboundaryselect[9]~0                                                                                                                                                                                              ; LABCELL_X129_Y65_N48               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|Equal0~1                                                                                                                                 ; LABCELL_X131_Y60_N39               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[7]~2                                                                                                                 ; LABCELL_X130_Y61_N0                ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset|count[5]~2                                                                                                                 ; LABCELL_X131_Y58_N0                ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|comb~0                                                                                                                                                                                      ; LABCELL_X131_Y58_N6                ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|comb~1                                                                                                                                                                                      ; LABCELL_X130_Y61_N6                ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ; HSSIRXPLDPCSINTERFACE_X132_Y46_N57 ; 556     ; Clock                                   ; yes    ; Periphery Clock      ; PCLK108          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ; HSSITXPLDPCSINTERFACE_X132_Y43_N57 ; 172     ; Clock                                   ; yes    ; Periphery Clock      ; PCLK109          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always5~1                            ; LABCELL_X129_Y60_N54               ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ; HSSIRXPLDPCSINTERFACE_X132_Y38_N57 ; 534     ; Clock                                   ; yes    ; Periphery Clock      ; PCLK105          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ; HSSITXPLDPCSINTERFACE_X132_Y35_N57 ; 146     ; Clock                                   ; yes    ; Periphery Clock      ; PCLK104          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always5~1                            ; LABCELL_X129_Y59_N57               ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                              ; FF_X112_Y70_N31                    ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|merged_reset~0                                                                                                                  ; LABCELL_X112_Y70_N15               ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; FF_X117_Y71_N38                    ; 300     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|merged_reset~0                                                                                                                       ; LABCELL_X113_Y69_N51               ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain_out                                                                                                ; FF_X124_Y74_N53                    ; 91      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                                          ; FF_X124_Y74_N32                    ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|expected_data[8]~12                                                                                                                                                                   ; MLABCELL_X123_Y73_N54              ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|expected_data[8]~6                                                                                                                                                                    ; MLABCELL_X123_Y71_N36              ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|out_valid                                                                                                                                                ; FF_X117_Y71_N55                    ; 172     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|pattern_select[0]~1                                                                                                                                                                   ; LABCELL_X113_Y69_N42               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; FF_X109_Y72_N50                    ; 125     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|merged_reset~0                                                                                          ; MLABCELL_X114_Y69_N24              ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data|out                                                                                                                     ; LABCELL_X112_Y72_N18               ; 126     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                              ; FF_X107_Y66_N13                    ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|merged_reset~0                                                                                                                  ; LABCELL_X107_Y66_N54               ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; FF_X109_Y65_N26                    ; 296     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|merged_reset~0                                                                                                                       ; LABCELL_X110_Y65_N27               ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain_out                                                                                                ; FF_X129_Y54_N56                    ; 93      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                                          ; FF_X126_Y56_N26                    ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[12]~3                                                                                                                                                                    ; LABCELL_X110_Y69_N27               ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[23]~4                                                                                                                                                                    ; LABCELL_X117_Y66_N57               ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[23]~5                                                                                                                                                                    ; MLABCELL_X111_Y67_N12              ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[24]~6                                                                                                                                                                    ; LABCELL_X113_Y66_N27               ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[24]~7                                                                                                                                                                    ; LABCELL_X117_Y66_N24               ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|expected_data[35]~12                                                                                                                                                                  ; LABCELL_X129_Y54_N51               ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|expected_data[35]~6                                                                                                                                                                   ; LABCELL_X129_Y53_N48               ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|out_valid                                                                                                                                                ; FF_X110_Y69_N20                    ; 167     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|pattern_select[0]~1                                                                                                                                                                   ; LABCELL_X113_Y63_N6                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; FF_X107_Y65_N14                    ; 125     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|merged_reset~0                                                                                          ; LABCELL_X113_Y63_N51               ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data|out                                                                                                                     ; LABCELL_X110_Y66_N54               ; 126     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain_out                                                                                                ; FF_X128_Y68_N40                    ; 137     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|always2~0                                                                                                                                                                             ; MLABCELL_X118_Y69_N3               ; 65      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[1]~0                                                                                                                                                                     ; LABCELL_X115_Y62_N57               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|local_counter[6]~0                                                                                                                                                                    ; MLABCELL_X118_Y68_N0               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[1]~1                                                                                                                                                                        ; LABCELL_X119_Y68_N24               ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[0]~0                                                                                                                                                                   ; MLABCELL_X118_Y67_N51              ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[32]~9                                                                                                                                                                            ; MLABCELL_X123_Y68_N39              ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|preamble_register[0]~0                                                                                                                                                                ; MLABCELL_X118_Y67_N0               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|preamble_register[15]~1                                                                                                                                                               ; MLABCELL_X118_Y67_N57              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state.ST_PREAMBLE                                                                                                                                                                     ; FF_X118_Y69_N20                    ; 53      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[103]~5                                                                                                                                                                 ; MLABCELL_X118_Y67_N48              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[111]~13                                                                                                                                                                ; LABCELL_X117_Y65_N54               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[119]~16                                                                                                                                                                ; MLABCELL_X118_Y67_N30              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[127]~19                                                                                                                                                                ; LABCELL_X115_Y66_N36               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[15]~10                                                                                                                                                                 ; LABCELL_X117_Y65_N18               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[23]~9                                                                                                                                                                  ; MLABCELL_X118_Y67_N21              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[31]~7                                                                                                                                                                  ; MLABCELL_X118_Y67_N42              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[39]~3                                                                                                                                                                  ; MLABCELL_X118_Y67_N9               ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[47]~11                                                                                                                                                                 ; MLABCELL_X118_Y67_N6               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[55]~14                                                                                                                                                                 ; MLABCELL_X118_Y67_N39              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[63]~17                                                                                                                                                                 ; LABCELL_X115_Y66_N0                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[71]~4                                                                                                                                                                  ; MLABCELL_X118_Y67_N54              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[79]~12                                                                                                                                                                 ; LABCELL_X119_Y65_N57               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[7]~2                                                                                                                                                                   ; MLABCELL_X118_Y67_N12              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[87]~15                                                                                                                                                                 ; MLABCELL_X118_Y67_N24              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[95]~18                                                                                                                                                                 ; LABCELL_X115_Y66_N54               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain_out                                                                                                ; FF_X121_Y64_N26                    ; 136     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|always2~0                                                                                                                                                                             ; LABCELL_X119_Y62_N33               ; 65      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[12]~0                                                                                                                                                                    ; LABCELL_X113_Y64_N21               ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|local_counter[4]~0                                                                                                                                                                    ; LABCELL_X121_Y64_N36               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[3]~1                                                                                                                                                                        ; LABCELL_X122_Y62_N42               ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[0]~0                                                                                                                                                                   ; LABCELL_X117_Y62_N12               ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[36]~9                                                                                                                                                                            ; LABCELL_X122_Y64_N36               ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|preamble_register[0]~0                                                                                                                                                                ; MLABCELL_X118_Y62_N51              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|preamble_register[15]~1                                                                                                                                                               ; LABCELL_X115_Y64_N48               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state.ST_PREAMBLE                                                                                                                                                                     ; FF_X126_Y62_N32                    ; 53      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[103]~8                                                                                                                                                                 ; MLABCELL_X118_Y62_N27              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[111]~11                                                                                                                                                                ; LABCELL_X115_Y62_N0                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[119]~14                                                                                                                                                                ; MLABCELL_X114_Y63_N6               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[127]~17                                                                                                                                                                ; LABCELL_X112_Y62_N27               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[15]~5                                                                                                                                                                  ; LABCELL_X115_Y62_N33               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[23]~4                                                                                                                                                                  ; LABCELL_X115_Y61_N27               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[31]~3                                                                                                                                                                  ; LABCELL_X115_Y61_N0                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[39]~2                                                                                                                                                                  ; LABCELL_X115_Y62_N24               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[47]~9                                                                                                                                                                  ; LABCELL_X115_Y62_N54               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[55]~12                                                                                                                                                                 ; MLABCELL_X114_Y63_N24              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[63]~15                                                                                                                                                                 ; LABCELL_X112_Y62_N51               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[71]~7                                                                                                                                                                  ; LABCELL_X117_Y62_N33               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[79]~10                                                                                                                                                                 ; LABCELL_X115_Y64_N0                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[7]~6                                                                                                                                                                   ; LABCELL_X115_Y62_N42               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[87]~13                                                                                                                                                                 ; MLABCELL_X114_Y63_N36              ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|sync_character[95]~16                                                                                                                                                                 ; LABCELL_X112_Y62_N54               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                    ; FF_X111_Y58_N17                    ; 230     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~1                                                                                                                                                                                                  ; MLABCELL_X111_Y56_N6               ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                    ; FF_X111_Y58_N56                    ; 168     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~2                                                                                                                                                                                                  ; MLABCELL_X111_Y56_N9               ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                     ; MLABCELL_X111_Y58_N33              ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0                                                                                                                                                                                                  ; LABCELL_X110_Y56_N15               ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                  ; LABCELL_X110_Y56_N21               ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0                                                                                                                                                                                             ; MLABCELL_X111_Y57_N0               ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~3                                                                                                                                                                                                 ; MLABCELL_X111_Y57_N42              ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                    ; MLABCELL_X111_Y56_N27              ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                               ; FF_X107_Y56_N29                    ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                          ; FF_X104_Y55_N53                    ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                     ; LABCELL_X106_Y56_N36               ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~1                                                                                                                                                                                               ; LABCELL_X109_Y56_N27               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]~0                                                                                                                                                                                                ; LABCELL_X109_Y56_N36               ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]~2                                                                                                                                                                                               ; MLABCELL_X111_Y56_N24              ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~3                                                                                                                                                                                                ; LABCELL_X109_Y56_N48               ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                 ; LABCELL_X102_Y56_N12               ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                              ; MLABCELL_X101_Y56_N57              ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                               ; LABCELL_X102_Y56_N18               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                        ; MLABCELL_X111_Y58_N3               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; FF_X101_Y51_N26                    ; 20      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                            ; LABCELL_X99_Y51_N6                 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                   ; LABCELL_X106_Y55_N36               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                    ; LABCELL_X102_Y55_N6                ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                             ; LABCELL_X95_Y44_N12                ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                             ; LABCELL_X98_Y48_N27                ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                  ; MLABCELL_X101_Y53_N42              ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                      ; FF_X96_Y45_N22                     ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                               ; LABCELL_X99_Y48_N30                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                  ; LABCELL_X95_Y48_N30                ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                   ; FF_X98_Y48_N25                     ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                       ; LABCELL_X98_Y48_N39                ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                       ; LABCELL_X96_Y45_N33                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7                                                                                                      ; LABCELL_X98_Y47_N6                 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                         ; LABCELL_X98_Y48_N45                ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                          ; LABCELL_X98_Y48_N36                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                       ; LABCELL_X95_Y46_N30                ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                            ; LABCELL_X98_Y46_N12                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                           ; LABCELL_X99_Y48_N33                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                           ; LABCELL_X96_Y45_N15                ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                           ; LABCELL_X98_Y48_N48                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                               ; LABCELL_X95_Y47_N33                ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                               ; LABCELL_X96_Y48_N18                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                            ; LABCELL_X98_Y47_N57                ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                 ; LABCELL_X96_Y46_N24                ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                        ; LABCELL_X95_Y47_N42                ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~1                                                                                         ; LABCELL_X95_Y47_N24                ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                             ; LABCELL_X95_Y46_N54                ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                             ; LABCELL_X96_Y45_N36                ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                           ; LABCELL_X95_Y46_N51                ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                ; LABCELL_X96_Y46_N54                ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                        ; LABCELL_X95_Y46_N42                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                               ; FF_X103_Y55_N26                    ; 43      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                              ; LABCELL_X106_Y55_N9                ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                     ; FF_X101_Y59_N50                    ; 240     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|m0_read                                                                                                                                                                                  ; LABCELL_X113_Y65_N42               ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator|read_latency_shift_reg~1                                                                                                                                                       ; LABCELL_X112_Y61_N36               ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator|read_latency_shift_reg~1                                                                                                                                                         ; LABCELL_X112_Y63_N42               ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator|read_latency_shift_reg~1                                                                                                                                                         ; MLABCELL_X111_Y63_N6               ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~0                                                                                                                                                                                        ; LABCELL_X112_Y61_N3                ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X132_Y15_N1       ; 2259    ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                          ; FF_X95_Y44_N44                     ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                             ; LABCELL_X94_Y44_N0                 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                               ; LABCELL_X93_Y44_N48                ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                  ; LABCELL_X94_Y44_N18                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                  ; LABCELL_X93_Y44_N15                ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                    ; LABCELL_X94_Y44_N48                ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                     ; LABCELL_X95_Y44_N3                 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                             ; LABCELL_X93_Y44_N24                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1             ; LABCELL_X95_Y44_N54                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1        ; LABCELL_X95_Y44_N39                ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; FF_X96_Y44_N14                     ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; FF_X96_Y44_N17                     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                        ; LABCELL_X96_Y44_N42                ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                              ; FF_X96_Y44_N38                     ; 76      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                            ; LABCELL_X95_Y44_N57                ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Location                           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y3_N3                      ; 315     ; Global Clock         ; GCLK6            ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ; HSSIRXPLDPCSINTERFACE_X132_Y46_N57 ; 556     ; Periphery Clock      ; PCLK108          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ; HSSITXPLDPCSINTERFACE_X132_Y43_N57 ; 172     ; Periphery Clock      ; PCLK109          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ; HSSIRXPLDPCSINTERFACE_X132_Y38_N57 ; 534     ; Periphery Clock      ; PCLK105          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ; HSSITXPLDPCSINTERFACE_X132_Y35_N57 ; 146     ; Periphery Clock      ; PCLK104          ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                                                                                                                                                                                            ; FRACTIONALPLL_X132_Y14_N0          ; 1       ; Global Clock         ; --               ; --                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X132_Y15_N1       ; 2259    ; Global Clock         ; GCLK9            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 836     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|ifsel_notdone_resync                                                                ; 701     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                   ; Location                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; db/reconfig_map_0.mif ; M10K_X127_Y58_N0, M10K_X127_Y60_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                  ; M10K_X100_Y56_N0                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 9,807 / 690,904 ( 1 % )   ;
; C12 interconnects            ; 95 / 28,736 ( < 1 % )     ;
; C2 interconnects             ; 2,469 / 278,344 ( < 1 % ) ;
; C4 interconnects             ; 1,267 / 129,520 ( < 1 % ) ;
; DQS bus muxes                ; 0 / 34 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 16 ( 0 % )            ;
; DQS-36 I/O buses             ; 0 / 4 ( 0 % )             ;
; DQS-9 I/O buses              ; 0 / 34 ( 0 % )            ;
; Direct links                 ; 1,274 / 690,904 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )           ;
; Horizontal periphery clocks  ; 4 / 192 ( 2 % )           ;
; Local interconnects          ; 2,396 / 183,360 ( 1 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 108 / 28,588 ( < 1 % )    ;
; R14/C12 interconnect drivers ; 184 / 49,608 ( < 1 % )    ;
; R3 interconnects             ; 3,281 / 308,256 ( 1 % )   ;
; R6 interconnects             ; 5,284 / 582,400 ( < 1 % ) ;
; Spine clocks                 ; 13 / 480 ( 3 % )          ;
; Vertical periphery clocks    ; 0 / 544 ( 0 % )           ;
; Wire stub REs                ; 0 / 37,866 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 20           ; 0            ; 20           ; 0            ; 0            ; 24        ; 20           ; 0            ; 24        ; 24        ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 4            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 19           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 24           ; 4            ; 24           ; 24           ; 0         ; 4            ; 24           ; 0         ; 0         ; 24           ; 8            ; 24           ; 24           ; 24           ; 24           ; 8            ; 24           ; 24           ; 24           ; 20           ; 8            ; 24           ; 24           ; 24           ; 24           ; 24           ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; SFPA_TXDISABLE      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPA_TX_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_TXDISABLE      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_TX_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; xcvr_ll_pll_lock    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk100mhz_pll_lock  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPA_MOD1_SCL       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPA_MOD2_SDA       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_MOD1_SCL       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_MOD2_SDA       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; C50mhz              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; button              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SFPA_RX_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_RX_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; C15625mhz           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPA_TX_p(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_TX_p(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPA_RX_p(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SFPB_RX_p(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; C15625mhz(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.15 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                         ; Destination Clock(s)                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                                                                                                                     ; altera_reserved_tck                                                                                                                                                                                        ; 135.8             ;
; altera_reserved_tck,I/O                                                                                                                                                                                 ; altera_reserved_tck                                                                                                                                                                                        ; 63.1              ;
; low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                  ; low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                     ; 45.3              ;
; low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                  ; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 20.1              ;
; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma ; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 18.8              ;
; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma ; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 16.7              ;
; low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                  ; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 15.1              ;
; low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                  ; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 13.8              ;
; low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                  ; low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 9.9               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_data|out                                                                                                            ; 5.542             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                                    ; 2.084             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                                    ; 2.084             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                                    ; 2.084             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 2.022             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 2.022             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 2.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.750             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.750             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.710             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.710             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.710             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.628             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.628             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 1.487             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 1.487             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 1.182             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 1.111             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 1.099             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                         ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                     ; 0.724             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                         ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                     ; 0.724             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                         ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                     ; 0.690             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                        ; 0.639             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.634             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                    ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                    ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                    ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                    ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                         ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                      ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.615             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.596             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                        ; 0.583             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; 0.563             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                               ; 0.561             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                               ; 0.561             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                        ; 0.555             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                      ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                        ; 0.545             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.533             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                             ; 0.531             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                         ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                      ; 0.531             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.528             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; 0.528             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                      ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                        ; 0.520             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                ; 0.518             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                   ; 0.518             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                   ; 0.518             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                ; 0.517             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                   ; 0.517             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.516             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.516             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.516             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                  ; 0.515             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                  ; 0.514             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                                                ; 0.513             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                   ; 0.513             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                ; 0.512             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                   ; 0.512             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                   ; 0.512             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                   ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                   ; 0.512             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                      ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                        ; 0.511             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                ; 0.511             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                     ; 0.509             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.509             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.508             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.505             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.505             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                ; 0.504             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                ; 0.503             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                      ; 0.503             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 0.502             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.502             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.500             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.499             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; 0.497             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                     ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                             ; 0.495             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.493             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                               ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                               ; 0.491             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.491             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.490             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.488             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.488             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.488             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 0.487             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                    ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                    ; 0.485             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.485             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.483             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                    ; 0.481             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.480             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.478             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5AGTFC7H3F35I3 for design "arria_v_two_sfp_link"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 5 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "SFPA_TX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SFPA_TX_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 14
    Info (184026): differential I/O pin "SFPB_TX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SFPB_TX_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 22
    Info (184026): differential I/O pin "SFPA_RX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SFPA_RX_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 13
    Info (184026): differential I/O pin "SFPB_RX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SFPB_RX_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 21
    Info (184026): differential I/O pin "C15625mhz" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "C15625mhz(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 5
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X132_Y14_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 6 clocks (2 global, 4 periphery)
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 296 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 with 488 fanout uses periphery clock CLKCTRL_X132_Y51_N3
        Info (11177): Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)
    Info (11162): low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 with 508 fanout uses periphery clock CLKCTRL_X132_Y54_N3
        Info (11177): Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)
    Info (11162): low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 with 146 fanout uses periphery clock CLKCTRL_X132_Y50_N3
        Info (11177): Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)
    Info (11162): low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 with 170 fanout uses periphery clock CLKCTRL_X132_Y55_N3
        Info (11177): Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)
    Info (11162): low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2168 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_csr_pcs8g
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'src/arria_v_two_sfp_link.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 0.320 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk} -multiply_by 20 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_clock -period 0.320 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 5 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 5 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 10 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 20 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 40 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 5 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 5 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 10 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 20 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 40 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs} -divide_by 2 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 20 -multiply_by 2 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -divide_by 2 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -divide_by 2 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs} -divide_by 2 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 20 -multiply_by 2 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_max_delay -to [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -to [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -from [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -from [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_false_path -from [get_pins { low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk}]
    Info (332110): set_false_path -from [get_pins { low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk}]
    Info (332110): set_false_path -from [get_pins { low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0|inclk}]
    Info (332110): set_max_delay -from [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_false_path -from [get_pins { low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0|inclk}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.sdc'
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.sdc'
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8grxclkout
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[0]  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA132
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst|avmmclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8grxclkout
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[0]  to: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA132
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 30 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000       C50mhz
    Info (332111):    6.400    C15625mhz
    Info (332111):    3.333 low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 low_latency_10g_1ch_inst0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.320 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):    3.200 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):    1.600 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.320 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    1.600 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    3.200 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):   12.800 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    0.320 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.320 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):    3.200 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):    1.600 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.320 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    1.600 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    3.200 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    6.400 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):   12.800 low_latency_10g_1ch_inst0|xcvr_custom_phy_0|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):   10.000 sv_reconfig_pma_testbus_clk_0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:21
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X108_Y56 to location X119_Y67
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 8.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:10
Warning (169064): Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SFPA_MOD1_SCL has a permanently disabled output enable File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 9
    Info (169065): Pin SFPA_MOD2_SDA has a permanently disabled output enable File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 10
    Info (169065): Pin SFPB_MOD1_SCL has a permanently disabled output enable File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 17
    Info (169065): Pin SFPB_MOD2_SDA has a permanently disabled output enable File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 18
Info (144001): Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/arria_v_two_sfp_link.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 7779 megabytes
    Info: Processing ended: Sat Jun 27 22:00:11 2020
    Info: Elapsed time: 00:01:52
    Info: Total CPU time (on all processors): 00:05:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/arria_v_two_sfp_link.fit.smsg.


