{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681396924812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681396924815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 07:42:04 2023 " "Processing started: Thu Apr 13 07:42:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681396924815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396924815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADPLL_5_3_Quartus -c ADPLL_5_3_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADPLL_5_3_Quartus -c ADPLL_5_3_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396924816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681396925484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681396925484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringoscillator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ringoscillator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ringOscillator " "Found entity 1: ringOscillator" {  } { { "ringOscillator.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/ringOscillator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932773 ""} { "Info" "ISGN_ENTITY_NAME" "2 ringOscillator_tb " "Found entity 2: ringOscillator_tb" {  } { { "ringOscillator.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/ringOscillator.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.sv 2 2 " "Found 2 design units, including 2 entities, in source file ring.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ring " "Found entity 1: Ring" {  } { { "Ring.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Ring.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932778 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ring_tb " "Found entity 2: Ring_tb" {  } { { "Ring.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Ring.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.sv 2 2 " "Found 2 design units, including 2 entities, in source file oneshot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneShot " "Found entity 1: oneShot" {  } { { "oneShot.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/oneShot.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932779 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneShot_tb " "Found entity 2: oneShot_tb" {  } { { "oneShot.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/oneShot.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_division.sv 2 2 " "Found 2 design units, including 2 entities, in source file number_division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Number_Division " "Found entity 1: Number_Division" {  } { { "Number_Division.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Number_Division.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932781 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_division " "Found entity 2: tb_division" {  } { { "Number_Division.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Number_Division.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multiple_Calculator.sv(37) " "Verilog HDL information at Multiple_Calculator.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "Multiple_Calculator.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Multiple_Calculator.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681396932783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_calculator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiple_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiple_Calculator " "Found entity 1: Multiple_Calculator" {  } { { "Multiple_Calculator.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Multiple_Calculator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932784 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiple_Calculator_2_Tb " "Found entity 2: Multiple_Calculator_2_Tb" {  } { { "Multiple_Calculator.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Multiple_Calculator.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_ratio.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_ratio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_ratio " "Found entity 1: Freq_ratio" {  } { { "Freq_ratio.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Freq_ratio.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divider.sv(14) " "Verilog HDL information at Divider.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Divider.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Divider.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681396932788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932789 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divider_With_Decimal_tb " "Found entity 2: Divider_With_Decimal_tb" {  } { { "Divider.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Divider.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/DFF1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932790 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1_tb " "Found entity 2: DFF1_tb" {  } { { "DFF1.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/DFF1.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932792 ""} { "Info" "ISGN_ENTITY_NAME" "2 Controller_TB " "Found entity 2: Controller_TB" {  } { { "Controller.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Controller.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apdll.sv 2 2 " "Found 2 design units, including 2 entities, in source file apdll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADPLL " "Found entity 1: ADPLL" {  } { { "APDLL.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/APDLL.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932794 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADPLL_TB " "Found entity 2: ADPLL_TB" {  } { { "APDLL.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/APDLL.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_input.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_Input " "Found entity 1: C5G_Input" {  } { { "C5G_Input.v" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/C5G_Input.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681396932796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "En Ring.sv(12) " "Verilog HDL Implicit Net warning at Ring.sv(12): created implicit net for \"En\"" {  } { { "Ring.sv" "" { Text "C:/Users/uwtpatron/Desktop/ADPLL_5_3/Ring.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681396932796 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "ADPLL_5_3_Quartus " "Top-level design entity \"ADPLL_5_3_Quartus\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1681396932840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uwtpatron/Desktop/ADPLL_5_3/output_files/ADPLL_5_3_Quartus.map.smsg " "Generated suppressed messages file C:/Users/uwtpatron/Desktop/ADPLL_5_3/output_files/ADPLL_5_3_Quartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396932885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681396933006 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 13 07:42:13 2023 " "Processing ended: Thu Apr 13 07:42:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681396933006 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681396933006 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681396933006 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681396933006 ""}
