// Seed: 2706944600
module module_0 (
    input  wire id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = 1;
endmodule
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    input  wand  id_3,
    input  wire  id_4,
    output uwire id_5
);
  uwire id_7;
  uwire id_8 = 1;
  reg   id_9;
  reg   id_10;
  wire  id_11;
  wire  id_12;
  wor id_13, id_14;
  wire id_15;
  wor  module_1 = 1;
  always
  fork
    id_16(1 == id_14, 1);
    for (id_7 = id_13; 1; id_14 = 1'b0) begin : LABEL_0
      id_9 <= id_10;
    end
    $display(1 != id_1);
  join : SymbolIdentifier
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign id_5 = 1;
  wire id_17;
  assign id_16 = 1;
endmodule
