Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CPE 233/counter/counter.srcs/sources_1/new/programCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programCounter
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CPE 233/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CPE 233/counter/counter.srcs/sim_1/new/counter_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_test
