// Seed: 3562728355
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7 = id_7;
  wire id_8, id_9, id_10;
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output wor id_13
);
  module_0 modCall_1 ();
endmodule
