
mcu_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080032c0  080032c0  000132c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003398  08003398  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08003398  08003398  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003398  08003398  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003398  08003398  00013398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800339c  0800339c  0001339c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080033a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  20000088  08003428  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  08003428  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7a1  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002269  00000000  00000000  0002d852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  0002fac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018bd5  00000000  00000000  000307c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000d9fb  00000000  00000000  0004939d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00089e99  00000000  00000000  00056d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000e0c31  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000bf8  00000000  00000000  000e0c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c3c  00000000  00000000  000e1880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080032a8 	.word	0x080032a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080032a8 	.word	0x080032a8

0800014c <WhichButtonIsPressed>:
//
//		}
//	}
//}

int WhichButtonIsPressed() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if (is_button_pressed(0)) return button_mode_is_pressed;
 8000150:	2000      	movs	r0, #0
 8000152:	f000 f8b9 	bl	80002c8 <is_button_pressed>
 8000156:	4603      	mov	r3, r0
 8000158:	2b00      	cmp	r3, #0
 800015a:	d001      	beq.n	8000160 <WhichButtonIsPressed+0x14>
 800015c:	2302      	movs	r3, #2
 800015e:	e018      	b.n	8000192 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(1)) return button_add_is_pressed;
 8000160:	2001      	movs	r0, #1
 8000162:	f000 f8b1 	bl	80002c8 <is_button_pressed>
 8000166:	4603      	mov	r3, r0
 8000168:	2b00      	cmp	r3, #0
 800016a:	d001      	beq.n	8000170 <WhichButtonIsPressed+0x24>
 800016c:	2303      	movs	r3, #3
 800016e:	e010      	b.n	8000192 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(2)) return button_confirm_is_pressed;
 8000170:	2002      	movs	r0, #2
 8000172:	f000 f8a9 	bl	80002c8 <is_button_pressed>
 8000176:	4603      	mov	r3, r0
 8000178:	2b00      	cmp	r3, #0
 800017a:	d001      	beq.n	8000180 <WhichButtonIsPressed+0x34>
 800017c:	2304      	movs	r3, #4
 800017e:	e008      	b.n	8000192 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(3)) return button_reset_is_pressed;
 8000180:	2003      	movs	r0, #3
 8000182:	f000 f8a1 	bl	80002c8 <is_button_pressed>
 8000186:	4603      	mov	r3, r0
 8000188:	2b00      	cmp	r3, #0
 800018a:	d001      	beq.n	8000190 <WhichButtonIsPressed+0x44>
 800018c:	2305      	movs	r3, #5
 800018e:	e000      	b.n	8000192 <WhichButtonIsPressed+0x46>

	return 0; // none of these button is pressed
 8000190:	2300      	movs	r3, #0
}
 8000192:	4618      	mov	r0, r3
 8000194:	bd80      	pop	{r7, pc}
	...

08000198 <fsm_for_input_processing>:
//			break;
//		default:
//			break;
//	}
//}
void fsm_for_input_processing() {
 8000198:	b580      	push	{r7, lr}
 800019a:	af00      	add	r7, sp, #0
	//display7SEG(buttonState);
	switch(buttonState) {
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <fsm_for_input_processing+0x3c>)
 800019e:	781b      	ldrb	r3, [r3, #0]
 80001a0:	2b00      	cmp	r3, #0
 80001a2:	d115      	bne.n	80001d0 <fsm_for_input_processing+0x38>
		case BUTTON_RELEASED:
			//firstLongPressButton = 1;
			if (is_button_pressed(0)) {
 80001a4:	2000      	movs	r0, #0
 80001a6:	f000 f88f 	bl	80002c8 <is_button_pressed>
 80001aa:	4603      	mov	r3, r0
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d00e      	beq.n	80001ce <fsm_for_input_processing+0x36>
				buttonState = BUTTON_PRESSED;
 80001b0:	4b08      	ldr	r3, [pc, #32]	; (80001d4 <fsm_for_input_processing+0x3c>)
 80001b2:	2201      	movs	r2, #1
 80001b4:	701a      	strb	r2, [r3, #0]
				PORTA++;
 80001b6:	4b08      	ldr	r3, [pc, #32]	; (80001d8 <fsm_for_input_processing+0x40>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	3301      	adds	r3, #1
 80001bc:	4a06      	ldr	r2, [pc, #24]	; (80001d8 <fsm_for_input_processing+0x40>)
 80001be:	6013      	str	r3, [r2, #0]
				if (PORTA > 9) PORTA = 0;
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <fsm_for_input_processing+0x40>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	2b09      	cmp	r3, #9
 80001c6:	dd02      	ble.n	80001ce <fsm_for_input_processing+0x36>
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <fsm_for_input_processing+0x40>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	601a      	str	r2, [r3, #0]
			}
			break;
 80001ce:	bf00      	nop
//			}
//			break;
//		default:
//			break;
	}
}
 80001d0:	bf00      	nop
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	200000a8 	.word	0x200000a8
 80001d8:	200000a4 	.word	0x200000a4

080001dc <button_reading>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
// we define counter for automatically increasing the value
// after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading (void) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 80001e2:	2300      	movs	r3, #0
 80001e4:	607b      	str	r3, [r7, #4]
 80001e6:	e058      	b.n	800029a <button_reading+0xbe>
//		}
//		else {
//			TimerForDeboundingBuffer[i]++;
//			flagForDeboundingBuffer[i] = 0;
//		}
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80001e8:	4a30      	ldr	r2, [pc, #192]	; (80002ac <button_reading+0xd0>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4413      	add	r3, r2
 80001ee:	7819      	ldrb	r1, [r3, #0]
 80001f0:	4a2f      	ldr	r2, [pc, #188]	; (80002b0 <button_reading+0xd4>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	4413      	add	r3, r2
 80001f6:	460a      	mov	r2, r1
 80001f8:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonPort[i] , buttonPin[i]);
 80001fa:	4a2e      	ldr	r2, [pc, #184]	; (80002b4 <button_reading+0xd8>)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000202:	492d      	ldr	r1, [pc, #180]	; (80002b8 <button_reading+0xdc>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800020a:	4619      	mov	r1, r3
 800020c:	4610      	mov	r0, r2
 800020e:	f000 fed3 	bl	8000fb8 <HAL_GPIO_ReadPin>
 8000212:	4603      	mov	r3, r0
 8000214:	4619      	mov	r1, r3
 8000216:	4a25      	ldr	r2, [pc, #148]	; (80002ac <button_reading+0xd0>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	4413      	add	r3, r2
 800021c:	460a      	mov	r2, r1
 800021e:	701a      	strb	r2, [r3, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000220:	4a22      	ldr	r2, [pc, #136]	; (80002ac <button_reading+0xd0>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	4413      	add	r3, r2
 8000226:	781a      	ldrb	r2, [r3, #0]
 8000228:	4921      	ldr	r1, [pc, #132]	; (80002b0 <button_reading+0xd4>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	440b      	add	r3, r1
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	429a      	cmp	r2, r3
 8000232:	d108      	bne.n	8000246 <button_reading+0x6a>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000234:	4a1d      	ldr	r2, [pc, #116]	; (80002ac <button_reading+0xd0>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	4413      	add	r3, r2
 800023a:	7819      	ldrb	r1, [r3, #0]
 800023c:	4a1f      	ldr	r2, [pc, #124]	; (80002bc <button_reading+0xe0>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	4413      	add	r3, r2
 8000242:	460a      	mov	r2, r1
 8000244:	701a      	strb	r2, [r3, #0]
		}
		if(buttonBuffer[i] == BUTTON_IS_PRESSED ) { // if a button is pressed , we start counting
 8000246:	4a1d      	ldr	r2, [pc, #116]	; (80002bc <button_reading+0xe0>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4413      	add	r3, r2
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d116      	bne.n	8000280 <button_reading+0xa4>
			if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8000252:	4a1b      	ldr	r2, [pc, #108]	; (80002c0 <button_reading+0xe4>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800025a:	2b63      	cmp	r3, #99	; 0x63
 800025c:	d80a      	bhi.n	8000274 <button_reading+0x98>
				counterForButtonPress1s[i]++;
 800025e:	4a18      	ldr	r2, [pc, #96]	; (80002c0 <button_reading+0xe4>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000266:	3301      	adds	r3, #1
 8000268:	b299      	uxth	r1, r3
 800026a:	4a15      	ldr	r2, [pc, #84]	; (80002c0 <button_reading+0xe4>)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000272:	e00f      	b.n	8000294 <button_reading+0xb8>
			} else {
				// the flag is turned on when 1 second has passed
				// since the button is pressed .
				flagForButtonPress1s[i] = 1;
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <button_reading+0xe8>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	4413      	add	r3, r2
 800027a:	2201      	movs	r2, #1
 800027c:	701a      	strb	r2, [r3, #0]
 800027e:	e009      	b.n	8000294 <button_reading+0xb8>
			}
		} else {
				counterForButtonPress1s[i] = 0;
 8000280:	4a0f      	ldr	r2, [pc, #60]	; (80002c0 <button_reading+0xe4>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2100      	movs	r1, #0
 8000286:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 800028a:	4a0e      	ldr	r2, [pc, #56]	; (80002c4 <button_reading+0xe8>)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	4413      	add	r3, r2
 8000290:	2200      	movs	r2, #0
 8000292:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	3301      	adds	r3, #1
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	2b03      	cmp	r3, #3
 800029e:	dda3      	ble.n	80001e8 <button_reading+0xc>
		}
	}
}
 80002a0:	bf00      	nop
 80002a2:	bf00      	nop
 80002a4:	3708      	adds	r7, #8
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	200000b0 	.word	0x200000b0
 80002b0:	200000b4 	.word	0x200000b4
 80002b4:	20000000 	.word	0x20000000
 80002b8:	20000010 	.word	0x20000010
 80002bc:	200000ac 	.word	0x200000ac
 80002c0:	200000bc 	.word	0x200000bc
 80002c4:	200000b8 	.word	0x200000b8

080002c8 <is_button_pressed>:
// Check if a button is pressed or not
unsigned char is_button_pressed(uint8_t index) {
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	2b03      	cmp	r3, #3
 80002d6:	d901      	bls.n	80002dc <is_button_pressed+0x14>
 80002d8:	2300      	movs	r3, #0
 80002da:	e007      	b.n	80002ec <is_button_pressed+0x24>
	return ((buttonBuffer[index] == BUTTON_IS_PRESSED));
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	4a06      	ldr	r2, [pc, #24]	; (80002f8 <is_button_pressed+0x30>)
 80002e0:	5cd3      	ldrb	r3, [r2, r3]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	bf0c      	ite	eq
 80002e6:	2301      	moveq	r3, #1
 80002e8:	2300      	movne	r3, #0
 80002ea:	b2db      	uxtb	r3, r3

}
 80002ec:	4618      	mov	r0, r3
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bc80      	pop	{r7}
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	200000ac 	.word	0x200000ac

080002fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000300:	f000 fb70 	bl	80009e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000304:	f000 f81e 	bl	8000344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000308:	f000 f8ce 	bl	80004a8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800030c:	f000 f856 	bl	80003bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000310:	f000 f8a0 	bl	8000454 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2) ;
 8000314:	4808      	ldr	r0, [pc, #32]	; (8000338 <main+0x3c>)
 8000316:	f001 fae9 	bl	80018ec <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_for_input_processing();
 800031a:	f7ff ff3d 	bl	8000198 <fsm_for_input_processing>
	  if (WhichButtonIsPressed()) {
 800031e:	f7ff ff15 	bl	800014c <WhichButtonIsPressed>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d0f8      	beq.n	800031a <main+0x1e>
		  printf("Current mode is: %d\r\n", PORTA);
 8000328:	4b04      	ldr	r3, [pc, #16]	; (800033c <main+0x40>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4619      	mov	r1, r3
 800032e:	4804      	ldr	r0, [pc, #16]	; (8000340 <main+0x44>)
 8000330:	f002 f85a 	bl	80023e8 <iprintf>
	  fsm_for_input_processing();
 8000334:	e7f1      	b.n	800031a <main+0x1e>
 8000336:	bf00      	nop
 8000338:	20000144 	.word	0x20000144
 800033c:	200000a4 	.word	0x200000a4
 8000340:	080032c0 	.word	0x080032c0

08000344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b090      	sub	sp, #64	; 0x40
 8000348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800034a:	f107 0318 	add.w	r3, r7, #24
 800034e:	2228      	movs	r2, #40	; 0x28
 8000350:	2100      	movs	r1, #0
 8000352:	4618      	mov	r0, r3
 8000354:	f002 f840 	bl	80023d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
 800035e:	605a      	str	r2, [r3, #4]
 8000360:	609a      	str	r2, [r3, #8]
 8000362:	60da      	str	r2, [r3, #12]
 8000364:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000366:	2302      	movs	r3, #2
 8000368:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800036a:	2301      	movs	r3, #1
 800036c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800036e:	2310      	movs	r3, #16
 8000370:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000372:	2300      	movs	r3, #0
 8000374:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000376:	f107 0318 	add.w	r3, r7, #24
 800037a:	4618      	mov	r0, r3
 800037c:	f000 fe4c 	bl	8001018 <HAL_RCC_OscConfig>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000386:	f000 f8fd 	bl	8000584 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800038a:	230f      	movs	r3, #15
 800038c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800038e:	2300      	movs	r3, #0
 8000390:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000392:	2300      	movs	r3, #0
 8000394:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000396:	2300      	movs	r3, #0
 8000398:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800039a:	2300      	movs	r3, #0
 800039c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	2100      	movs	r1, #0
 80003a2:	4618      	mov	r0, r3
 80003a4:	f001 f8b8 	bl	8001518 <HAL_RCC_ClockConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003ae:	f000 f8e9 	bl	8000584 <Error_Handler>
  }
}
 80003b2:	bf00      	nop
 80003b4:	3740      	adds	r7, #64	; 0x40
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
	...

080003bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b086      	sub	sp, #24
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003c2:	f107 0308 	add.w	r3, r7, #8
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003d0:	463b      	mov	r3, r7
 80003d2:	2200      	movs	r2, #0
 80003d4:	601a      	str	r2, [r3, #0]
 80003d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003d8:	4b1d      	ldr	r3, [pc, #116]	; (8000450 <MX_TIM2_Init+0x94>)
 80003da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80003e0:	4b1b      	ldr	r3, [pc, #108]	; (8000450 <MX_TIM2_Init+0x94>)
 80003e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80003e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003e8:	4b19      	ldr	r3, [pc, #100]	; (8000450 <MX_TIM2_Init+0x94>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80003ee:	4b18      	ldr	r3, [pc, #96]	; (8000450 <MX_TIM2_Init+0x94>)
 80003f0:	2209      	movs	r2, #9
 80003f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003f4:	4b16      	ldr	r3, [pc, #88]	; (8000450 <MX_TIM2_Init+0x94>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <MX_TIM2_Init+0x94>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000400:	4813      	ldr	r0, [pc, #76]	; (8000450 <MX_TIM2_Init+0x94>)
 8000402:	f001 fa23 	bl	800184c <HAL_TIM_Base_Init>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800040c:	f000 f8ba 	bl	8000584 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000414:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000416:	f107 0308 	add.w	r3, r7, #8
 800041a:	4619      	mov	r1, r3
 800041c:	480c      	ldr	r0, [pc, #48]	; (8000450 <MX_TIM2_Init+0x94>)
 800041e:	f001 fbb9 	bl	8001b94 <HAL_TIM_ConfigClockSource>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000428:	f000 f8ac 	bl	8000584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800042c:	2300      	movs	r3, #0
 800042e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000430:	2300      	movs	r3, #0
 8000432:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000434:	463b      	mov	r3, r7
 8000436:	4619      	mov	r1, r3
 8000438:	4805      	ldr	r0, [pc, #20]	; (8000450 <MX_TIM2_Init+0x94>)
 800043a:	f001 fd81 	bl	8001f40 <HAL_TIMEx_MasterConfigSynchronization>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000444:	f000 f89e 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000448:	bf00      	nop
 800044a:	3718      	adds	r7, #24
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	20000144 	.word	0x20000144

08000454 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000458:	4b11      	ldr	r3, [pc, #68]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 800045a:	4a12      	ldr	r2, [pc, #72]	; (80004a4 <MX_USART1_UART_Init+0x50>)
 800045c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800045e:	4b10      	ldr	r3, [pc, #64]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 8000460:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000464:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000466:	4b0e      	ldr	r3, [pc, #56]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800046c:	4b0c      	ldr	r3, [pc, #48]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 800046e:	2200      	movs	r2, #0
 8000470:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000472:	4b0b      	ldr	r3, [pc, #44]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 8000474:	2200      	movs	r2, #0
 8000476:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000478:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 800047a:	220c      	movs	r2, #12
 800047c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800047e:	4b08      	ldr	r3, [pc, #32]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 8000480:	2200      	movs	r2, #0
 8000482:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000484:	4b06      	ldr	r3, [pc, #24]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 8000486:	2200      	movs	r2, #0
 8000488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800048a:	4805      	ldr	r0, [pc, #20]	; (80004a0 <MX_USART1_UART_Init+0x4c>)
 800048c:	f001 fdc2 	bl	8002014 <HAL_UART_Init>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000496:	f000 f875 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800049a:	bf00      	nop
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	20000100 	.word	0x20000100
 80004a4:	40013800 	.word	0x40013800

080004a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	f107 0308 	add.w	r3, r7, #8
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
 80004ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004bc:	4b2e      	ldr	r3, [pc, #184]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	4a2d      	ldr	r2, [pc, #180]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004c2:	f043 0304 	orr.w	r3, r3, #4
 80004c6:	6193      	str	r3, [r2, #24]
 80004c8:	4b2b      	ldr	r3, [pc, #172]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	f003 0304 	and.w	r3, r3, #4
 80004d0:	607b      	str	r3, [r7, #4]
 80004d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d4:	4b28      	ldr	r3, [pc, #160]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a27      	ldr	r2, [pc, #156]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004da:	f043 0308 	orr.w	r3, r3, #8
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b25      	ldr	r3, [pc, #148]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0308 	and.w	r3, r3, #8
 80004e8:	603b      	str	r3, [r7, #0]
 80004ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	21f0      	movs	r1, #240	; 0xf0
 80004f0:	4822      	ldr	r0, [pc, #136]	; (800057c <MX_GPIO_Init+0xd4>)
 80004f2:	f000 fd78 	bl	8000fe6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D4_Pin|D5_Pin|D6_Pin|SEG3_Pin
 80004f6:	2200      	movs	r2, #0
 80004f8:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 80004fc:	4820      	ldr	r0, [pc, #128]	; (8000580 <MX_GPIO_Init+0xd8>)
 80004fe:	f000 fd72 	bl	8000fe6 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|D1_Pin
                          |D2_Pin|D3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 8000502:	23f0      	movs	r3, #240	; 0xf0
 8000504:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000506:	2301      	movs	r3, #1
 8000508:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050e:	2302      	movs	r3, #2
 8000510:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000512:	f107 0308 	add.w	r3, r7, #8
 8000516:	4619      	mov	r1, r3
 8000518:	4818      	ldr	r0, [pc, #96]	; (800057c <MX_GPIO_Init+0xd4>)
 800051a:	f000 fbd3 	bl	8000cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin;
 800051e:	2307      	movs	r3, #7
 8000520:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000526:	2301      	movs	r3, #1
 8000528:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800052a:	f107 0308 	add.w	r3, r7, #8
 800052e:	4619      	mov	r1, r3
 8000530:	4813      	ldr	r0, [pc, #76]	; (8000580 <MX_GPIO_Init+0xd8>)
 8000532:	f000 fbc7 	bl	8000cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin D1_Pin
                           D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|SEG3_Pin
 8000536:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 800053a:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|D1_Pin
                          |D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800053c:	2301      	movs	r3, #1
 800053e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000544:	2302      	movs	r3, #2
 8000546:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000548:	f107 0308 	add.w	r3, r7, #8
 800054c:	4619      	mov	r1, r3
 800054e:	480c      	ldr	r0, [pc, #48]	; (8000580 <MX_GPIO_Init+0xd8>)
 8000550:	f000 fbb8 	bl	8000cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_Pin ADD_Pin CONFIRM_Pin RESET_Pin */
  GPIO_InitStruct.Pin = MODE_Pin|ADD_Pin|CONFIRM_Pin|RESET_Pin;
 8000554:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000558:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800055a:	2300      	movs	r3, #0
 800055c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000562:	f107 0308 	add.w	r3, r7, #8
 8000566:	4619      	mov	r1, r3
 8000568:	4804      	ldr	r0, [pc, #16]	; (800057c <MX_GPIO_Init+0xd4>)
 800056a:	f000 fbab 	bl	8000cc4 <HAL_GPIO_Init>

}
 800056e:	bf00      	nop
 8000570:	3718      	adds	r7, #24
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40021000 	.word	0x40021000
 800057c:	40010800 	.word	0x40010800
 8000580:	40010c00 	.word	0x40010c00

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058c:	e7fe      	b.n	800058c <Error_Handler+0x8>
	...

08000590 <_write>:
#include "output_display.h"

extern UART_HandleTypeDef huart1;

int _write(int file, char *ptr, int len)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	60f8      	str	r0, [r7, #12]
 8000598:	60b9      	str	r1, [r7, #8]
 800059a:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	b29a      	uxth	r2, r3
 80005a0:	f04f 33ff 	mov.w	r3, #4294967295
 80005a4:	68b9      	ldr	r1, [r7, #8]
 80005a6:	4804      	ldr	r0, [pc, #16]	; (80005b8 <_write+0x28>)
 80005a8:	f001 fd81 	bl	80020ae <HAL_UART_Transmit>
	return len;
 80005ac:	687b      	ldr	r3, [r7, #4]
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	3710      	adds	r7, #16
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000100 	.word	0x20000100

080005bc <timerRun>:
		duration = DURATION_LED_BLINKING_2HZ;
	}
	timer5_counter = duration;
	timer5_flag = 0;
}
void timerRun() {
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 80005c0:	4b31      	ldr	r3, [pc, #196]	; (8000688 <timerRun+0xcc>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dd0b      	ble.n	80005e0 <timerRun+0x24>
		timer1_counter--;
 80005c8:	4b2f      	ldr	r3, [pc, #188]	; (8000688 <timerRun+0xcc>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	3b01      	subs	r3, #1
 80005ce:	4a2e      	ldr	r2, [pc, #184]	; (8000688 <timerRun+0xcc>)
 80005d0:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 80005d2:	4b2d      	ldr	r3, [pc, #180]	; (8000688 <timerRun+0xcc>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	dc02      	bgt.n	80005e0 <timerRun+0x24>
			timer1_flag = 1;
 80005da:	4b2c      	ldr	r3, [pc, #176]	; (800068c <timerRun+0xd0>)
 80005dc:	2201      	movs	r2, #1
 80005de:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0) {
 80005e0:	4b2b      	ldr	r3, [pc, #172]	; (8000690 <timerRun+0xd4>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	dd0b      	ble.n	8000600 <timerRun+0x44>
		timer2_counter--;
 80005e8:	4b29      	ldr	r3, [pc, #164]	; (8000690 <timerRun+0xd4>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	3b01      	subs	r3, #1
 80005ee:	4a28      	ldr	r2, [pc, #160]	; (8000690 <timerRun+0xd4>)
 80005f0:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 80005f2:	4b27      	ldr	r3, [pc, #156]	; (8000690 <timerRun+0xd4>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	dc02      	bgt.n	8000600 <timerRun+0x44>
			timer2_flag = 1;
 80005fa:	4b26      	ldr	r3, [pc, #152]	; (8000694 <timerRun+0xd8>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0) {
 8000600:	4b25      	ldr	r3, [pc, #148]	; (8000698 <timerRun+0xdc>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	dd0b      	ble.n	8000620 <timerRun+0x64>
		timer3_counter--;
 8000608:	4b23      	ldr	r3, [pc, #140]	; (8000698 <timerRun+0xdc>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	3b01      	subs	r3, #1
 800060e:	4a22      	ldr	r2, [pc, #136]	; (8000698 <timerRun+0xdc>)
 8000610:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 8000612:	4b21      	ldr	r3, [pc, #132]	; (8000698 <timerRun+0xdc>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b00      	cmp	r3, #0
 8000618:	dc02      	bgt.n	8000620 <timerRun+0x64>
			timer3_flag = 1;
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <timerRun+0xe0>)
 800061c:	2201      	movs	r2, #1
 800061e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0) {
 8000620:	4b1f      	ldr	r3, [pc, #124]	; (80006a0 <timerRun+0xe4>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	dd0b      	ble.n	8000640 <timerRun+0x84>
		timer4_counter--;
 8000628:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <timerRun+0xe4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	3b01      	subs	r3, #1
 800062e:	4a1c      	ldr	r2, [pc, #112]	; (80006a0 <timerRun+0xe4>)
 8000630:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 8000632:	4b1b      	ldr	r3, [pc, #108]	; (80006a0 <timerRun+0xe4>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	dc02      	bgt.n	8000640 <timerRun+0x84>
			timer4_flag = 1;
 800063a:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <timerRun+0xe8>)
 800063c:	2201      	movs	r2, #1
 800063e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0) {
 8000640:	4b19      	ldr	r3, [pc, #100]	; (80006a8 <timerRun+0xec>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	dd0b      	ble.n	8000660 <timerRun+0xa4>
		timer5_counter--;
 8000648:	4b17      	ldr	r3, [pc, #92]	; (80006a8 <timerRun+0xec>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3b01      	subs	r3, #1
 800064e:	4a16      	ldr	r2, [pc, #88]	; (80006a8 <timerRun+0xec>)
 8000650:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 8000652:	4b15      	ldr	r3, [pc, #84]	; (80006a8 <timerRun+0xec>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	dc02      	bgt.n	8000660 <timerRun+0xa4>
			timer5_flag = 1;
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <timerRun+0xf0>)
 800065c:	2201      	movs	r2, #1
 800065e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer0_mode_debounce_counter > 0) {
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <timerRun+0xf4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	dd0b      	ble.n	8000680 <timerRun+0xc4>
		timer0_mode_debounce_counter--;
 8000668:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <timerRun+0xf4>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	3b01      	subs	r3, #1
 800066e:	4a10      	ldr	r2, [pc, #64]	; (80006b0 <timerRun+0xf4>)
 8000670:	6013      	str	r3, [r2, #0]
		if (timer0_mode_debounce_counter <= 0) {
 8000672:	4b0f      	ldr	r3, [pc, #60]	; (80006b0 <timerRun+0xf4>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	dc02      	bgt.n	8000680 <timerRun+0xc4>
			timer0_mode_debounce_flag = 1;
 800067a:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <timerRun+0xf8>)
 800067c:	2201      	movs	r2, #1
 800067e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr
 8000688:	200000d8 	.word	0x200000d8
 800068c:	200000c4 	.word	0x200000c4
 8000690:	200000dc 	.word	0x200000dc
 8000694:	200000c8 	.word	0x200000c8
 8000698:	200000e0 	.word	0x200000e0
 800069c:	200000cc 	.word	0x200000cc
 80006a0:	200000e4 	.word	0x200000e4
 80006a4:	200000d0 	.word	0x200000d0
 80006a8:	200000e8 	.word	0x200000e8
 80006ac:	200000d4 	.word	0x200000d4
 80006b0:	200000f0 	.word	0x200000f0
 80006b4:	200000ec 	.word	0x200000ec

080006b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006be:	4b15      	ldr	r3, [pc, #84]	; (8000714 <HAL_MspInit+0x5c>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	4a14      	ldr	r2, [pc, #80]	; (8000714 <HAL_MspInit+0x5c>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6193      	str	r3, [r2, #24]
 80006ca:	4b12      	ldr	r3, [pc, #72]	; (8000714 <HAL_MspInit+0x5c>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <HAL_MspInit+0x5c>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	4a0e      	ldr	r2, [pc, #56]	; (8000714 <HAL_MspInit+0x5c>)
 80006dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e0:	61d3      	str	r3, [r2, #28]
 80006e2:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <HAL_MspInit+0x5c>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80006ee:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <HAL_MspInit+0x60>)
 80006f0:	685b      	ldr	r3, [r3, #4]
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	4a04      	ldr	r2, [pc, #16]	; (8000718 <HAL_MspInit+0x60>)
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070a:	bf00      	nop
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr
 8000714:	40021000 	.word	0x40021000
 8000718:	40010000 	.word	0x40010000

0800071c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800072c:	d113      	bne.n	8000756 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800072e:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <HAL_TIM_Base_MspInit+0x44>)
 8000730:	69db      	ldr	r3, [r3, #28]
 8000732:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <HAL_TIM_Base_MspInit+0x44>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	61d3      	str	r3, [r2, #28]
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <HAL_TIM_Base_MspInit+0x44>)
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000746:	2200      	movs	r2, #0
 8000748:	2100      	movs	r1, #0
 800074a:	201c      	movs	r0, #28
 800074c:	f000 fa83 	bl	8000c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000750:	201c      	movs	r0, #28
 8000752:	f000 fa9c 	bl	8000c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000756:	bf00      	nop
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40021000 	.word	0x40021000

08000764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076c:	f107 0310 	add.w	r3, r7, #16
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	609a      	str	r2, [r3, #8]
 8000778:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a1c      	ldr	r2, [pc, #112]	; (80007f0 <HAL_UART_MspInit+0x8c>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d131      	bne.n	80007e8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000784:	4b1b      	ldr	r3, [pc, #108]	; (80007f4 <HAL_UART_MspInit+0x90>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a1a      	ldr	r2, [pc, #104]	; (80007f4 <HAL_UART_MspInit+0x90>)
 800078a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <HAL_UART_MspInit+0x90>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800079c:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <HAL_UART_MspInit+0x90>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	4a14      	ldr	r2, [pc, #80]	; (80007f4 <HAL_UART_MspInit+0x90>)
 80007a2:	f043 0304 	orr.w	r3, r3, #4
 80007a6:	6193      	str	r3, [r2, #24]
 80007a8:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <HAL_UART_MspInit+0x90>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	f003 0304 	and.w	r3, r3, #4
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ba:	2302      	movs	r3, #2
 80007bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007be:	2303      	movs	r3, #3
 80007c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	f107 0310 	add.w	r3, r7, #16
 80007c6:	4619      	mov	r1, r3
 80007c8:	480b      	ldr	r0, [pc, #44]	; (80007f8 <HAL_UART_MspInit+0x94>)
 80007ca:	f000 fa7b 	bl	8000cc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	4619      	mov	r1, r3
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <HAL_UART_MspInit+0x94>)
 80007e4:	f000 fa6e 	bl	8000cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80007e8:	bf00      	nop
 80007ea:	3720      	adds	r7, #32
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40013800 	.word	0x40013800
 80007f4:	40021000 	.word	0x40021000
 80007f8:	40010800 	.word	0x40010800

080007fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <NMI_Handler+0x4>

08000802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000806:	e7fe      	b.n	8000806 <HardFault_Handler+0x4>

08000808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800080c:	e7fe      	b.n	800080c <MemManage_Handler+0x4>

0800080e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000812:	e7fe      	b.n	8000812 <BusFault_Handler+0x4>

08000814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000818:	e7fe      	b.n	8000818 <UsageFault_Handler+0x4>

0800081a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr

08000826 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr

08000832 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr

0800083e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000842:	f000 f915 	bl	8000a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000850:	4802      	ldr	r0, [pc, #8]	; (800085c <TIM2_IRQHandler+0x10>)
 8000852:	f001 f897 	bl	8001984 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000144 	.word	0x20000144

08000860 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	e00a      	b.n	8000888 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000872:	f3af 8000 	nop.w
 8000876:	4601      	mov	r1, r0
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	1c5a      	adds	r2, r3, #1
 800087c:	60ba      	str	r2, [r7, #8]
 800087e:	b2ca      	uxtb	r2, r1
 8000880:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	3301      	adds	r3, #1
 8000886:	617b      	str	r3, [r7, #20]
 8000888:	697a      	ldr	r2, [r7, #20]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	429a      	cmp	r2, r3
 800088e:	dbf0      	blt.n	8000872 <_read+0x12>
	}

return len;
 8000890:	687b      	ldr	r3, [r7, #4]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <_close>:
	}
	return len;
}

int _close(int file)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
	return -1;
 80008a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr

080008b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008c0:	605a      	str	r2, [r3, #4]
	return 0;
 80008c2:	2300      	movs	r3, #0
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bc80      	pop	{r7}
 80008cc:	4770      	bx	lr

080008ce <_isatty>:

int _isatty(int file)
{
 80008ce:	b480      	push	{r7}
 80008d0:	b083      	sub	sp, #12
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
	return 1;
 80008d6:	2301      	movs	r3, #1
}
 80008d8:	4618      	mov	r0, r3
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr

080008e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008e2:	b480      	push	{r7}
 80008e4:	b085      	sub	sp, #20
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	60f8      	str	r0, [r7, #12]
 80008ea:	60b9      	str	r1, [r7, #8]
 80008ec:	607a      	str	r2, [r7, #4]
	return 0;
 80008ee:	2300      	movs	r3, #0
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
	...

080008fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000904:	4a14      	ldr	r2, [pc, #80]	; (8000958 <_sbrk+0x5c>)
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <_sbrk+0x60>)
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000910:	4b13      	ldr	r3, [pc, #76]	; (8000960 <_sbrk+0x64>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d102      	bne.n	800091e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <_sbrk+0x64>)
 800091a:	4a12      	ldr	r2, [pc, #72]	; (8000964 <_sbrk+0x68>)
 800091c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <_sbrk+0x64>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4413      	add	r3, r2
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	429a      	cmp	r2, r3
 800092a:	d207      	bcs.n	800093c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800092c:	f001 fd2a 	bl	8002384 <__errno>
 8000930:	4603      	mov	r3, r0
 8000932:	220c      	movs	r2, #12
 8000934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
 800093a:	e009      	b.n	8000950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800093c:	4b08      	ldr	r3, [pc, #32]	; (8000960 <_sbrk+0x64>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000942:	4b07      	ldr	r3, [pc, #28]	; (8000960 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	4a05      	ldr	r2, [pc, #20]	; (8000960 <_sbrk+0x64>)
 800094c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800094e:	68fb      	ldr	r3, [r7, #12]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20002800 	.word	0x20002800
 800095c:	00000400 	.word	0x00000400
 8000960:	200000f4 	.word	0x200000f4
 8000964:	200001a0 	.word	0x200001a0

08000968 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr

08000974 <HAL_TIM_PeriodElapsedCallback>:
#include "main.h"
#include "input_processing.h"
#include "input_reading.h"
#include "software_timer.h"

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim ) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000984:	d103      	bne.n	800098e <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8000986:	f7ff fc29 	bl	80001dc <button_reading>
		timerRun();
 800098a:	f7ff fe17 	bl	80005bc <timerRun>
	}
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000998:	480c      	ldr	r0, [pc, #48]	; (80009cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800099a:	490d      	ldr	r1, [pc, #52]	; (80009d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800099c:	4a0d      	ldr	r2, [pc, #52]	; (80009d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800099e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a0:	e002      	b.n	80009a8 <LoopCopyDataInit>

080009a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009a6:	3304      	adds	r3, #4

080009a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ac:	d3f9      	bcc.n	80009a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ae:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009b0:	4c0a      	ldr	r4, [pc, #40]	; (80009dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80009b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b4:	e001      	b.n	80009ba <LoopFillZerobss>

080009b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b8:	3204      	adds	r2, #4

080009ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009bc:	d3fb      	bcc.n	80009b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80009be:	f7ff ffd3 	bl	8000968 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009c2:	f001 fce5 	bl	8002390 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009c6:	f7ff fc99 	bl	80002fc <main>
  bx lr
 80009ca:	4770      	bx	lr
  ldr r0, =_sdata
 80009cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80009d4:	080033a0 	.word	0x080033a0
  ldr r2, =_sbss
 80009d8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80009dc:	200001a0 	.word	0x200001a0

080009e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC1_2_IRQHandler>
	...

080009e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e8:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <HAL_Init+0x28>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a07      	ldr	r2, [pc, #28]	; (8000a0c <HAL_Init+0x28>)
 80009ee:	f043 0310 	orr.w	r3, r3, #16
 80009f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f4:	2003      	movs	r0, #3
 80009f6:	f000 f923 	bl	8000c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009fa:	200f      	movs	r0, #15
 80009fc:	f000 f808 	bl	8000a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a00:	f7ff fe5a 	bl	80006b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40022000 	.word	0x40022000

08000a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <HAL_InitTick+0x54>)
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_InitTick+0x58>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4619      	mov	r1, r3
 8000a22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f93b 	bl	8000caa <HAL_SYSTICK_Config>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e00e      	b.n	8000a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b0f      	cmp	r3, #15
 8000a42:	d80a      	bhi.n	8000a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a44:	2200      	movs	r2, #0
 8000a46:	6879      	ldr	r1, [r7, #4]
 8000a48:	f04f 30ff 	mov.w	r0, #4294967295
 8000a4c:	f000 f903 	bl	8000c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4a06      	ldr	r2, [pc, #24]	; (8000a6c <HAL_InitTick+0x5c>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e000      	b.n	8000a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000018 	.word	0x20000018
 8000a68:	20000020 	.word	0x20000020
 8000a6c:	2000001c 	.word	0x2000001c

08000a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_IncTick+0x1c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <HAL_IncTick+0x20>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a03      	ldr	r2, [pc, #12]	; (8000a90 <HAL_IncTick+0x20>)
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr
 8000a8c:	20000020 	.word	0x20000020
 8000a90:	2000018c 	.word	0x2000018c

08000a94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b02      	ldr	r3, [pc, #8]	; (8000aa4 <HAL_GetTick+0x10>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	2000018c 	.word	0x2000018c

08000aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f003 0307 	and.w	r3, r3, #7
 8000ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <__NVIC_SetPriorityGrouping+0x44>)
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000abe:	68ba      	ldr	r2, [r7, #8]
 8000ac0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ada:	4a04      	ldr	r2, [pc, #16]	; (8000aec <__NVIC_SetPriorityGrouping+0x44>)
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	60d3      	str	r3, [r2, #12]
}
 8000ae0:	bf00      	nop
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bc80      	pop	{r7}
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af4:	4b04      	ldr	r3, [pc, #16]	; (8000b08 <__NVIC_GetPriorityGrouping+0x18>)
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	0a1b      	lsrs	r3, r3, #8
 8000afa:	f003 0307 	and.w	r3, r3, #7
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	db0b      	blt.n	8000b36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	f003 021f 	and.w	r2, r3, #31
 8000b24:	4906      	ldr	r1, [pc, #24]	; (8000b40 <__NVIC_EnableIRQ+0x34>)
 8000b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2a:	095b      	lsrs	r3, r3, #5
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	e000e100 	.word	0xe000e100

08000b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	6039      	str	r1, [r7, #0]
 8000b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	db0a      	blt.n	8000b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	490c      	ldr	r1, [pc, #48]	; (8000b90 <__NVIC_SetPriority+0x4c>)
 8000b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b62:	0112      	lsls	r2, r2, #4
 8000b64:	b2d2      	uxtb	r2, r2
 8000b66:	440b      	add	r3, r1
 8000b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b6c:	e00a      	b.n	8000b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	4908      	ldr	r1, [pc, #32]	; (8000b94 <__NVIC_SetPriority+0x50>)
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	3b04      	subs	r3, #4
 8000b7c:	0112      	lsls	r2, r2, #4
 8000b7e:	b2d2      	uxtb	r2, r2
 8000b80:	440b      	add	r3, r1
 8000b82:	761a      	strb	r2, [r3, #24]
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bc80      	pop	{r7}
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	e000e100 	.word	0xe000e100
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b089      	sub	sp, #36	; 0x24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	f1c3 0307 	rsb	r3, r3, #7
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	bf28      	it	cs
 8000bb6:	2304      	movcs	r3, #4
 8000bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3304      	adds	r3, #4
 8000bbe:	2b06      	cmp	r3, #6
 8000bc0:	d902      	bls.n	8000bc8 <NVIC_EncodePriority+0x30>
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3b03      	subs	r3, #3
 8000bc6:	e000      	b.n	8000bca <NVIC_EncodePriority+0x32>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	43da      	mvns	r2, r3
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	401a      	ands	r2, r3
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be0:	f04f 31ff 	mov.w	r1, #4294967295
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bea:	43d9      	mvns	r1, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf0:	4313      	orrs	r3, r2
         );
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3724      	adds	r7, #36	; 0x24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr

08000bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c0c:	d301      	bcc.n	8000c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e00f      	b.n	8000c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c12:	4a0a      	ldr	r2, [pc, #40]	; (8000c3c <SysTick_Config+0x40>)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c1a:	210f      	movs	r1, #15
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	f7ff ff90 	bl	8000b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c24:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <SysTick_Config+0x40>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2a:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <SysTick_Config+0x40>)
 8000c2c:	2207      	movs	r2, #7
 8000c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c30:	2300      	movs	r3, #0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	e000e010 	.word	0xe000e010

08000c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f7ff ff2d 	bl	8000aa8 <__NVIC_SetPriorityGrouping>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
 8000c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c68:	f7ff ff42 	bl	8000af0 <__NVIC_GetPriorityGrouping>
 8000c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	68b9      	ldr	r1, [r7, #8]
 8000c72:	6978      	ldr	r0, [r7, #20]
 8000c74:	f7ff ff90 	bl	8000b98 <NVIC_EncodePriority>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7e:	4611      	mov	r1, r2
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff5f 	bl	8000b44 <__NVIC_SetPriority>
}
 8000c86:	bf00      	nop
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4603      	mov	r3, r0
 8000c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff35 	bl	8000b0c <__NVIC_EnableIRQ>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f7ff ffa2 	bl	8000bfc <SysTick_Config>
 8000cb8:	4603      	mov	r3, r0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b08b      	sub	sp, #44	; 0x2c
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd6:	e148      	b.n	8000f6a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	69fa      	ldr	r2, [r7, #28]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f040 8137 	bne.w	8000f64 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	4aa3      	ldr	r2, [pc, #652]	; (8000f88 <HAL_GPIO_Init+0x2c4>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d05e      	beq.n	8000dbe <HAL_GPIO_Init+0xfa>
 8000d00:	4aa1      	ldr	r2, [pc, #644]	; (8000f88 <HAL_GPIO_Init+0x2c4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d875      	bhi.n	8000df2 <HAL_GPIO_Init+0x12e>
 8000d06:	4aa1      	ldr	r2, [pc, #644]	; (8000f8c <HAL_GPIO_Init+0x2c8>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d058      	beq.n	8000dbe <HAL_GPIO_Init+0xfa>
 8000d0c:	4a9f      	ldr	r2, [pc, #636]	; (8000f8c <HAL_GPIO_Init+0x2c8>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d86f      	bhi.n	8000df2 <HAL_GPIO_Init+0x12e>
 8000d12:	4a9f      	ldr	r2, [pc, #636]	; (8000f90 <HAL_GPIO_Init+0x2cc>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d052      	beq.n	8000dbe <HAL_GPIO_Init+0xfa>
 8000d18:	4a9d      	ldr	r2, [pc, #628]	; (8000f90 <HAL_GPIO_Init+0x2cc>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d869      	bhi.n	8000df2 <HAL_GPIO_Init+0x12e>
 8000d1e:	4a9d      	ldr	r2, [pc, #628]	; (8000f94 <HAL_GPIO_Init+0x2d0>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d04c      	beq.n	8000dbe <HAL_GPIO_Init+0xfa>
 8000d24:	4a9b      	ldr	r2, [pc, #620]	; (8000f94 <HAL_GPIO_Init+0x2d0>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d863      	bhi.n	8000df2 <HAL_GPIO_Init+0x12e>
 8000d2a:	4a9b      	ldr	r2, [pc, #620]	; (8000f98 <HAL_GPIO_Init+0x2d4>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d046      	beq.n	8000dbe <HAL_GPIO_Init+0xfa>
 8000d30:	4a99      	ldr	r2, [pc, #612]	; (8000f98 <HAL_GPIO_Init+0x2d4>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d85d      	bhi.n	8000df2 <HAL_GPIO_Init+0x12e>
 8000d36:	2b12      	cmp	r3, #18
 8000d38:	d82a      	bhi.n	8000d90 <HAL_GPIO_Init+0xcc>
 8000d3a:	2b12      	cmp	r3, #18
 8000d3c:	d859      	bhi.n	8000df2 <HAL_GPIO_Init+0x12e>
 8000d3e:	a201      	add	r2, pc, #4	; (adr r2, 8000d44 <HAL_GPIO_Init+0x80>)
 8000d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d44:	08000dbf 	.word	0x08000dbf
 8000d48:	08000d99 	.word	0x08000d99
 8000d4c:	08000dab 	.word	0x08000dab
 8000d50:	08000ded 	.word	0x08000ded
 8000d54:	08000df3 	.word	0x08000df3
 8000d58:	08000df3 	.word	0x08000df3
 8000d5c:	08000df3 	.word	0x08000df3
 8000d60:	08000df3 	.word	0x08000df3
 8000d64:	08000df3 	.word	0x08000df3
 8000d68:	08000df3 	.word	0x08000df3
 8000d6c:	08000df3 	.word	0x08000df3
 8000d70:	08000df3 	.word	0x08000df3
 8000d74:	08000df3 	.word	0x08000df3
 8000d78:	08000df3 	.word	0x08000df3
 8000d7c:	08000df3 	.word	0x08000df3
 8000d80:	08000df3 	.word	0x08000df3
 8000d84:	08000df3 	.word	0x08000df3
 8000d88:	08000da1 	.word	0x08000da1
 8000d8c:	08000db5 	.word	0x08000db5
 8000d90:	4a82      	ldr	r2, [pc, #520]	; (8000f9c <HAL_GPIO_Init+0x2d8>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d013      	beq.n	8000dbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d96:	e02c      	b.n	8000df2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	623b      	str	r3, [r7, #32]
          break;
 8000d9e:	e029      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	3304      	adds	r3, #4
 8000da6:	623b      	str	r3, [r7, #32]
          break;
 8000da8:	e024      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	3308      	adds	r3, #8
 8000db0:	623b      	str	r3, [r7, #32]
          break;
 8000db2:	e01f      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	330c      	adds	r3, #12
 8000dba:	623b      	str	r3, [r7, #32]
          break;
 8000dbc:	e01a      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d102      	bne.n	8000dcc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	623b      	str	r3, [r7, #32]
          break;
 8000dca:	e013      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d105      	bne.n	8000de0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	69fa      	ldr	r2, [r7, #28]
 8000ddc:	611a      	str	r2, [r3, #16]
          break;
 8000dde:	e009      	b.n	8000df4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000de0:	2308      	movs	r3, #8
 8000de2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69fa      	ldr	r2, [r7, #28]
 8000de8:	615a      	str	r2, [r3, #20]
          break;
 8000dea:	e003      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dec:	2300      	movs	r3, #0
 8000dee:	623b      	str	r3, [r7, #32]
          break;
 8000df0:	e000      	b.n	8000df4 <HAL_GPIO_Init+0x130>
          break;
 8000df2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	2bff      	cmp	r3, #255	; 0xff
 8000df8:	d801      	bhi.n	8000dfe <HAL_GPIO_Init+0x13a>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	e001      	b.n	8000e02 <HAL_GPIO_Init+0x13e>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	3304      	adds	r3, #4
 8000e02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	2bff      	cmp	r3, #255	; 0xff
 8000e08:	d802      	bhi.n	8000e10 <HAL_GPIO_Init+0x14c>
 8000e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	e002      	b.n	8000e16 <HAL_GPIO_Init+0x152>
 8000e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e12:	3b08      	subs	r3, #8
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	210f      	movs	r1, #15
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	fa01 f303 	lsl.w	r3, r1, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	401a      	ands	r2, r3
 8000e28:	6a39      	ldr	r1, [r7, #32]
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e30:	431a      	orrs	r2, r3
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f000 8090 	beq.w	8000f64 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e44:	4b56      	ldr	r3, [pc, #344]	; (8000fa0 <HAL_GPIO_Init+0x2dc>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	4a55      	ldr	r2, [pc, #340]	; (8000fa0 <HAL_GPIO_Init+0x2dc>)
 8000e4a:	f043 0301 	orr.w	r3, r3, #1
 8000e4e:	6193      	str	r3, [r2, #24]
 8000e50:	4b53      	ldr	r3, [pc, #332]	; (8000fa0 <HAL_GPIO_Init+0x2dc>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e5c:	4a51      	ldr	r2, [pc, #324]	; (8000fa4 <HAL_GPIO_Init+0x2e0>)
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e60:	089b      	lsrs	r3, r3, #2
 8000e62:	3302      	adds	r3, #2
 8000e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6c:	f003 0303 	and.w	r3, r3, #3
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	220f      	movs	r2, #15
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4a49      	ldr	r2, [pc, #292]	; (8000fa8 <HAL_GPIO_Init+0x2e4>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d00d      	beq.n	8000ea4 <HAL_GPIO_Init+0x1e0>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a48      	ldr	r2, [pc, #288]	; (8000fac <HAL_GPIO_Init+0x2e8>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d007      	beq.n	8000ea0 <HAL_GPIO_Init+0x1dc>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a47      	ldr	r2, [pc, #284]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d101      	bne.n	8000e9c <HAL_GPIO_Init+0x1d8>
 8000e98:	2302      	movs	r3, #2
 8000e9a:	e004      	b.n	8000ea6 <HAL_GPIO_Init+0x1e2>
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	e002      	b.n	8000ea6 <HAL_GPIO_Init+0x1e2>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e000      	b.n	8000ea6 <HAL_GPIO_Init+0x1e2>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ea8:	f002 0203 	and.w	r2, r2, #3
 8000eac:	0092      	lsls	r2, r2, #2
 8000eae:	4093      	lsls	r3, r2
 8000eb0:	68fa      	ldr	r2, [r7, #12]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000eb6:	493b      	ldr	r1, [pc, #236]	; (8000fa4 <HAL_GPIO_Init+0x2e0>)
 8000eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eba:	089b      	lsrs	r3, r3, #2
 8000ebc:	3302      	adds	r3, #2
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d006      	beq.n	8000ede <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ed0:	4b38      	ldr	r3, [pc, #224]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4937      	ldr	r1, [pc, #220]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	600b      	str	r3, [r1, #0]
 8000edc:	e006      	b.n	8000eec <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ede:	4b35      	ldr	r3, [pc, #212]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	4933      	ldr	r1, [pc, #204]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000ee8:	4013      	ands	r3, r2
 8000eea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d006      	beq.n	8000f06 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ef8:	4b2e      	ldr	r3, [pc, #184]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	492d      	ldr	r1, [pc, #180]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	604b      	str	r3, [r1, #4]
 8000f04:	e006      	b.n	8000f14 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f06:	4b2b      	ldr	r3, [pc, #172]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	4929      	ldr	r1, [pc, #164]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d006      	beq.n	8000f2e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f20:	4b24      	ldr	r3, [pc, #144]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f22:	689a      	ldr	r2, [r3, #8]
 8000f24:	4923      	ldr	r1, [pc, #140]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	608b      	str	r3, [r1, #8]
 8000f2c:	e006      	b.n	8000f3c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f2e:	4b21      	ldr	r3, [pc, #132]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f30:	689a      	ldr	r2, [r3, #8]
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	491f      	ldr	r1, [pc, #124]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f38:	4013      	ands	r3, r2
 8000f3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d006      	beq.n	8000f56 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f48:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f4a:	68da      	ldr	r2, [r3, #12]
 8000f4c:	4919      	ldr	r1, [pc, #100]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	60cb      	str	r3, [r1, #12]
 8000f54:	e006      	b.n	8000f64 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f58:	68da      	ldr	r2, [r3, #12]
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	4915      	ldr	r1, [pc, #84]	; (8000fb4 <HAL_GPIO_Init+0x2f0>)
 8000f60:	4013      	ands	r3, r2
 8000f62:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f66:	3301      	adds	r3, #1
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f70:	fa22 f303 	lsr.w	r3, r2, r3
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	f47f aeaf 	bne.w	8000cd8 <HAL_GPIO_Init+0x14>
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	bf00      	nop
 8000f7e:	372c      	adds	r7, #44	; 0x2c
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	10320000 	.word	0x10320000
 8000f8c:	10310000 	.word	0x10310000
 8000f90:	10220000 	.word	0x10220000
 8000f94:	10210000 	.word	0x10210000
 8000f98:	10120000 	.word	0x10120000
 8000f9c:	10110000 	.word	0x10110000
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40010000 	.word	0x40010000
 8000fa8:	40010800 	.word	0x40010800
 8000fac:	40010c00 	.word	0x40010c00
 8000fb0:	40011000 	.word	0x40011000
 8000fb4:	40010400 	.word	0x40010400

08000fb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	887b      	ldrh	r3, [r7, #2]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	e001      	b.n	8000fda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr

08000fe6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	807b      	strh	r3, [r7, #2]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ff6:	787b      	ldrb	r3, [r7, #1]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ffc:	887a      	ldrh	r2, [r7, #2]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001002:	e003      	b.n	800100c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	041a      	lsls	r2, r3, #16
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	611a      	str	r2, [r3, #16]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
	...

08001018 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e26c      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 8087 	beq.w	8001146 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001038:	4b92      	ldr	r3, [pc, #584]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 030c 	and.w	r3, r3, #12
 8001040:	2b04      	cmp	r3, #4
 8001042:	d00c      	beq.n	800105e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001044:	4b8f      	ldr	r3, [pc, #572]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 030c 	and.w	r3, r3, #12
 800104c:	2b08      	cmp	r3, #8
 800104e:	d112      	bne.n	8001076 <HAL_RCC_OscConfig+0x5e>
 8001050:	4b8c      	ldr	r3, [pc, #560]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800105c:	d10b      	bne.n	8001076 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800105e:	4b89      	ldr	r3, [pc, #548]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d06c      	beq.n	8001144 <HAL_RCC_OscConfig+0x12c>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d168      	bne.n	8001144 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e246      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800107e:	d106      	bne.n	800108e <HAL_RCC_OscConfig+0x76>
 8001080:	4b80      	ldr	r3, [pc, #512]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a7f      	ldr	r2, [pc, #508]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001086:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800108a:	6013      	str	r3, [r2, #0]
 800108c:	e02e      	b.n	80010ec <HAL_RCC_OscConfig+0xd4>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d10c      	bne.n	80010b0 <HAL_RCC_OscConfig+0x98>
 8001096:	4b7b      	ldr	r3, [pc, #492]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a7a      	ldr	r2, [pc, #488]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 800109c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	4b78      	ldr	r3, [pc, #480]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a77      	ldr	r2, [pc, #476]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	e01d      	b.n	80010ec <HAL_RCC_OscConfig+0xd4>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010b8:	d10c      	bne.n	80010d4 <HAL_RCC_OscConfig+0xbc>
 80010ba:	4b72      	ldr	r3, [pc, #456]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a71      	ldr	r2, [pc, #452]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	4b6f      	ldr	r3, [pc, #444]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a6e      	ldr	r2, [pc, #440]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	e00b      	b.n	80010ec <HAL_RCC_OscConfig+0xd4>
 80010d4:	4b6b      	ldr	r3, [pc, #428]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a6a      	ldr	r2, [pc, #424]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	4b68      	ldr	r3, [pc, #416]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a67      	ldr	r2, [pc, #412]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80010e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d013      	beq.n	800111c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f4:	f7ff fcce 	bl	8000a94 <HAL_GetTick>
 80010f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010fc:	f7ff fcca 	bl	8000a94 <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b64      	cmp	r3, #100	; 0x64
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e1fa      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110e:	4b5d      	ldr	r3, [pc, #372]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0xe4>
 800111a:	e014      	b.n	8001146 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111c:	f7ff fcba 	bl	8000a94 <HAL_GetTick>
 8001120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001122:	e008      	b.n	8001136 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001124:	f7ff fcb6 	bl	8000a94 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b64      	cmp	r3, #100	; 0x64
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e1e6      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001136:	4b53      	ldr	r3, [pc, #332]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1f0      	bne.n	8001124 <HAL_RCC_OscConfig+0x10c>
 8001142:	e000      	b.n	8001146 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001144:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d063      	beq.n	800121a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001152:	4b4c      	ldr	r3, [pc, #304]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f003 030c 	and.w	r3, r3, #12
 800115a:	2b00      	cmp	r3, #0
 800115c:	d00b      	beq.n	8001176 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800115e:	4b49      	ldr	r3, [pc, #292]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f003 030c 	and.w	r3, r3, #12
 8001166:	2b08      	cmp	r3, #8
 8001168:	d11c      	bne.n	80011a4 <HAL_RCC_OscConfig+0x18c>
 800116a:	4b46      	ldr	r3, [pc, #280]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d116      	bne.n	80011a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001176:	4b43      	ldr	r3, [pc, #268]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d005      	beq.n	800118e <HAL_RCC_OscConfig+0x176>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	691b      	ldr	r3, [r3, #16]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d001      	beq.n	800118e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e1ba      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800118e:	4b3d      	ldr	r3, [pc, #244]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	4939      	ldr	r1, [pc, #228]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 800119e:	4313      	orrs	r3, r2
 80011a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a2:	e03a      	b.n	800121a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d020      	beq.n	80011ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011ac:	4b36      	ldr	r3, [pc, #216]	; (8001288 <HAL_RCC_OscConfig+0x270>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b2:	f7ff fc6f 	bl	8000a94 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ba:	f7ff fc6b 	bl	8000a94 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e19b      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011cc:	4b2d      	ldr	r3, [pc, #180]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d0f0      	beq.n	80011ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d8:	4b2a      	ldr	r3, [pc, #168]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	4927      	ldr	r1, [pc, #156]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 80011e8:	4313      	orrs	r3, r2
 80011ea:	600b      	str	r3, [r1, #0]
 80011ec:	e015      	b.n	800121a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ee:	4b26      	ldr	r3, [pc, #152]	; (8001288 <HAL_RCC_OscConfig+0x270>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f4:	f7ff fc4e 	bl	8000a94 <HAL_GetTick>
 80011f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011fc:	f7ff fc4a 	bl	8000a94 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e17a      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800120e:	4b1d      	ldr	r3, [pc, #116]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f0      	bne.n	80011fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	2b00      	cmp	r3, #0
 8001224:	d03a      	beq.n	800129c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d019      	beq.n	8001262 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800122e:	4b17      	ldr	r3, [pc, #92]	; (800128c <HAL_RCC_OscConfig+0x274>)
 8001230:	2201      	movs	r2, #1
 8001232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001234:	f7ff fc2e 	bl	8000a94 <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800123c:	f7ff fc2a 	bl	8000a94 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e15a      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800124e:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <HAL_RCC_OscConfig+0x26c>)
 8001250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d0f0      	beq.n	800123c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800125a:	2001      	movs	r0, #1
 800125c:	f000 fad8 	bl	8001810 <RCC_Delay>
 8001260:	e01c      	b.n	800129c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001262:	4b0a      	ldr	r3, [pc, #40]	; (800128c <HAL_RCC_OscConfig+0x274>)
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001268:	f7ff fc14 	bl	8000a94 <HAL_GetTick>
 800126c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800126e:	e00f      	b.n	8001290 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001270:	f7ff fc10 	bl	8000a94 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d908      	bls.n	8001290 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e140      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
 8001282:	bf00      	nop
 8001284:	40021000 	.word	0x40021000
 8001288:	42420000 	.word	0x42420000
 800128c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001290:	4b9e      	ldr	r3, [pc, #632]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1e9      	bne.n	8001270 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	f000 80a6 	beq.w	80013f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012aa:	2300      	movs	r3, #0
 80012ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ae:	4b97      	ldr	r3, [pc, #604]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d10d      	bne.n	80012d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	4b94      	ldr	r3, [pc, #592]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	4a93      	ldr	r2, [pc, #588]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80012c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c4:	61d3      	str	r3, [r2, #28]
 80012c6:	4b91      	ldr	r3, [pc, #580]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80012c8:	69db      	ldr	r3, [r3, #28]
 80012ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012d2:	2301      	movs	r3, #1
 80012d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d6:	4b8e      	ldr	r3, [pc, #568]	; (8001510 <HAL_RCC_OscConfig+0x4f8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d118      	bne.n	8001314 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012e2:	4b8b      	ldr	r3, [pc, #556]	; (8001510 <HAL_RCC_OscConfig+0x4f8>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a8a      	ldr	r2, [pc, #552]	; (8001510 <HAL_RCC_OscConfig+0x4f8>)
 80012e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ee:	f7ff fbd1 	bl	8000a94 <HAL_GetTick>
 80012f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f4:	e008      	b.n	8001308 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012f6:	f7ff fbcd 	bl	8000a94 <HAL_GetTick>
 80012fa:	4602      	mov	r2, r0
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b64      	cmp	r3, #100	; 0x64
 8001302:	d901      	bls.n	8001308 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	e0fd      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001308:	4b81      	ldr	r3, [pc, #516]	; (8001510 <HAL_RCC_OscConfig+0x4f8>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001310:	2b00      	cmp	r3, #0
 8001312:	d0f0      	beq.n	80012f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d106      	bne.n	800132a <HAL_RCC_OscConfig+0x312>
 800131c:	4b7b      	ldr	r3, [pc, #492]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	4a7a      	ldr	r2, [pc, #488]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	6213      	str	r3, [r2, #32]
 8001328:	e02d      	b.n	8001386 <HAL_RCC_OscConfig+0x36e>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d10c      	bne.n	800134c <HAL_RCC_OscConfig+0x334>
 8001332:	4b76      	ldr	r3, [pc, #472]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001334:	6a1b      	ldr	r3, [r3, #32]
 8001336:	4a75      	ldr	r2, [pc, #468]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001338:	f023 0301 	bic.w	r3, r3, #1
 800133c:	6213      	str	r3, [r2, #32]
 800133e:	4b73      	ldr	r3, [pc, #460]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	4a72      	ldr	r2, [pc, #456]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001344:	f023 0304 	bic.w	r3, r3, #4
 8001348:	6213      	str	r3, [r2, #32]
 800134a:	e01c      	b.n	8001386 <HAL_RCC_OscConfig+0x36e>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	2b05      	cmp	r3, #5
 8001352:	d10c      	bne.n	800136e <HAL_RCC_OscConfig+0x356>
 8001354:	4b6d      	ldr	r3, [pc, #436]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	4a6c      	ldr	r2, [pc, #432]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 800135a:	f043 0304 	orr.w	r3, r3, #4
 800135e:	6213      	str	r3, [r2, #32]
 8001360:	4b6a      	ldr	r3, [pc, #424]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	4a69      	ldr	r2, [pc, #420]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6213      	str	r3, [r2, #32]
 800136c:	e00b      	b.n	8001386 <HAL_RCC_OscConfig+0x36e>
 800136e:	4b67      	ldr	r3, [pc, #412]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	4a66      	ldr	r2, [pc, #408]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001374:	f023 0301 	bic.w	r3, r3, #1
 8001378:	6213      	str	r3, [r2, #32]
 800137a:	4b64      	ldr	r3, [pc, #400]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 800137c:	6a1b      	ldr	r3, [r3, #32]
 800137e:	4a63      	ldr	r2, [pc, #396]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001380:	f023 0304 	bic.w	r3, r3, #4
 8001384:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d015      	beq.n	80013ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138e:	f7ff fb81 	bl	8000a94 <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	e00a      	b.n	80013ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001396:	f7ff fb7d 	bl	8000a94 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e0ab      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ac:	4b57      	ldr	r3, [pc, #348]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0ee      	beq.n	8001396 <HAL_RCC_OscConfig+0x37e>
 80013b8:	e014      	b.n	80013e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ba:	f7ff fb6b 	bl	8000a94 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013c0:	e00a      	b.n	80013d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c2:	f7ff fb67 	bl	8000a94 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e095      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013d8:	4b4c      	ldr	r3, [pc, #304]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	f003 0302 	and.w	r3, r3, #2
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1ee      	bne.n	80013c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013e4:	7dfb      	ldrb	r3, [r7, #23]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d105      	bne.n	80013f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013ea:	4b48      	ldr	r3, [pc, #288]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	4a47      	ldr	r2, [pc, #284]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	f000 8081 	beq.w	8001502 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001400:	4b42      	ldr	r3, [pc, #264]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f003 030c 	and.w	r3, r3, #12
 8001408:	2b08      	cmp	r3, #8
 800140a:	d061      	beq.n	80014d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	2b02      	cmp	r3, #2
 8001412:	d146      	bne.n	80014a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001414:	4b3f      	ldr	r3, [pc, #252]	; (8001514 <HAL_RCC_OscConfig+0x4fc>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141a:	f7ff fb3b 	bl	8000a94 <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001420:	e008      	b.n	8001434 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001422:	f7ff fb37 	bl	8000a94 <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e067      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001434:	4b35      	ldr	r3, [pc, #212]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1f0      	bne.n	8001422 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a1b      	ldr	r3, [r3, #32]
 8001444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001448:	d108      	bne.n	800145c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800144a:	4b30      	ldr	r3, [pc, #192]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	492d      	ldr	r1, [pc, #180]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001458:	4313      	orrs	r3, r2
 800145a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800145c:	4b2b      	ldr	r3, [pc, #172]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a19      	ldr	r1, [r3, #32]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146c:	430b      	orrs	r3, r1
 800146e:	4927      	ldr	r1, [pc, #156]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001470:	4313      	orrs	r3, r2
 8001472:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001474:	4b27      	ldr	r3, [pc, #156]	; (8001514 <HAL_RCC_OscConfig+0x4fc>)
 8001476:	2201      	movs	r2, #1
 8001478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147a:	f7ff fb0b 	bl	8000a94 <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001482:	f7ff fb07 	bl	8000a94 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e037      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001494:	4b1d      	ldr	r3, [pc, #116]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0x46a>
 80014a0:	e02f      	b.n	8001502 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a2:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <HAL_RCC_OscConfig+0x4fc>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a8:	f7ff faf4 	bl	8000a94 <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014b0:	f7ff faf0 	bl	8000a94 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e020      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014c2:	4b12      	ldr	r3, [pc, #72]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1f0      	bne.n	80014b0 <HAL_RCC_OscConfig+0x498>
 80014ce:	e018      	b.n	8001502 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	69db      	ldr	r3, [r3, #28]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d101      	bne.n	80014dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e013      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <HAL_RCC_OscConfig+0x4f4>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d106      	bne.n	80014fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d001      	beq.n	8001502 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	3718      	adds	r7, #24
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40021000 	.word	0x40021000
 8001510:	40007000 	.word	0x40007000
 8001514:	42420060 	.word	0x42420060

08001518 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e0d0      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800152c:	4b6a      	ldr	r3, [pc, #424]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0307 	and.w	r3, r3, #7
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	d910      	bls.n	800155c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800153a:	4b67      	ldr	r3, [pc, #412]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f023 0207 	bic.w	r2, r3, #7
 8001542:	4965      	ldr	r1, [pc, #404]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	4313      	orrs	r3, r2
 8001548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800154a:	4b63      	ldr	r3, [pc, #396]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	429a      	cmp	r2, r3
 8001556:	d001      	beq.n	800155c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e0b8      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0302 	and.w	r3, r3, #2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d020      	beq.n	80015aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	2b00      	cmp	r3, #0
 8001572:	d005      	beq.n	8001580 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001574:	4b59      	ldr	r3, [pc, #356]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	4a58      	ldr	r2, [pc, #352]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 800157a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800157e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0308 	and.w	r3, r3, #8
 8001588:	2b00      	cmp	r3, #0
 800158a:	d005      	beq.n	8001598 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800158c:	4b53      	ldr	r3, [pc, #332]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	4a52      	ldr	r2, [pc, #328]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001592:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001596:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001598:	4b50      	ldr	r3, [pc, #320]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	494d      	ldr	r1, [pc, #308]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d040      	beq.n	8001638 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d107      	bne.n	80015ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015be:	4b47      	ldr	r3, [pc, #284]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d115      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e07f      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d107      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015d6:	4b41      	ldr	r3, [pc, #260]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d109      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e073      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e6:	4b3d      	ldr	r3, [pc, #244]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e06b      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015f6:	4b39      	ldr	r3, [pc, #228]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f023 0203 	bic.w	r2, r3, #3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4936      	ldr	r1, [pc, #216]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001604:	4313      	orrs	r3, r2
 8001606:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001608:	f7ff fa44 	bl	8000a94 <HAL_GetTick>
 800160c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800160e:	e00a      	b.n	8001626 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001610:	f7ff fa40 	bl	8000a94 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	; 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e053      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001626:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 020c 	and.w	r2, r3, #12
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	429a      	cmp	r2, r3
 8001636:	d1eb      	bne.n	8001610 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001638:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0307 	and.w	r3, r3, #7
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d210      	bcs.n	8001668 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001646:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f023 0207 	bic.w	r2, r3, #7
 800164e:	4922      	ldr	r1, [pc, #136]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	4313      	orrs	r3, r2
 8001654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001656:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d001      	beq.n	8001668 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e032      	b.n	80016ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	d008      	beq.n	8001686 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001674:	4b19      	ldr	r3, [pc, #100]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	4916      	ldr	r1, [pc, #88]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001682:	4313      	orrs	r3, r2
 8001684:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0308 	and.w	r3, r3, #8
 800168e:	2b00      	cmp	r3, #0
 8001690:	d009      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001692:	4b12      	ldr	r3, [pc, #72]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	490e      	ldr	r1, [pc, #56]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016a6:	f000 f821 	bl	80016ec <HAL_RCC_GetSysClockFreq>
 80016aa:	4602      	mov	r2, r0
 80016ac:	4b0b      	ldr	r3, [pc, #44]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	091b      	lsrs	r3, r3, #4
 80016b2:	f003 030f 	and.w	r3, r3, #15
 80016b6:	490a      	ldr	r1, [pc, #40]	; (80016e0 <HAL_RCC_ClockConfig+0x1c8>)
 80016b8:	5ccb      	ldrb	r3, [r1, r3]
 80016ba:	fa22 f303 	lsr.w	r3, r2, r3
 80016be:	4a09      	ldr	r2, [pc, #36]	; (80016e4 <HAL_RCC_ClockConfig+0x1cc>)
 80016c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <HAL_RCC_ClockConfig+0x1d0>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff f9a2 	bl	8000a10 <HAL_InitTick>

  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40022000 	.word	0x40022000
 80016dc:	40021000 	.word	0x40021000
 80016e0:	080032e8 	.word	0x080032e8
 80016e4:	20000018 	.word	0x20000018
 80016e8:	2000001c 	.word	0x2000001c

080016ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016ec:	b490      	push	{r4, r7}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80016f2:	4b2a      	ldr	r3, [pc, #168]	; (800179c <HAL_RCC_GetSysClockFreq+0xb0>)
 80016f4:	1d3c      	adds	r4, r7, #4
 80016f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80016fc:	f240 2301 	movw	r3, #513	; 0x201
 8001700:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	2300      	movs	r3, #0
 8001708:	61bb      	str	r3, [r7, #24]
 800170a:	2300      	movs	r3, #0
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001716:	4b22      	ldr	r3, [pc, #136]	; (80017a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	f003 030c 	and.w	r3, r3, #12
 8001722:	2b04      	cmp	r3, #4
 8001724:	d002      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0x40>
 8001726:	2b08      	cmp	r3, #8
 8001728:	d003      	beq.n	8001732 <HAL_RCC_GetSysClockFreq+0x46>
 800172a:	e02d      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800172c:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800172e:	623b      	str	r3, [r7, #32]
      break;
 8001730:	e02d      	b.n	800178e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	0c9b      	lsrs	r3, r3, #18
 8001736:	f003 030f 	and.w	r3, r3, #15
 800173a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800173e:	4413      	add	r3, r2
 8001740:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001744:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d013      	beq.n	8001778 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001750:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	0c5b      	lsrs	r3, r3, #17
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800175e:	4413      	add	r3, r2
 8001760:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001764:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800176a:	fb02 f203 	mul.w	r2, r2, r3
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	fbb2 f3f3 	udiv	r3, r2, r3
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
 8001776:	e004      	b.n	8001782 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800177c:	fb02 f303 	mul.w	r3, r2, r3
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001784:	623b      	str	r3, [r7, #32]
      break;
 8001786:	e002      	b.n	800178e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001788:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800178a:	623b      	str	r3, [r7, #32]
      break;
 800178c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800178e:	6a3b      	ldr	r3, [r7, #32]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3728      	adds	r7, #40	; 0x28
 8001794:	46bd      	mov	sp, r7
 8001796:	bc90      	pop	{r4, r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	080032d8 	.word	0x080032d8
 80017a0:	40021000 	.word	0x40021000
 80017a4:	007a1200 	.word	0x007a1200
 80017a8:	003d0900 	.word	0x003d0900

080017ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017b0:	4b02      	ldr	r3, [pc, #8]	; (80017bc <HAL_RCC_GetHCLKFreq+0x10>)
 80017b2:	681b      	ldr	r3, [r3, #0]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	20000018 	.word	0x20000018

080017c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017c4:	f7ff fff2 	bl	80017ac <HAL_RCC_GetHCLKFreq>
 80017c8:	4602      	mov	r2, r0
 80017ca:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	0a1b      	lsrs	r3, r3, #8
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	4903      	ldr	r1, [pc, #12]	; (80017e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017d6:	5ccb      	ldrb	r3, [r1, r3]
 80017d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017dc:	4618      	mov	r0, r3
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40021000 	.word	0x40021000
 80017e4:	080032f8 	.word	0x080032f8

080017e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017ec:	f7ff ffde 	bl	80017ac <HAL_RCC_GetHCLKFreq>
 80017f0:	4602      	mov	r2, r0
 80017f2:	4b05      	ldr	r3, [pc, #20]	; (8001808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	0adb      	lsrs	r3, r3, #11
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	4903      	ldr	r1, [pc, #12]	; (800180c <HAL_RCC_GetPCLK2Freq+0x24>)
 80017fe:	5ccb      	ldrb	r3, [r1, r3]
 8001800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001804:	4618      	mov	r0, r3
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40021000 	.word	0x40021000
 800180c:	080032f8 	.word	0x080032f8

08001810 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001818:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <RCC_Delay+0x34>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <RCC_Delay+0x38>)
 800181e:	fba2 2303 	umull	r2, r3, r2, r3
 8001822:	0a5b      	lsrs	r3, r3, #9
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	fb02 f303 	mul.w	r3, r2, r3
 800182a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800182c:	bf00      	nop
  }
  while (Delay --);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	1e5a      	subs	r2, r3, #1
 8001832:	60fa      	str	r2, [r7, #12]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d1f9      	bne.n	800182c <RCC_Delay+0x1c>
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	20000018 	.word	0x20000018
 8001848:	10624dd3 	.word	0x10624dd3

0800184c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e041      	b.n	80018e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d106      	bne.n	8001878 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7fe ff52 	bl	800071c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2202      	movs	r2, #2
 800187c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3304      	adds	r3, #4
 8001888:	4619      	mov	r1, r3
 800188a:	4610      	mov	r0, r2
 800188c:	f000 fa6a 	bl	8001d64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d001      	beq.n	8001904 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e035      	b.n	8001970 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2202      	movs	r2, #2
 8001908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f042 0201 	orr.w	r2, r2, #1
 800191a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a16      	ldr	r2, [pc, #88]	; (800197c <HAL_TIM_Base_Start_IT+0x90>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d009      	beq.n	800193a <HAL_TIM_Base_Start_IT+0x4e>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800192e:	d004      	beq.n	800193a <HAL_TIM_Base_Start_IT+0x4e>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a12      	ldr	r2, [pc, #72]	; (8001980 <HAL_TIM_Base_Start_IT+0x94>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d111      	bne.n	800195e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2b06      	cmp	r3, #6
 800194a:	d010      	beq.n	800196e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f042 0201 	orr.w	r2, r2, #1
 800195a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800195c:	e007      	b.n	800196e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f042 0201 	orr.w	r2, r2, #1
 800196c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40012c00 	.word	0x40012c00
 8001980:	40000400 	.word	0x40000400

08001984 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b02      	cmp	r3, #2
 8001998:	d122      	bne.n	80019e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d11b      	bne.n	80019e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f06f 0202 	mvn.w	r2, #2
 80019b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2201      	movs	r2, #1
 80019b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 f9b1 	bl	8001d2e <HAL_TIM_IC_CaptureCallback>
 80019cc:	e005      	b.n	80019da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f9a4 	bl	8001d1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f9b3 	bl	8001d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	f003 0304 	and.w	r3, r3, #4
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d122      	bne.n	8001a34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d11b      	bne.n	8001a34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f06f 0204 	mvn.w	r2, #4
 8001a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f987 	bl	8001d2e <HAL_TIM_IC_CaptureCallback>
 8001a20:	e005      	b.n	8001a2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 f97a 	bl	8001d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f000 f989 	bl	8001d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	2b08      	cmp	r3, #8
 8001a40:	d122      	bne.n	8001a88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	2b08      	cmp	r3, #8
 8001a4e:	d11b      	bne.n	8001a88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f06f 0208 	mvn.w	r2, #8
 8001a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2204      	movs	r2, #4
 8001a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f95d 	bl	8001d2e <HAL_TIM_IC_CaptureCallback>
 8001a74:	e005      	b.n	8001a82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f950 	bl	8001d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f000 f95f 	bl	8001d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	f003 0310 	and.w	r3, r3, #16
 8001a92:	2b10      	cmp	r3, #16
 8001a94:	d122      	bne.n	8001adc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	2b10      	cmp	r3, #16
 8001aa2:	d11b      	bne.n	8001adc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f06f 0210 	mvn.w	r2, #16
 8001aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2208      	movs	r2, #8
 8001ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f933 	bl	8001d2e <HAL_TIM_IC_CaptureCallback>
 8001ac8:	e005      	b.n	8001ad6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 f926 	bl	8001d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f000 f935 	bl	8001d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d10e      	bne.n	8001b08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	f003 0301 	and.w	r3, r3, #1
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d107      	bne.n	8001b08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f06f 0201 	mvn.w	r2, #1
 8001b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7fe ff36 	bl	8000974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b12:	2b80      	cmp	r3, #128	; 0x80
 8001b14:	d10e      	bne.n	8001b34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b20:	2b80      	cmp	r3, #128	; 0x80
 8001b22:	d107      	bne.n	8001b34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 fa67 	bl	8002002 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b3e:	2b40      	cmp	r3, #64	; 0x40
 8001b40:	d10e      	bne.n	8001b60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b4c:	2b40      	cmp	r3, #64	; 0x40
 8001b4e:	d107      	bne.n	8001b60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f8f9 	bl	8001d52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	2b20      	cmp	r3, #32
 8001b6c:	d10e      	bne.n	8001b8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f003 0320 	and.w	r3, r3, #32
 8001b78:	2b20      	cmp	r3, #32
 8001b7a:	d107      	bne.n	8001b8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f06f 0220 	mvn.w	r2, #32
 8001b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 fa32 	bl	8001ff0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d101      	bne.n	8001bac <HAL_TIM_ConfigClockSource+0x18>
 8001ba8:	2302      	movs	r3, #2
 8001baa:	e0b3      	b.n	8001d14 <HAL_TIM_ConfigClockSource+0x180>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001bca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001bd2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001be4:	d03e      	beq.n	8001c64 <HAL_TIM_ConfigClockSource+0xd0>
 8001be6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001bea:	f200 8087 	bhi.w	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001bee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bf2:	f000 8085 	beq.w	8001d00 <HAL_TIM_ConfigClockSource+0x16c>
 8001bf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bfa:	d87f      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001bfc:	2b70      	cmp	r3, #112	; 0x70
 8001bfe:	d01a      	beq.n	8001c36 <HAL_TIM_ConfigClockSource+0xa2>
 8001c00:	2b70      	cmp	r3, #112	; 0x70
 8001c02:	d87b      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001c04:	2b60      	cmp	r3, #96	; 0x60
 8001c06:	d050      	beq.n	8001caa <HAL_TIM_ConfigClockSource+0x116>
 8001c08:	2b60      	cmp	r3, #96	; 0x60
 8001c0a:	d877      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001c0c:	2b50      	cmp	r3, #80	; 0x50
 8001c0e:	d03c      	beq.n	8001c8a <HAL_TIM_ConfigClockSource+0xf6>
 8001c10:	2b50      	cmp	r3, #80	; 0x50
 8001c12:	d873      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001c14:	2b40      	cmp	r3, #64	; 0x40
 8001c16:	d058      	beq.n	8001cca <HAL_TIM_ConfigClockSource+0x136>
 8001c18:	2b40      	cmp	r3, #64	; 0x40
 8001c1a:	d86f      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001c1c:	2b30      	cmp	r3, #48	; 0x30
 8001c1e:	d064      	beq.n	8001cea <HAL_TIM_ConfigClockSource+0x156>
 8001c20:	2b30      	cmp	r3, #48	; 0x30
 8001c22:	d86b      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001c24:	2b20      	cmp	r3, #32
 8001c26:	d060      	beq.n	8001cea <HAL_TIM_ConfigClockSource+0x156>
 8001c28:	2b20      	cmp	r3, #32
 8001c2a:	d867      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d05c      	beq.n	8001cea <HAL_TIM_ConfigClockSource+0x156>
 8001c30:	2b10      	cmp	r3, #16
 8001c32:	d05a      	beq.n	8001cea <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001c34:	e062      	b.n	8001cfc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6818      	ldr	r0, [r3, #0]
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	6899      	ldr	r1, [r3, #8]
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	f000 f95c 	bl	8001f02 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001c58:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	609a      	str	r2, [r3, #8]
      break;
 8001c62:	e04e      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6818      	ldr	r0, [r3, #0]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	6899      	ldr	r1, [r3, #8]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	f000 f945 	bl	8001f02 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c86:	609a      	str	r2, [r3, #8]
      break;
 8001c88:	e03b      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6818      	ldr	r0, [r3, #0]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	6859      	ldr	r1, [r3, #4]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	461a      	mov	r2, r3
 8001c98:	f000 f8bc 	bl	8001e14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2150      	movs	r1, #80	; 0x50
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 f913 	bl	8001ece <TIM_ITRx_SetConfig>
      break;
 8001ca8:	e02b      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6818      	ldr	r0, [r3, #0]
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	6859      	ldr	r1, [r3, #4]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	f000 f8da 	bl	8001e70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2160      	movs	r1, #96	; 0x60
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f903 	bl	8001ece <TIM_ITRx_SetConfig>
      break;
 8001cc8:	e01b      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6818      	ldr	r0, [r3, #0]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	6859      	ldr	r1, [r3, #4]
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	f000 f89c 	bl	8001e14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2140      	movs	r1, #64	; 0x40
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f000 f8f3 	bl	8001ece <TIM_ITRx_SetConfig>
      break;
 8001ce8:	e00b      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	f000 f8ea 	bl	8001ece <TIM_ITRx_SetConfig>
        break;
 8001cfa:	e002      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001cfc:	bf00      	nop
 8001cfe:	e000      	b.n	8001d02 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001d00:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2201      	movs	r2, #1
 8001d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr

08001d2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr

08001d52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr

08001d64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a25      	ldr	r2, [pc, #148]	; (8001e0c <TIM_Base_SetConfig+0xa8>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d007      	beq.n	8001d8c <TIM_Base_SetConfig+0x28>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d82:	d003      	beq.n	8001d8c <TIM_Base_SetConfig+0x28>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a22      	ldr	r2, [pc, #136]	; (8001e10 <TIM_Base_SetConfig+0xac>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d108      	bne.n	8001d9e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a1a      	ldr	r2, [pc, #104]	; (8001e0c <TIM_Base_SetConfig+0xa8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <TIM_Base_SetConfig+0x52>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dac:	d003      	beq.n	8001db6 <TIM_Base_SetConfig+0x52>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a17      	ldr	r2, [pc, #92]	; (8001e10 <TIM_Base_SetConfig+0xac>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d108      	bne.n	8001dc8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	695b      	ldr	r3, [r3, #20]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a07      	ldr	r2, [pc, #28]	; (8001e0c <TIM_Base_SetConfig+0xa8>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d103      	bne.n	8001dfc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	691a      	ldr	r2, [r3, #16]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	615a      	str	r2, [r3, #20]
}
 8001e02:	bf00      	nop
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	40012c00 	.word	0x40012c00
 8001e10:	40000400 	.word	0x40000400

08001e14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	f023 0201 	bic.w	r2, r3, #1
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f023 030a 	bic.w	r3, r3, #10
 8001e50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	621a      	str	r2, [r3, #32]
}
 8001e66:	bf00      	nop
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	f023 0210 	bic.w	r2, r3, #16
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001e9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	031b      	lsls	r3, r3, #12
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001eac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	011b      	lsls	r3, r3, #4
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	621a      	str	r2, [r3, #32]
}
 8001ec4:	bf00      	nop
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ee4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	f043 0307 	orr.w	r3, r3, #7
 8001ef0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	609a      	str	r2, [r3, #8]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr

08001f02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b087      	sub	sp, #28
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	60f8      	str	r0, [r7, #12]
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	021a      	lsls	r2, r3, #8
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	431a      	orrs	r2, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	609a      	str	r2, [r3, #8]
}
 8001f36:	bf00      	nop
 8001f38:	371c      	adds	r7, #28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr

08001f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d101      	bne.n	8001f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e041      	b.n	8001fdc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d009      	beq.n	8001fb0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa4:	d004      	beq.n	8001fb0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a10      	ldr	r2, [pc, #64]	; (8001fec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d10c      	bne.n	8001fca <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	40012c00 	.word	0x40012c00
 8001fec:	40000400 	.word	0x40000400

08001ff0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr

08002002 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e03f      	b.n	80020a6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d106      	bne.n	8002040 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7fe fb92 	bl	8000764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2224      	movs	r2, #36	; 0x24
 8002044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002056:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f905 	bl	8002268 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800206c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	695a      	ldr	r2, [r3, #20]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800207c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800208c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2220      	movs	r2, #32
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2220      	movs	r2, #32
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b08a      	sub	sp, #40	; 0x28
 80020b2:	af02      	add	r7, sp, #8
 80020b4:	60f8      	str	r0, [r7, #12]
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	603b      	str	r3, [r7, #0]
 80020ba:	4613      	mov	r3, r2
 80020bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b20      	cmp	r3, #32
 80020cc:	d17c      	bne.n	80021c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d002      	beq.n	80020da <HAL_UART_Transmit+0x2c>
 80020d4:	88fb      	ldrh	r3, [r7, #6]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e075      	b.n	80021ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_UART_Transmit+0x3e>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e06e      	b.n	80021ca <HAL_UART_Transmit+0x11c>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2221      	movs	r2, #33	; 0x21
 80020fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002102:	f7fe fcc7 	bl	8000a94 <HAL_GetTick>
 8002106:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	88fa      	ldrh	r2, [r7, #6]
 800210c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	88fa      	ldrh	r2, [r7, #6]
 8002112:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800211c:	d108      	bne.n	8002130 <HAL_UART_Transmit+0x82>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d104      	bne.n	8002130 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	e003      	b.n	8002138 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002140:	e02a      	b.n	8002198 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	2200      	movs	r2, #0
 800214a:	2180      	movs	r1, #128	; 0x80
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	f000 f840 	bl	80021d2 <UART_WaitOnFlagUntilTimeout>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e036      	b.n	80021ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10b      	bne.n	800217a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002170:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	3302      	adds	r3, #2
 8002176:	61bb      	str	r3, [r7, #24]
 8002178:	e007      	b.n	800218a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	781a      	ldrb	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	3301      	adds	r3, #1
 8002188:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800218e:	b29b      	uxth	r3, r3
 8002190:	3b01      	subs	r3, #1
 8002192:	b29a      	uxth	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1cf      	bne.n	8002142 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2200      	movs	r2, #0
 80021aa:	2140      	movs	r1, #64	; 0x40
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f000 f810 	bl	80021d2 <UART_WaitOnFlagUntilTimeout>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e006      	b.n	80021ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2220      	movs	r2, #32
 80021c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80021c8:	2302      	movs	r3, #2
  }
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3720      	adds	r7, #32
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b084      	sub	sp, #16
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	60f8      	str	r0, [r7, #12]
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	603b      	str	r3, [r7, #0]
 80021de:	4613      	mov	r3, r2
 80021e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021e2:	e02c      	b.n	800223e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ea:	d028      	beq.n	800223e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d007      	beq.n	8002202 <UART_WaitOnFlagUntilTimeout+0x30>
 80021f2:	f7fe fc4f 	bl	8000a94 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d21d      	bcs.n	800223e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68da      	ldr	r2, [r3, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002210:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	695a      	ldr	r2, [r3, #20]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 0201 	bic.w	r2, r2, #1
 8002220:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2220      	movs	r2, #32
 8002226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2220      	movs	r2, #32
 800222e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e00f      	b.n	800225e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	4013      	ands	r3, r2
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	429a      	cmp	r2, r3
 800224c:	bf0c      	ite	eq
 800224e:	2301      	moveq	r3, #1
 8002250:	2300      	movne	r3, #0
 8002252:	b2db      	uxtb	r3, r3
 8002254:	461a      	mov	r2, r3
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	429a      	cmp	r2, r3
 800225a:	d0c3      	beq.n	80021e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68da      	ldr	r2, [r3, #12]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	4313      	orrs	r3, r2
 8002296:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80022a2:	f023 030c 	bic.w	r3, r3, #12
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	68b9      	ldr	r1, [r7, #8]
 80022ac:	430b      	orrs	r3, r1
 80022ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	699a      	ldr	r2, [r3, #24]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a2c      	ldr	r2, [pc, #176]	; (800237c <UART_SetConfig+0x114>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d103      	bne.n	80022d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80022d0:	f7ff fa8a 	bl	80017e8 <HAL_RCC_GetPCLK2Freq>
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	e002      	b.n	80022de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80022d8:	f7ff fa72 	bl	80017c0 <HAL_RCC_GetPCLK1Freq>
 80022dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4613      	mov	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	009a      	lsls	r2, r3, #2
 80022e8:	441a      	add	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f4:	4a22      	ldr	r2, [pc, #136]	; (8002380 <UART_SetConfig+0x118>)
 80022f6:	fba2 2303 	umull	r2, r3, r2, r3
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	0119      	lsls	r1, r3, #4
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	009a      	lsls	r2, r3, #2
 8002308:	441a      	add	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	fbb2 f2f3 	udiv	r2, r2, r3
 8002314:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <UART_SetConfig+0x118>)
 8002316:	fba3 0302 	umull	r0, r3, r3, r2
 800231a:	095b      	lsrs	r3, r3, #5
 800231c:	2064      	movs	r0, #100	; 0x64
 800231e:	fb00 f303 	mul.w	r3, r0, r3
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	3332      	adds	r3, #50	; 0x32
 8002328:	4a15      	ldr	r2, [pc, #84]	; (8002380 <UART_SetConfig+0x118>)
 800232a:	fba2 2303 	umull	r2, r3, r2, r3
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002334:	4419      	add	r1, r3
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	4613      	mov	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	009a      	lsls	r2, r3, #2
 8002340:	441a      	add	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	fbb2 f2f3 	udiv	r2, r2, r3
 800234c:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <UART_SetConfig+0x118>)
 800234e:	fba3 0302 	umull	r0, r3, r3, r2
 8002352:	095b      	lsrs	r3, r3, #5
 8002354:	2064      	movs	r0, #100	; 0x64
 8002356:	fb00 f303 	mul.w	r3, r0, r3
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	3332      	adds	r3, #50	; 0x32
 8002360:	4a07      	ldr	r2, [pc, #28]	; (8002380 <UART_SetConfig+0x118>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	095b      	lsrs	r3, r3, #5
 8002368:	f003 020f 	and.w	r2, r3, #15
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	440a      	add	r2, r1
 8002372:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002374:	bf00      	nop
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40013800 	.word	0x40013800
 8002380:	51eb851f 	.word	0x51eb851f

08002384 <__errno>:
 8002384:	4b01      	ldr	r3, [pc, #4]	; (800238c <__errno+0x8>)
 8002386:	6818      	ldr	r0, [r3, #0]
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	20000024 	.word	0x20000024

08002390 <__libc_init_array>:
 8002390:	b570      	push	{r4, r5, r6, lr}
 8002392:	2600      	movs	r6, #0
 8002394:	4d0c      	ldr	r5, [pc, #48]	; (80023c8 <__libc_init_array+0x38>)
 8002396:	4c0d      	ldr	r4, [pc, #52]	; (80023cc <__libc_init_array+0x3c>)
 8002398:	1b64      	subs	r4, r4, r5
 800239a:	10a4      	asrs	r4, r4, #2
 800239c:	42a6      	cmp	r6, r4
 800239e:	d109      	bne.n	80023b4 <__libc_init_array+0x24>
 80023a0:	f000 ff82 	bl	80032a8 <_init>
 80023a4:	2600      	movs	r6, #0
 80023a6:	4d0a      	ldr	r5, [pc, #40]	; (80023d0 <__libc_init_array+0x40>)
 80023a8:	4c0a      	ldr	r4, [pc, #40]	; (80023d4 <__libc_init_array+0x44>)
 80023aa:	1b64      	subs	r4, r4, r5
 80023ac:	10a4      	asrs	r4, r4, #2
 80023ae:	42a6      	cmp	r6, r4
 80023b0:	d105      	bne.n	80023be <__libc_init_array+0x2e>
 80023b2:	bd70      	pop	{r4, r5, r6, pc}
 80023b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80023b8:	4798      	blx	r3
 80023ba:	3601      	adds	r6, #1
 80023bc:	e7ee      	b.n	800239c <__libc_init_array+0xc>
 80023be:	f855 3b04 	ldr.w	r3, [r5], #4
 80023c2:	4798      	blx	r3
 80023c4:	3601      	adds	r6, #1
 80023c6:	e7f2      	b.n	80023ae <__libc_init_array+0x1e>
 80023c8:	08003398 	.word	0x08003398
 80023cc:	08003398 	.word	0x08003398
 80023d0:	08003398 	.word	0x08003398
 80023d4:	0800339c 	.word	0x0800339c

080023d8 <memset>:
 80023d8:	4603      	mov	r3, r0
 80023da:	4402      	add	r2, r0
 80023dc:	4293      	cmp	r3, r2
 80023de:	d100      	bne.n	80023e2 <memset+0xa>
 80023e0:	4770      	bx	lr
 80023e2:	f803 1b01 	strb.w	r1, [r3], #1
 80023e6:	e7f9      	b.n	80023dc <memset+0x4>

080023e8 <iprintf>:
 80023e8:	b40f      	push	{r0, r1, r2, r3}
 80023ea:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <iprintf+0x2c>)
 80023ec:	b513      	push	{r0, r1, r4, lr}
 80023ee:	681c      	ldr	r4, [r3, #0]
 80023f0:	b124      	cbz	r4, 80023fc <iprintf+0x14>
 80023f2:	69a3      	ldr	r3, [r4, #24]
 80023f4:	b913      	cbnz	r3, 80023fc <iprintf+0x14>
 80023f6:	4620      	mov	r0, r4
 80023f8:	f000 f866 	bl	80024c8 <__sinit>
 80023fc:	ab05      	add	r3, sp, #20
 80023fe:	4620      	mov	r0, r4
 8002400:	9a04      	ldr	r2, [sp, #16]
 8002402:	68a1      	ldr	r1, [r4, #8]
 8002404:	9301      	str	r3, [sp, #4]
 8002406:	f000 f981 	bl	800270c <_vfiprintf_r>
 800240a:	b002      	add	sp, #8
 800240c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002410:	b004      	add	sp, #16
 8002412:	4770      	bx	lr
 8002414:	20000024 	.word	0x20000024

08002418 <std>:
 8002418:	2300      	movs	r3, #0
 800241a:	b510      	push	{r4, lr}
 800241c:	4604      	mov	r4, r0
 800241e:	e9c0 3300 	strd	r3, r3, [r0]
 8002422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002426:	6083      	str	r3, [r0, #8]
 8002428:	8181      	strh	r1, [r0, #12]
 800242a:	6643      	str	r3, [r0, #100]	; 0x64
 800242c:	81c2      	strh	r2, [r0, #14]
 800242e:	6183      	str	r3, [r0, #24]
 8002430:	4619      	mov	r1, r3
 8002432:	2208      	movs	r2, #8
 8002434:	305c      	adds	r0, #92	; 0x5c
 8002436:	f7ff ffcf 	bl	80023d8 <memset>
 800243a:	4b05      	ldr	r3, [pc, #20]	; (8002450 <std+0x38>)
 800243c:	6224      	str	r4, [r4, #32]
 800243e:	6263      	str	r3, [r4, #36]	; 0x24
 8002440:	4b04      	ldr	r3, [pc, #16]	; (8002454 <std+0x3c>)
 8002442:	62a3      	str	r3, [r4, #40]	; 0x28
 8002444:	4b04      	ldr	r3, [pc, #16]	; (8002458 <std+0x40>)
 8002446:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002448:	4b04      	ldr	r3, [pc, #16]	; (800245c <std+0x44>)
 800244a:	6323      	str	r3, [r4, #48]	; 0x30
 800244c:	bd10      	pop	{r4, pc}
 800244e:	bf00      	nop
 8002450:	08002cb9 	.word	0x08002cb9
 8002454:	08002cdb 	.word	0x08002cdb
 8002458:	08002d13 	.word	0x08002d13
 800245c:	08002d37 	.word	0x08002d37

08002460 <_cleanup_r>:
 8002460:	4901      	ldr	r1, [pc, #4]	; (8002468 <_cleanup_r+0x8>)
 8002462:	f000 b8af 	b.w	80025c4 <_fwalk_reent>
 8002466:	bf00      	nop
 8002468:	08003011 	.word	0x08003011

0800246c <__sfmoreglue>:
 800246c:	b570      	push	{r4, r5, r6, lr}
 800246e:	2568      	movs	r5, #104	; 0x68
 8002470:	1e4a      	subs	r2, r1, #1
 8002472:	4355      	muls	r5, r2
 8002474:	460e      	mov	r6, r1
 8002476:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800247a:	f000 f8c5 	bl	8002608 <_malloc_r>
 800247e:	4604      	mov	r4, r0
 8002480:	b140      	cbz	r0, 8002494 <__sfmoreglue+0x28>
 8002482:	2100      	movs	r1, #0
 8002484:	e9c0 1600 	strd	r1, r6, [r0]
 8002488:	300c      	adds	r0, #12
 800248a:	60a0      	str	r0, [r4, #8]
 800248c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002490:	f7ff ffa2 	bl	80023d8 <memset>
 8002494:	4620      	mov	r0, r4
 8002496:	bd70      	pop	{r4, r5, r6, pc}

08002498 <__sfp_lock_acquire>:
 8002498:	4801      	ldr	r0, [pc, #4]	; (80024a0 <__sfp_lock_acquire+0x8>)
 800249a:	f000 b8b3 	b.w	8002604 <__retarget_lock_acquire_recursive>
 800249e:	bf00      	nop
 80024a0:	20000198 	.word	0x20000198

080024a4 <__sfp_lock_release>:
 80024a4:	4801      	ldr	r0, [pc, #4]	; (80024ac <__sfp_lock_release+0x8>)
 80024a6:	f000 b8ae 	b.w	8002606 <__retarget_lock_release_recursive>
 80024aa:	bf00      	nop
 80024ac:	20000198 	.word	0x20000198

080024b0 <__sinit_lock_acquire>:
 80024b0:	4801      	ldr	r0, [pc, #4]	; (80024b8 <__sinit_lock_acquire+0x8>)
 80024b2:	f000 b8a7 	b.w	8002604 <__retarget_lock_acquire_recursive>
 80024b6:	bf00      	nop
 80024b8:	20000193 	.word	0x20000193

080024bc <__sinit_lock_release>:
 80024bc:	4801      	ldr	r0, [pc, #4]	; (80024c4 <__sinit_lock_release+0x8>)
 80024be:	f000 b8a2 	b.w	8002606 <__retarget_lock_release_recursive>
 80024c2:	bf00      	nop
 80024c4:	20000193 	.word	0x20000193

080024c8 <__sinit>:
 80024c8:	b510      	push	{r4, lr}
 80024ca:	4604      	mov	r4, r0
 80024cc:	f7ff fff0 	bl	80024b0 <__sinit_lock_acquire>
 80024d0:	69a3      	ldr	r3, [r4, #24]
 80024d2:	b11b      	cbz	r3, 80024dc <__sinit+0x14>
 80024d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024d8:	f7ff bff0 	b.w	80024bc <__sinit_lock_release>
 80024dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80024e0:	6523      	str	r3, [r4, #80]	; 0x50
 80024e2:	4b13      	ldr	r3, [pc, #76]	; (8002530 <__sinit+0x68>)
 80024e4:	4a13      	ldr	r2, [pc, #76]	; (8002534 <__sinit+0x6c>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80024ea:	42a3      	cmp	r3, r4
 80024ec:	bf08      	it	eq
 80024ee:	2301      	moveq	r3, #1
 80024f0:	4620      	mov	r0, r4
 80024f2:	bf08      	it	eq
 80024f4:	61a3      	streq	r3, [r4, #24]
 80024f6:	f000 f81f 	bl	8002538 <__sfp>
 80024fa:	6060      	str	r0, [r4, #4]
 80024fc:	4620      	mov	r0, r4
 80024fe:	f000 f81b 	bl	8002538 <__sfp>
 8002502:	60a0      	str	r0, [r4, #8]
 8002504:	4620      	mov	r0, r4
 8002506:	f000 f817 	bl	8002538 <__sfp>
 800250a:	2200      	movs	r2, #0
 800250c:	2104      	movs	r1, #4
 800250e:	60e0      	str	r0, [r4, #12]
 8002510:	6860      	ldr	r0, [r4, #4]
 8002512:	f7ff ff81 	bl	8002418 <std>
 8002516:	2201      	movs	r2, #1
 8002518:	2109      	movs	r1, #9
 800251a:	68a0      	ldr	r0, [r4, #8]
 800251c:	f7ff ff7c 	bl	8002418 <std>
 8002520:	2202      	movs	r2, #2
 8002522:	2112      	movs	r1, #18
 8002524:	68e0      	ldr	r0, [r4, #12]
 8002526:	f7ff ff77 	bl	8002418 <std>
 800252a:	2301      	movs	r3, #1
 800252c:	61a3      	str	r3, [r4, #24]
 800252e:	e7d1      	b.n	80024d4 <__sinit+0xc>
 8002530:	08003300 	.word	0x08003300
 8002534:	08002461 	.word	0x08002461

08002538 <__sfp>:
 8002538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253a:	4607      	mov	r7, r0
 800253c:	f7ff ffac 	bl	8002498 <__sfp_lock_acquire>
 8002540:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <__sfp+0x84>)
 8002542:	681e      	ldr	r6, [r3, #0]
 8002544:	69b3      	ldr	r3, [r6, #24]
 8002546:	b913      	cbnz	r3, 800254e <__sfp+0x16>
 8002548:	4630      	mov	r0, r6
 800254a:	f7ff ffbd 	bl	80024c8 <__sinit>
 800254e:	3648      	adds	r6, #72	; 0x48
 8002550:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002554:	3b01      	subs	r3, #1
 8002556:	d503      	bpl.n	8002560 <__sfp+0x28>
 8002558:	6833      	ldr	r3, [r6, #0]
 800255a:	b30b      	cbz	r3, 80025a0 <__sfp+0x68>
 800255c:	6836      	ldr	r6, [r6, #0]
 800255e:	e7f7      	b.n	8002550 <__sfp+0x18>
 8002560:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002564:	b9d5      	cbnz	r5, 800259c <__sfp+0x64>
 8002566:	4b16      	ldr	r3, [pc, #88]	; (80025c0 <__sfp+0x88>)
 8002568:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800256c:	60e3      	str	r3, [r4, #12]
 800256e:	6665      	str	r5, [r4, #100]	; 0x64
 8002570:	f000 f847 	bl	8002602 <__retarget_lock_init_recursive>
 8002574:	f7ff ff96 	bl	80024a4 <__sfp_lock_release>
 8002578:	2208      	movs	r2, #8
 800257a:	4629      	mov	r1, r5
 800257c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002580:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002584:	6025      	str	r5, [r4, #0]
 8002586:	61a5      	str	r5, [r4, #24]
 8002588:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800258c:	f7ff ff24 	bl	80023d8 <memset>
 8002590:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002594:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002598:	4620      	mov	r0, r4
 800259a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800259c:	3468      	adds	r4, #104	; 0x68
 800259e:	e7d9      	b.n	8002554 <__sfp+0x1c>
 80025a0:	2104      	movs	r1, #4
 80025a2:	4638      	mov	r0, r7
 80025a4:	f7ff ff62 	bl	800246c <__sfmoreglue>
 80025a8:	4604      	mov	r4, r0
 80025aa:	6030      	str	r0, [r6, #0]
 80025ac:	2800      	cmp	r0, #0
 80025ae:	d1d5      	bne.n	800255c <__sfp+0x24>
 80025b0:	f7ff ff78 	bl	80024a4 <__sfp_lock_release>
 80025b4:	230c      	movs	r3, #12
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	e7ee      	b.n	8002598 <__sfp+0x60>
 80025ba:	bf00      	nop
 80025bc:	08003300 	.word	0x08003300
 80025c0:	ffff0001 	.word	0xffff0001

080025c4 <_fwalk_reent>:
 80025c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025c8:	4606      	mov	r6, r0
 80025ca:	4688      	mov	r8, r1
 80025cc:	2700      	movs	r7, #0
 80025ce:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80025d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80025d6:	f1b9 0901 	subs.w	r9, r9, #1
 80025da:	d505      	bpl.n	80025e8 <_fwalk_reent+0x24>
 80025dc:	6824      	ldr	r4, [r4, #0]
 80025de:	2c00      	cmp	r4, #0
 80025e0:	d1f7      	bne.n	80025d2 <_fwalk_reent+0xe>
 80025e2:	4638      	mov	r0, r7
 80025e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025e8:	89ab      	ldrh	r3, [r5, #12]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d907      	bls.n	80025fe <_fwalk_reent+0x3a>
 80025ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80025f2:	3301      	adds	r3, #1
 80025f4:	d003      	beq.n	80025fe <_fwalk_reent+0x3a>
 80025f6:	4629      	mov	r1, r5
 80025f8:	4630      	mov	r0, r6
 80025fa:	47c0      	blx	r8
 80025fc:	4307      	orrs	r7, r0
 80025fe:	3568      	adds	r5, #104	; 0x68
 8002600:	e7e9      	b.n	80025d6 <_fwalk_reent+0x12>

08002602 <__retarget_lock_init_recursive>:
 8002602:	4770      	bx	lr

08002604 <__retarget_lock_acquire_recursive>:
 8002604:	4770      	bx	lr

08002606 <__retarget_lock_release_recursive>:
 8002606:	4770      	bx	lr

08002608 <_malloc_r>:
 8002608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800260a:	1ccd      	adds	r5, r1, #3
 800260c:	f025 0503 	bic.w	r5, r5, #3
 8002610:	3508      	adds	r5, #8
 8002612:	2d0c      	cmp	r5, #12
 8002614:	bf38      	it	cc
 8002616:	250c      	movcc	r5, #12
 8002618:	2d00      	cmp	r5, #0
 800261a:	4606      	mov	r6, r0
 800261c:	db01      	blt.n	8002622 <_malloc_r+0x1a>
 800261e:	42a9      	cmp	r1, r5
 8002620:	d903      	bls.n	800262a <_malloc_r+0x22>
 8002622:	230c      	movs	r3, #12
 8002624:	6033      	str	r3, [r6, #0]
 8002626:	2000      	movs	r0, #0
 8002628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800262a:	f000 fdb1 	bl	8003190 <__malloc_lock>
 800262e:	4921      	ldr	r1, [pc, #132]	; (80026b4 <_malloc_r+0xac>)
 8002630:	680a      	ldr	r2, [r1, #0]
 8002632:	4614      	mov	r4, r2
 8002634:	b99c      	cbnz	r4, 800265e <_malloc_r+0x56>
 8002636:	4f20      	ldr	r7, [pc, #128]	; (80026b8 <_malloc_r+0xb0>)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	b923      	cbnz	r3, 8002646 <_malloc_r+0x3e>
 800263c:	4621      	mov	r1, r4
 800263e:	4630      	mov	r0, r6
 8002640:	f000 fb2a 	bl	8002c98 <_sbrk_r>
 8002644:	6038      	str	r0, [r7, #0]
 8002646:	4629      	mov	r1, r5
 8002648:	4630      	mov	r0, r6
 800264a:	f000 fb25 	bl	8002c98 <_sbrk_r>
 800264e:	1c43      	adds	r3, r0, #1
 8002650:	d123      	bne.n	800269a <_malloc_r+0x92>
 8002652:	230c      	movs	r3, #12
 8002654:	4630      	mov	r0, r6
 8002656:	6033      	str	r3, [r6, #0]
 8002658:	f000 fda0 	bl	800319c <__malloc_unlock>
 800265c:	e7e3      	b.n	8002626 <_malloc_r+0x1e>
 800265e:	6823      	ldr	r3, [r4, #0]
 8002660:	1b5b      	subs	r3, r3, r5
 8002662:	d417      	bmi.n	8002694 <_malloc_r+0x8c>
 8002664:	2b0b      	cmp	r3, #11
 8002666:	d903      	bls.n	8002670 <_malloc_r+0x68>
 8002668:	6023      	str	r3, [r4, #0]
 800266a:	441c      	add	r4, r3
 800266c:	6025      	str	r5, [r4, #0]
 800266e:	e004      	b.n	800267a <_malloc_r+0x72>
 8002670:	6863      	ldr	r3, [r4, #4]
 8002672:	42a2      	cmp	r2, r4
 8002674:	bf0c      	ite	eq
 8002676:	600b      	streq	r3, [r1, #0]
 8002678:	6053      	strne	r3, [r2, #4]
 800267a:	4630      	mov	r0, r6
 800267c:	f000 fd8e 	bl	800319c <__malloc_unlock>
 8002680:	f104 000b 	add.w	r0, r4, #11
 8002684:	1d23      	adds	r3, r4, #4
 8002686:	f020 0007 	bic.w	r0, r0, #7
 800268a:	1ac2      	subs	r2, r0, r3
 800268c:	d0cc      	beq.n	8002628 <_malloc_r+0x20>
 800268e:	1a1b      	subs	r3, r3, r0
 8002690:	50a3      	str	r3, [r4, r2]
 8002692:	e7c9      	b.n	8002628 <_malloc_r+0x20>
 8002694:	4622      	mov	r2, r4
 8002696:	6864      	ldr	r4, [r4, #4]
 8002698:	e7cc      	b.n	8002634 <_malloc_r+0x2c>
 800269a:	1cc4      	adds	r4, r0, #3
 800269c:	f024 0403 	bic.w	r4, r4, #3
 80026a0:	42a0      	cmp	r0, r4
 80026a2:	d0e3      	beq.n	800266c <_malloc_r+0x64>
 80026a4:	1a21      	subs	r1, r4, r0
 80026a6:	4630      	mov	r0, r6
 80026a8:	f000 faf6 	bl	8002c98 <_sbrk_r>
 80026ac:	3001      	adds	r0, #1
 80026ae:	d1dd      	bne.n	800266c <_malloc_r+0x64>
 80026b0:	e7cf      	b.n	8002652 <_malloc_r+0x4a>
 80026b2:	bf00      	nop
 80026b4:	200000f8 	.word	0x200000f8
 80026b8:	200000fc 	.word	0x200000fc

080026bc <__sfputc_r>:
 80026bc:	6893      	ldr	r3, [r2, #8]
 80026be:	b410      	push	{r4}
 80026c0:	3b01      	subs	r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	6093      	str	r3, [r2, #8]
 80026c6:	da07      	bge.n	80026d8 <__sfputc_r+0x1c>
 80026c8:	6994      	ldr	r4, [r2, #24]
 80026ca:	42a3      	cmp	r3, r4
 80026cc:	db01      	blt.n	80026d2 <__sfputc_r+0x16>
 80026ce:	290a      	cmp	r1, #10
 80026d0:	d102      	bne.n	80026d8 <__sfputc_r+0x1c>
 80026d2:	bc10      	pop	{r4}
 80026d4:	f000 bb34 	b.w	8002d40 <__swbuf_r>
 80026d8:	6813      	ldr	r3, [r2, #0]
 80026da:	1c58      	adds	r0, r3, #1
 80026dc:	6010      	str	r0, [r2, #0]
 80026de:	7019      	strb	r1, [r3, #0]
 80026e0:	4608      	mov	r0, r1
 80026e2:	bc10      	pop	{r4}
 80026e4:	4770      	bx	lr

080026e6 <__sfputs_r>:
 80026e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e8:	4606      	mov	r6, r0
 80026ea:	460f      	mov	r7, r1
 80026ec:	4614      	mov	r4, r2
 80026ee:	18d5      	adds	r5, r2, r3
 80026f0:	42ac      	cmp	r4, r5
 80026f2:	d101      	bne.n	80026f8 <__sfputs_r+0x12>
 80026f4:	2000      	movs	r0, #0
 80026f6:	e007      	b.n	8002708 <__sfputs_r+0x22>
 80026f8:	463a      	mov	r2, r7
 80026fa:	4630      	mov	r0, r6
 80026fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002700:	f7ff ffdc 	bl	80026bc <__sfputc_r>
 8002704:	1c43      	adds	r3, r0, #1
 8002706:	d1f3      	bne.n	80026f0 <__sfputs_r+0xa>
 8002708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800270c <_vfiprintf_r>:
 800270c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002710:	460d      	mov	r5, r1
 8002712:	4614      	mov	r4, r2
 8002714:	4698      	mov	r8, r3
 8002716:	4606      	mov	r6, r0
 8002718:	b09d      	sub	sp, #116	; 0x74
 800271a:	b118      	cbz	r0, 8002724 <_vfiprintf_r+0x18>
 800271c:	6983      	ldr	r3, [r0, #24]
 800271e:	b90b      	cbnz	r3, 8002724 <_vfiprintf_r+0x18>
 8002720:	f7ff fed2 	bl	80024c8 <__sinit>
 8002724:	4b89      	ldr	r3, [pc, #548]	; (800294c <_vfiprintf_r+0x240>)
 8002726:	429d      	cmp	r5, r3
 8002728:	d11b      	bne.n	8002762 <_vfiprintf_r+0x56>
 800272a:	6875      	ldr	r5, [r6, #4]
 800272c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800272e:	07d9      	lsls	r1, r3, #31
 8002730:	d405      	bmi.n	800273e <_vfiprintf_r+0x32>
 8002732:	89ab      	ldrh	r3, [r5, #12]
 8002734:	059a      	lsls	r2, r3, #22
 8002736:	d402      	bmi.n	800273e <_vfiprintf_r+0x32>
 8002738:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800273a:	f7ff ff63 	bl	8002604 <__retarget_lock_acquire_recursive>
 800273e:	89ab      	ldrh	r3, [r5, #12]
 8002740:	071b      	lsls	r3, r3, #28
 8002742:	d501      	bpl.n	8002748 <_vfiprintf_r+0x3c>
 8002744:	692b      	ldr	r3, [r5, #16]
 8002746:	b9eb      	cbnz	r3, 8002784 <_vfiprintf_r+0x78>
 8002748:	4629      	mov	r1, r5
 800274a:	4630      	mov	r0, r6
 800274c:	f000 fb5c 	bl	8002e08 <__swsetup_r>
 8002750:	b1c0      	cbz	r0, 8002784 <_vfiprintf_r+0x78>
 8002752:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002754:	07dc      	lsls	r4, r3, #31
 8002756:	d50e      	bpl.n	8002776 <_vfiprintf_r+0x6a>
 8002758:	f04f 30ff 	mov.w	r0, #4294967295
 800275c:	b01d      	add	sp, #116	; 0x74
 800275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002762:	4b7b      	ldr	r3, [pc, #492]	; (8002950 <_vfiprintf_r+0x244>)
 8002764:	429d      	cmp	r5, r3
 8002766:	d101      	bne.n	800276c <_vfiprintf_r+0x60>
 8002768:	68b5      	ldr	r5, [r6, #8]
 800276a:	e7df      	b.n	800272c <_vfiprintf_r+0x20>
 800276c:	4b79      	ldr	r3, [pc, #484]	; (8002954 <_vfiprintf_r+0x248>)
 800276e:	429d      	cmp	r5, r3
 8002770:	bf08      	it	eq
 8002772:	68f5      	ldreq	r5, [r6, #12]
 8002774:	e7da      	b.n	800272c <_vfiprintf_r+0x20>
 8002776:	89ab      	ldrh	r3, [r5, #12]
 8002778:	0598      	lsls	r0, r3, #22
 800277a:	d4ed      	bmi.n	8002758 <_vfiprintf_r+0x4c>
 800277c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800277e:	f7ff ff42 	bl	8002606 <__retarget_lock_release_recursive>
 8002782:	e7e9      	b.n	8002758 <_vfiprintf_r+0x4c>
 8002784:	2300      	movs	r3, #0
 8002786:	9309      	str	r3, [sp, #36]	; 0x24
 8002788:	2320      	movs	r3, #32
 800278a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800278e:	2330      	movs	r3, #48	; 0x30
 8002790:	f04f 0901 	mov.w	r9, #1
 8002794:	f8cd 800c 	str.w	r8, [sp, #12]
 8002798:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002958 <_vfiprintf_r+0x24c>
 800279c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027a0:	4623      	mov	r3, r4
 80027a2:	469a      	mov	sl, r3
 80027a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027a8:	b10a      	cbz	r2, 80027ae <_vfiprintf_r+0xa2>
 80027aa:	2a25      	cmp	r2, #37	; 0x25
 80027ac:	d1f9      	bne.n	80027a2 <_vfiprintf_r+0x96>
 80027ae:	ebba 0b04 	subs.w	fp, sl, r4
 80027b2:	d00b      	beq.n	80027cc <_vfiprintf_r+0xc0>
 80027b4:	465b      	mov	r3, fp
 80027b6:	4622      	mov	r2, r4
 80027b8:	4629      	mov	r1, r5
 80027ba:	4630      	mov	r0, r6
 80027bc:	f7ff ff93 	bl	80026e6 <__sfputs_r>
 80027c0:	3001      	adds	r0, #1
 80027c2:	f000 80aa 	beq.w	800291a <_vfiprintf_r+0x20e>
 80027c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027c8:	445a      	add	r2, fp
 80027ca:	9209      	str	r2, [sp, #36]	; 0x24
 80027cc:	f89a 3000 	ldrb.w	r3, [sl]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 80a2 	beq.w	800291a <_vfiprintf_r+0x20e>
 80027d6:	2300      	movs	r3, #0
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80027e0:	f10a 0a01 	add.w	sl, sl, #1
 80027e4:	9304      	str	r3, [sp, #16]
 80027e6:	9307      	str	r3, [sp, #28]
 80027e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80027ec:	931a      	str	r3, [sp, #104]	; 0x68
 80027ee:	4654      	mov	r4, sl
 80027f0:	2205      	movs	r2, #5
 80027f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027f6:	4858      	ldr	r0, [pc, #352]	; (8002958 <_vfiprintf_r+0x24c>)
 80027f8:	f000 fcbc 	bl	8003174 <memchr>
 80027fc:	9a04      	ldr	r2, [sp, #16]
 80027fe:	b9d8      	cbnz	r0, 8002838 <_vfiprintf_r+0x12c>
 8002800:	06d1      	lsls	r1, r2, #27
 8002802:	bf44      	itt	mi
 8002804:	2320      	movmi	r3, #32
 8002806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800280a:	0713      	lsls	r3, r2, #28
 800280c:	bf44      	itt	mi
 800280e:	232b      	movmi	r3, #43	; 0x2b
 8002810:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002814:	f89a 3000 	ldrb.w	r3, [sl]
 8002818:	2b2a      	cmp	r3, #42	; 0x2a
 800281a:	d015      	beq.n	8002848 <_vfiprintf_r+0x13c>
 800281c:	4654      	mov	r4, sl
 800281e:	2000      	movs	r0, #0
 8002820:	f04f 0c0a 	mov.w	ip, #10
 8002824:	9a07      	ldr	r2, [sp, #28]
 8002826:	4621      	mov	r1, r4
 8002828:	f811 3b01 	ldrb.w	r3, [r1], #1
 800282c:	3b30      	subs	r3, #48	; 0x30
 800282e:	2b09      	cmp	r3, #9
 8002830:	d94e      	bls.n	80028d0 <_vfiprintf_r+0x1c4>
 8002832:	b1b0      	cbz	r0, 8002862 <_vfiprintf_r+0x156>
 8002834:	9207      	str	r2, [sp, #28]
 8002836:	e014      	b.n	8002862 <_vfiprintf_r+0x156>
 8002838:	eba0 0308 	sub.w	r3, r0, r8
 800283c:	fa09 f303 	lsl.w	r3, r9, r3
 8002840:	4313      	orrs	r3, r2
 8002842:	46a2      	mov	sl, r4
 8002844:	9304      	str	r3, [sp, #16]
 8002846:	e7d2      	b.n	80027ee <_vfiprintf_r+0xe2>
 8002848:	9b03      	ldr	r3, [sp, #12]
 800284a:	1d19      	adds	r1, r3, #4
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	9103      	str	r1, [sp, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	bfbb      	ittet	lt
 8002854:	425b      	neglt	r3, r3
 8002856:	f042 0202 	orrlt.w	r2, r2, #2
 800285a:	9307      	strge	r3, [sp, #28]
 800285c:	9307      	strlt	r3, [sp, #28]
 800285e:	bfb8      	it	lt
 8002860:	9204      	strlt	r2, [sp, #16]
 8002862:	7823      	ldrb	r3, [r4, #0]
 8002864:	2b2e      	cmp	r3, #46	; 0x2e
 8002866:	d10c      	bne.n	8002882 <_vfiprintf_r+0x176>
 8002868:	7863      	ldrb	r3, [r4, #1]
 800286a:	2b2a      	cmp	r3, #42	; 0x2a
 800286c:	d135      	bne.n	80028da <_vfiprintf_r+0x1ce>
 800286e:	9b03      	ldr	r3, [sp, #12]
 8002870:	3402      	adds	r4, #2
 8002872:	1d1a      	adds	r2, r3, #4
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	9203      	str	r2, [sp, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	bfb8      	it	lt
 800287c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002880:	9305      	str	r3, [sp, #20]
 8002882:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002968 <_vfiprintf_r+0x25c>
 8002886:	2203      	movs	r2, #3
 8002888:	4650      	mov	r0, sl
 800288a:	7821      	ldrb	r1, [r4, #0]
 800288c:	f000 fc72 	bl	8003174 <memchr>
 8002890:	b140      	cbz	r0, 80028a4 <_vfiprintf_r+0x198>
 8002892:	2340      	movs	r3, #64	; 0x40
 8002894:	eba0 000a 	sub.w	r0, r0, sl
 8002898:	fa03 f000 	lsl.w	r0, r3, r0
 800289c:	9b04      	ldr	r3, [sp, #16]
 800289e:	3401      	adds	r4, #1
 80028a0:	4303      	orrs	r3, r0
 80028a2:	9304      	str	r3, [sp, #16]
 80028a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028a8:	2206      	movs	r2, #6
 80028aa:	482c      	ldr	r0, [pc, #176]	; (800295c <_vfiprintf_r+0x250>)
 80028ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028b0:	f000 fc60 	bl	8003174 <memchr>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d03f      	beq.n	8002938 <_vfiprintf_r+0x22c>
 80028b8:	4b29      	ldr	r3, [pc, #164]	; (8002960 <_vfiprintf_r+0x254>)
 80028ba:	bb1b      	cbnz	r3, 8002904 <_vfiprintf_r+0x1f8>
 80028bc:	9b03      	ldr	r3, [sp, #12]
 80028be:	3307      	adds	r3, #7
 80028c0:	f023 0307 	bic.w	r3, r3, #7
 80028c4:	3308      	adds	r3, #8
 80028c6:	9303      	str	r3, [sp, #12]
 80028c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028ca:	443b      	add	r3, r7
 80028cc:	9309      	str	r3, [sp, #36]	; 0x24
 80028ce:	e767      	b.n	80027a0 <_vfiprintf_r+0x94>
 80028d0:	460c      	mov	r4, r1
 80028d2:	2001      	movs	r0, #1
 80028d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80028d8:	e7a5      	b.n	8002826 <_vfiprintf_r+0x11a>
 80028da:	2300      	movs	r3, #0
 80028dc:	f04f 0c0a 	mov.w	ip, #10
 80028e0:	4619      	mov	r1, r3
 80028e2:	3401      	adds	r4, #1
 80028e4:	9305      	str	r3, [sp, #20]
 80028e6:	4620      	mov	r0, r4
 80028e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028ec:	3a30      	subs	r2, #48	; 0x30
 80028ee:	2a09      	cmp	r2, #9
 80028f0:	d903      	bls.n	80028fa <_vfiprintf_r+0x1ee>
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0c5      	beq.n	8002882 <_vfiprintf_r+0x176>
 80028f6:	9105      	str	r1, [sp, #20]
 80028f8:	e7c3      	b.n	8002882 <_vfiprintf_r+0x176>
 80028fa:	4604      	mov	r4, r0
 80028fc:	2301      	movs	r3, #1
 80028fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8002902:	e7f0      	b.n	80028e6 <_vfiprintf_r+0x1da>
 8002904:	ab03      	add	r3, sp, #12
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	462a      	mov	r2, r5
 800290a:	4630      	mov	r0, r6
 800290c:	4b15      	ldr	r3, [pc, #84]	; (8002964 <_vfiprintf_r+0x258>)
 800290e:	a904      	add	r1, sp, #16
 8002910:	f3af 8000 	nop.w
 8002914:	4607      	mov	r7, r0
 8002916:	1c78      	adds	r0, r7, #1
 8002918:	d1d6      	bne.n	80028c8 <_vfiprintf_r+0x1bc>
 800291a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800291c:	07d9      	lsls	r1, r3, #31
 800291e:	d405      	bmi.n	800292c <_vfiprintf_r+0x220>
 8002920:	89ab      	ldrh	r3, [r5, #12]
 8002922:	059a      	lsls	r2, r3, #22
 8002924:	d402      	bmi.n	800292c <_vfiprintf_r+0x220>
 8002926:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002928:	f7ff fe6d 	bl	8002606 <__retarget_lock_release_recursive>
 800292c:	89ab      	ldrh	r3, [r5, #12]
 800292e:	065b      	lsls	r3, r3, #25
 8002930:	f53f af12 	bmi.w	8002758 <_vfiprintf_r+0x4c>
 8002934:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002936:	e711      	b.n	800275c <_vfiprintf_r+0x50>
 8002938:	ab03      	add	r3, sp, #12
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	462a      	mov	r2, r5
 800293e:	4630      	mov	r0, r6
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <_vfiprintf_r+0x258>)
 8002942:	a904      	add	r1, sp, #16
 8002944:	f000 f882 	bl	8002a4c <_printf_i>
 8002948:	e7e4      	b.n	8002914 <_vfiprintf_r+0x208>
 800294a:	bf00      	nop
 800294c:	08003324 	.word	0x08003324
 8002950:	08003344 	.word	0x08003344
 8002954:	08003304 	.word	0x08003304
 8002958:	08003364 	.word	0x08003364
 800295c:	0800336e 	.word	0x0800336e
 8002960:	00000000 	.word	0x00000000
 8002964:	080026e7 	.word	0x080026e7
 8002968:	0800336a 	.word	0x0800336a

0800296c <_printf_common>:
 800296c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002970:	4616      	mov	r6, r2
 8002972:	4699      	mov	r9, r3
 8002974:	688a      	ldr	r2, [r1, #8]
 8002976:	690b      	ldr	r3, [r1, #16]
 8002978:	4607      	mov	r7, r0
 800297a:	4293      	cmp	r3, r2
 800297c:	bfb8      	it	lt
 800297e:	4613      	movlt	r3, r2
 8002980:	6033      	str	r3, [r6, #0]
 8002982:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002986:	460c      	mov	r4, r1
 8002988:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800298c:	b10a      	cbz	r2, 8002992 <_printf_common+0x26>
 800298e:	3301      	adds	r3, #1
 8002990:	6033      	str	r3, [r6, #0]
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	0699      	lsls	r1, r3, #26
 8002996:	bf42      	ittt	mi
 8002998:	6833      	ldrmi	r3, [r6, #0]
 800299a:	3302      	addmi	r3, #2
 800299c:	6033      	strmi	r3, [r6, #0]
 800299e:	6825      	ldr	r5, [r4, #0]
 80029a0:	f015 0506 	ands.w	r5, r5, #6
 80029a4:	d106      	bne.n	80029b4 <_printf_common+0x48>
 80029a6:	f104 0a19 	add.w	sl, r4, #25
 80029aa:	68e3      	ldr	r3, [r4, #12]
 80029ac:	6832      	ldr	r2, [r6, #0]
 80029ae:	1a9b      	subs	r3, r3, r2
 80029b0:	42ab      	cmp	r3, r5
 80029b2:	dc28      	bgt.n	8002a06 <_printf_common+0x9a>
 80029b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029b8:	1e13      	subs	r3, r2, #0
 80029ba:	6822      	ldr	r2, [r4, #0]
 80029bc:	bf18      	it	ne
 80029be:	2301      	movne	r3, #1
 80029c0:	0692      	lsls	r2, r2, #26
 80029c2:	d42d      	bmi.n	8002a20 <_printf_common+0xb4>
 80029c4:	4649      	mov	r1, r9
 80029c6:	4638      	mov	r0, r7
 80029c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029cc:	47c0      	blx	r8
 80029ce:	3001      	adds	r0, #1
 80029d0:	d020      	beq.n	8002a14 <_printf_common+0xa8>
 80029d2:	6823      	ldr	r3, [r4, #0]
 80029d4:	68e5      	ldr	r5, [r4, #12]
 80029d6:	f003 0306 	and.w	r3, r3, #6
 80029da:	2b04      	cmp	r3, #4
 80029dc:	bf18      	it	ne
 80029de:	2500      	movne	r5, #0
 80029e0:	6832      	ldr	r2, [r6, #0]
 80029e2:	f04f 0600 	mov.w	r6, #0
 80029e6:	68a3      	ldr	r3, [r4, #8]
 80029e8:	bf08      	it	eq
 80029ea:	1aad      	subeq	r5, r5, r2
 80029ec:	6922      	ldr	r2, [r4, #16]
 80029ee:	bf08      	it	eq
 80029f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029f4:	4293      	cmp	r3, r2
 80029f6:	bfc4      	itt	gt
 80029f8:	1a9b      	subgt	r3, r3, r2
 80029fa:	18ed      	addgt	r5, r5, r3
 80029fc:	341a      	adds	r4, #26
 80029fe:	42b5      	cmp	r5, r6
 8002a00:	d11a      	bne.n	8002a38 <_printf_common+0xcc>
 8002a02:	2000      	movs	r0, #0
 8002a04:	e008      	b.n	8002a18 <_printf_common+0xac>
 8002a06:	2301      	movs	r3, #1
 8002a08:	4652      	mov	r2, sl
 8002a0a:	4649      	mov	r1, r9
 8002a0c:	4638      	mov	r0, r7
 8002a0e:	47c0      	blx	r8
 8002a10:	3001      	adds	r0, #1
 8002a12:	d103      	bne.n	8002a1c <_printf_common+0xb0>
 8002a14:	f04f 30ff 	mov.w	r0, #4294967295
 8002a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a1c:	3501      	adds	r5, #1
 8002a1e:	e7c4      	b.n	80029aa <_printf_common+0x3e>
 8002a20:	2030      	movs	r0, #48	; 0x30
 8002a22:	18e1      	adds	r1, r4, r3
 8002a24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a2e:	4422      	add	r2, r4
 8002a30:	3302      	adds	r3, #2
 8002a32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a36:	e7c5      	b.n	80029c4 <_printf_common+0x58>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	4622      	mov	r2, r4
 8002a3c:	4649      	mov	r1, r9
 8002a3e:	4638      	mov	r0, r7
 8002a40:	47c0      	blx	r8
 8002a42:	3001      	adds	r0, #1
 8002a44:	d0e6      	beq.n	8002a14 <_printf_common+0xa8>
 8002a46:	3601      	adds	r6, #1
 8002a48:	e7d9      	b.n	80029fe <_printf_common+0x92>
	...

08002a4c <_printf_i>:
 8002a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a50:	460c      	mov	r4, r1
 8002a52:	7e27      	ldrb	r7, [r4, #24]
 8002a54:	4691      	mov	r9, r2
 8002a56:	2f78      	cmp	r7, #120	; 0x78
 8002a58:	4680      	mov	r8, r0
 8002a5a:	469a      	mov	sl, r3
 8002a5c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002a5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a62:	d807      	bhi.n	8002a74 <_printf_i+0x28>
 8002a64:	2f62      	cmp	r7, #98	; 0x62
 8002a66:	d80a      	bhi.n	8002a7e <_printf_i+0x32>
 8002a68:	2f00      	cmp	r7, #0
 8002a6a:	f000 80d9 	beq.w	8002c20 <_printf_i+0x1d4>
 8002a6e:	2f58      	cmp	r7, #88	; 0x58
 8002a70:	f000 80a4 	beq.w	8002bbc <_printf_i+0x170>
 8002a74:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002a78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a7c:	e03a      	b.n	8002af4 <_printf_i+0xa8>
 8002a7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a82:	2b15      	cmp	r3, #21
 8002a84:	d8f6      	bhi.n	8002a74 <_printf_i+0x28>
 8002a86:	a001      	add	r0, pc, #4	; (adr r0, 8002a8c <_printf_i+0x40>)
 8002a88:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002a8c:	08002ae5 	.word	0x08002ae5
 8002a90:	08002af9 	.word	0x08002af9
 8002a94:	08002a75 	.word	0x08002a75
 8002a98:	08002a75 	.word	0x08002a75
 8002a9c:	08002a75 	.word	0x08002a75
 8002aa0:	08002a75 	.word	0x08002a75
 8002aa4:	08002af9 	.word	0x08002af9
 8002aa8:	08002a75 	.word	0x08002a75
 8002aac:	08002a75 	.word	0x08002a75
 8002ab0:	08002a75 	.word	0x08002a75
 8002ab4:	08002a75 	.word	0x08002a75
 8002ab8:	08002c07 	.word	0x08002c07
 8002abc:	08002b29 	.word	0x08002b29
 8002ac0:	08002be9 	.word	0x08002be9
 8002ac4:	08002a75 	.word	0x08002a75
 8002ac8:	08002a75 	.word	0x08002a75
 8002acc:	08002c29 	.word	0x08002c29
 8002ad0:	08002a75 	.word	0x08002a75
 8002ad4:	08002b29 	.word	0x08002b29
 8002ad8:	08002a75 	.word	0x08002a75
 8002adc:	08002a75 	.word	0x08002a75
 8002ae0:	08002bf1 	.word	0x08002bf1
 8002ae4:	680b      	ldr	r3, [r1, #0]
 8002ae6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002aea:	1d1a      	adds	r2, r3, #4
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	600a      	str	r2, [r1, #0]
 8002af0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0a4      	b.n	8002c42 <_printf_i+0x1f6>
 8002af8:	6825      	ldr	r5, [r4, #0]
 8002afa:	6808      	ldr	r0, [r1, #0]
 8002afc:	062e      	lsls	r6, r5, #24
 8002afe:	f100 0304 	add.w	r3, r0, #4
 8002b02:	d50a      	bpl.n	8002b1a <_printf_i+0xce>
 8002b04:	6805      	ldr	r5, [r0, #0]
 8002b06:	600b      	str	r3, [r1, #0]
 8002b08:	2d00      	cmp	r5, #0
 8002b0a:	da03      	bge.n	8002b14 <_printf_i+0xc8>
 8002b0c:	232d      	movs	r3, #45	; 0x2d
 8002b0e:	426d      	negs	r5, r5
 8002b10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b14:	230a      	movs	r3, #10
 8002b16:	485e      	ldr	r0, [pc, #376]	; (8002c90 <_printf_i+0x244>)
 8002b18:	e019      	b.n	8002b4e <_printf_i+0x102>
 8002b1a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002b1e:	6805      	ldr	r5, [r0, #0]
 8002b20:	600b      	str	r3, [r1, #0]
 8002b22:	bf18      	it	ne
 8002b24:	b22d      	sxthne	r5, r5
 8002b26:	e7ef      	b.n	8002b08 <_printf_i+0xbc>
 8002b28:	680b      	ldr	r3, [r1, #0]
 8002b2a:	6825      	ldr	r5, [r4, #0]
 8002b2c:	1d18      	adds	r0, r3, #4
 8002b2e:	6008      	str	r0, [r1, #0]
 8002b30:	0628      	lsls	r0, r5, #24
 8002b32:	d501      	bpl.n	8002b38 <_printf_i+0xec>
 8002b34:	681d      	ldr	r5, [r3, #0]
 8002b36:	e002      	b.n	8002b3e <_printf_i+0xf2>
 8002b38:	0669      	lsls	r1, r5, #25
 8002b3a:	d5fb      	bpl.n	8002b34 <_printf_i+0xe8>
 8002b3c:	881d      	ldrh	r5, [r3, #0]
 8002b3e:	2f6f      	cmp	r7, #111	; 0x6f
 8002b40:	bf0c      	ite	eq
 8002b42:	2308      	moveq	r3, #8
 8002b44:	230a      	movne	r3, #10
 8002b46:	4852      	ldr	r0, [pc, #328]	; (8002c90 <_printf_i+0x244>)
 8002b48:	2100      	movs	r1, #0
 8002b4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b4e:	6866      	ldr	r6, [r4, #4]
 8002b50:	2e00      	cmp	r6, #0
 8002b52:	bfa8      	it	ge
 8002b54:	6821      	ldrge	r1, [r4, #0]
 8002b56:	60a6      	str	r6, [r4, #8]
 8002b58:	bfa4      	itt	ge
 8002b5a:	f021 0104 	bicge.w	r1, r1, #4
 8002b5e:	6021      	strge	r1, [r4, #0]
 8002b60:	b90d      	cbnz	r5, 8002b66 <_printf_i+0x11a>
 8002b62:	2e00      	cmp	r6, #0
 8002b64:	d04d      	beq.n	8002c02 <_printf_i+0x1b6>
 8002b66:	4616      	mov	r6, r2
 8002b68:	fbb5 f1f3 	udiv	r1, r5, r3
 8002b6c:	fb03 5711 	mls	r7, r3, r1, r5
 8002b70:	5dc7      	ldrb	r7, [r0, r7]
 8002b72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002b76:	462f      	mov	r7, r5
 8002b78:	42bb      	cmp	r3, r7
 8002b7a:	460d      	mov	r5, r1
 8002b7c:	d9f4      	bls.n	8002b68 <_printf_i+0x11c>
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	d10b      	bne.n	8002b9a <_printf_i+0x14e>
 8002b82:	6823      	ldr	r3, [r4, #0]
 8002b84:	07df      	lsls	r7, r3, #31
 8002b86:	d508      	bpl.n	8002b9a <_printf_i+0x14e>
 8002b88:	6923      	ldr	r3, [r4, #16]
 8002b8a:	6861      	ldr	r1, [r4, #4]
 8002b8c:	4299      	cmp	r1, r3
 8002b8e:	bfde      	ittt	le
 8002b90:	2330      	movle	r3, #48	; 0x30
 8002b92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002b96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002b9a:	1b92      	subs	r2, r2, r6
 8002b9c:	6122      	str	r2, [r4, #16]
 8002b9e:	464b      	mov	r3, r9
 8002ba0:	4621      	mov	r1, r4
 8002ba2:	4640      	mov	r0, r8
 8002ba4:	f8cd a000 	str.w	sl, [sp]
 8002ba8:	aa03      	add	r2, sp, #12
 8002baa:	f7ff fedf 	bl	800296c <_printf_common>
 8002bae:	3001      	adds	r0, #1
 8002bb0:	d14c      	bne.n	8002c4c <_printf_i+0x200>
 8002bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb6:	b004      	add	sp, #16
 8002bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bbc:	4834      	ldr	r0, [pc, #208]	; (8002c90 <_printf_i+0x244>)
 8002bbe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002bc2:	680e      	ldr	r6, [r1, #0]
 8002bc4:	6823      	ldr	r3, [r4, #0]
 8002bc6:	f856 5b04 	ldr.w	r5, [r6], #4
 8002bca:	061f      	lsls	r7, r3, #24
 8002bcc:	600e      	str	r6, [r1, #0]
 8002bce:	d514      	bpl.n	8002bfa <_printf_i+0x1ae>
 8002bd0:	07d9      	lsls	r1, r3, #31
 8002bd2:	bf44      	itt	mi
 8002bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8002bd8:	6023      	strmi	r3, [r4, #0]
 8002bda:	b91d      	cbnz	r5, 8002be4 <_printf_i+0x198>
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	f023 0320 	bic.w	r3, r3, #32
 8002be2:	6023      	str	r3, [r4, #0]
 8002be4:	2310      	movs	r3, #16
 8002be6:	e7af      	b.n	8002b48 <_printf_i+0xfc>
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	f043 0320 	orr.w	r3, r3, #32
 8002bee:	6023      	str	r3, [r4, #0]
 8002bf0:	2378      	movs	r3, #120	; 0x78
 8002bf2:	4828      	ldr	r0, [pc, #160]	; (8002c94 <_printf_i+0x248>)
 8002bf4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002bf8:	e7e3      	b.n	8002bc2 <_printf_i+0x176>
 8002bfa:	065e      	lsls	r6, r3, #25
 8002bfc:	bf48      	it	mi
 8002bfe:	b2ad      	uxthmi	r5, r5
 8002c00:	e7e6      	b.n	8002bd0 <_printf_i+0x184>
 8002c02:	4616      	mov	r6, r2
 8002c04:	e7bb      	b.n	8002b7e <_printf_i+0x132>
 8002c06:	680b      	ldr	r3, [r1, #0]
 8002c08:	6826      	ldr	r6, [r4, #0]
 8002c0a:	1d1d      	adds	r5, r3, #4
 8002c0c:	6960      	ldr	r0, [r4, #20]
 8002c0e:	600d      	str	r5, [r1, #0]
 8002c10:	0635      	lsls	r5, r6, #24
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	d501      	bpl.n	8002c1a <_printf_i+0x1ce>
 8002c16:	6018      	str	r0, [r3, #0]
 8002c18:	e002      	b.n	8002c20 <_printf_i+0x1d4>
 8002c1a:	0671      	lsls	r1, r6, #25
 8002c1c:	d5fb      	bpl.n	8002c16 <_printf_i+0x1ca>
 8002c1e:	8018      	strh	r0, [r3, #0]
 8002c20:	2300      	movs	r3, #0
 8002c22:	4616      	mov	r6, r2
 8002c24:	6123      	str	r3, [r4, #16]
 8002c26:	e7ba      	b.n	8002b9e <_printf_i+0x152>
 8002c28:	680b      	ldr	r3, [r1, #0]
 8002c2a:	1d1a      	adds	r2, r3, #4
 8002c2c:	600a      	str	r2, [r1, #0]
 8002c2e:	681e      	ldr	r6, [r3, #0]
 8002c30:	2100      	movs	r1, #0
 8002c32:	4630      	mov	r0, r6
 8002c34:	6862      	ldr	r2, [r4, #4]
 8002c36:	f000 fa9d 	bl	8003174 <memchr>
 8002c3a:	b108      	cbz	r0, 8002c40 <_printf_i+0x1f4>
 8002c3c:	1b80      	subs	r0, r0, r6
 8002c3e:	6060      	str	r0, [r4, #4]
 8002c40:	6863      	ldr	r3, [r4, #4]
 8002c42:	6123      	str	r3, [r4, #16]
 8002c44:	2300      	movs	r3, #0
 8002c46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c4a:	e7a8      	b.n	8002b9e <_printf_i+0x152>
 8002c4c:	4632      	mov	r2, r6
 8002c4e:	4649      	mov	r1, r9
 8002c50:	4640      	mov	r0, r8
 8002c52:	6923      	ldr	r3, [r4, #16]
 8002c54:	47d0      	blx	sl
 8002c56:	3001      	adds	r0, #1
 8002c58:	d0ab      	beq.n	8002bb2 <_printf_i+0x166>
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	079b      	lsls	r3, r3, #30
 8002c5e:	d413      	bmi.n	8002c88 <_printf_i+0x23c>
 8002c60:	68e0      	ldr	r0, [r4, #12]
 8002c62:	9b03      	ldr	r3, [sp, #12]
 8002c64:	4298      	cmp	r0, r3
 8002c66:	bfb8      	it	lt
 8002c68:	4618      	movlt	r0, r3
 8002c6a:	e7a4      	b.n	8002bb6 <_printf_i+0x16a>
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	4632      	mov	r2, r6
 8002c70:	4649      	mov	r1, r9
 8002c72:	4640      	mov	r0, r8
 8002c74:	47d0      	blx	sl
 8002c76:	3001      	adds	r0, #1
 8002c78:	d09b      	beq.n	8002bb2 <_printf_i+0x166>
 8002c7a:	3501      	adds	r5, #1
 8002c7c:	68e3      	ldr	r3, [r4, #12]
 8002c7e:	9903      	ldr	r1, [sp, #12]
 8002c80:	1a5b      	subs	r3, r3, r1
 8002c82:	42ab      	cmp	r3, r5
 8002c84:	dcf2      	bgt.n	8002c6c <_printf_i+0x220>
 8002c86:	e7eb      	b.n	8002c60 <_printf_i+0x214>
 8002c88:	2500      	movs	r5, #0
 8002c8a:	f104 0619 	add.w	r6, r4, #25
 8002c8e:	e7f5      	b.n	8002c7c <_printf_i+0x230>
 8002c90:	08003375 	.word	0x08003375
 8002c94:	08003386 	.word	0x08003386

08002c98 <_sbrk_r>:
 8002c98:	b538      	push	{r3, r4, r5, lr}
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	4d05      	ldr	r5, [pc, #20]	; (8002cb4 <_sbrk_r+0x1c>)
 8002c9e:	4604      	mov	r4, r0
 8002ca0:	4608      	mov	r0, r1
 8002ca2:	602b      	str	r3, [r5, #0]
 8002ca4:	f7fd fe2a 	bl	80008fc <_sbrk>
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	d102      	bne.n	8002cb2 <_sbrk_r+0x1a>
 8002cac:	682b      	ldr	r3, [r5, #0]
 8002cae:	b103      	cbz	r3, 8002cb2 <_sbrk_r+0x1a>
 8002cb0:	6023      	str	r3, [r4, #0]
 8002cb2:	bd38      	pop	{r3, r4, r5, pc}
 8002cb4:	2000019c 	.word	0x2000019c

08002cb8 <__sread>:
 8002cb8:	b510      	push	{r4, lr}
 8002cba:	460c      	mov	r4, r1
 8002cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cc0:	f000 fabe 	bl	8003240 <_read_r>
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	bfab      	itete	ge
 8002cc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002cca:	89a3      	ldrhlt	r3, [r4, #12]
 8002ccc:	181b      	addge	r3, r3, r0
 8002cce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002cd2:	bfac      	ite	ge
 8002cd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002cd6:	81a3      	strhlt	r3, [r4, #12]
 8002cd8:	bd10      	pop	{r4, pc}

08002cda <__swrite>:
 8002cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cde:	461f      	mov	r7, r3
 8002ce0:	898b      	ldrh	r3, [r1, #12]
 8002ce2:	4605      	mov	r5, r0
 8002ce4:	05db      	lsls	r3, r3, #23
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	4616      	mov	r6, r2
 8002cea:	d505      	bpl.n	8002cf8 <__swrite+0x1e>
 8002cec:	2302      	movs	r3, #2
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cf4:	f000 f9c8 	bl	8003088 <_lseek_r>
 8002cf8:	89a3      	ldrh	r3, [r4, #12]
 8002cfa:	4632      	mov	r2, r6
 8002cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d00:	81a3      	strh	r3, [r4, #12]
 8002d02:	4628      	mov	r0, r5
 8002d04:	463b      	mov	r3, r7
 8002d06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d0e:	f000 b869 	b.w	8002de4 <_write_r>

08002d12 <__sseek>:
 8002d12:	b510      	push	{r4, lr}
 8002d14:	460c      	mov	r4, r1
 8002d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d1a:	f000 f9b5 	bl	8003088 <_lseek_r>
 8002d1e:	1c43      	adds	r3, r0, #1
 8002d20:	89a3      	ldrh	r3, [r4, #12]
 8002d22:	bf15      	itete	ne
 8002d24:	6560      	strne	r0, [r4, #84]	; 0x54
 8002d26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002d2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002d2e:	81a3      	strheq	r3, [r4, #12]
 8002d30:	bf18      	it	ne
 8002d32:	81a3      	strhne	r3, [r4, #12]
 8002d34:	bd10      	pop	{r4, pc}

08002d36 <__sclose>:
 8002d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d3a:	f000 b8d3 	b.w	8002ee4 <_close_r>
	...

08002d40 <__swbuf_r>:
 8002d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d42:	460e      	mov	r6, r1
 8002d44:	4614      	mov	r4, r2
 8002d46:	4605      	mov	r5, r0
 8002d48:	b118      	cbz	r0, 8002d52 <__swbuf_r+0x12>
 8002d4a:	6983      	ldr	r3, [r0, #24]
 8002d4c:	b90b      	cbnz	r3, 8002d52 <__swbuf_r+0x12>
 8002d4e:	f7ff fbbb 	bl	80024c8 <__sinit>
 8002d52:	4b21      	ldr	r3, [pc, #132]	; (8002dd8 <__swbuf_r+0x98>)
 8002d54:	429c      	cmp	r4, r3
 8002d56:	d12b      	bne.n	8002db0 <__swbuf_r+0x70>
 8002d58:	686c      	ldr	r4, [r5, #4]
 8002d5a:	69a3      	ldr	r3, [r4, #24]
 8002d5c:	60a3      	str	r3, [r4, #8]
 8002d5e:	89a3      	ldrh	r3, [r4, #12]
 8002d60:	071a      	lsls	r2, r3, #28
 8002d62:	d52f      	bpl.n	8002dc4 <__swbuf_r+0x84>
 8002d64:	6923      	ldr	r3, [r4, #16]
 8002d66:	b36b      	cbz	r3, 8002dc4 <__swbuf_r+0x84>
 8002d68:	6923      	ldr	r3, [r4, #16]
 8002d6a:	6820      	ldr	r0, [r4, #0]
 8002d6c:	b2f6      	uxtb	r6, r6
 8002d6e:	1ac0      	subs	r0, r0, r3
 8002d70:	6963      	ldr	r3, [r4, #20]
 8002d72:	4637      	mov	r7, r6
 8002d74:	4283      	cmp	r3, r0
 8002d76:	dc04      	bgt.n	8002d82 <__swbuf_r+0x42>
 8002d78:	4621      	mov	r1, r4
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	f000 f948 	bl	8003010 <_fflush_r>
 8002d80:	bb30      	cbnz	r0, 8002dd0 <__swbuf_r+0x90>
 8002d82:	68a3      	ldr	r3, [r4, #8]
 8002d84:	3001      	adds	r0, #1
 8002d86:	3b01      	subs	r3, #1
 8002d88:	60a3      	str	r3, [r4, #8]
 8002d8a:	6823      	ldr	r3, [r4, #0]
 8002d8c:	1c5a      	adds	r2, r3, #1
 8002d8e:	6022      	str	r2, [r4, #0]
 8002d90:	701e      	strb	r6, [r3, #0]
 8002d92:	6963      	ldr	r3, [r4, #20]
 8002d94:	4283      	cmp	r3, r0
 8002d96:	d004      	beq.n	8002da2 <__swbuf_r+0x62>
 8002d98:	89a3      	ldrh	r3, [r4, #12]
 8002d9a:	07db      	lsls	r3, r3, #31
 8002d9c:	d506      	bpl.n	8002dac <__swbuf_r+0x6c>
 8002d9e:	2e0a      	cmp	r6, #10
 8002da0:	d104      	bne.n	8002dac <__swbuf_r+0x6c>
 8002da2:	4621      	mov	r1, r4
 8002da4:	4628      	mov	r0, r5
 8002da6:	f000 f933 	bl	8003010 <_fflush_r>
 8002daa:	b988      	cbnz	r0, 8002dd0 <__swbuf_r+0x90>
 8002dac:	4638      	mov	r0, r7
 8002dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002db0:	4b0a      	ldr	r3, [pc, #40]	; (8002ddc <__swbuf_r+0x9c>)
 8002db2:	429c      	cmp	r4, r3
 8002db4:	d101      	bne.n	8002dba <__swbuf_r+0x7a>
 8002db6:	68ac      	ldr	r4, [r5, #8]
 8002db8:	e7cf      	b.n	8002d5a <__swbuf_r+0x1a>
 8002dba:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <__swbuf_r+0xa0>)
 8002dbc:	429c      	cmp	r4, r3
 8002dbe:	bf08      	it	eq
 8002dc0:	68ec      	ldreq	r4, [r5, #12]
 8002dc2:	e7ca      	b.n	8002d5a <__swbuf_r+0x1a>
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	4628      	mov	r0, r5
 8002dc8:	f000 f81e 	bl	8002e08 <__swsetup_r>
 8002dcc:	2800      	cmp	r0, #0
 8002dce:	d0cb      	beq.n	8002d68 <__swbuf_r+0x28>
 8002dd0:	f04f 37ff 	mov.w	r7, #4294967295
 8002dd4:	e7ea      	b.n	8002dac <__swbuf_r+0x6c>
 8002dd6:	bf00      	nop
 8002dd8:	08003324 	.word	0x08003324
 8002ddc:	08003344 	.word	0x08003344
 8002de0:	08003304 	.word	0x08003304

08002de4 <_write_r>:
 8002de4:	b538      	push	{r3, r4, r5, lr}
 8002de6:	4604      	mov	r4, r0
 8002de8:	4608      	mov	r0, r1
 8002dea:	4611      	mov	r1, r2
 8002dec:	2200      	movs	r2, #0
 8002dee:	4d05      	ldr	r5, [pc, #20]	; (8002e04 <_write_r+0x20>)
 8002df0:	602a      	str	r2, [r5, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	f7fd fbcc 	bl	8000590 <_write>
 8002df8:	1c43      	adds	r3, r0, #1
 8002dfa:	d102      	bne.n	8002e02 <_write_r+0x1e>
 8002dfc:	682b      	ldr	r3, [r5, #0]
 8002dfe:	b103      	cbz	r3, 8002e02 <_write_r+0x1e>
 8002e00:	6023      	str	r3, [r4, #0]
 8002e02:	bd38      	pop	{r3, r4, r5, pc}
 8002e04:	2000019c 	.word	0x2000019c

08002e08 <__swsetup_r>:
 8002e08:	4b32      	ldr	r3, [pc, #200]	; (8002ed4 <__swsetup_r+0xcc>)
 8002e0a:	b570      	push	{r4, r5, r6, lr}
 8002e0c:	681d      	ldr	r5, [r3, #0]
 8002e0e:	4606      	mov	r6, r0
 8002e10:	460c      	mov	r4, r1
 8002e12:	b125      	cbz	r5, 8002e1e <__swsetup_r+0x16>
 8002e14:	69ab      	ldr	r3, [r5, #24]
 8002e16:	b913      	cbnz	r3, 8002e1e <__swsetup_r+0x16>
 8002e18:	4628      	mov	r0, r5
 8002e1a:	f7ff fb55 	bl	80024c8 <__sinit>
 8002e1e:	4b2e      	ldr	r3, [pc, #184]	; (8002ed8 <__swsetup_r+0xd0>)
 8002e20:	429c      	cmp	r4, r3
 8002e22:	d10f      	bne.n	8002e44 <__swsetup_r+0x3c>
 8002e24:	686c      	ldr	r4, [r5, #4]
 8002e26:	89a3      	ldrh	r3, [r4, #12]
 8002e28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e2c:	0719      	lsls	r1, r3, #28
 8002e2e:	d42c      	bmi.n	8002e8a <__swsetup_r+0x82>
 8002e30:	06dd      	lsls	r5, r3, #27
 8002e32:	d411      	bmi.n	8002e58 <__swsetup_r+0x50>
 8002e34:	2309      	movs	r3, #9
 8002e36:	6033      	str	r3, [r6, #0]
 8002e38:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	81a3      	strh	r3, [r4, #12]
 8002e42:	e03e      	b.n	8002ec2 <__swsetup_r+0xba>
 8002e44:	4b25      	ldr	r3, [pc, #148]	; (8002edc <__swsetup_r+0xd4>)
 8002e46:	429c      	cmp	r4, r3
 8002e48:	d101      	bne.n	8002e4e <__swsetup_r+0x46>
 8002e4a:	68ac      	ldr	r4, [r5, #8]
 8002e4c:	e7eb      	b.n	8002e26 <__swsetup_r+0x1e>
 8002e4e:	4b24      	ldr	r3, [pc, #144]	; (8002ee0 <__swsetup_r+0xd8>)
 8002e50:	429c      	cmp	r4, r3
 8002e52:	bf08      	it	eq
 8002e54:	68ec      	ldreq	r4, [r5, #12]
 8002e56:	e7e6      	b.n	8002e26 <__swsetup_r+0x1e>
 8002e58:	0758      	lsls	r0, r3, #29
 8002e5a:	d512      	bpl.n	8002e82 <__swsetup_r+0x7a>
 8002e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e5e:	b141      	cbz	r1, 8002e72 <__swsetup_r+0x6a>
 8002e60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e64:	4299      	cmp	r1, r3
 8002e66:	d002      	beq.n	8002e6e <__swsetup_r+0x66>
 8002e68:	4630      	mov	r0, r6
 8002e6a:	f000 f99d 	bl	80031a8 <_free_r>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	6363      	str	r3, [r4, #52]	; 0x34
 8002e72:	89a3      	ldrh	r3, [r4, #12]
 8002e74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e78:	81a3      	strh	r3, [r4, #12]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6063      	str	r3, [r4, #4]
 8002e7e:	6923      	ldr	r3, [r4, #16]
 8002e80:	6023      	str	r3, [r4, #0]
 8002e82:	89a3      	ldrh	r3, [r4, #12]
 8002e84:	f043 0308 	orr.w	r3, r3, #8
 8002e88:	81a3      	strh	r3, [r4, #12]
 8002e8a:	6923      	ldr	r3, [r4, #16]
 8002e8c:	b94b      	cbnz	r3, 8002ea2 <__swsetup_r+0x9a>
 8002e8e:	89a3      	ldrh	r3, [r4, #12]
 8002e90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e98:	d003      	beq.n	8002ea2 <__swsetup_r+0x9a>
 8002e9a:	4621      	mov	r1, r4
 8002e9c:	4630      	mov	r0, r6
 8002e9e:	f000 f929 	bl	80030f4 <__smakebuf_r>
 8002ea2:	89a0      	ldrh	r0, [r4, #12]
 8002ea4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ea8:	f010 0301 	ands.w	r3, r0, #1
 8002eac:	d00a      	beq.n	8002ec4 <__swsetup_r+0xbc>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60a3      	str	r3, [r4, #8]
 8002eb2:	6963      	ldr	r3, [r4, #20]
 8002eb4:	425b      	negs	r3, r3
 8002eb6:	61a3      	str	r3, [r4, #24]
 8002eb8:	6923      	ldr	r3, [r4, #16]
 8002eba:	b943      	cbnz	r3, 8002ece <__swsetup_r+0xc6>
 8002ebc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002ec0:	d1ba      	bne.n	8002e38 <__swsetup_r+0x30>
 8002ec2:	bd70      	pop	{r4, r5, r6, pc}
 8002ec4:	0781      	lsls	r1, r0, #30
 8002ec6:	bf58      	it	pl
 8002ec8:	6963      	ldrpl	r3, [r4, #20]
 8002eca:	60a3      	str	r3, [r4, #8]
 8002ecc:	e7f4      	b.n	8002eb8 <__swsetup_r+0xb0>
 8002ece:	2000      	movs	r0, #0
 8002ed0:	e7f7      	b.n	8002ec2 <__swsetup_r+0xba>
 8002ed2:	bf00      	nop
 8002ed4:	20000024 	.word	0x20000024
 8002ed8:	08003324 	.word	0x08003324
 8002edc:	08003344 	.word	0x08003344
 8002ee0:	08003304 	.word	0x08003304

08002ee4 <_close_r>:
 8002ee4:	b538      	push	{r3, r4, r5, lr}
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	4d05      	ldr	r5, [pc, #20]	; (8002f00 <_close_r+0x1c>)
 8002eea:	4604      	mov	r4, r0
 8002eec:	4608      	mov	r0, r1
 8002eee:	602b      	str	r3, [r5, #0]
 8002ef0:	f7fd fcd3 	bl	800089a <_close>
 8002ef4:	1c43      	adds	r3, r0, #1
 8002ef6:	d102      	bne.n	8002efe <_close_r+0x1a>
 8002ef8:	682b      	ldr	r3, [r5, #0]
 8002efa:	b103      	cbz	r3, 8002efe <_close_r+0x1a>
 8002efc:	6023      	str	r3, [r4, #0]
 8002efe:	bd38      	pop	{r3, r4, r5, pc}
 8002f00:	2000019c 	.word	0x2000019c

08002f04 <__sflush_r>:
 8002f04:	898a      	ldrh	r2, [r1, #12]
 8002f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f0a:	4605      	mov	r5, r0
 8002f0c:	0710      	lsls	r0, r2, #28
 8002f0e:	460c      	mov	r4, r1
 8002f10:	d458      	bmi.n	8002fc4 <__sflush_r+0xc0>
 8002f12:	684b      	ldr	r3, [r1, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	dc05      	bgt.n	8002f24 <__sflush_r+0x20>
 8002f18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	dc02      	bgt.n	8002f24 <__sflush_r+0x20>
 8002f1e:	2000      	movs	r0, #0
 8002f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f26:	2e00      	cmp	r6, #0
 8002f28:	d0f9      	beq.n	8002f1e <__sflush_r+0x1a>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f30:	682f      	ldr	r7, [r5, #0]
 8002f32:	602b      	str	r3, [r5, #0]
 8002f34:	d032      	beq.n	8002f9c <__sflush_r+0x98>
 8002f36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f38:	89a3      	ldrh	r3, [r4, #12]
 8002f3a:	075a      	lsls	r2, r3, #29
 8002f3c:	d505      	bpl.n	8002f4a <__sflush_r+0x46>
 8002f3e:	6863      	ldr	r3, [r4, #4]
 8002f40:	1ac0      	subs	r0, r0, r3
 8002f42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f44:	b10b      	cbz	r3, 8002f4a <__sflush_r+0x46>
 8002f46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f48:	1ac0      	subs	r0, r0, r3
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f50:	4628      	mov	r0, r5
 8002f52:	6a21      	ldr	r1, [r4, #32]
 8002f54:	47b0      	blx	r6
 8002f56:	1c43      	adds	r3, r0, #1
 8002f58:	89a3      	ldrh	r3, [r4, #12]
 8002f5a:	d106      	bne.n	8002f6a <__sflush_r+0x66>
 8002f5c:	6829      	ldr	r1, [r5, #0]
 8002f5e:	291d      	cmp	r1, #29
 8002f60:	d82c      	bhi.n	8002fbc <__sflush_r+0xb8>
 8002f62:	4a2a      	ldr	r2, [pc, #168]	; (800300c <__sflush_r+0x108>)
 8002f64:	40ca      	lsrs	r2, r1
 8002f66:	07d6      	lsls	r6, r2, #31
 8002f68:	d528      	bpl.n	8002fbc <__sflush_r+0xb8>
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	6062      	str	r2, [r4, #4]
 8002f6e:	6922      	ldr	r2, [r4, #16]
 8002f70:	04d9      	lsls	r1, r3, #19
 8002f72:	6022      	str	r2, [r4, #0]
 8002f74:	d504      	bpl.n	8002f80 <__sflush_r+0x7c>
 8002f76:	1c42      	adds	r2, r0, #1
 8002f78:	d101      	bne.n	8002f7e <__sflush_r+0x7a>
 8002f7a:	682b      	ldr	r3, [r5, #0]
 8002f7c:	b903      	cbnz	r3, 8002f80 <__sflush_r+0x7c>
 8002f7e:	6560      	str	r0, [r4, #84]	; 0x54
 8002f80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f82:	602f      	str	r7, [r5, #0]
 8002f84:	2900      	cmp	r1, #0
 8002f86:	d0ca      	beq.n	8002f1e <__sflush_r+0x1a>
 8002f88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f8c:	4299      	cmp	r1, r3
 8002f8e:	d002      	beq.n	8002f96 <__sflush_r+0x92>
 8002f90:	4628      	mov	r0, r5
 8002f92:	f000 f909 	bl	80031a8 <_free_r>
 8002f96:	2000      	movs	r0, #0
 8002f98:	6360      	str	r0, [r4, #52]	; 0x34
 8002f9a:	e7c1      	b.n	8002f20 <__sflush_r+0x1c>
 8002f9c:	6a21      	ldr	r1, [r4, #32]
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	4628      	mov	r0, r5
 8002fa2:	47b0      	blx	r6
 8002fa4:	1c41      	adds	r1, r0, #1
 8002fa6:	d1c7      	bne.n	8002f38 <__sflush_r+0x34>
 8002fa8:	682b      	ldr	r3, [r5, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0c4      	beq.n	8002f38 <__sflush_r+0x34>
 8002fae:	2b1d      	cmp	r3, #29
 8002fb0:	d001      	beq.n	8002fb6 <__sflush_r+0xb2>
 8002fb2:	2b16      	cmp	r3, #22
 8002fb4:	d101      	bne.n	8002fba <__sflush_r+0xb6>
 8002fb6:	602f      	str	r7, [r5, #0]
 8002fb8:	e7b1      	b.n	8002f1e <__sflush_r+0x1a>
 8002fba:	89a3      	ldrh	r3, [r4, #12]
 8002fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fc0:	81a3      	strh	r3, [r4, #12]
 8002fc2:	e7ad      	b.n	8002f20 <__sflush_r+0x1c>
 8002fc4:	690f      	ldr	r7, [r1, #16]
 8002fc6:	2f00      	cmp	r7, #0
 8002fc8:	d0a9      	beq.n	8002f1e <__sflush_r+0x1a>
 8002fca:	0793      	lsls	r3, r2, #30
 8002fcc:	bf18      	it	ne
 8002fce:	2300      	movne	r3, #0
 8002fd0:	680e      	ldr	r6, [r1, #0]
 8002fd2:	bf08      	it	eq
 8002fd4:	694b      	ldreq	r3, [r1, #20]
 8002fd6:	eba6 0807 	sub.w	r8, r6, r7
 8002fda:	600f      	str	r7, [r1, #0]
 8002fdc:	608b      	str	r3, [r1, #8]
 8002fde:	f1b8 0f00 	cmp.w	r8, #0
 8002fe2:	dd9c      	ble.n	8002f1e <__sflush_r+0x1a>
 8002fe4:	4643      	mov	r3, r8
 8002fe6:	463a      	mov	r2, r7
 8002fe8:	4628      	mov	r0, r5
 8002fea:	6a21      	ldr	r1, [r4, #32]
 8002fec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002fee:	47b0      	blx	r6
 8002ff0:	2800      	cmp	r0, #0
 8002ff2:	dc06      	bgt.n	8003002 <__sflush_r+0xfe>
 8002ff4:	89a3      	ldrh	r3, [r4, #12]
 8002ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8002ffa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ffe:	81a3      	strh	r3, [r4, #12]
 8003000:	e78e      	b.n	8002f20 <__sflush_r+0x1c>
 8003002:	4407      	add	r7, r0
 8003004:	eba8 0800 	sub.w	r8, r8, r0
 8003008:	e7e9      	b.n	8002fde <__sflush_r+0xda>
 800300a:	bf00      	nop
 800300c:	20400001 	.word	0x20400001

08003010 <_fflush_r>:
 8003010:	b538      	push	{r3, r4, r5, lr}
 8003012:	690b      	ldr	r3, [r1, #16]
 8003014:	4605      	mov	r5, r0
 8003016:	460c      	mov	r4, r1
 8003018:	b913      	cbnz	r3, 8003020 <_fflush_r+0x10>
 800301a:	2500      	movs	r5, #0
 800301c:	4628      	mov	r0, r5
 800301e:	bd38      	pop	{r3, r4, r5, pc}
 8003020:	b118      	cbz	r0, 800302a <_fflush_r+0x1a>
 8003022:	6983      	ldr	r3, [r0, #24]
 8003024:	b90b      	cbnz	r3, 800302a <_fflush_r+0x1a>
 8003026:	f7ff fa4f 	bl	80024c8 <__sinit>
 800302a:	4b14      	ldr	r3, [pc, #80]	; (800307c <_fflush_r+0x6c>)
 800302c:	429c      	cmp	r4, r3
 800302e:	d11b      	bne.n	8003068 <_fflush_r+0x58>
 8003030:	686c      	ldr	r4, [r5, #4]
 8003032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0ef      	beq.n	800301a <_fflush_r+0xa>
 800303a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800303c:	07d0      	lsls	r0, r2, #31
 800303e:	d404      	bmi.n	800304a <_fflush_r+0x3a>
 8003040:	0599      	lsls	r1, r3, #22
 8003042:	d402      	bmi.n	800304a <_fflush_r+0x3a>
 8003044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003046:	f7ff fadd 	bl	8002604 <__retarget_lock_acquire_recursive>
 800304a:	4628      	mov	r0, r5
 800304c:	4621      	mov	r1, r4
 800304e:	f7ff ff59 	bl	8002f04 <__sflush_r>
 8003052:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003054:	4605      	mov	r5, r0
 8003056:	07da      	lsls	r2, r3, #31
 8003058:	d4e0      	bmi.n	800301c <_fflush_r+0xc>
 800305a:	89a3      	ldrh	r3, [r4, #12]
 800305c:	059b      	lsls	r3, r3, #22
 800305e:	d4dd      	bmi.n	800301c <_fflush_r+0xc>
 8003060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003062:	f7ff fad0 	bl	8002606 <__retarget_lock_release_recursive>
 8003066:	e7d9      	b.n	800301c <_fflush_r+0xc>
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <_fflush_r+0x70>)
 800306a:	429c      	cmp	r4, r3
 800306c:	d101      	bne.n	8003072 <_fflush_r+0x62>
 800306e:	68ac      	ldr	r4, [r5, #8]
 8003070:	e7df      	b.n	8003032 <_fflush_r+0x22>
 8003072:	4b04      	ldr	r3, [pc, #16]	; (8003084 <_fflush_r+0x74>)
 8003074:	429c      	cmp	r4, r3
 8003076:	bf08      	it	eq
 8003078:	68ec      	ldreq	r4, [r5, #12]
 800307a:	e7da      	b.n	8003032 <_fflush_r+0x22>
 800307c:	08003324 	.word	0x08003324
 8003080:	08003344 	.word	0x08003344
 8003084:	08003304 	.word	0x08003304

08003088 <_lseek_r>:
 8003088:	b538      	push	{r3, r4, r5, lr}
 800308a:	4604      	mov	r4, r0
 800308c:	4608      	mov	r0, r1
 800308e:	4611      	mov	r1, r2
 8003090:	2200      	movs	r2, #0
 8003092:	4d05      	ldr	r5, [pc, #20]	; (80030a8 <_lseek_r+0x20>)
 8003094:	602a      	str	r2, [r5, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	f7fd fc23 	bl	80008e2 <_lseek>
 800309c:	1c43      	adds	r3, r0, #1
 800309e:	d102      	bne.n	80030a6 <_lseek_r+0x1e>
 80030a0:	682b      	ldr	r3, [r5, #0]
 80030a2:	b103      	cbz	r3, 80030a6 <_lseek_r+0x1e>
 80030a4:	6023      	str	r3, [r4, #0]
 80030a6:	bd38      	pop	{r3, r4, r5, pc}
 80030a8:	2000019c 	.word	0x2000019c

080030ac <__swhatbuf_r>:
 80030ac:	b570      	push	{r4, r5, r6, lr}
 80030ae:	460e      	mov	r6, r1
 80030b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030b4:	4614      	mov	r4, r2
 80030b6:	2900      	cmp	r1, #0
 80030b8:	461d      	mov	r5, r3
 80030ba:	b096      	sub	sp, #88	; 0x58
 80030bc:	da07      	bge.n	80030ce <__swhatbuf_r+0x22>
 80030be:	2300      	movs	r3, #0
 80030c0:	602b      	str	r3, [r5, #0]
 80030c2:	89b3      	ldrh	r3, [r6, #12]
 80030c4:	061a      	lsls	r2, r3, #24
 80030c6:	d410      	bmi.n	80030ea <__swhatbuf_r+0x3e>
 80030c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030cc:	e00e      	b.n	80030ec <__swhatbuf_r+0x40>
 80030ce:	466a      	mov	r2, sp
 80030d0:	f000 f8c8 	bl	8003264 <_fstat_r>
 80030d4:	2800      	cmp	r0, #0
 80030d6:	dbf2      	blt.n	80030be <__swhatbuf_r+0x12>
 80030d8:	9a01      	ldr	r2, [sp, #4]
 80030da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80030de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80030e2:	425a      	negs	r2, r3
 80030e4:	415a      	adcs	r2, r3
 80030e6:	602a      	str	r2, [r5, #0]
 80030e8:	e7ee      	b.n	80030c8 <__swhatbuf_r+0x1c>
 80030ea:	2340      	movs	r3, #64	; 0x40
 80030ec:	2000      	movs	r0, #0
 80030ee:	6023      	str	r3, [r4, #0]
 80030f0:	b016      	add	sp, #88	; 0x58
 80030f2:	bd70      	pop	{r4, r5, r6, pc}

080030f4 <__smakebuf_r>:
 80030f4:	898b      	ldrh	r3, [r1, #12]
 80030f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80030f8:	079d      	lsls	r5, r3, #30
 80030fa:	4606      	mov	r6, r0
 80030fc:	460c      	mov	r4, r1
 80030fe:	d507      	bpl.n	8003110 <__smakebuf_r+0x1c>
 8003100:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003104:	6023      	str	r3, [r4, #0]
 8003106:	6123      	str	r3, [r4, #16]
 8003108:	2301      	movs	r3, #1
 800310a:	6163      	str	r3, [r4, #20]
 800310c:	b002      	add	sp, #8
 800310e:	bd70      	pop	{r4, r5, r6, pc}
 8003110:	466a      	mov	r2, sp
 8003112:	ab01      	add	r3, sp, #4
 8003114:	f7ff ffca 	bl	80030ac <__swhatbuf_r>
 8003118:	9900      	ldr	r1, [sp, #0]
 800311a:	4605      	mov	r5, r0
 800311c:	4630      	mov	r0, r6
 800311e:	f7ff fa73 	bl	8002608 <_malloc_r>
 8003122:	b948      	cbnz	r0, 8003138 <__smakebuf_r+0x44>
 8003124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003128:	059a      	lsls	r2, r3, #22
 800312a:	d4ef      	bmi.n	800310c <__smakebuf_r+0x18>
 800312c:	f023 0303 	bic.w	r3, r3, #3
 8003130:	f043 0302 	orr.w	r3, r3, #2
 8003134:	81a3      	strh	r3, [r4, #12]
 8003136:	e7e3      	b.n	8003100 <__smakebuf_r+0xc>
 8003138:	4b0d      	ldr	r3, [pc, #52]	; (8003170 <__smakebuf_r+0x7c>)
 800313a:	62b3      	str	r3, [r6, #40]	; 0x28
 800313c:	89a3      	ldrh	r3, [r4, #12]
 800313e:	6020      	str	r0, [r4, #0]
 8003140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003144:	81a3      	strh	r3, [r4, #12]
 8003146:	9b00      	ldr	r3, [sp, #0]
 8003148:	6120      	str	r0, [r4, #16]
 800314a:	6163      	str	r3, [r4, #20]
 800314c:	9b01      	ldr	r3, [sp, #4]
 800314e:	b15b      	cbz	r3, 8003168 <__smakebuf_r+0x74>
 8003150:	4630      	mov	r0, r6
 8003152:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003156:	f000 f897 	bl	8003288 <_isatty_r>
 800315a:	b128      	cbz	r0, 8003168 <__smakebuf_r+0x74>
 800315c:	89a3      	ldrh	r3, [r4, #12]
 800315e:	f023 0303 	bic.w	r3, r3, #3
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	81a3      	strh	r3, [r4, #12]
 8003168:	89a0      	ldrh	r0, [r4, #12]
 800316a:	4305      	orrs	r5, r0
 800316c:	81a5      	strh	r5, [r4, #12]
 800316e:	e7cd      	b.n	800310c <__smakebuf_r+0x18>
 8003170:	08002461 	.word	0x08002461

08003174 <memchr>:
 8003174:	4603      	mov	r3, r0
 8003176:	b510      	push	{r4, lr}
 8003178:	b2c9      	uxtb	r1, r1
 800317a:	4402      	add	r2, r0
 800317c:	4293      	cmp	r3, r2
 800317e:	4618      	mov	r0, r3
 8003180:	d101      	bne.n	8003186 <memchr+0x12>
 8003182:	2000      	movs	r0, #0
 8003184:	e003      	b.n	800318e <memchr+0x1a>
 8003186:	7804      	ldrb	r4, [r0, #0]
 8003188:	3301      	adds	r3, #1
 800318a:	428c      	cmp	r4, r1
 800318c:	d1f6      	bne.n	800317c <memchr+0x8>
 800318e:	bd10      	pop	{r4, pc}

08003190 <__malloc_lock>:
 8003190:	4801      	ldr	r0, [pc, #4]	; (8003198 <__malloc_lock+0x8>)
 8003192:	f7ff ba37 	b.w	8002604 <__retarget_lock_acquire_recursive>
 8003196:	bf00      	nop
 8003198:	20000194 	.word	0x20000194

0800319c <__malloc_unlock>:
 800319c:	4801      	ldr	r0, [pc, #4]	; (80031a4 <__malloc_unlock+0x8>)
 800319e:	f7ff ba32 	b.w	8002606 <__retarget_lock_release_recursive>
 80031a2:	bf00      	nop
 80031a4:	20000194 	.word	0x20000194

080031a8 <_free_r>:
 80031a8:	b538      	push	{r3, r4, r5, lr}
 80031aa:	4605      	mov	r5, r0
 80031ac:	2900      	cmp	r1, #0
 80031ae:	d043      	beq.n	8003238 <_free_r+0x90>
 80031b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031b4:	1f0c      	subs	r4, r1, #4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	bfb8      	it	lt
 80031ba:	18e4      	addlt	r4, r4, r3
 80031bc:	f7ff ffe8 	bl	8003190 <__malloc_lock>
 80031c0:	4a1e      	ldr	r2, [pc, #120]	; (800323c <_free_r+0x94>)
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	4610      	mov	r0, r2
 80031c6:	b933      	cbnz	r3, 80031d6 <_free_r+0x2e>
 80031c8:	6063      	str	r3, [r4, #4]
 80031ca:	6014      	str	r4, [r2, #0]
 80031cc:	4628      	mov	r0, r5
 80031ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031d2:	f7ff bfe3 	b.w	800319c <__malloc_unlock>
 80031d6:	42a3      	cmp	r3, r4
 80031d8:	d90a      	bls.n	80031f0 <_free_r+0x48>
 80031da:	6821      	ldr	r1, [r4, #0]
 80031dc:	1862      	adds	r2, r4, r1
 80031de:	4293      	cmp	r3, r2
 80031e0:	bf01      	itttt	eq
 80031e2:	681a      	ldreq	r2, [r3, #0]
 80031e4:	685b      	ldreq	r3, [r3, #4]
 80031e6:	1852      	addeq	r2, r2, r1
 80031e8:	6022      	streq	r2, [r4, #0]
 80031ea:	6063      	str	r3, [r4, #4]
 80031ec:	6004      	str	r4, [r0, #0]
 80031ee:	e7ed      	b.n	80031cc <_free_r+0x24>
 80031f0:	461a      	mov	r2, r3
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	b10b      	cbz	r3, 80031fa <_free_r+0x52>
 80031f6:	42a3      	cmp	r3, r4
 80031f8:	d9fa      	bls.n	80031f0 <_free_r+0x48>
 80031fa:	6811      	ldr	r1, [r2, #0]
 80031fc:	1850      	adds	r0, r2, r1
 80031fe:	42a0      	cmp	r0, r4
 8003200:	d10b      	bne.n	800321a <_free_r+0x72>
 8003202:	6820      	ldr	r0, [r4, #0]
 8003204:	4401      	add	r1, r0
 8003206:	1850      	adds	r0, r2, r1
 8003208:	4283      	cmp	r3, r0
 800320a:	6011      	str	r1, [r2, #0]
 800320c:	d1de      	bne.n	80031cc <_free_r+0x24>
 800320e:	6818      	ldr	r0, [r3, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	4401      	add	r1, r0
 8003214:	6011      	str	r1, [r2, #0]
 8003216:	6053      	str	r3, [r2, #4]
 8003218:	e7d8      	b.n	80031cc <_free_r+0x24>
 800321a:	d902      	bls.n	8003222 <_free_r+0x7a>
 800321c:	230c      	movs	r3, #12
 800321e:	602b      	str	r3, [r5, #0]
 8003220:	e7d4      	b.n	80031cc <_free_r+0x24>
 8003222:	6820      	ldr	r0, [r4, #0]
 8003224:	1821      	adds	r1, r4, r0
 8003226:	428b      	cmp	r3, r1
 8003228:	bf01      	itttt	eq
 800322a:	6819      	ldreq	r1, [r3, #0]
 800322c:	685b      	ldreq	r3, [r3, #4]
 800322e:	1809      	addeq	r1, r1, r0
 8003230:	6021      	streq	r1, [r4, #0]
 8003232:	6063      	str	r3, [r4, #4]
 8003234:	6054      	str	r4, [r2, #4]
 8003236:	e7c9      	b.n	80031cc <_free_r+0x24>
 8003238:	bd38      	pop	{r3, r4, r5, pc}
 800323a:	bf00      	nop
 800323c:	200000f8 	.word	0x200000f8

08003240 <_read_r>:
 8003240:	b538      	push	{r3, r4, r5, lr}
 8003242:	4604      	mov	r4, r0
 8003244:	4608      	mov	r0, r1
 8003246:	4611      	mov	r1, r2
 8003248:	2200      	movs	r2, #0
 800324a:	4d05      	ldr	r5, [pc, #20]	; (8003260 <_read_r+0x20>)
 800324c:	602a      	str	r2, [r5, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	f7fd fb06 	bl	8000860 <_read>
 8003254:	1c43      	adds	r3, r0, #1
 8003256:	d102      	bne.n	800325e <_read_r+0x1e>
 8003258:	682b      	ldr	r3, [r5, #0]
 800325a:	b103      	cbz	r3, 800325e <_read_r+0x1e>
 800325c:	6023      	str	r3, [r4, #0]
 800325e:	bd38      	pop	{r3, r4, r5, pc}
 8003260:	2000019c 	.word	0x2000019c

08003264 <_fstat_r>:
 8003264:	b538      	push	{r3, r4, r5, lr}
 8003266:	2300      	movs	r3, #0
 8003268:	4d06      	ldr	r5, [pc, #24]	; (8003284 <_fstat_r+0x20>)
 800326a:	4604      	mov	r4, r0
 800326c:	4608      	mov	r0, r1
 800326e:	4611      	mov	r1, r2
 8003270:	602b      	str	r3, [r5, #0]
 8003272:	f7fd fb1d 	bl	80008b0 <_fstat>
 8003276:	1c43      	adds	r3, r0, #1
 8003278:	d102      	bne.n	8003280 <_fstat_r+0x1c>
 800327a:	682b      	ldr	r3, [r5, #0]
 800327c:	b103      	cbz	r3, 8003280 <_fstat_r+0x1c>
 800327e:	6023      	str	r3, [r4, #0]
 8003280:	bd38      	pop	{r3, r4, r5, pc}
 8003282:	bf00      	nop
 8003284:	2000019c 	.word	0x2000019c

08003288 <_isatty_r>:
 8003288:	b538      	push	{r3, r4, r5, lr}
 800328a:	2300      	movs	r3, #0
 800328c:	4d05      	ldr	r5, [pc, #20]	; (80032a4 <_isatty_r+0x1c>)
 800328e:	4604      	mov	r4, r0
 8003290:	4608      	mov	r0, r1
 8003292:	602b      	str	r3, [r5, #0]
 8003294:	f7fd fb1b 	bl	80008ce <_isatty>
 8003298:	1c43      	adds	r3, r0, #1
 800329a:	d102      	bne.n	80032a2 <_isatty_r+0x1a>
 800329c:	682b      	ldr	r3, [r5, #0]
 800329e:	b103      	cbz	r3, 80032a2 <_isatty_r+0x1a>
 80032a0:	6023      	str	r3, [r4, #0]
 80032a2:	bd38      	pop	{r3, r4, r5, pc}
 80032a4:	2000019c 	.word	0x2000019c

080032a8 <_init>:
 80032a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032aa:	bf00      	nop
 80032ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ae:	bc08      	pop	{r3}
 80032b0:	469e      	mov	lr, r3
 80032b2:	4770      	bx	lr

080032b4 <_fini>:
 80032b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032b6:	bf00      	nop
 80032b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ba:	bc08      	pop	{r3}
 80032bc:	469e      	mov	lr, r3
 80032be:	4770      	bx	lr
