INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/Fetch_Instr/Fetch_Instr.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/Fetch_Instr/Fetch_Instr.srcs/sources_1/new/Fetch_Instr_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Instr_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/Fetch_Instr/Fetch_Instr.srcs/sources_1/new/segControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/Fetch_Instr/Fetch_Instr.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
