// Seed: 1169525837
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7,
    input uwire id_8,
    output wand id_9,
    input wand id_10,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    output supply0 id_16,
    input wand id_17,
    input supply1 id_18,
    input wand id_19,
    output wor id_20,
    output supply0 id_21,
    input uwire id_22,
    output tri0 id_23,
    output wand id_24,
    output supply0 id_25#(
        .id_46(1),
        .id_47(1)
    )
    , id_48,
    output wire id_26,
    input wand id_27,
    output tri1 id_28,
    input uwire id_29,
    input tri0 id_30,
    input uwire id_31,
    input tri id_32,
    input supply0 id_33,
    input tri0 id_34,
    output tri id_35,
    output wand id_36,
    output wire id_37,
    output uwire id_38,
    input supply1 id_39,
    input wor id_40,
    input uwire id_41,
    input uwire id_42,
    input wire id_43,
    input uwire id_44
);
  wire id_49;
  ;
  logic id_50;
  ;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output uwire id_2
);
  initial $clog2(42);
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_26 = 0;
endmodule
