Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: graphics_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "graphics_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "graphics_controller"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : graphics_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/vga_generator.vhd" into library work
Parsing entity <vga_generator>.
Parsing architecture <Behavioral> of entity <vga_generator>.
Parsing VHDL file "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/alive_led.vhd" into library work
Parsing entity <alive_led>.
INFO:HDLCompiler:1676 - "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/alive_led.vhd" Line 38. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <alive_led>.
Parsing VHDL file "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/graphics_controller.vhd" into library work
Parsing entity <graphics_controller>.
INFO:HDLCompiler:1676 - "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/graphics_controller.vhd" Line 44. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <graphics_controller>.
INFO:HDLCompiler:1676 - "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/graphics_controller.vhd" Line 78. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <graphics_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <alive_led> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <vga_generator> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graphics_controller>.
    Related source file is "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/graphics_controller.vhd".
INFO:Xst:3210 - "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/graphics_controller.vhd" line 95: Output port <h_active> of the instance <vga_generator_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/graphics_controller.vhd" line 95: Output port <v_active> of the instance <vga_generator_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <graphics_controller> synthesized.

Synthesizing Unit <alive_led>.
    Related source file is "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/alive_led.vhd".
        LED_DELAY = 100000000
    Found 27-bit register for signal <counter>.
    Found 1-bit register for signal <led_o>.
    Found 27-bit adder for signal <counter[26]_GND_5_o_add_1_OUT> created at line 57.
    Found 27-bit comparator greater for signal <n0000> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <alive_led> synthesized.

Synthesizing Unit <vga_generator>.
    Related source file is "/home/student/Dropbox/Robotteknologi - Universitetet/8. Semester/EMB3/vga_encoder/vga_generator.vhd".
        G_COLOR_WIDTH = 3
    Found 3-bit register for signal <pixel_clk_cnt>.
    Found 10-bit register for signal <pixel_cnt_reg>.
    Found 10-bit register for signal <line_cnt_reg>.
    Found 3-bit adder for signal <pixel_clk_cnt[2]_GND_6_o_add_1_OUT> created at line 136.
    Found 10-bit adder for signal <pixel_cnt_reg[9]_GND_6_o_add_11_OUT> created at line 1241.
    Found 10-bit adder for signal <line_cnt_reg[9]_GND_6_o_add_17_OUT> created at line 1241.
    Found 3-bit comparator greater for signal <n0000> created at line 129
    Found 10-bit comparator lessequal for signal <pixel_cnt_reg[9]_PWR_6_o_LessThan_11_o> created at line 194
    Found 10-bit comparator greater for signal <line_cnt_reg[9]_PWR_6_o_LessThan_15_o> created at line 197
    Found 10-bit comparator lessequal for signal <pixel_cnt_reg[9]_GND_6_o_LessThan_20_o> created at line 202
    Found 10-bit comparator lessequal for signal <n0022> created at line 203
    Found 10-bit comparator lessequal for signal <n0024> created at line 203
    Found 10-bit comparator lessequal for signal <line_cnt_reg[9]_GND_6_o_LessThan_23_o> created at line 205
    Found 10-bit comparator lessequal for signal <n0030> created at line 206
    Found 10-bit comparator lessequal for signal <n0032> created at line 206
    Found 10-bit comparator lessequal for signal <n0036> created at line 209
    Found 10-bit comparator lessequal for signal <n0038> created at line 210
    Found 10-bit comparator lessequal for signal <n0040> created at line 211
    Found 10-bit comparator lessequal for signal <n0042> created at line 212
    Found 10-bit comparator lessequal for signal <n0048> created at line 216
    Found 10-bit comparator lessequal for signal <n0050> created at line 217
    Found 10-bit comparator lessequal for signal <n0052> created at line 218
    Found 10-bit comparator lessequal for signal <n0054> created at line 219
    Found 10-bit comparator lessequal for signal <n0060> created at line 223
    Found 10-bit comparator lessequal for signal <n0062> created at line 224
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 27-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 10-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 20
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 17
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 2
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <alive_led>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <alive_led> synthesized (advanced).

Synthesizing (advanced) Unit <vga_generator>.
The following registers are absorbed into counter <pixel_clk_cnt>: 1 register on signal <pixel_clk_cnt>.
The following registers are absorbed into counter <pixel_cnt_reg>: 1 register on signal <pixel_cnt_reg>.
The following registers are absorbed into counter <line_cnt_reg>: 1 register on signal <line_cnt_reg>.
Unit <vga_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 2
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 20
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 17
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graphics_controller> ...
WARNING:Xst:1293 - FF/Latch <vga_generator_inst/pixel_clk_cnt_2> has a constant value of 0 in block <graphics_controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block graphics_controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : graphics_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 240
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 28
#      LUT3                        : 42
#      LUT4                        : 4
#      LUT5                        : 8
#      LUT6                        : 43
#      MUXCY                       : 44
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 50
#      FDC                         : 30
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  54576     0%  
 Number of Slice LUTs:                  146  out of  27288     0%  
    Number used as Logic:               146  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:      96  out of    146    65%  
   Number with an unused LUT:             0  out of    146     0%  
   Number of fully used LUT-FF pairs:    50  out of    146    34%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    316     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_200M_i                         | BUFGP                  | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.114ns (Maximum Frequency: 243.066MHz)
   Minimum input arrival time before clock: 5.545ns
   Maximum output required time after clock: 7.366ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_200M_i'
  Clock period: 4.114ns (frequency: 243.066MHz)
  Total number of paths / destination ports: 10741 / 90
-------------------------------------------------------------------------
Delay:               4.114ns (Levels of Logic = 29)
  Source:            alive_led_inst/counter_23 (FF)
  Destination:       alive_led_inst/counter_26 (FF)
  Source Clock:      clk_200M_i rising
  Destination Clock: clk_200M_i rising

  Data Path: alive_led_inst/counter_23 to alive_led_inst/counter_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   1.059  alive_led_inst/counter_23 (alive_led_inst/counter_23)
     LUT5:I0->O            1   0.203   0.808  alive_led_inst/n0000_inv_inv31_1 (alive_led_inst/n0000_inv_inv311)
     LUT6:I3->O            2   0.205   0.616  alive_led_inst/n0000_inv_inv34 (alive_led_inst/n0000_inv_inv)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<0> (alive_led_inst/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<1> (alive_led_inst/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<2> (alive_led_inst/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<3> (alive_led_inst/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<4> (alive_led_inst/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<5> (alive_led_inst/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<6> (alive_led_inst/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<7> (alive_led_inst/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<8> (alive_led_inst/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<9> (alive_led_inst/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<10> (alive_led_inst/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<11> (alive_led_inst/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<12> (alive_led_inst/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<13> (alive_led_inst/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<14> (alive_led_inst/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<15> (alive_led_inst/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<16> (alive_led_inst/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<17> (alive_led_inst/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<18> (alive_led_inst/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<19> (alive_led_inst/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<20> (alive_led_inst/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<21> (alive_led_inst/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<22> (alive_led_inst/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<23> (alive_led_inst/Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  alive_led_inst/Mcount_counter_cy<24> (alive_led_inst/Mcount_counter_cy<24>)
     MUXCY:CI->O           0   0.019   0.000  alive_led_inst/Mcount_counter_cy<25> (alive_led_inst/Mcount_counter_cy<25>)
     XORCY:CI->O           1   0.180   0.000  alive_led_inst/Mcount_counter_xor<26> (alive_led_inst/Mcount_counter26)
     FDC:D                     0.102          alive_led_inst/counter_26
    ----------------------------------------
    Total                      4.114ns (1.631ns logic, 2.483ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_200M_i'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              5.545ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       vga_generator_inst/line_cnt_reg_0 (FF)
  Destination Clock: clk_200M_i rising

  Data Path: reset to vga_generator_inst/line_cnt_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.636  reset_IBUF (reset_IBUF)
     LUT5:I0->O            3   0.203   0.995  vga_generator_inst/_n0103121 (vga_generator_inst/_n010312)
     LUT6:I1->O           10   0.203   0.856  vga_generator_inst/_n01031 (vga_generator_inst/_n0103)
     FDRE:R                    0.430          vga_generator_inst/line_cnt_reg_0
    ----------------------------------------
    Total                      5.545ns (2.058ns logic, 3.487ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_200M_i'
  Total number of paths / destination ports: 174 / 12
-------------------------------------------------------------------------
Offset:              7.366ns (Levels of Logic = 4)
  Source:            vga_generator_inst/pixel_cnt_reg_6 (FF)
  Destination:       j8_vga_red_o<2> (PAD)
  Source Clock:      clk_200M_i rising

  Data Path: vga_generator_inst/pixel_cnt_reg_6 to j8_vga_red_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.221  vga_generator_inst/pixel_cnt_reg_6 (vga_generator_inst/pixel_cnt_reg_6)
     LUT6:I0->O            1   0.203   0.944  vga_generator_inst/GND_6_o_line_cnt_reg[9]_AND_7_o1 (vga_generator_inst/GND_6_o_line_cnt_reg[9]_AND_7_o)
     LUT6:I0->O            1   0.203   0.924  vga_generator_inst/GND_6_o_line_cnt_reg[9]_AND_7_o2 (vga_generator_inst/GND_6_o_line_cnt_reg[9]_AND_7_o1)
     LUT6:I1->O            3   0.203   0.650  vga_generator_inst/GND_6_o_line_cnt_reg[9]_AND_7_o4 (j8_vga_red_o_0_OBUF)
     OBUF:I->O                 2.571          j8_vga_red_o_2_OBUF (j8_vga_red_o<2>)
    ----------------------------------------
    Total                      7.366ns (3.627ns logic, 3.739ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_200M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_200M_i     |    4.114|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.98 secs
 
--> 


Total memory usage is 394684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

