$date
	Wed Mar 29 16:54:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_FullAdder $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module mymodule $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 " s $end
$scope module half0 $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 & c $end
$var wire 1 ( s $end
$upscope $end
$scope module half1 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 " c $end
$var wire 1 ' s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1'
1%
#2
0'
1(
0%
1$
#3
1'
1%
#4
