
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ISE/Project_6/pa.fromNetlist.tcl
# create_project -name Project_6 -dir "E:/ISE/Project_6/planAhead_run_1" -part xc7a100tfgg484-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/ISE/Project_6/Demo_6.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/ISE/Project_6} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Demo_6.ucf" [current_fileset -constrset]
Adding file 'E:/ISE/Project_6/Demo_6.ucf' to fileset 'constrs_1'
# add_files [list {Demo_6.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tfgg484-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Demo_6.ngc ...
WARNING:NetListWriters:298 - No output is written to Demo_6.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Demo_6.edif ...
ngc2edif: Total memory usage is 83824 kilobytes

Parsing EDIF File [./planAhead_run_1/Project_6.data/cache/Demo_6_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Project_6.data/cache/Demo_6_ngc_zx.edif]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/ISE/Project_6/Demo_6.ucf]
Finished Parsing UCF File [E:/ISE/Project_6/Demo_6.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 596d9224
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 869.879 ; gain = 438.887
set_property pulltype PULLDOWN [get_ports [list {a[3]} {a[2]} {a[1]} {a[0]}]]
set_property pulltype PULLDOWN [get_ports [list {b[3]} {b[2]} {b[1]} {b[0]}]]
startgroup
set_property package_pin T3 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {a[0]}]
endgroup
set_property package_pin "" [get_ports [list  {b[3]}]]
startgroup
set_property package_pin V4 [get_ports {b[3]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {b[2]}]
endgroup
startgroup
set_property package_pin Y4 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {f[3]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {f[2]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {f[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {f[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list c0]]
startgroup
set_property package_pin W7 [get_ports c0]
endgroup
startgroup
set_property package_pin M1 [get_ports c4]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 09 13:25:24 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
