

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Feb 22 14:12:56 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      154|   313468| 1.540 us | 3.135 ms |  154|  313468|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |      153|   313467| 17 ~ 649 |          -|          -|  9 ~ 483 |    no    |
        | + loop_width  |       13|      645|         5|          1|          1| 10 ~ 642 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str73, [1 x i8]* @p_str74, [1 x i8]* @p_str75, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str76, [1 x i8]* @p_str77)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str79, i32 0, i32 0, [1 x i8]* @p_str80, [1 x i8]* @p_str81, [1 x i8]* @p_str82, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str83, [1 x i8]* @p_str84)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)"   --->   Operation 24 'read' 'p_src_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)"   --->   Operation 25 'read' 'p_src_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [640 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [640 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [640 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln443 = add i32 2, %p_src_cols_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'add' 'add_ln443' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln443_1 = add i32 2, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'add' 'add_ln443_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln506 = add i32 -1, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'add' 'add_ln506' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln458 = add i32 3, %p_src_cols_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'add' 'add_ln458' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_1)   --->   "%shl_ln147 = shl i32 %p_src_rows_V_read_1, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'shl' 'shl_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln147_1 = add i32 2, %shl_ln147" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'add' 'add_ln147_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln147)   --->   "%shl_ln147_1 = shl i32 %p_src_cols_V_read_1, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'shl' 'shl_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln147 = add i32 -2, %shl_ln147_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'add' 'add_ln147' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %"hls::LineBuffer<6, 640, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 40 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln443 = icmp eq i32 %t_V, %add_ln443_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 483, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 0, ap_int<8>, int, 480, 640, 3, 3>.exit", label %loop_height_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln899 = icmp ne i31 %tmp, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln879_1 = icmp eq i32 %t_V, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln899_1 = icmp ugt i32 %t_V, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln506_1 = add i32 -1, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'bitselect' 'tmp_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%xor_ln118_1 = xor i1 %tmp_1, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln118 = icmp slt i32 %add_ln506_1, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'bitselect' 'tmp_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%sub_ln142 = sub i32 1, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%select_ln139_1 = select i1 %tmp_2, i32 %sub_ln142, i32 %add_ln506_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln144_1 = icmp slt i32 %select_ln139_1, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.55ns)   --->   "%sub_ln147 = sub i32 %add_ln147_1, %select_ln139_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'sub' 'sub_ln147' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln506_2 = add i32 -2, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_2, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'bitselect' 'tmp_11' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%xor_ln118_2 = xor i1 %tmp_11, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln118_2 = icmp slt i32 %add_ln506_2, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'icmp' 'icmp_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%and_ln118_2 = and i1 %icmp_ln118_2, %xor_ln118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'and' 'and_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_2, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'bitselect' 'tmp_12' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%sub_ln142_1 = sub i32 2, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln139_2 = select i1 %tmp_12, i32 %sub_ln142_1, i32 %add_ln506_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'select' 'select_ln139_2' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln144_2 = icmp slt i32 %select_ln139_2, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%sub_ln147_1 = sub i32 %add_ln147_1, %select_ln139_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'sub' 'sub_ln147_1' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln506_3 = add i32 -3, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'add' 'add_ln506_3' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_3, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'bitselect' 'tmp_13' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_2)   --->   "%xor_ln118_3 = xor i1 %tmp_13, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln118_3 = icmp slt i32 %add_ln506_3, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'icmp' 'icmp_ln118_3' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_2)   --->   "%and_ln118_3 = and i1 %icmp_ln118_3, %xor_ln118_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'and' 'and_ln118_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_3, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'bitselect' 'tmp_14' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.55ns)   --->   "%sub_ln142_2 = sub i32 3, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.69ns)   --->   "%select_ln139_3 = select i1 %tmp_14, i32 %sub_ln142_2, i32 %add_ln506_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'select_ln139_3' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln144_3 = icmp slt i32 %select_ln139_3, %p_src_rows_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'icmp' 'icmp_ln144_3' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.55ns)   --->   "%sub_ln147_2 = sub i32 %add_ln147_1, %select_ln139_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'sub' 'sub_ln147_2' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln144 = select i1 %icmp_ln144_1, i32 %select_ln139_1, i32 %sub_ln147" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'select' 'select_ln144' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %and_ln118_1, i32 %add_ln506_1, i32 %select_ln144" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%select_ln144_1 = select i1 %icmp_ln144_2, i32 %select_ln139_2, i32 %sub_ln147_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'select' 'select_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln118_1 = select i1 %and_ln118_2, i32 %add_ln506_2, i32 %select_ln144_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_2)   --->   "%select_ln144_2 = select i1 %icmp_ln144_3, i32 %select_ln139_3, i32 %sub_ln147_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'select_ln144_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln118_2 = select i1 %and_ln118_3, i32 %add_ln506_3, i32 %select_ln144_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'select' 'select_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 87 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'xor' 'xor_ln457' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln507 = sub i32 %add_ln506, %select_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'sub' 'sub_ln507' <Predicate = (icmp_ln899_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i32 %sub_ln507 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'trunc' 'trunc_ln493' <Predicate = (icmp_ln899_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln507_1 = sub i32 %add_ln506, %select_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'sub' 'sub_ln507_1' <Predicate = (icmp_ln899_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln493_1 = trunc i32 %sub_ln507_1 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'trunc' 'trunc_ln493_1' <Predicate = (icmp_ln899_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln507_2 = sub i32 %add_ln506, %select_ln118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'sub' 'sub_ln507_2' <Predicate = (icmp_ln899_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln493_2 = trunc i32 %sub_ln507_2 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'trunc' 'trunc_ln493_2' <Predicate = (icmp_ln899_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.39>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 98 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln444 = icmp eq i32 %t_V_2, %add_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_2, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_15 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'partselect' 'tmp_15' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln891 = icmp ne i31 %tmp_15, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'bitselect' 'tmp_16' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_4 = xor i1 %tmp_16, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln118_1 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'bitselect' 'tmp_17' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.55ns)   --->   "%sub_ln142_3 = sub i32 1, %t_V_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'sub' 'sub_ln142_3' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln139 = select i1 %tmp_17, i32 %sub_ln142_3, i32 %ImagLoc_x" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln144 = icmp slt i32 %select_ln139, %p_src_cols_V_read_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (2.55ns)   --->   "%sub_ln147_3 = sub i32 %add_ln147, %select_ln139" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'sub' 'sub_ln147_3' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_3 = select i1 %and_ln118, i32 %ImagLoc_x, i32 %sub_ln147_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'select' 'select_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_5 = xor i1 %icmp_ln118_1, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'xor' 'xor_ln118_5' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_16, %xor_ln118_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i32 %select_ln139, i32 %select_ln118_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 124 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0, label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 128 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 642, i64 0)"   --->   Operation 129 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.55ns)   --->   "%sub_ln458 = sub i32 %add_ln458, %x" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'sub' 'sub_ln458' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %x to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [640 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln493_3 = trunc i32 %sub_ln458 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'trunc' 'trunc_ln493_3' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [640 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_5 : Operation 140 [1/1] (3.63ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'read' 'tmp_22' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 141 [1/1] (3.25ns)   --->   "store i8 %tmp_22, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.25ns)   --->   "store i8 %tmp_22, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (3.25ns)   --->   "store i8 %tmp_22, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (3.63ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'read' 'tmp_19' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 148 [1/1] (3.25ns)   --->   "store i8 %tmp_19, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>

State 6 <SV = 5> <Delay = 7.52>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'load' 'right_border_buf_0_7' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'load' 'right_border_buf_0_8' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'load' 'right_border_buf_0_9' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'right_border_buf_0_10' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'right_border_buf_0_11' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str26) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_6 : Operation 159 [1/1] (1.77ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %trunc_ln493_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'mux' 'tmp_3' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_6 : Operation 162 [1/1] (1.77ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %trunc_ln493_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'mux' 'tmp_6' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_6 : Operation 165 [1/1] (1.77ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %trunc_ln493_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'mux' 'tmp_7' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_7" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'load' 'right_border_buf_0_12' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'load' 'right_border_buf_0_13' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_6 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'br' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (1.77ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %trunc_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'mux' 'tmp_8' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %icmp_ln899_1, i8 %tmp_8, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'select' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (1.77ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %trunc_ln493_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'mux' 'tmp_9' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'select' 'src_kernel_win_0_va_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (1.77ns)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %trunc_ln493_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'mux' 'tmp_s' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %icmp_ln899_1, i8 %tmp_s, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'select' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'load' 'src_kernel_win_0_va_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'src_kernel_win_0_va_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'src_kernel_win_0_va_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_11 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %src_kernel_win_0_va_8 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (1.91ns)   --->   "%sub_ln703 = sub i9 %zext_ln703, %zext_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'sub' 'sub_ln703' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %sub_ln703 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'sext' 'sext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_10, i1 false)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'bitconcatenate' 'shl_ln1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i9 %shl_ln1 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.82ns)   --->   "%sub_ln1118 = sub i10 0, %zext_ln1118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'sub' 'sub_ln1118' <Predicate = (and_ln512)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %sub_ln1118 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'sext' 'sext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_1 = sub i8 %src_kernel_win_0_va_8, %src_kernel_win_0_va_11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'sub' 'sub_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i10 %sub_ln1118 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'trunc' 'trunc_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_7, i1 false)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'bitconcatenate' 'shl_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i9 %shl_ln1118_1 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %src_kernel_win_0_va_9 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'zext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (1.91ns)   --->   "%sub_ln1118_1 = sub i9 0, %zext_ln1118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'sub' 'sub_ln1118_1' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %sub_ln1118_1 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'sext' 'sext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i9 %sub_ln1118_1 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'trunc' 'trunc_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_6 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (1.73ns)   --->   "%add_ln703 = add i11 %sext_ln703_1, %sext_ln703" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (1.82ns)   --->   "%add_ln703_1 = add i10 %zext_ln703_2, %sext_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i10 %add_ln703_1 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'sext' 'sext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i11 %zext_ln703_1, %sext_ln703_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %add_ln703, %add_ln703_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_4 = add i8 %trunc_ln703, %sub_ln703_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (1.91ns)   --->   "%add_ln703_5 = add i8 %src_kernel_win_0_va_6, %trunc_ln703_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'partselect' 'tmp_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.13ns)   --->   "%icmp_ln785 = icmp ne i3 %tmp_10, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'icmp' 'icmp_ln785' <Predicate = (and_ln512)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'load' 'src_kernel_win_0_va_12' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'load' 'src_kernel_win_0_va_13' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'load' 'src_kernel_win_0_va_14' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_5)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_13, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_12, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.55>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i8 %src_kernel_win_0_va_7, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'shl' 'shl_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i8 %shl_ln703, %add_ln703_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 227 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %add_ln703_4, %add_ln703_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'add' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %icmp_ln785, %xor_ln785" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%select_ln340 = select i1 %xor_ln785, i8 -1, i8 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln340 = or i1 %p_Result_s, %overflow" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %or_ln340, i8 %select_ln340, i8 %p_Val2_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'select' 'p_Val2_3' <Predicate = (and_ln512)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'write' <Predicate = (and_ln512)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "br label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_1   (alloca           ) [ 0011111111]
right_border_buf_0_2   (alloca           ) [ 0011111111]
right_border_buf_0_3   (alloca           ) [ 0011111111]
right_border_buf_0_4   (alloca           ) [ 0011111111]
right_border_buf_0_5   (alloca           ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
p_src_cols_V_read_1    (read             ) [ 0011111111]
p_src_rows_V_read_1    (read             ) [ 0011111111]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
add_ln443              (add              ) [ 0011111111]
add_ln443_1            (add              ) [ 0011111111]
add_ln506              (add              ) [ 0011111111]
add_ln458              (add              ) [ 0011111111]
shl_ln147              (shl              ) [ 0000000000]
add_ln147_1            (add              ) [ 0011111111]
shl_ln147_1            (shl              ) [ 0000000000]
add_ln147              (add              ) [ 0011111111]
br_ln443               (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
icmp_ln443             (icmp             ) [ 0011111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
br_ln443               (br               ) [ 0000000000]
icmp_ln887             (icmp             ) [ 0001111110]
tmp                    (partselect       ) [ 0000000000]
icmp_ln899             (icmp             ) [ 0001111110]
icmp_ln879             (icmp             ) [ 0001111110]
icmp_ln879_1           (icmp             ) [ 0001111110]
icmp_ln899_1           (icmp             ) [ 0001111110]
add_ln506_1            (add              ) [ 0000000000]
tmp_1                  (bitselect        ) [ 0000000000]
xor_ln118_1            (xor              ) [ 0000000000]
icmp_ln118             (icmp             ) [ 0000000000]
and_ln118_1            (and              ) [ 0000000000]
tmp_2                  (bitselect        ) [ 0000000000]
sub_ln142              (sub              ) [ 0000000000]
select_ln139_1         (select           ) [ 0000000000]
icmp_ln144_1           (icmp             ) [ 0000000000]
sub_ln147              (sub              ) [ 0000000000]
add_ln506_2            (add              ) [ 0000000000]
tmp_11                 (bitselect        ) [ 0000000000]
xor_ln118_2            (xor              ) [ 0000000000]
icmp_ln118_2           (icmp             ) [ 0000000000]
and_ln118_2            (and              ) [ 0000000000]
tmp_12                 (bitselect        ) [ 0000000000]
sub_ln142_1            (sub              ) [ 0000000000]
select_ln139_2         (select           ) [ 0000000000]
icmp_ln144_2           (icmp             ) [ 0000000000]
sub_ln147_1            (sub              ) [ 0000000000]
add_ln506_3            (add              ) [ 0000000000]
tmp_13                 (bitselect        ) [ 0000000000]
xor_ln118_3            (xor              ) [ 0000000000]
icmp_ln118_3           (icmp             ) [ 0000000000]
and_ln118_3            (and              ) [ 0000000000]
tmp_14                 (bitselect        ) [ 0000000000]
sub_ln142_2            (sub              ) [ 0000000000]
select_ln139_3         (select           ) [ 0000000000]
icmp_ln144_3           (icmp             ) [ 0000000000]
sub_ln147_2            (sub              ) [ 0000000000]
select_ln144           (select           ) [ 0000000000]
select_ln118           (select           ) [ 0001000000]
select_ln144_1         (select           ) [ 0000000000]
select_ln118_1         (select           ) [ 0001000000]
select_ln144_2         (select           ) [ 0000000000]
select_ln118_2         (select           ) [ 0001000000]
ret_ln1290             (ret              ) [ 0000000000]
specloopname_ln443     (specloopname     ) [ 0000000000]
tmp_4                  (specregionbegin  ) [ 0000111111]
xor_ln457              (xor              ) [ 0000111110]
sub_ln507              (sub              ) [ 0000000000]
trunc_ln493            (trunc            ) [ 0000111110]
sub_ln507_1            (sub              ) [ 0000000000]
trunc_ln493_1          (trunc            ) [ 0000111110]
sub_ln507_2            (sub              ) [ 0000000000]
trunc_ln493_2          (trunc            ) [ 0000111110]
br_ln444               (br               ) [ 0011111111]
t_V_2                  (phi              ) [ 0000100010]
icmp_ln444             (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_15                 (partselect       ) [ 0000000000]
icmp_ln891             (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_16                 (bitselect        ) [ 0000000000]
xor_ln118_4            (xor              ) [ 0000000000]
icmp_ln118_1           (icmp             ) [ 0000000000]
and_ln118              (and              ) [ 0011111111]
tmp_17                 (bitselect        ) [ 0000000000]
sub_ln142_3            (sub              ) [ 0000000000]
select_ln139           (select           ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0000000000]
sub_ln147_3            (sub              ) [ 0000000000]
select_ln118_3         (select           ) [ 0000000000]
xor_ln118_5            (xor              ) [ 0000000000]
or_ln118               (or               ) [ 0000000000]
and_ln144              (and              ) [ 0000000000]
x                      (select           ) [ 0000110000]
or_ln457               (or               ) [ 0000111000]
br_ln465               (br               ) [ 0000000000]
br_ln466               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
br_ln475               (br               ) [ 0000000000]
and_ln512              (and              ) [ 0000111110]
br_ln512               (br               ) [ 0000000000]
right_border_buf_0_6   (load             ) [ 0000101000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln444               (br               ) [ 0000000000]
sub_ln458              (sub              ) [ 0000000000]
zext_ln835             (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0000101000]
trunc_ln493_3          (trunc            ) [ 0000101000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0000101000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0000101000]
tmp_22                 (read             ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
tmp_19                 (read             ) [ 0000000000]
store_ln493            (store            ) [ 0000000000]
right_border_buf_0_7   (load             ) [ 0000000000]
right_border_buf_0_8   (load             ) [ 0000000000]
right_border_buf_0_9   (load             ) [ 0000000000]
right_border_buf_0_10  (load             ) [ 0000000000]
right_border_buf_0_11  (load             ) [ 0000000000]
specloopname_ln444     (specloopname     ) [ 0000000000]
tmp_5                  (specregionbegin  ) [ 0000100100]
specpipeline_ln448     (specpipeline     ) [ 0000000000]
specloopname_ln450     (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_3                  (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_6                  (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_7                  (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
right_border_buf_0_12  (load             ) [ 0000000000]
right_border_buf_0_13  (load             ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
br_ln495               (br               ) [ 0000000000]
tmp_8                  (mux              ) [ 0000000000]
src_kernel_win_0_va_6  (select           ) [ 0000100100]
tmp_9                  (mux              ) [ 0000000000]
src_kernel_win_0_va_7  (select           ) [ 0000100110]
tmp_s                  (mux              ) [ 0000000000]
src_kernel_win_0_va_8  (select           ) [ 0000100100]
src_kernel_win_0_va_9  (load             ) [ 0000000000]
src_kernel_win_0_va_10 (load             ) [ 0000000000]
src_kernel_win_0_va_11 (load             ) [ 0000000000]
zext_ln1118            (zext             ) [ 0000000000]
zext_ln703             (zext             ) [ 0000000000]
sub_ln703              (sub              ) [ 0000000000]
sext_ln1118            (sext             ) [ 0000000000]
shl_ln1                (bitconcatenate   ) [ 0000000000]
zext_ln1118_1          (zext             ) [ 0000000000]
sub_ln1118             (sub              ) [ 0000000000]
sext_ln703             (sext             ) [ 0000000000]
sub_ln703_1            (sub              ) [ 0000000000]
trunc_ln703            (trunc            ) [ 0000000000]
shl_ln1118_1           (bitconcatenate   ) [ 0000000000]
zext_ln703_1           (zext             ) [ 0000000000]
zext_ln1118_2          (zext             ) [ 0000000000]
sub_ln1118_1           (sub              ) [ 0000000000]
sext_ln703_1           (sext             ) [ 0000000000]
trunc_ln703_1          (trunc            ) [ 0000000000]
zext_ln703_2           (zext             ) [ 0000000000]
add_ln703              (add              ) [ 0000000000]
add_ln703_1            (add              ) [ 0000000000]
sext_ln703_2           (sext             ) [ 0000000000]
add_ln703_2            (add              ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0000100010]
add_ln703_4            (add              ) [ 0000100010]
add_ln703_5            (add              ) [ 0000100010]
tmp_10                 (partselect       ) [ 0000000000]
icmp_ln785             (icmp             ) [ 0000100010]
src_kernel_win_0_va_12 (load             ) [ 0000000000]
src_kernel_win_0_va_13 (load             ) [ 0000000000]
src_kernel_win_0_va_14 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
br_ln444               (br               ) [ 0011111111]
shl_ln703              (shl              ) [ 0000000000]
add_ln703_6            (add              ) [ 0000000000]
p_Val2_1               (add              ) [ 0000000000]
xor_ln785              (xor              ) [ 0000000000]
overflow               (and              ) [ 0000000000]
select_ln340           (select           ) [ 0000000000]
or_ln340               (or               ) [ 0000000000]
p_Val2_3               (select           ) [ 0000000000]
write_ln515            (write            ) [ 0000000000]
br_ln516               (br               ) [ 0000000000]
empty_34               (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="src_kernel_win_0_va_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src_kernel_win_0_va_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_va_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_va_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_va_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="right_border_buf_0_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="right_border_buf_0_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="right_border_buf_0_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_border_buf_0_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="right_border_buf_0_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_buf_0_val_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="k_buf_0_val_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_buf_0_val_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_src_cols_V_read_1_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_src_rows_V_read_1_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_22/5 tmp_19/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln515_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_buf_0_val_3_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="10" slack="0"/>
<pin id="253" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
<pin id="255" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/5 store_ln472/5 store_ln493/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_buf_0_val_4_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="1"/>
<pin id="263" dir="0" index="4" bw="10" slack="0"/>
<pin id="264" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
<pin id="266" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/5 store_ln472/5 store_ln489/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="k_buf_0_val_5_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="1"/>
<pin id="258" dir="0" index="4" bw="10" slack="0"/>
<pin id="259" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
<pin id="261" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/5 store_ln472/5 store_ln489/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="t_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="t_V_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="t_V_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="t_V_2_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln443_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln443_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln506_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln458_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln147_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln147_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln147_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln147_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln443_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln887_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="1"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln899_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln879_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln879_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln899_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln506_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln118_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln118_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="and_ln118_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sub_ln142_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln139_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln144_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sub_ln147_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln506_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_11_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln118_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln118_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln118_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_2/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_12_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sub_ln142_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln139_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln144_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln147_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln506_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_3/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_13_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln118_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln118_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="1"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_3/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln118_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_3/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_14_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sub_ln142_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln139_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="32" slack="0"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_3/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln144_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_3/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sub_ln147_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147_2/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln144_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="32" slack="0"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln118_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln144_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="32" slack="0"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln118_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln144_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln118_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln457_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln507_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln493_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln493/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sub_ln507_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="0" index="1" bw="32" slack="1"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln493_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln493_1/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sub_ln507_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507_2/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln493_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln493_2/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln444_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="3"/>
<pin id="656" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="j_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_15_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln891_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ImagLoc_x_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_16_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln118_4_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln118_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="3"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln118_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_17_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sub_ln142_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_3/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln139_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln144_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="3"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln147_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="3"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147_3/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln118_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="32" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xor_ln118_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_5/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln118_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln144_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="x_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="or_ln457_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="1"/>
<pin id="780" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="and_ln512_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="right_border_buf_0_6_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="4"/>
<pin id="789" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sub_ln458_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="4"/>
<pin id="792" dir="0" index="1" bw="32" slack="1"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln458/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln835_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln493_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln493_3/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="right_border_buf_0_7_load_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="5"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="right_border_buf_0_8_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="5"/>
<pin id="809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="right_border_buf_0_9_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="5"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="right_border_buf_0_10_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="5"/>
<pin id="815" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="right_border_buf_0_11_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="5"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="0" index="2" bw="8" slack="0"/>
<pin id="823" dir="0" index="3" bw="1" slack="0"/>
<pin id="824" dir="0" index="4" bw="2" slack="1"/>
<pin id="825" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="col_buf_0_val_0_0_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="2"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="0" index="2" bw="8" slack="0"/>
<pin id="834" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_6_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="0" index="4" bw="2" slack="1"/>
<pin id="843" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="col_buf_0_val_1_0_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="0" index="2" bw="8" slack="0"/>
<pin id="852" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="1"/>
<pin id="858" dir="0" index="2" bw="8" slack="0"/>
<pin id="859" dir="0" index="3" bw="1" slack="0"/>
<pin id="860" dir="0" index="4" bw="2" slack="1"/>
<pin id="861" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="col_buf_0_val_2_0_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="2"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="0" index="2" bw="8" slack="0"/>
<pin id="869" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="right_border_buf_0_12_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="5"/>
<pin id="874" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="right_border_buf_0_13_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="5"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="store_ln495_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="5"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="store_ln495_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="5"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln495_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="5"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="store_ln495_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="1"/>
<pin id="895" dir="0" index="1" bw="8" slack="5"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="store_ln495_store_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="5"/>
<pin id="900" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="store_ln495_store_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="5"/>
<pin id="905" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_8_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="0" index="2" bw="8" slack="0"/>
<pin id="911" dir="0" index="3" bw="8" slack="0"/>
<pin id="912" dir="0" index="4" bw="2" slack="3"/>
<pin id="913" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="src_kernel_win_0_va_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="4"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="0" index="2" bw="8" slack="0"/>
<pin id="922" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_9_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="8" slack="0"/>
<pin id="929" dir="0" index="3" bw="8" slack="0"/>
<pin id="930" dir="0" index="4" bw="2" slack="3"/>
<pin id="931" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="src_kernel_win_0_va_7_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="4"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="0" index="2" bw="8" slack="0"/>
<pin id="940" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_s_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="0"/>
<pin id="946" dir="0" index="2" bw="8" slack="0"/>
<pin id="947" dir="0" index="3" bw="8" slack="0"/>
<pin id="948" dir="0" index="4" bw="2" slack="3"/>
<pin id="949" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="src_kernel_win_0_va_8_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="4"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="0" index="2" bw="8" slack="0"/>
<pin id="958" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="src_kernel_win_0_va_9_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="6"/>
<pin id="963" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="src_kernel_win_0_va_10_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="6"/>
<pin id="966" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="src_kernel_win_0_va_11_load_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="6"/>
<pin id="969" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln1118_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln703_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="1"/>
<pin id="976" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sub_ln703_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sext_ln1118_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="0"/>
<pin id="985" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="987" class="1004" name="shl_ln1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="0"/>
<pin id="989" dir="0" index="1" bw="8" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln1118_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="9" slack="0"/>
<pin id="997" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/7 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sub_ln1118_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="9" slack="0"/>
<pin id="1002" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/7 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln703_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="0"/>
<pin id="1007" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/7 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sub_ln703_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="1"/>
<pin id="1011" dir="0" index="1" bw="8" slack="0"/>
<pin id="1012" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln703_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="0"/>
<pin id="1016" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="shl_ln1118_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="1"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/7 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln703_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="9" slack="0"/>
<pin id="1027" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln1118_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sub_ln1118_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/7 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln703_1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="0"/>
<pin id="1041" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/7 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="trunc_ln703_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="9" slack="0"/>
<pin id="1045" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/7 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln703_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="1"/>
<pin id="1049" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/7 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln703_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="9" slack="0"/>
<pin id="1052" dir="0" index="1" bw="10" slack="0"/>
<pin id="1053" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln703_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="0" index="1" bw="9" slack="0"/>
<pin id="1059" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln703_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="10" slack="0"/>
<pin id="1064" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln703_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="9" slack="0"/>
<pin id="1068" dir="0" index="1" bw="10" slack="0"/>
<pin id="1069" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/7 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="p_Val2_s_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="11" slack="0"/>
<pin id="1074" dir="0" index="1" bw="11" slack="0"/>
<pin id="1075" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="p_Result_s_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="11" slack="0"/>
<pin id="1081" dir="0" index="2" bw="5" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln703_4_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/7 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="add_ln703_5_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="0" index="1" bw="8" slack="0"/>
<pin id="1095" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/7 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_10_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="3" slack="0"/>
<pin id="1099" dir="0" index="1" bw="11" slack="0"/>
<pin id="1100" dir="0" index="2" bw="5" slack="0"/>
<pin id="1101" dir="0" index="3" bw="5" slack="0"/>
<pin id="1102" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln785_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="3" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/7 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="src_kernel_win_0_va_12_load_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="6"/>
<pin id="1115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/7 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="src_kernel_win_0_va_13_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="6"/>
<pin id="1118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/7 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="src_kernel_win_0_va_14_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="6"/>
<pin id="1121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/7 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln444_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="6"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="store_ln444_store_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="1"/>
<pin id="1129" dir="0" index="1" bw="8" slack="6"/>
<pin id="1130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="store_ln444_store_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="0" index="1" bw="8" slack="6"/>
<pin id="1134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="store_ln444_store_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="0" index="1" bw="8" slack="6"/>
<pin id="1139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="store_ln444_store_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="0"/>
<pin id="1142" dir="0" index="1" bw="8" slack="6"/>
<pin id="1143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="store_ln444_store_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="1"/>
<pin id="1147" dir="0" index="1" bw="8" slack="6"/>
<pin id="1148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/7 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="shl_ln703_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="2"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln703/8 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="add_ln703_6_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="1"/>
<pin id="1157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/8 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="p_Val2_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="0" index="1" bw="8" slack="0"/>
<pin id="1162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/8 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="xor_ln785_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/8 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="overflow_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="select_ln340_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="0" index="2" bw="1" slack="0"/>
<pin id="1178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/8 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="or_ln340_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/8 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="p_Val2_3_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="8" slack="0"/>
<pin id="1190" dir="0" index="2" bw="8" slack="0"/>
<pin id="1191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="src_kernel_win_0_va_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="6"/>
<pin id="1198" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1202" class="1005" name="src_kernel_win_0_va_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="6"/>
<pin id="1204" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="src_kernel_win_0_va_2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="6"/>
<pin id="1210" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="src_kernel_win_0_va_3_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="6"/>
<pin id="1216" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="src_kernel_win_0_va_4_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="6"/>
<pin id="1222" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="src_kernel_win_0_va_5_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="6"/>
<pin id="1228" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="right_border_buf_0_s_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="5"/>
<pin id="1234" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1239" class="1005" name="right_border_buf_0_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="5"/>
<pin id="1241" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="right_border_buf_0_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="5"/>
<pin id="1247" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="right_border_buf_0_3_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="5"/>
<pin id="1253" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="right_border_buf_0_4_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="5"/>
<pin id="1260" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="right_border_buf_0_5_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="4"/>
<pin id="1266" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="p_src_cols_V_read_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="3"/>
<pin id="1272" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="p_src_rows_V_read_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="add_ln443_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="3"/>
<pin id="1290" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln443 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add_ln443_1_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="1"/>
<pin id="1295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln443_1 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="add_ln506_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="2"/>
<pin id="1300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln506 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="add_ln458_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="4"/>
<pin id="1307" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln458 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="add_ln147_1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147_1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="add_ln147_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="3"/>
<pin id="1319" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln147 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="i_V_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="0"/>
<pin id="1327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1330" class="1005" name="icmp_ln887_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="icmp_ln899_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="2"/>
<pin id="1337" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="icmp_ln879_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="2"/>
<pin id="1342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="icmp_ln879_1_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="2"/>
<pin id="1346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="icmp_ln899_1_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="select_ln118_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="select_ln118_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="select_ln118_2_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="xor_ln457_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="trunc_ln493_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="2" slack="3"/>
<pin id="1377" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln493 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="trunc_ln493_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="2" slack="3"/>
<pin id="1382" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln493_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="trunc_ln493_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="2" slack="3"/>
<pin id="1387" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln493_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="icmp_ln444_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="j_V_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="0"/>
<pin id="1396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1399" class="1005" name="and_ln118_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="1"/>
<pin id="1401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="x_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1409" class="1005" name="or_ln457_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="1"/>
<pin id="1411" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="and_ln512_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="3"/>
<pin id="1418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="right_border_buf_0_6_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="1"/>
<pin id="1422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_6 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="k_buf_0_val_3_addr_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="10" slack="1"/>
<pin id="1428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1431" class="1005" name="trunc_ln493_3_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="2" slack="1"/>
<pin id="1433" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln493_3 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="k_buf_0_val_4_addr_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="10" slack="1"/>
<pin id="1440" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1444" class="1005" name="k_buf_0_val_5_addr_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="10" slack="1"/>
<pin id="1446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1450" class="1005" name="src_kernel_win_0_va_6_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="1"/>
<pin id="1452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="src_kernel_win_0_va_7_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="1"/>
<pin id="1459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="src_kernel_win_0_va_8_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="1"/>
<pin id="1466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="p_Result_s_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1477" class="1005" name="add_ln703_4_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="1"/>
<pin id="1479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="add_ln703_5_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="1"/>
<pin id="1484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_5 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="icmp_ln785_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="1"/>
<pin id="1489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln785 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="88" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="126" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="200" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="200" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="251"><net_src comp="200" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="256"><net_src comp="200" pin="2"/><net_sink comp="219" pin=4"/></net>

<net id="257"><net_src comp="213" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="262"><net_src comp="231" pin="3"/><net_sink comp="243" pin=4"/></net>

<net id="267"><net_src comp="219" pin="3"/><net_sink comp="231" pin=4"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="188" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="194" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="194" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="188" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="194" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="188" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="272" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="272" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="8" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="272" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="272" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="8" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="272" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="272" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="14" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="272" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="272" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="387" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="387" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="8" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="272" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="418" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="387" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="432" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="272" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="450" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="464" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="74" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="450" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="24" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="272" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="481" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="450" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="495" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="78" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="272" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="76" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="513" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="527" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="513" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="56" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="272" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="544" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="513" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="558" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="440" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="432" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="445" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="412" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="387" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="576" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="503" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="495" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="508" pin="2"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="475" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="450" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="592" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="566" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="558" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="571" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="538" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="513" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="608" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="629" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="637" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="652"><net_src comp="645" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="283" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="283" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="8" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="68" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="283" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="8" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="70" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="678"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="72" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="54" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="283" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="74" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="70" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="76" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="680" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="694" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="74" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="680" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="70" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="8" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="283" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="711" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="680" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="725" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="705" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="680" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="738" pin="2"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="700" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="76" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="686" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="733" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="725" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="743" pin="3"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="700" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="674" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="803"><net_src comp="790" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="826"><net_src comp="98" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="804" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="807" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="100" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="835"><net_src comp="219" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="836"><net_src comp="819" pin="5"/><net_sink comp="830" pin=2"/></net>

<net id="844"><net_src comp="98" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="813" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="816" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="847"><net_src comp="100" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="853"><net_src comp="231" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="837" pin="5"/><net_sink comp="848" pin=2"/></net>

<net id="862"><net_src comp="98" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="810" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="100" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="870"><net_src comp="243" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="871"><net_src comp="855" pin="5"/><net_sink comp="865" pin=2"/></net>

<net id="882"><net_src comp="865" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="875" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="848" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="901"><net_src comp="872" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="830" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="914"><net_src comp="98" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="830" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="848" pin="3"/><net_sink comp="907" pin=2"/></net>

<net id="917"><net_src comp="865" pin="3"/><net_sink comp="907" pin=3"/></net>

<net id="923"><net_src comp="907" pin="5"/><net_sink comp="918" pin=1"/></net>

<net id="924"><net_src comp="830" pin="3"/><net_sink comp="918" pin=2"/></net>

<net id="932"><net_src comp="98" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="830" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="848" pin="3"/><net_sink comp="925" pin=2"/></net>

<net id="935"><net_src comp="865" pin="3"/><net_sink comp="925" pin=3"/></net>

<net id="941"><net_src comp="925" pin="5"/><net_sink comp="936" pin=1"/></net>

<net id="942"><net_src comp="848" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="950"><net_src comp="98" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="830" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="848" pin="3"/><net_sink comp="943" pin=2"/></net>

<net id="953"><net_src comp="865" pin="3"/><net_sink comp="943" pin=3"/></net>

<net id="959"><net_src comp="943" pin="5"/><net_sink comp="954" pin=1"/></net>

<net id="960"><net_src comp="865" pin="3"/><net_sink comp="954" pin=2"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="981"><net_src comp="974" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="970" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="977" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="102" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="964" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="104" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="987" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="106" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="995" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="967" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1017"><net_src comp="999" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="102" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="104" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1028"><net_src comp="1018" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="961" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="108" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1033" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1054"><net_src comp="1039" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1005" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1047" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="983" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1025" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1050" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1083"><net_src comp="110" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="112" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="1014" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1009" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1043" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1103"><net_src comp="114" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="1072" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1105"><net_src comp="116" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1106"><net_src comp="112" pin="0"/><net_sink comp="1097" pin=3"/></net>

<net id="1111"><net_src comp="1097" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="118" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1126"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1135"><net_src comp="1116" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1144"><net_src comp="1113" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1153"><net_src comp="120" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1158"><net_src comp="1149" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="1154" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="76" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1164" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="122" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="124" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1186"><net_src comp="1169" pin="2"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="1182" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="1174" pin="3"/><net_sink comp="1187" pin=1"/></net>

<net id="1194"><net_src comp="1159" pin="2"/><net_sink comp="1187" pin=2"/></net>

<net id="1195"><net_src comp="1187" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="1199"><net_src comp="128" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1205"><net_src comp="132" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1211"><net_src comp="136" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1217"><net_src comp="140" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1223"><net_src comp="144" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1229"><net_src comp="148" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1235"><net_src comp="152" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1242"><net_src comp="156" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1248"><net_src comp="160" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1254"><net_src comp="164" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1257"><net_src comp="1251" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1261"><net_src comp="168" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1267"><net_src comp="172" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1273"><net_src comp="188" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1279"><net_src comp="194" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1282"><net_src comp="1276" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1283"><net_src comp="1276" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1284"><net_src comp="1276" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1285"><net_src comp="1276" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1286"><net_src comp="1276" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1287"><net_src comp="1276" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1291"><net_src comp="290" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1296"><net_src comp="296" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1301"><net_src comp="302" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1308"><net_src comp="308" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1313"><net_src comp="320" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1316"><net_src comp="1310" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1320"><net_src comp="332" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1328"><net_src comp="343" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1333"><net_src comp="349" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1338"><net_src comp="364" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1343"><net_src comp="370" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="376" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="382" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1358"><net_src comp="584" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1363"><net_src comp="600" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1368"><net_src comp="616" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1373"><net_src comp="624" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1378"><net_src comp="633" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="907" pin=4"/></net>

<net id="1383"><net_src comp="641" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="925" pin=4"/></net>

<net id="1388"><net_src comp="649" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="943" pin=4"/></net>

<net id="1393"><net_src comp="653" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="658" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1402"><net_src comp="705" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1406"><net_src comp="769" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1408"><net_src comp="1403" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1412"><net_src comp="777" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1414"><net_src comp="1409" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1415"><net_src comp="1409" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1419"><net_src comp="782" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="787" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1429"><net_src comp="213" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1434"><net_src comp="800" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="819" pin=4"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="837" pin=4"/></net>

<net id="1437"><net_src comp="1431" pin="1"/><net_sink comp="855" pin=4"/></net>

<net id="1441"><net_src comp="225" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1447"><net_src comp="237" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1453"><net_src comp="918" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1456"><net_src comp="1450" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1460"><net_src comp="936" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1463"><net_src comp="1457" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1467"><net_src comp="954" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1470"><net_src comp="1464" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1474"><net_src comp="1078" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1480"><net_src comp="1086" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1485"><net_src comp="1092" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1490"><net_src comp="1107" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_rows_V_read | {1 }
	Port: Filter2D : p_src_cols_V_read | {1 }
	Port: Filter2D : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		add_ln506_1 : 1
		tmp_1 : 2
		xor_ln118_1 : 3
		icmp_ln118 : 2
		and_ln118_1 : 3
		tmp_2 : 2
		sub_ln142 : 1
		select_ln139_1 : 3
		icmp_ln144_1 : 4
		sub_ln147 : 4
		add_ln506_2 : 1
		tmp_11 : 2
		xor_ln118_2 : 3
		icmp_ln118_2 : 2
		and_ln118_2 : 3
		tmp_12 : 2
		sub_ln142_1 : 1
		select_ln139_2 : 3
		icmp_ln144_2 : 4
		sub_ln147_1 : 4
		add_ln506_3 : 1
		tmp_13 : 2
		xor_ln118_3 : 3
		icmp_ln118_3 : 2
		and_ln118_3 : 3
		tmp_14 : 2
		sub_ln142_2 : 1
		select_ln139_3 : 3
		icmp_ln144_3 : 4
		sub_ln147_2 : 4
		select_ln144 : 5
		select_ln118 : 6
		select_ln144_1 : 5
		select_ln118_1 : 6
		select_ln144_2 : 5
		select_ln118_2 : 6
	State 3
		trunc_ln493 : 1
		trunc_ln493_1 : 1
		trunc_ln493_2 : 1
	State 4
		icmp_ln444 : 1
		j_V : 1
		tmp_15 : 1
		icmp_ln891 : 2
		ImagLoc_x : 1
		tmp_16 : 2
		xor_ln118_4 : 3
		icmp_ln118_1 : 2
		and_ln118 : 3
		tmp_17 : 2
		sub_ln142_3 : 1
		select_ln139 : 3
		icmp_ln144 : 4
		sub_ln147_3 : 4
		select_ln118_3 : 5
		xor_ln118_5 : 3
		or_ln118 : 3
		and_ln144 : 5
		x : 6
		or_ln457 : 3
		br_ln465 : 3
		and_ln512 : 3
		br_ln512 : 3
	State 5
		k_buf_0_val_3_addr : 1
		k_buf_0_val_3_load : 2
		trunc_ln493_3 : 1
		k_buf_0_val_4_addr : 1
		k_buf_0_val_4_load : 2
		k_buf_0_val_5_addr : 1
		k_buf_0_val_5_load : 2
		store_ln472 : 2
		store_ln472 : 2
		store_ln472 : 2
		store_ln493 : 2
	State 6
		tmp_3 : 1
		col_buf_0_val_0_0 : 2
		tmp_6 : 1
		col_buf_0_val_1_0 : 2
		tmp_7 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_8 : 3
		src_kernel_win_0_va_6 : 4
		tmp_9 : 3
		src_kernel_win_0_va_7 : 4
		tmp_s : 3
		src_kernel_win_0_va_8 : 4
	State 7
		zext_ln1118 : 1
		sub_ln703 : 2
		sext_ln1118 : 3
		shl_ln1 : 1
		zext_ln1118_1 : 2
		sub_ln1118 : 3
		sext_ln703 : 4
		sub_ln703_1 : 1
		trunc_ln703 : 4
		zext_ln703_1 : 1
		zext_ln1118_2 : 1
		sub_ln1118_1 : 2
		sext_ln703_1 : 3
		trunc_ln703_1 : 3
		add_ln703 : 5
		add_ln703_1 : 4
		sext_ln703_2 : 5
		add_ln703_2 : 6
		p_Val2_s : 7
		p_Result_s : 8
		add_ln703_4 : 5
		add_ln703_5 : 4
		tmp_10 : 8
		icmp_ln785 : 9
		store_ln444 : 1
		store_ln444 : 1
		store_ln444 : 1
	State 8
		p_Val2_1 : 1
		write_ln515 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln443_fu_290        |    0    |    39   |
|          |        add_ln443_1_fu_296       |    0    |    39   |
|          |         add_ln506_fu_302        |    0    |    39   |
|          |         add_ln458_fu_308        |    0    |    39   |
|          |        add_ln147_1_fu_320       |    0    |    39   |
|          |         add_ln147_fu_332        |    0    |    39   |
|          |            i_V_fu_343           |    0    |    39   |
|          |        add_ln506_1_fu_387       |    0    |    39   |
|          |        add_ln506_2_fu_450       |    0    |    39   |
|    add   |        add_ln506_3_fu_513       |    0    |    39   |
|          |            j_V_fu_658           |    0    |    39   |
|          |         ImagLoc_x_fu_680        |    0    |    39   |
|          |        add_ln703_fu_1050        |    0    |    14   |
|          |       add_ln703_1_fu_1056       |    0    |    15   |
|          |       add_ln703_2_fu_1066       |    0    |    8    |
|          |         p_Val2_s_fu_1072        |    0    |    8    |
|          |       add_ln703_4_fu_1086       |    0    |    8    |
|          |       add_ln703_5_fu_1092       |    0    |    15   |
|          |       add_ln703_6_fu_1154       |    0    |    8    |
|          |         p_Val2_1_fu_1159        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |         sub_ln142_fu_426        |    0    |    39   |
|          |         sub_ln147_fu_445        |    0    |    39   |
|          |        sub_ln142_1_fu_489       |    0    |    39   |
|          |        sub_ln147_1_fu_508       |    0    |    39   |
|          |        sub_ln142_2_fu_552       |    0    |    39   |
|          |        sub_ln147_2_fu_571       |    0    |    39   |
|          |         sub_ln507_fu_629        |    0    |    39   |
|    sub   |        sub_ln507_1_fu_637       |    0    |    39   |
|          |        sub_ln507_2_fu_645       |    0    |    39   |
|          |        sub_ln142_3_fu_719       |    0    |    39   |
|          |        sub_ln147_3_fu_738       |    0    |    39   |
|          |         sub_ln458_fu_790        |    0    |    39   |
|          |         sub_ln703_fu_977        |    0    |    15   |
|          |        sub_ln1118_fu_999        |    0    |    15   |
|          |       sub_ln703_1_fu_1009       |    0    |    8    |
|          |       sub_ln1118_1_fu_1033      |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |      select_ln139_1_fu_432      |    0    |    32   |
|          |      select_ln139_2_fu_495      |    0    |    32   |
|          |      select_ln139_3_fu_558      |    0    |    32   |
|          |       select_ln144_fu_576       |    0    |    32   |
|          |       select_ln118_fu_584       |    0    |    32   |
|          |      select_ln144_1_fu_592      |    0    |    32   |
|          |      select_ln118_1_fu_600      |    0    |    32   |
|          |      select_ln144_2_fu_608      |    0    |    32   |
|          |      select_ln118_2_fu_616      |    0    |    32   |
|  select  |       select_ln139_fu_725       |    0    |    32   |
|          |      select_ln118_3_fu_743      |    0    |    32   |
|          |             x_fu_769            |    0    |    32   |
|          |     col_buf_0_val_0_0_fu_830    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_848    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_865    |    0    |    8    |
|          |   src_kernel_win_0_va_6_fu_918  |    0    |    8    |
|          |   src_kernel_win_0_va_7_fu_936  |    0    |    8    |
|          |   src_kernel_win_0_va_8_fu_954  |    0    |    8    |
|          |       select_ln340_fu_1174      |    0    |    2    |
|          |         p_Val2_3_fu_1187        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln443_fu_338        |    0    |    18   |
|          |        icmp_ln887_fu_349        |    0    |    18   |
|          |        icmp_ln899_fu_364        |    0    |    18   |
|          |        icmp_ln879_fu_370        |    0    |    18   |
|          |       icmp_ln879_1_fu_376       |    0    |    18   |
|          |       icmp_ln899_1_fu_382       |    0    |    18   |
|          |        icmp_ln118_fu_407        |    0    |    18   |
|          |       icmp_ln144_1_fu_440       |    0    |    18   |
|   icmp   |       icmp_ln118_2_fu_470       |    0    |    18   |
|          |       icmp_ln144_2_fu_503       |    0    |    18   |
|          |       icmp_ln118_3_fu_533       |    0    |    18   |
|          |       icmp_ln144_3_fu_566       |    0    |    18   |
|          |        icmp_ln444_fu_653        |    0    |    18   |
|          |        icmp_ln891_fu_674        |    0    |    18   |
|          |       icmp_ln118_1_fu_700       |    0    |    18   |
|          |        icmp_ln144_fu_733        |    0    |    18   |
|          |        icmp_ln785_fu_1107       |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          |           tmp_3_fu_819          |    0    |    15   |
|          |           tmp_6_fu_837          |    0    |    15   |
|    mux   |           tmp_7_fu_855          |    0    |    15   |
|          |           tmp_8_fu_907          |    0    |    15   |
|          |           tmp_9_fu_925          |    0    |    15   |
|          |           tmp_s_fu_943          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |        xor_ln118_1_fu_401       |    0    |    2    |
|          |        xor_ln118_2_fu_464       |    0    |    2    |
|          |        xor_ln118_3_fu_527       |    0    |    2    |
|    xor   |         xor_ln457_fu_624        |    0    |    2    |
|          |        xor_ln118_4_fu_694       |    0    |    2    |
|          |        xor_ln118_5_fu_751       |    0    |    2    |
|          |        xor_ln785_fu_1164        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |        and_ln118_1_fu_412       |    0    |    2    |
|          |        and_ln118_2_fu_475       |    0    |    2    |
|          |        and_ln118_3_fu_538       |    0    |    2    |
|    and   |         and_ln118_fu_705        |    0    |    2    |
|          |         and_ln144_fu_763        |    0    |    2    |
|          |         and_ln512_fu_782        |    0    |    2    |
|          |         overflow_fu_1169        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |         or_ln118_fu_757         |    0    |    2    |
|    or    |         or_ln457_fu_777         |    0    |    2    |
|          |         or_ln340_fu_1182        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          | p_src_cols_V_read_1_read_fu_188 |    0    |    0    |
|   read   | p_src_rows_V_read_1_read_fu_194 |    0    |    0    |
|          |         grp_read_fu_200         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln515_write_fu_206    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         shl_ln147_fu_314        |    0    |    0    |
|    shl   |        shl_ln147_1_fu_326       |    0    |    0    |
|          |        shl_ln703_fu_1149        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_354           |    0    |    0    |
|partselect|          tmp_15_fu_664          |    0    |    0    |
|          |          tmp_10_fu_1097         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_1_fu_393          |    0    |    0    |
|          |           tmp_2_fu_418          |    0    |    0    |
|          |          tmp_11_fu_456          |    0    |    0    |
|          |          tmp_12_fu_481          |    0    |    0    |
| bitselect|          tmp_13_fu_519          |    0    |    0    |
|          |          tmp_14_fu_544          |    0    |    0    |
|          |          tmp_16_fu_686          |    0    |    0    |
|          |          tmp_17_fu_711          |    0    |    0    |
|          |        p_Result_s_fu_1078       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln493_fu_633       |    0    |    0    |
|          |       trunc_ln493_1_fu_641      |    0    |    0    |
|   trunc  |       trunc_ln493_2_fu_649      |    0    |    0    |
|          |       trunc_ln493_3_fu_800      |    0    |    0    |
|          |       trunc_ln703_fu_1014       |    0    |    0    |
|          |      trunc_ln703_1_fu_1043      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln835_fu_794        |    0    |    0    |
|          |        zext_ln1118_fu_970       |    0    |    0    |
|          |        zext_ln703_fu_974        |    0    |    0    |
|   zext   |       zext_ln1118_1_fu_995      |    0    |    0    |
|          |       zext_ln703_1_fu_1025      |    0    |    0    |
|          |      zext_ln1118_2_fu_1029      |    0    |    0    |
|          |       zext_ln703_2_fu_1047      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        sext_ln1118_fu_983       |    0    |    0    |
|   sext   |        sext_ln703_fu_1005       |    0    |    0    |
|          |       sext_ln703_1_fu_1039      |    0    |    0    |
|          |       sext_ln703_2_fu_1062      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln1_fu_987         |    0    |    0    |
|          |       shl_ln1118_1_fu_1018      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1936  |
|----------|---------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln147_1_reg_1310     |   32   |
|      add_ln147_reg_1317      |   32   |
|     add_ln443_1_reg_1293     |   32   |
|      add_ln443_reg_1288      |   32   |
|      add_ln458_reg_1305      |   32   |
|      add_ln506_reg_1298      |   32   |
|     add_ln703_4_reg_1477     |    8   |
|     add_ln703_5_reg_1482     |    8   |
|      and_ln118_reg_1399      |    1   |
|      and_ln512_reg_1416      |    1   |
|         i_V_reg_1325         |   32   |
|      icmp_ln444_reg_1390     |    1   |
|      icmp_ln785_reg_1487     |    1   |
|     icmp_ln879_1_reg_1344    |    1   |
|      icmp_ln879_reg_1340     |    1   |
|      icmp_ln887_reg_1330     |    1   |
|     icmp_ln899_1_reg_1348    |    1   |
|      icmp_ln899_reg_1335     |    1   |
|         j_V_reg_1394         |   32   |
|  k_buf_0_val_3_addr_reg_1426 |   10   |
|  k_buf_0_val_4_addr_reg_1438 |   10   |
|  k_buf_0_val_5_addr_reg_1444 |   10   |
|       or_ln457_reg_1409      |    1   |
|      p_Result_s_reg_1471     |    1   |
| p_src_cols_V_read_1_reg_1270 |   32   |
| p_src_rows_V_read_1_reg_1276 |   32   |
| right_border_buf_0_1_reg_1239|    8   |
| right_border_buf_0_2_reg_1245|    8   |
| right_border_buf_0_3_reg_1251|    8   |
| right_border_buf_0_4_reg_1258|    8   |
| right_border_buf_0_5_reg_1264|    8   |
| right_border_buf_0_6_reg_1420|    8   |
| right_border_buf_0_s_reg_1232|    8   |
|    select_ln118_1_reg_1360   |   32   |
|    select_ln118_2_reg_1365   |   32   |
|     select_ln118_reg_1355    |   32   |
|src_kernel_win_0_va_1_reg_1202|    8   |
|src_kernel_win_0_va_2_reg_1208|    8   |
|src_kernel_win_0_va_3_reg_1214|    8   |
|src_kernel_win_0_va_4_reg_1220|    8   |
|src_kernel_win_0_va_5_reg_1226|    8   |
|src_kernel_win_0_va_6_reg_1450|    8   |
|src_kernel_win_0_va_7_reg_1457|    8   |
|src_kernel_win_0_va_8_reg_1464|    8   |
| src_kernel_win_0_va_reg_1196 |    8   |
|         t_V_2_reg_279        |   32   |
|          t_V_reg_268         |   32   |
|    trunc_ln493_1_reg_1380    |    2   |
|    trunc_ln493_2_reg_1385    |    2   |
|    trunc_ln493_3_reg_1431    |    2   |
|     trunc_ln493_reg_1375     |    2   |
|          x_reg_1403          |   32   |
|      xor_ln457_reg_1370      |    1   |
+------------------------------+--------+
|             Total            |   706  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_243 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1936  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |   706  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   706  |  1963  |    0   |
+-----------+--------+--------+--------+--------+--------+
