INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Rca_8bits/Rca_8bits.srcs/sources_1/new/Rca_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rca_8bits
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'a' is not allowed [C:/Users/nimes/Rca_8bits/Rca_8bits.srcs/sources_1/new/Rca_8bits.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/Rca_8bits/Rca_8bits.srcs/sim_1/new/Rca_8bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rca_8bits_tb
