<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_mem/bsg_mem_2r1w.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// MBT 4/1/2014</span>
<a name="l-2"></a><span class="c1">//</span>
<a name="l-3"></a><span class="c1">// 2 read-port, 1 write-port ram</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// reads are asynchronous</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="k">module</span> <span class="n">bsg_mem_2r1w</span> <span class="p">#(</span><span class="k">parameter</span> <span class="n">width_p</span><span class="o">=-</span><span class="mh">1</span>
<a name="l-9"></a>                      <span class="p">,</span> <span class="k">parameter</span> <span class="n">els_p</span><span class="o">=-</span><span class="mh">1</span>
<a name="l-10"></a>                      <span class="p">,</span> <span class="k">parameter</span> <span class="n">read_write_same_addr_p</span><span class="o">=</span><span class="mh">0</span>
<a name="l-11"></a>                      <span class="p">,</span> <span class="k">parameter</span> <span class="n">addr_width_lp</span><span class="o">=</span><span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">els_p</span><span class="p">)</span>
<a name="l-12"></a>                      <span class="p">)</span>
<a name="l-13"></a>   <span class="p">(</span><span class="k">input</span>   <span class="n">w_clk_i</span>
<a name="l-14"></a>    <span class="p">,</span> <span class="k">input</span> <span class="n">w_reset_i</span>
<a name="l-15"></a>
<a name="l-16"></a>    <span class="p">,</span> <span class="k">input</span>                     <span class="n">w_v_i</span>
<a name="l-17"></a>    <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">addr_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">w_addr_i</span>
<a name="l-18"></a>    <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">w_data_i</span>
<a name="l-19"></a>
<a name="l-20"></a>    <span class="p">,</span> <span class="k">input</span>                      <span class="n">r0_v_i</span>
<a name="l-21"></a>    <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">addr_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">r0_addr_i</span>
<a name="l-22"></a>    <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r0_data_o</span>
<a name="l-23"></a>
<a name="l-24"></a>    <span class="p">,</span> <span class="k">input</span>                      <span class="n">r1_v_i</span>
<a name="l-25"></a>    <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">addr_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">r1_addr_i</span>
<a name="l-26"></a>    <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r1_data_o</span>
<a name="l-27"></a>
<a name="l-28"></a>    <span class="p">);</span>
<a name="l-29"></a>
<a name="l-30"></a>   <span class="n">bsg_mem_2r1w_synth</span>
<a name="l-31"></a>     <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">width_p</span><span class="p">)</span>
<a name="l-32"></a>       <span class="p">,.</span><span class="n">els_p</span><span class="p">(</span><span class="n">els_p</span><span class="p">)</span>
<a name="l-33"></a>       <span class="p">,.</span><span class="n">read_write_same_addr_p</span><span class="p">(</span><span class="n">read_write_same_addr_p</span><span class="p">)</span>
<a name="l-34"></a>       <span class="p">)</span> <span class="n">synth</span>
<a name="l-35"></a>       <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-36"></a>
<a name="l-37"></a><span class="c1">// synopsys translate_off</span>
<a name="l-38"></a>
<a name="l-39"></a>   <span class="k">always_ff</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">w_clk_i</span><span class="p">)</span>
<a name="l-40"></a>     <span class="k">if</span> <span class="p">(</span><span class="n">w_v_i</span><span class="p">)</span>
<a name="l-41"></a>       <span class="k">begin</span>
<a name="l-42"></a>          <span class="k">assert</span> <span class="p">(</span><span class="n">w_addr_i</span> <span class="o">&lt;</span> <span class="n">els_p</span><span class="p">)</span>
<a name="l-43"></a>            <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;Invalid address %x to %m of size %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">w_addr_i</span><span class="p">,</span> <span class="n">els_p</span><span class="p">);</span>
<a name="l-44"></a>
<a name="l-45"></a>          <span class="k">assert</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">r0_addr_i</span> <span class="o">==</span> <span class="n">w_addr_i</span> <span class="o">&amp;&amp;</span> <span class="n">w_v_i</span> <span class="o">&amp;&amp;</span> <span class="n">r0_v_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">read_write_same_addr_p</span><span class="p">))</span>
<a name="l-46"></a>            <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;%m: Attempt to read and write same address&quot;</span><span class="p">);</span>
<a name="l-47"></a>
<a name="l-48"></a>          <span class="k">assert</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">r1_addr_i</span> <span class="o">==</span> <span class="n">w_addr_i</span> <span class="o">&amp;&amp;</span> <span class="n">w_v_i</span> <span class="o">&amp;&amp;</span> <span class="n">r1_v_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">read_write_same_addr_p</span><span class="p">))</span>
<a name="l-49"></a>            <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;%m: Attempt to read and write same address&quot;</span><span class="p">);</span>
<a name="l-50"></a>       <span class="k">end</span>
<a name="l-51"></a>
<a name="l-52"></a>   <span class="k">initial</span>
<a name="l-53"></a>     <span class="k">begin</span>
<a name="l-54"></a>        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;## %L: instantiating width_p=%d, els_p=%d, read_write_same_addr_p=%d (%m)&quot;</span><span class="p">,</span><span class="n">width_p</span><span class="p">,</span><span class="n">els_p</span><span class="p">,</span><span class="n">read_write_same_addr_p</span><span class="p">);</span>
<a name="l-55"></a>     <span class="k">end</span>
<a name="l-56"></a>
<a name="l-57"></a><span class="c1">// synopsys translate_on</span>
<a name="l-58"></a>
<a name="l-59"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>