{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Frac. DSPs", "Details"], "dsp_packing_factor":2, "type":"module", "total_percent":[0.819805443, 0.441502452, 0.407327592, 1.08298171, 0], "total":[2462, 7938, 77, 0, 92, 80], "name":"Kernel System", "id":0, "depth":0, "max_resources":[974400, 1948800, 7110, 4510, 48720]}
{"name":"Pipe resources", "id":1, "depth":1, "parent":0, "type":"group"}
{"name":"Pipe (_Fc1InputPipeID)", "id":2, "depth":2, "parent":1, "type":"resource", "data":[2, 257, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 256 bits wide by 0 deep."}, {"type":"brief", "text":"256b wide by 0 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (_Layer2OutPipeID)", "id":3, "depth":2, "parent":1, "type":"resource", "data":[11, 166, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 80 bits wide by 1 deep."}, {"type":"brief", "text":"80b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (_Layer3OutPipeID)", "id":4, "depth":2, "parent":1, "type":"resource", "data":[2, 81, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 80 bits wide by 0 deep."}, {"type":"brief", "text":"80b wide by 0 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (call.Myproject)", "id":5, "depth":2, "parent":1, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 1 bit wide by 0 deep."}, {"type":"brief", "text":"1b wide by 0 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (call._ZN4nnet11relu_streamIN4sycl3_V13ext5intel12experimental4pipeI15Layer2OutPipeIDSt5arrayI8ac_fixedILi16ELi6ELb1EL9ac_q_mode0EL9ac_o_mode0EELm5EELi1ENS3_6oneapi12experimental10propertiesISt5tupleIJEEEEvEENS6_I15Layer3OutPipeIDSD_Li0ENSG_ISH_IJNSF_14property_valueINS5_17ready_latency_keyEJSt17integral_constantIiLi0EEEEEEEEEvEE12relu_config3EEvv)", "id":6, "depth":2, "parent":1, "type":"resource", "data":[11, 8, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 1 bit wide by 1 deep."}, {"type":"brief", "text":"1b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Pipe depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (call._ZN4nnet21dense_resource_streamIN4sycl3_V13ext5intel12experimental4pipeI14Fc1InputPipeIDSt5arrayI8ac_fixedILi16ELi6ELb1EL9ac_q_mode0EL9ac_o_mode0EELm16EELi0ENS3_6oneapi12experimental10propertiesISt5tupleIJNSF_14property_valueINS5_17ready_latency_keyEJSt17integral_constantIiLi0EEEEEEEEEvEENS6_I15Layer2OutPipeIDS8_ISC_Lm5EELi1ENSG_ISH_IJEEEEvEE7config2EEvNT1_8weight_tENSW_6bias_tE)", "id":7, "depth":2, "parent":1, "type":"resource", "data":[11, 2726, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 1360 bits wide by 1 deep."}, {"type":"brief", "text":"1360b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Pipe depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (return.Myproject)", "id":8, "depth":2, "parent":1, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 1 bit wide by 0 deep."}, {"type":"brief", "text":"1b wide by 0 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (return._ZN4nnet11relu_streamIN4sycl3_V13ext5intel12experimental4pipeI15Layer2OutPipeIDSt5arrayI8ac_fixedILi16ELi6ELb1EL9ac_q_mode0EL9ac_o_mode0EELm5EELi1ENS3_6oneapi12experimental10propertiesISt5tupleIJEEEEvEENS6_I15Layer3OutPipeIDSD_Li0ENSG_ISH_IJNSF_14property_valueINS5_17ready_latency_keyEJSt17integral_constantIiLi0EEEEEEEEEvEE12relu_config3EEvv)", "id":9, "depth":2, "parent":1, "type":"resource", "data":[11, 8, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 1 bit wide by 1 deep."}, {"type":"brief", "text":"1b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Pipe depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"Pipe (return._ZN4nnet21dense_resource_streamIN4sycl3_V13ext5intel12experimental4pipeI14Fc1InputPipeIDSt5arrayI8ac_fixedILi16ELi6ELb1EL9ac_q_mode0EL9ac_o_mode0EELm16EELi0ENS3_6oneapi12experimental10propertiesISt5tupleIJNSF_14property_valueINS5_17ready_latency_keyEJSt17integral_constantIiLi0EEEEEEEEEvEENS6_I15Layer2OutPipeIDS8_ISC_Lm5EELi1ENSG_ISH_IJEEEEvEE7config2EEvNT1_8weight_tENSW_6bias_tE)", "id":10, "depth":2, "parent":1, "type":"resource", "data":[11, 8, 0, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 1 bit wide by 1 deep."}, {"type":"brief", "text":"1b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Pipe depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/pipes.html"}]}]}
{"name":"relu_config3>()", "id":11, "depth":1, "parent":0, "compute_units":1, "type":"function", "total_percent":[0.0305743013, 0.0254515596, 0.00831280742, 0.0562587902, 0], "total_kernel_resources":[168, 162, 4, 0, 4, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}]}
{"name":"relu_config3>().B1", "id":12, "depth":2, "parent":11, "type":"basicblock"}
{"name":"State", "id":13, "depth":3, "parent":12, "type":"resource", "data":[25, 28, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}]}
{"name":"No Source Line", "id":14, "depth":4, "parent":13, "type":"resource", "data":[25, 28, 0, 0, 0, 0]}
{"name":"Feedback", "id":15, "depth":3, "parent":12, "type":"resource", "data":[16, 9, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}]}
{"name":"No Source Line", "id":16, "depth":4, "parent":15, "type":"resource", "data":[16, 9, 0, 0, 0, 0]}
{"name":"Cluster logic", "id":17, "depth":3, "parent":12, "type":"resource", "data":[41, 35, 0, 0, 4, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}
{"name":"Computation", "id":18, "depth":3, "parent":12, "type":"resource"}
{"name":"No Source Line", "id":19, "depth":4, "parent":18, "type":"resource", "data":[4, 3, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]]}
{"name":"1-bit And", "id":20, "depth":5, "parent":19, "type":"resource", "count":1, "data":[1, 0, 0, 0, 0, 0]}
{"name":"Pipe Read", "id":21, "depth":5, "parent":19, "type":"resource", "count":1, "data":[3, 3, 1, 0, 0, 0]}
{"name":"nnet_activation_stream.h:36 > pipes.hpp:324 > \npipes.hpp:312 > pipes.hpp:432", "id":22, "depth":4, "parent":18, "type":"resource", "data":[1, 83, 3, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_activation_stream.h", "line":36}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":324}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":312}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":432}]]}
{"name":"Pipe Read", "id":23, "depth":5, "parent":22, "type":"resource", "count":1, "data":[1, 83, 3, 0, 0, 0]}
{"name":"nnet_activation_stream.h:42", "id":24, "depth":4, "parent":18, "type":"resource", "data":[60, 0, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_activation_stream.h", "line":42}]]}
{"name":"llvm.smax", "id":25, "depth":5, "parent":24, "type":"resource", "count":4, "data":[60, 0, 0, 0, 0, 0]}
{"name":"nnet_activation_stream.h:43", "id":26, "depth":4, "parent":18, "type":"resource", "data":[15, 0, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_activation_stream.h", "line":43}]]}
{"name":"llvm.smax", "id":27, "depth":5, "parent":26, "type":"resource", "count":1, "data":[15, 0, 0, 0, 0, 0]}
{"name":"nnet_activation_stream.h:48 > pipes.hpp:370 > \npipes.hpp:357 > pipes.hpp:441", "id":28, "depth":4, "parent":18, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_activation_stream.h", "line":48}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":370}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":357}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":441}]]}
{"name":"Pipe Write", "id":29, "depth":5, "parent":28, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"nnet_activation_stream.h:50", "id":30, "depth":4, "parent":18, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_activation_stream.h", "line":50}]]}
{"name":"Pipe Write", "id":31, "depth":5, "parent":30, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"bias_t)", "id":32, "depth":1, "parent":0, "compute_units":1, "type":"function", "total_percent":[0.585150659, 0.397578001, 0.227627262, 0.998593509, 0], "total_kernel_resources":[2134, 4436, 71, 0, 87, 80], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}]}
{"name":"bias_t).B1", "id":33, "depth":2, "parent":32, "type":"basicblock"}
{"name":"State", "id":34, "depth":3, "parent":33, "type":"resource", "data":[138, 1476, 34, 0, 5, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}]}
{"name":"No Source Line", "id":35, "depth":4, "parent":34, "type":"resource", "data":[138, 1476, 34, 0, 5, 0]}
{"name":"Feedback", "id":36, "depth":3, "parent":33, "type":"resource", "data":[16, 9, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}]}
{"name":"No Source Line", "id":37, "depth":4, "parent":36, "type":"resource", "data":[16, 9, 0, 0, 0, 0]}
{"name":"Cluster logic", "id":38, "depth":3, "parent":33, "type":"resource", "data":[51, 45, 2, 0, 69, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}
{"name":"Computation", "id":39, "depth":3, "parent":33, "type":"resource"}
{"name":"No Source Line", "id":40, "depth":4, "parent":39, "type":"resource", "data":[2, 1363, 35, 0, 0, 0], "debug":[[{"filename":"", "line":0}]]}
{"name":"1-bit And", "id":41, "depth":5, "parent":40, "type":"resource", "count":1, "data":[1, 0, 0, 0, 0, 0]}
{"name":"Pipe Read", "id":42, "depth":5, "parent":40, "type":"resource", "count":1, "data":[1, 1363, 35, 0, 0, 0]}
{"name":"nnet_dense_stream.h:15 > pipes.hpp:324 > \npipes.hpp:312 > pipes.hpp:432", "id":43, "depth":4, "parent":39, "type":"resource", "data":[1, 259, 0, 0, 13, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense_stream.h", "line":15}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":324}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":312}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":432}]]}
{"name":"Pipe Read", "id":44, "depth":5, "parent":43, "type":"resource", "count":1, "data":[1, 259, 0, 0, 13, 0]}
{"name":"nnet_dense_stream.h:16 > nnet_dense.h:158 > \nnnet_dense.h:129 > nnet_mult.h:65 > \nac_fixed.hpp:770 > ac_int.hpp:734", "id":45, "depth":4, "parent":39, "type":"resource", "data":[640, 1280, 0, 0, 0, 80], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense_stream.h", "line":16}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense.h", "line":158}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense.h", "line":129}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_mult.h", "line":65}, {"filename":"/opt/intel/oneapi/compiler/2025.0/opt/oclfpga/include/sycl/ext/intel/ac_types/ac_fixed.hpp", "line":770}, {"filename":"/opt/intel/oneapi/compiler/2025.0/opt/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":734}]]}
{"name":"Integer Multiply: signed 16-bit x signed 16-bit -> 32-bit ", "id":46, "depth":5, "parent":45, "type":"resource", "count":80, "data":[640, 1280, 0, 0, 0, 80]}
{"name":"nnet_dense_stream.h:16 > nnet_dense.h:158 > \nnnet_dense.h:138 > ac_fixed.hpp:831 > \nac_fixed.hpp:780 > ac_int.hpp:741", "id":47, "depth":4, "parent":39, "type":"resource", "data":[1280, 0, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense_stream.h", "line":16}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense.h", "line":158}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense.h", "line":138}, {"filename":"/opt/intel/oneapi/compiler/2025.0/opt/oclfpga/include/sycl/ext/intel/ac_types/ac_fixed.hpp", "line":831}, {"filename":"/opt/intel/oneapi/compiler/2025.0/opt/oclfpga/include/sycl/ext/intel/ac_types/ac_fixed.hpp", "line":780}, {"filename":"/opt/intel/oneapi/compiler/2025.0/opt/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp", "line":741}]]}
{"name":"16-bit Integer Add", "id":48, "depth":5, "parent":47, "type":"resource", "count":80, "data":[1280, 0, 0, 0, 0, 0]}
{"name":"nnet_dense_stream.h:18 > pipes.hpp:370 > \npipes.hpp:357 > pipes.hpp:441", "id":49, "depth":4, "parent":39, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense_stream.h", "line":18}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":370}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":357}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/pipes.hpp", "line":441}]]}
{"name":"Pipe Write", "id":50, "depth":5, "parent":49, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"nnet_dense_stream.h:19", "id":51, "depth":4, "parent":39, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/nnet_utils/nnet_dense_stream.h", "line":19}]]}
{"name":"Pipe Write", "id":52, "depth":5, "parent":51, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"Myproject", "id":53, "depth":1, "parent":0, "compute_units":1, "type":"function", "total_percent":[0.0145658879, 0.011802135, 0.00420771772, 0.0281293951, 0], "total_kernel_resources":[95, 82, 2, 0, 1, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}]}
{"name":"Myproject.B1", "id":54, "depth":2, "parent":53, "type":"basicblock"}
{"name":"State", "id":55, "depth":3, "parent":54, "type":"resource", "data":[25, 29, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}]}
{"name":"No Source Line", "id":56, "depth":4, "parent":55, "type":"resource", "data":[25, 29, 0, 0, 0, 0]}
{"name":"Feedback", "id":57, "depth":3, "parent":54, "type":"resource", "data":[16, 9, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}]}
{"name":"No Source Line", "id":58, "depth":4, "parent":57, "type":"resource", "data":[9, 2, 0, 0, 0, 0]}
{"name":"myproject.h:22", "id":59, "depth":4, "parent":57, "type":"resource", "data":[7, 7, 0, 0, 0, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/myproject.h", "line":22}]]}
{"name":"Cluster logic", "id":60, "depth":3, "parent":54, "type":"resource", "data":[35, 29, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}
{"name":"Computation", "id":61, "depth":3, "parent":54, "type":"resource"}
{"name":"No Source Line", "id":62, "depth":4, "parent":61, "type":"resource", "data":[1, 0, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]]}
{"name":"1-bit And", "id":63, "depth":5, "parent":62, "type":"resource", "count":1, "data":[1, 0, 0, 0, 0, 0]}
{"name":"handler.hpp:1602 > myproject.cpp:29 > \ntask_sequence.hpp:69", "id":64, "depth":4, "parent":61, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1602}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/myproject.cpp", "line":29}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/task_sequence.hpp", "line":69}]]}
{"name":"Pipe Write", "id":65, "depth":5, "parent":64, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"handler.hpp:1602 > myproject.cpp:30 > \ntask_sequence.hpp:69", "id":66, "depth":4, "parent":61, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1602}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/myproject.cpp", "line":30}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/task_sequence.hpp", "line":69}]]}
{"name":"Pipe Write", "id":67, "depth":5, "parent":66, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"handler.hpp:1602 > myproject.cpp:33 > \ntask_sequence.hpp:89 > task_sequence.hpp:79", "id":68, "depth":4, "parent":61, "type":"resource", "data":[6, 6, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1602}, {"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/myproject.cpp", "line":33}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/task_sequence.hpp", "line":89}, {"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/ext/intel/experimental/task_sequence.hpp", "line":79}]]}
{"name":"Pipe Read", "id":69, "depth":5, "parent":68, "type":"resource", "count":2, "data":[6, 6, 2, 0, 0, 0]}
{"name":"handler.hpp:1606", "id":70, "depth":4, "parent":61, "type":"resource", "data":[3, 2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1606}]]}
{"name":"Pipe Write", "id":71, "depth":5, "parent":70, "type":"resource", "count":1, "data":[3, 2, 0, 0, 0, 0]}
{"name":"myproject.h:22", "id":72, "depth":4, "parent":61, "type":"resource", "data":[3, 3, 0, 0, 1, 0], "debug":[[{"filename":"/home/enlupi/Work/code/hls4mlprj_report_oneAPI/src/firmware/myproject.h", "line":22}]]}
{"name":"Pipe Read", "id":73, "depth":5, "parent":72, "type":"resource", "count":1, "data":[3, 3, 0, 0, 1, 0]}
