

================================================================
== Vivado HLS Report for 'CoreProcessUpArea_2'
================================================================
* Date:           Wed Mar 18 11:36:37 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 21.625 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     10|       0|    332|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|       0|    332|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |P1_fu_168_p2           |     *    |      2|  0|  20|          10|          32|
    |P2_fu_178_p2           |     *    |      2|  0|  20|           9|          32|
    |P3_fu_188_p2           |     *    |      2|  0|  20|           9|          32|
    |mul_ln552_fu_90_p2     |     *    |      4|  0|  20|          32|          32|
    |add_ln562_1_fu_208_p2  |     +    |      0|  0|  40|          40|          40|
    |add_ln562_2_fu_214_p2  |     +    |      0|  0|  40|          40|          40|
    |add_ln562_fu_202_p2    |     +    |      0|  0|  47|          40|          40|
    |val0_fu_142_p2         |     +    |      0|  0|  40|          10|          10|
    |sub_ln553_1_fu_136_p2  |     -    |      0|  0|  40|          10|          10|
    |sub_ln553_fu_126_p2    |     -    |      0|  0|  15|           9|           9|
    |val1_fu_148_p2         |     -    |      0|  0|  15|           9|           9|
    |val2_fu_154_p2         |     -    |      0|  0|  15|           9|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     10|  0| 332|         227|         295|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | CoreProcessUpArea_2 | return value |
|ap_return  | out |    8| ap_ctrl_hs | CoreProcessUpArea_2 | return value |
|A0         |  in |    8|   ap_none  |          A0         |    scalar    |
|B0         |  in |    8|   ap_none  |          B0         |    scalar    |
|A1         |  in |    8|   ap_none  |          A1         |    scalar    |
|B1         |  in |    8|   ap_none  |          B1         |    scalar    |
|Wx         |  in |   32|   ap_none  |          Wx         |    scalar    |
|Wy         |  in |   32|   ap_none  |          Wy         |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 21.6>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%Wy_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Wy) nounwind" [./xf_resize_2.hpp:545]   --->   Operation 2 'read' 'Wy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Wx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Wx) nounwind" [./xf_resize_2.hpp:545]   --->   Operation 3 'read' 'Wx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%B1_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %B1) nounwind" [./xf_resize_2.hpp:545]   --->   Operation 4 'read' 'B1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%A1_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %A1) nounwind" [./xf_resize_2.hpp:545]   --->   Operation 5 'read' 'A1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%B0_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %B0) nounwind" [./xf_resize_2.hpp:545]   --->   Operation 6 'read' 'B0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%A0_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %A0) nounwind" [./xf_resize_2.hpp:545]   --->   Operation 7 'read' 'A0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_resize_2.hpp:547]   --->   Operation 8 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %Wx_read to i64" [./xf_resize_2.hpp:552]   --->   Operation 9 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i32 %Wx_read to i40" [./xf_resize_2.hpp:552]   --->   Operation 10 'zext' 'zext_ln552_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i32 %Wy_read to i64" [./xf_resize_2.hpp:552]   --->   Operation 11 'zext' 'zext_ln552_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln552_3 = zext i32 %Wy_read to i40" [./xf_resize_2.hpp:552]   --->   Operation 12 'zext' 'zext_ln552_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (8.51ns)   --->   "%mul_ln552 = mul i64 %zext_ln552, %zext_ln552_1" [./xf_resize_2.hpp:552]   --->   Operation 13 'mul' 'mul_ln552' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Wxy = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %mul_ln552, i32 32, i32 63)" [./xf_resize_2.hpp:552]   --->   Operation 14 'partselect' 'Wxy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i8 %A0_read to i9" [./xf_resize_2.hpp:553]   --->   Operation 15 'zext' 'zext_ln553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln553_1 = zext i8 %B1_read to i10" [./xf_resize_2.hpp:553]   --->   Operation 16 'zext' 'zext_ln553_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln553_2 = zext i8 %B0_read to i9" [./xf_resize_2.hpp:553]   --->   Operation 17 'zext' 'zext_ln553_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln553_3 = zext i8 %A1_read to i10" [./xf_resize_2.hpp:553]   --->   Operation 18 'zext' 'zext_ln553_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln553_4 = zext i8 %A1_read to i9" [./xf_resize_2.hpp:553]   --->   Operation 19 'zext' 'zext_ln553_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%sub_ln553 = sub i9 %zext_ln553, %zext_ln553_2" [./xf_resize_2.hpp:553]   --->   Operation 20 'sub' 'sub_ln553' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i9 %sub_ln553 to i10" [./xf_resize_2.hpp:553]   --->   Operation 21 'sext' 'sext_ln553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln553_1 = sub i10 %sext_ln553, %zext_ln553_3" [./xf_resize_2.hpp:553]   --->   Operation 22 'sub' 'sub_ln553_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%val0 = add i10 %zext_ln553_1, %sub_ln553_1" [./xf_resize_2.hpp:553]   --->   Operation 23 'add' 'val0' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%val1 = sub i9 %zext_ln553_2, %zext_ln553" [./xf_resize_2.hpp:554]   --->   Operation 24 'sub' 'val1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%val2 = sub i9 %zext_ln553_4, %zext_ln553" [./xf_resize_2.hpp:555]   --->   Operation 25 'sub' 'val2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln557 = sext i10 %val0 to i40" [./xf_resize_2.hpp:557]   --->   Operation 26 'sext' 'sext_ln557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln557 = zext i32 %Wxy to i40" [./xf_resize_2.hpp:557]   --->   Operation 27 'zext' 'zext_ln557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (8.51ns)   --->   "%P1 = mul i40 %sext_ln557, %zext_ln557" [./xf_resize_2.hpp:557]   --->   Operation 28 'mul' 'P1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln558 = sext i9 %val1 to i40" [./xf_resize_2.hpp:558]   --->   Operation 29 'sext' 'sext_ln558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (8.51ns)   --->   "%P2 = mul i40 %sext_ln558, %zext_ln552_2" [./xf_resize_2.hpp:558]   --->   Operation 30 'mul' 'P2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln559 = sext i9 %val2 to i40" [./xf_resize_2.hpp:559]   --->   Operation 31 'sext' 'sext_ln559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (8.51ns)   --->   "%P3 = mul i40 %sext_ln559, %zext_ln552_3" [./xf_resize_2.hpp:559]   --->   Operation 32 'mul' 'P3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%P4 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %A0_read, i32 0)" [./xf_resize_2.hpp:560]   --->   Operation 33 'bitconcatenate' 'P4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.87ns)   --->   "%add_ln562 = add i40 %P4, %P2" [./xf_resize_2.hpp:562]   --->   Operation 34 'add' 'add_ln562' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln562_1 = add i40 %P1, %P3" [./xf_resize_2.hpp:562]   --->   Operation 35 'add' 'add_ln562_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln562_2 = add i40 %add_ln562, %add_ln562_1" [./xf_resize_2.hpp:562]   --->   Operation 36 'add' 'add_ln562_2' <Predicate = true> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pixel_write_assign = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %add_ln562_2, i32 32, i32 39)" [./xf_resize_2.hpp:562]   --->   Operation 37 'partselect' 'pixel_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "ret i8 %pixel_write_assign" [./xf_resize_2.hpp:563]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Wx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Wy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Wy_read            (read          ) [ 00]
Wx_read            (read          ) [ 00]
B1_read            (read          ) [ 00]
A1_read            (read          ) [ 00]
B0_read            (read          ) [ 00]
A0_read            (read          ) [ 00]
specpipeline_ln547 (specpipeline  ) [ 00]
zext_ln552         (zext          ) [ 00]
zext_ln552_2       (zext          ) [ 00]
zext_ln552_1       (zext          ) [ 00]
zext_ln552_3       (zext          ) [ 00]
mul_ln552          (mul           ) [ 00]
Wxy                (partselect    ) [ 00]
zext_ln553         (zext          ) [ 00]
zext_ln553_1       (zext          ) [ 00]
zext_ln553_2       (zext          ) [ 00]
zext_ln553_3       (zext          ) [ 00]
zext_ln553_4       (zext          ) [ 00]
sub_ln553          (sub           ) [ 00]
sext_ln553         (sext          ) [ 00]
sub_ln553_1        (sub           ) [ 00]
val0               (add           ) [ 00]
val1               (sub           ) [ 00]
val2               (sub           ) [ 00]
sext_ln557         (sext          ) [ 00]
zext_ln557         (zext          ) [ 00]
P1                 (mul           ) [ 00]
sext_ln558         (sext          ) [ 00]
P2                 (mul           ) [ 00]
sext_ln559         (sext          ) [ 00]
P3                 (mul           ) [ 00]
P4                 (bitconcatenate) [ 00]
add_ln562          (add           ) [ 00]
add_ln562_1        (add           ) [ 00]
add_ln562_2        (add           ) [ 00]
pixel_write_assign (partselect    ) [ 00]
ret_ln563          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Wx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Wy">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wy"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="Wy_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wy_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="Wx_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wx_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="B1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="B0_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B0_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A0_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A0_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln552_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln552_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln552_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln552_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mul_ln552_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln552/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Wxy_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="0" index="3" bw="7" slack="0"/>
<pin id="101" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Wxy/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln553_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln553_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln553_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln553_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln553_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub_ln553_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln553/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln553_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sub_ln553_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln553_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="val0_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="val0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="val1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="val1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="val2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="val2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln557_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln557/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln557_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln557/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="P1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="P1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln558_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln558/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="P2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="P2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln559_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln559/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="P3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="P3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="P4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="40" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="P4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln562_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="0"/>
<pin id="204" dir="0" index="1" bw="40" slack="0"/>
<pin id="205" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln562/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln562_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="40" slack="0"/>
<pin id="210" dir="0" index="1" bw="40" slack="0"/>
<pin id="211" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln562_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln562_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="40" slack="0"/>
<pin id="216" dir="0" index="1" bw="40" slack="0"/>
<pin id="217" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln562_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="pixel_write_assign_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="40" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="7" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="44" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="44" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="38" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="38" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="74" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="68" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="50" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="106" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="114" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="118" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="110" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="114" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="106" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="122" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="106" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="142" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="96" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="148" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="78" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="154" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="86" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="68" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="178" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="168" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="188" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="202" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="220" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: CoreProcessUpArea_2 : A0 | {1 }
	Port: CoreProcessUpArea_2 : B0 | {1 }
	Port: CoreProcessUpArea_2 : A1 | {1 }
	Port: CoreProcessUpArea_2 : B1 | {1 }
	Port: CoreProcessUpArea_2 : Wx | {1 }
	Port: CoreProcessUpArea_2 : Wy | {1 }
  - Chain level:
	State 1
		mul_ln552 : 1
		Wxy : 2
		sub_ln553 : 1
		sext_ln553 : 2
		sub_ln553_1 : 3
		val0 : 4
		val1 : 1
		val2 : 1
		sext_ln557 : 5
		zext_ln557 : 3
		P1 : 6
		sext_ln558 : 2
		P2 : 3
		sext_ln559 : 2
		P3 : 3
		add_ln562 : 4
		add_ln562_1 : 7
		add_ln562_2 : 8
		pixel_write_assign : 9
		ret_ln563 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        val0_fu_142        |    0    |    0    |    40   |
|    add   |      add_ln562_fu_202     |    0    |    0    |    47   |
|          |     add_ln562_1_fu_208    |    0    |    0    |    40   |
|          |     add_ln562_2_fu_214    |    0    |    0    |    40   |
|----------|---------------------------|---------|---------|---------|
|          |      mul_ln552_fu_90      |    4    |    0    |    20   |
|    mul   |         P1_fu_168         |    2    |    0    |    20   |
|          |         P2_fu_178         |    2    |    0    |    20   |
|          |         P3_fu_188         |    2    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln553_fu_126     |    0    |    0    |    15   |
|    sub   |     sub_ln553_1_fu_136    |    0    |    0    |    40   |
|          |        val1_fu_148        |    0    |    0    |    15   |
|          |        val2_fu_154        |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     Wy_read_read_fu_38    |    0    |    0    |    0    |
|          |     Wx_read_read_fu_44    |    0    |    0    |    0    |
|   read   |     B1_read_read_fu_50    |    0    |    0    |    0    |
|          |     A1_read_read_fu_56    |    0    |    0    |    0    |
|          |     B0_read_read_fu_62    |    0    |    0    |    0    |
|          |     A0_read_read_fu_68    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln552_fu_74     |    0    |    0    |    0    |
|          |     zext_ln552_2_fu_78    |    0    |    0    |    0    |
|          |     zext_ln552_1_fu_82    |    0    |    0    |    0    |
|          |     zext_ln552_3_fu_86    |    0    |    0    |    0    |
|   zext   |     zext_ln553_fu_106     |    0    |    0    |    0    |
|          |    zext_ln553_1_fu_110    |    0    |    0    |    0    |
|          |    zext_ln553_2_fu_114    |    0    |    0    |    0    |
|          |    zext_ln553_3_fu_118    |    0    |    0    |    0    |
|          |    zext_ln553_4_fu_122    |    0    |    0    |    0    |
|          |     zext_ln557_fu_164     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         Wxy_fu_96         |    0    |    0    |    0    |
|          | pixel_write_assign_fu_220 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln553_fu_132     |    0    |    0    |    0    |
|   sext   |     sext_ln557_fu_160     |    0    |    0    |    0    |
|          |     sext_ln558_fu_174     |    0    |    0    |    0    |
|          |     sext_ln559_fu_184     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         P4_fu_194         |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    10   |    0    |   332   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |    0   |   332  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |    0   |   332  |
+-----------+--------+--------+--------+
