// Seed: 1392549882
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  reg id_2;
  always @(posedge ~id_3) begin
    #1 id_1 <= ~"";
  end
  type_10 id_4 (
      .id_0(1 - (1)),
      .id_1(""),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1 >> id_2)
  );
  reg id_5;
  reg id_6;
  assign id_1 = id_2;
  always @(posedge 1'b0) begin
    id_5 <= 1;
    id_5 = id_3;
    id_7(id_4);
    id_7 <= 1'h0;
    #1;
    id_6 <= 1;
  end
  type_13(
      1, id_1, 1
  );
  logic id_8;
endmodule
