// Seed: 3096720646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_9 = 0;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_0 (
    input wand id_0,
    input wand id_1,
    input uwire module_1,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wand id_8,
    output supply1 id_9,
    output uwire id_10
);
  static logic id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
