// Seed: 3566624219
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd71,
    parameter id_6 = 32'd80
) (
    input uwire id_0,
    output wand id_1
    , _id_6,
    input supply1 _id_2,
    output wire _id_3,
    input wor id_4
);
  wire id_7;
  always_ff @(posedge id_6 or posedge 1) cover (-1);
  logic [id_6  .  id_3 : 1 'b0 ==  id_2] id_8, id_9;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_7
  );
  parameter id_10 = -1'o0;
endmodule
