# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.032   */2.634         */0.418         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.030   */5.390         */0.422         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.033   */8.037         */0.419         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.037   */10.520        */0.416         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.054   */12.076        */0.400         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.059   */12.302        */0.396         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.058   */12.708        */0.396         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.039   */12.709        */0.415         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.059   */13.069        */0.395         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.059   */13.424        */0.395         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.058   */13.573        */0.396         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.037   */13.608        */0.416         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.049   */13.918        */0.405         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.056   */13.927        */0.398         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.042   */14.436        */0.411         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.042   */14.525        */0.412         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */14.770        */0.401         REGISTER/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.779        */0.401         REGISTER/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.783        */0.401         REGISTER/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */14.826        */0.401         REGISTER/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */14.831        */0.400         REGISTER/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */14.893        */0.401         REGISTER/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.926        */0.402         REGISTER/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */14.948        */0.400         REGISTER/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.342        */0.424         REGISTER/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.034   */15.361        */0.437         REGISTER/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.035   */15.365        */0.435         REGISTER/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.395        */0.413         REGISTER/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.402        */0.411         REGISTER/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.402        */0.415         REGISTER/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.403        */0.410         REGISTER/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.404        */0.418         REGISTER/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.407        */0.415         REGISTER/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.410        */0.411         REGISTER/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.410        */0.417         REGISTER/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.411        */0.414         REGISTER/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.413        */0.409         REGISTER/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.413        */0.413         REGISTER/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.413        */0.413         REGISTER/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.415        */0.411         REGISTER/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.415        */0.414         REGISTER/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.416        */0.411         REGISTER/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.417        */0.407         REGISTER/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.418        */0.412         REGISTER/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.419        */0.410         REGISTER/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.419        */0.412         REGISTER/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.420        */0.412         REGISTER/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.420        */0.414         REGISTER/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.422        */0.412         REGISTER/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.423        */0.410         REGISTER/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.423        */0.411         REGISTER/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.424        */0.415         REGISTER/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.425        */0.415         REGISTER/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.425        */0.411         REGISTER/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.425        */0.410         REGISTER/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.426        */0.412         REGISTER/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.426        */0.412         REGISTER/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.428        */0.411         REGISTER/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.428        */0.414         REGISTER/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.428        */0.409         REGISTER/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.428        */0.408         REGISTER/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.432        */0.410         REGISTER/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.433        */0.410         REGISTER/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.434        */0.410         REGISTER/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.434        */0.414         REGISTER/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.434        */0.412         REGISTER/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.434        */0.413         REGISTER/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.436        */0.409         REGISTER/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.436        */0.411         REGISTER/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.436        */0.411         REGISTER/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.436        */0.410         REGISTER/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.437        */0.408         REGISTER/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.437        */0.408         REGISTER/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.437        */0.409         REGISTER/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.438        */0.409         REGISTER/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.439        */0.410         REGISTER/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.440        */0.406         REGISTER/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.441        */0.411         REGISTER/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.441        */0.409         REGISTER/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.442        */0.407         REGISTER/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.446        */0.411         REGISTER/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.451        */0.411         REGISTER/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.451        */0.406         REGISTER/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.452        */0.411         REGISTER/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.098   15.454/*        0.373/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.454/*        0.373/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.455/*        0.373/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.455/*        0.373/*         FIFO/WR/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.456/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.456/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.457/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.458        */0.410         REGISTER/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.107   15.459/*        0.373/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.459/*        0.373/*         FIFO/WR/\w_binary_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.459/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.459/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.459/*        0.373/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.460/*        0.373/*         FIFO/WR/\w_binary_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.460/*        0.373/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.460/*        0.373/*         FIFO/WR/\w_binary_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.461/*        0.373/*         FIFO/WR/\w_binary_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.461/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.463/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.463/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.465        */0.409         REGISTER/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.465        */0.409         REGISTER/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.107   15.467/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.467/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.468/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.468/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.468/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.469        */0.409         REGISTER/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.102   15.469/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.469/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.470/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.475/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.476/*        0.373/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.476/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.476/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.478/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.478/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.479/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.479/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.479/*        0.373/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.480/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.481/*        0.373/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.482/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.482/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.483/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.484/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.485/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   15.486/*        0.373/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   15.492/*        0.373/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.499/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.503/*        0.373/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.503/*        0.373/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.543        */0.414         REGISTER/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.545        */0.414         REGISTER/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.546        */0.413         REGISTER/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.553        */0.412         REGISTER/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.558        */0.412         REGISTER/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.558        */0.410         REGISTER/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.032   */15.559        */0.436         REGISTER/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.560        */0.410         REGISTER/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.563        */0.410         REGISTER/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.567        */0.411         REGISTER/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.567        */0.410         REGISTER/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.568        */0.407         REGISTER/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.569        */0.408         REGISTER/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.569        */0.414         REGISTER/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.570        */0.408         REGISTER/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.573        */0.409         REGISTER/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.573        */0.408         REGISTER/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.576        */0.412         REGISTER/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.577        */0.405         REGISTER/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.578        */0.407         REGISTER/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.585        */0.411         REGISTER/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.585        */0.411         REGISTER/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.586        */0.411         REGISTER/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.587        */0.410         REGISTER/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.587        */0.410         REGISTER/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.589        */0.409         REGISTER/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.592        */0.409         REGISTER/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.593        */0.410         REGISTER/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.593        */0.410         REGISTER/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.594        */0.410         REGISTER/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.598        */0.408         REGISTER/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.604        */0.410         REGISTER/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.635        */0.415         REGISTER/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.646        */0.412         REGISTER/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.648        */0.414         REGISTER/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.648        */0.411         REGISTER/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.648        */0.412         REGISTER/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.649        */0.409         REGISTER/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.658        */0.411         REGISTER/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.658        */0.410         REGISTER/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.662        */0.412         REGISTER/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.663        */0.408         REGISTER/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.664        */0.411         REGISTER/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.664        */0.411         REGISTER/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.668        */0.411         REGISTER/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.669        */0.413         REGISTER/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.673        */0.412         REGISTER/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.675        */0.409         REGISTER/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.675        */0.408         REGISTER/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.680        */0.407         REGISTER/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.681        */0.411         REGISTER/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.683        */0.408         REGISTER/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.683        */0.410         REGISTER/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.685        */0.409         REGISTER/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.686        */0.409         REGISTER/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.691        */0.408         REGISTER/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.699        */0.412         REGISTER/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.701        */0.411         REGISTER/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.702        */0.411         REGISTER/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.703        */0.411         REGISTER/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.709        */0.411         REGISTER/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.710        */0.408         REGISTER/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.717        */0.408         REGISTER/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.719        */0.409         REGISTER/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.179   16.145/*        0.297/*         FIFO/WR/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.273        */0.412         FIFO/MEM/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.274        */0.411         FIFO/MEM/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.276        */0.410         FIFO/MEM/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.278        */0.411         FIFO/MEM/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.279        */0.409         FIFO/MEM/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.280        */0.410         FIFO/MEM/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.284        */0.408         FIFO/MEM/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.289        */0.409         FIFO/MEM/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.302        */0.416         FIFO/MEM/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.326        */0.408         FIFO/MEM/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.327        */0.409         FIFO/MEM/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.328        */0.407         FIFO/MEM/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.335        */0.405         FIFO/MEM/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.336        */0.407         FIFO/MEM/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.340        */0.409         FIFO/MEM/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.340        */0.406         FIFO/MEM/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.342        */0.407         FIFO/MEM/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.343        */0.408         FIFO/MEM/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */16.350        */0.404         FIFO/MEM/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */16.352        */0.406         FIFO/MEM/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */16.354        */0.404         FIFO/MEM/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */16.356        */0.403         FIFO/MEM/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.356        */0.403         FIFO/MEM/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */16.358        */0.403         FIFO/MEM/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.375        */0.411         FIFO/MEM/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.381/*        0.376/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.381/*        0.376/*         ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.381/*        0.376/*         ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.381/*        0.376/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.381/*        0.376/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.382/*        0.376/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.382/*        0.376/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.384/*        0.376/*         ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	20.071   */16.386        */0.410         FIFO/MEM/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.387/*        0.375/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.387/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.387/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.387/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.388/*        0.375/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.389/*        0.375/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.077   16.389/*        0.375/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.390        */0.408         FIFO/MEM/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   16.390/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.390        */0.410         FIFO/MEM/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   16.391/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.078   16.391/*        0.375/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.077   16.392/*        0.375/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.076   16.394/*        0.375/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.076   16.395/*        0.375/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	20.075   16.396/*        0.375/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.397        */0.407         FIFO/MEM/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.096   16.397/*        0.375/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.398/*        0.375/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.401/*        0.375/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.401/*        0.375/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.401/*        0.375/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.403/*        0.375/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.403/*        0.375/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   16.404/*        0.385/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   16.404/*        0.385/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.404/*        0.375/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.406/*        0.375/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.406        */0.405         FIFO/MEM/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.093   16.411/*        0.385/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.413        */0.404         FIFO/MEM/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.414        */0.415         FIFO/MEM/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.098   16.415/*        0.374/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.416        */0.404         FIFO/MEM/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.421        */0.413         FIFO/MEM/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.104   16.422/*        0.374/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.422/*        0.374/*         U_system_control/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.422/*        0.374/*         U_system_control/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.424/*        0.373/*         REGISTER/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.424/*        0.373/*         REGISTER/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.424/*        0.373/*         REGISTER/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.424/*        0.373/*         REGISTER/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.427/*        0.373/*         REGISTER/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.429/*        0.373/*         REGISTER/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.431/*        0.373/*         REGISTER/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.431/*        0.373/*         REGISTER/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.432/*        0.373/*         REGISTER/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.432        */0.413         FIFO/MEM/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.105   16.433/*        0.373/*         U_system_control/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.435        */0.410         FIFO/MEM/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.435        */0.409         FIFO/MEM/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.093   16.436/*        0.373/*         REGISTER/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.439        */0.411         FIFO/MEM/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.094   16.439/*        0.373/*         REGISTER/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.440        */0.410         FIFO/MEM/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.442        */0.413         FIFO/MEM/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.095   16.442/*        0.373/*         REGISTER/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.444        */0.407         FIFO/MEM/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.445        */0.410         FIFO/MEM/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.097   16.446/*        0.373/*         REGISTER/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.446/*        0.373/*         REGISTER/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.446/*        0.373/*         REGISTER/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.446/*        0.373/*         REGISTER/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.446/*        0.373/*         REGISTER/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.447/*        0.373/*         REGISTER/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.447/*        0.373/*         REGISTER/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.447        */0.410         FIFO/MEM/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.447        */0.410         FIFO/MEM/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.448        */0.410         FIFO/MEM/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.096   16.449/*        0.373/*         REGISTER/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.449        */0.411         FIFO/MEM/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.451        */0.408         FIFO/MEM/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */16.451        */0.407         FIFO/MEM/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.451        */0.412         FIFO/MEM/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.452        */0.410         FIFO/MEM/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.453        */0.408         FIFO/MEM/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.453        */0.409         FIFO/MEM/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.454        */0.407         FIFO/MEM/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.454        */0.410         FIFO/MEM/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.455        */0.408         FIFO/MEM/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.097   16.456/*        0.373/*         REGISTER/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.457        */0.410         FIFO/MEM/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.458        */0.409         FIFO/MEM/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.461        */0.408         FIFO/MEM/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.101   16.461/*        0.373/*         REGISTER/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.462/*        0.373/*         REGISTER/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.463/*        0.373/*         REGISTER/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.464/*        0.373/*         REGISTER/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.466        */0.409         FIFO/MEM/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.467        */0.407         FIFO/MEM/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.101   16.467/*        0.373/*         REGISTER/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.468        */0.408         FIFO/MEM/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.471        */0.406         FIFO/MEM/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.103   16.473/*        0.373/*         REGISTER/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.473        */0.406         FIFO/MEM/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.103   16.473/*        0.373/*         REGISTER/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.474        */0.406         FIFO/MEM/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.102   16.476/*        0.373/*         REGISTER/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.477/*        0.373/*         REGISTER/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.033   */16.508        */0.418         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.545        */0.410         FIFO/WR/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.598        */0.406         FIFO/WR/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.700        */0.403         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.788        */0.410         U_system_control/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.904        */0.418         FIFO/WR/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.908        */0.418         FIFO/WR/\w_binary_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.933        */0.413         FIFO/WR/\w_binary_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.992        */0.408         FIFO/WR/\w_binary_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.178   17.015/*        0.291/*         REGISTER/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.078   */17.174        */0.402         FIFO/WR/\w_binary_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.041   */17.199        */0.430         U_system_control/\TX_P_DATA_store_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.200        */0.428         U_system_control/\TX_P_DATA_store_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.218        */0.428         U_system_control/\TX_P_DATA_store_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */17.220        */0.427         U_system_control/\TX_P_DATA_store_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */17.223        */0.427         U_system_control/\TX_P_DATA_store_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */17.225        */0.427         U_system_control/\TX_P_DATA_store_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */17.228        */0.411         U_system_control/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.236        */0.426         U_system_control/\TX_P_DATA_store_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */17.249        */0.425         U_system_control/\TX_P_DATA_store_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */17.317        */0.414         U_system_control/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.095   17.355/*        0.372/*         REGISTER/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.355/*        0.372/*         REGISTER/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.355/*        0.372/*         REGISTER/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.355/*        0.372/*         REGISTER/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.356/*        0.372/*         REGISTER/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.357/*        0.372/*         REGISTER/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.364/*        0.372/*         REGISTER/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.364/*        0.372/*         REGISTER/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.365/*        0.372/*         REGISTER/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.366/*        0.372/*         REGISTER/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.367/*        0.371/*         REGISTER/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.368/*        0.371/*         REGISTER/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.369/*        0.372/*         REGISTER/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   17.370/*        0.372/*         REGISTER/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   17.371/*        0.372/*         REGISTER/\Reg_File_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   17.372/*        0.372/*         REGISTER/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   17.373/*        0.372/*         REGISTER/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   17.373/*        0.372/*         REGISTER/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.373/*        0.371/*         REGISTER/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.373/*        0.371/*         REGISTER/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.373/*        0.371/*         REGISTER/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.373/*        0.371/*         REGISTER/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.374/*        0.372/*         REGISTER/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.374/*        0.371/*         REGISTER/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.375/*        0.371/*         REGISTER/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.375/*        0.372/*         REGISTER/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.375/*        0.372/*         REGISTER/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.375/*        0.371/*         REGISTER/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.376/*        0.372/*         REGISTER/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.376/*        0.371/*         REGISTER/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.376/*        0.371/*         REGISTER/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.376/*        0.371/*         REGISTER/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.376/*        0.371/*         REGISTER/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.376/*        0.372/*         REGISTER/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.376/*        0.372/*         REGISTER/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.377/*        0.371/*         REGISTER/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.377/*        0.372/*         REGISTER/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.377/*        0.371/*         REGISTER/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.378/*        0.371/*         REGISTER/\Reg_File_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.378/*        0.372/*         REGISTER/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.379/*        0.372/*         REGISTER/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.379/*        0.372/*         REGISTER/\Reg_File_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.379/*        0.372/*         REGISTER/\Reg_File_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.380/*        0.372/*         REGISTER/\Reg_File_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.380/*        0.372/*         REGISTER/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.381/*        0.371/*         REGISTER/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.381/*        0.371/*         REGISTER/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.382/*        0.371/*         REGISTER/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.382/*        0.372/*         REGISTER/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.383/*        0.372/*         REGISTER/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.384/*        0.372/*         REGISTER/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.385/*        0.371/*         REGISTER/\Reg_File_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.385/*        0.371/*         REGISTER/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.385/*        0.371/*         REGISTER/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.385/*        0.372/*         REGISTER/\Reg_File_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.385/*        0.372/*         REGISTER/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.385/*        0.372/*         REGISTER/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.386/*        0.371/*         REGISTER/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.386/*        0.371/*         REGISTER/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.387/*        0.372/*         REGISTER/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.388/*        0.372/*         REGISTER/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.388/*        0.372/*         REGISTER/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.389/*        0.372/*         REGISTER/\Reg_File_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.392/*        0.372/*         REGISTER/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.392/*        0.372/*         REGISTER/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.393/*        0.372/*         REGISTER/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.396/*        0.372/*         REGISTER/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   17.400/*        0.371/*         REGISTER/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.189   17.467/*        0.288/*         U_system_control/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.417   17.711/*        0.052/*         REGISTER/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	20.070   17.793/*        0.080/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.157        */0.406         Data_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */18.167        */0.404         Data_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */18.177        */0.403         Data_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */18.178        */0.403         Data_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */18.179        */0.403         Data_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */18.188        */0.401         Data_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */18.193        */0.400         Data_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */18.195        */0.400         Data_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.113   18.248/*        0.362/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.248/*        0.362/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.248/*        0.362/*         FIFO/WR/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.248/*        0.362/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.248/*        0.362/*         Data_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.248/*        0.362/*         FIFO/WR/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.249/*        0.362/*         FIFO/WR/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.249/*        0.362/*         FIFO/WR/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.249/*        0.362/*         Data_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.249/*        0.362/*         Data_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.249/*        0.362/*         Data_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.249/*        0.362/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.249/*        0.362/*         Data_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.249/*        0.362/*         Data_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.251/*        0.362/*         Data_sync/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.251/*        0.362/*         REGISTER/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.251/*        0.362/*         REGISTER/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.254/*        0.362/*         Data_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.255/*        0.362/*         REGISTER/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.255/*        0.362/*         REGISTER/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.255/*        0.362/*         REGISTER/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.255/*        0.362/*         Data_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.256/*        0.362/*         REGISTER/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.256/*        0.362/*         U_system_control/\storeadd_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.256/*        0.362/*         Data_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.256/*        0.362/*         U_system_control/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.257/*        0.362/*         REGISTER/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.257/*        0.362/*         U_system_control/\storeadd_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.257/*        0.362/*         Data_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.259/*        0.362/*         U_system_control/\storeadd_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.259/*        0.362/*         Data_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.262/*        0.361/*         U_system_control/\storeadd_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.264/*        0.361/*         REGISTER/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.266/*        0.361/*         REGISTER/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.267/*        0.361/*         REGISTER/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.267/*        0.361/*         REGISTER/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   18.267/*        0.361/*         REGISTER/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.268/*        0.361/*         REGISTER/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.268/*        0.361/*         REGISTER/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.269/*        0.361/*         REGISTER/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.269/*        0.361/*         REGISTER/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.270/*        0.361/*         REGISTER/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.270/*        0.361/*         REGISTER/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.270/*        0.361/*         REGISTER/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.271/*        0.361/*         REGISTER/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.271/*        0.361/*         REGISTER/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.272/*        0.361/*         REGISTER/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.274/*        0.362/*         REGISTER/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.275/*        0.362/*         REGISTER/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.275/*        0.362/*         REGISTER/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.276/*        0.362/*         REGISTER/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.276/*        0.362/*         REGISTER/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.276/*        0.362/*         REGISTER/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.278/*        0.361/*         REGISTER/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.282/*        0.362/*         REGISTER/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.284/*        0.362/*         REGISTER/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.290/*        0.362/*         REGISTER/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.290/*        0.362/*         REGISTER/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.293/*        0.361/*         REGISTER/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.296/*        0.361/*         REGISTER/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.299/*        0.361/*         REGISTER/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.542        */0.405         Data_sync/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.433   18.579/*        0.038/*         REGISTER/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.432   18.613/*        0.038/*         REGISTER/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.054   */18.814        */0.423         U_system_control/\storeadd_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	19.432   */18.814        */0.510         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.435   */18.818        */0.510         ALU/\ALU_OUT_reg[8] /SI    1
REF_CLK(R)->REF_CLK(R)	20.057   */18.826        */0.421         U_system_control/RX_D_VLD_delayed_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.831        */0.508         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.834        */0.507         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.837        */0.507         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.838        */0.507         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.839        */0.507         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.840        */0.507         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.843        */0.506         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.844        */0.506         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.845        */0.506         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.846        */0.506         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.846        */0.506         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.847        */0.506         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.849        */0.505         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.851        */0.505         ALU/\ALU_OUT_reg[15] /SI    1
REF_CLK(R)->REF_CLK(R)	20.064   */18.875        */0.410         Data_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.069   */18.893        */0.407         U_system_control/\storeadd_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */18.912        */0.403         U_system_control/\storeadd_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */18.923        */0.401         U_system_control/\storeadd_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	20.071   */18.945        */0.401         U_system_control/\store_ALU_OUT_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.958        */0.395         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.075   */18.961        */0.398         U_system_control/\store_ALU_OUT_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */18.963        */0.394         RSTSYNC1/\sync_reg_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.076   */18.964        */0.398         U_system_control/\store_ALU_OUT_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.964        */0.394         Data_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */18.967        */0.394         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */18.969        */0.394         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */18.970        */0.394         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.080   */18.971        */0.397         U_system_control/\store_ALU_OUT_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	20.080   */18.976        */0.397         U_system_control/\store_ALU_OUT_reg[9] /D    1
ALU_CLK(R)->REF_CLK(R)	20.078   */18.976        */0.396         U_system_control/\store_ALU_OUT_reg[8] /D    1
ALU_CLK(R)->REF_CLK(R)	20.080   */18.980        */0.396         U_system_control/\store_ALU_OUT_reg[13] /D    1
ALU_CLK(R)->REF_CLK(R)	20.079   */18.980        */0.395         U_system_control/\store_ALU_OUT_reg[14] /D    1
@(R)->REF_CLK(R)	20.157   19.892/*        0.321/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	20.164   19.899/*        0.314/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   76.806/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.023/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.049/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.068/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */81.267        */0.512         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.300  */81.275        */0.500         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */81.292        */0.507         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.427  */93.299        */0.428         clock_divider_RX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.429  */94.219        */0.426         clock_divider_TX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.387  */94.341        */0.427         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.386  */94.349        */0.425         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.390  */94.361        */0.424         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.391  */94.374        */0.422         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.389        */0.420         clock_divider_RX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.393  */94.390        */0.419         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.391        */0.419         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.393        */0.419         clock_divider_RX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.420  */94.484        */0.395         clock_divider_RX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.393  */95.254        */0.422         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.260        */0.421         clock_divider_TX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.267        */0.420         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.274        */0.419         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.397  */95.276        */0.419         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.397  */95.279        */0.418         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.398  */95.280        */0.418         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.398  */95.280        */0.418         clock_divider_TX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.417  */95.340        */0.398         clock_divider_TX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.492        */0.401         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.502        */0.400         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */95.775        */0.401         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */95.782        */0.402         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.788        */0.400         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.393  */95.789        */0.401         RX/DUT5/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.791        */0.401         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.809        */0.400         RX/DUT5/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.493  96.018/*        0.305/*         RX/DUT2/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.403  */96.066        */0.395         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.409  */96.132        */0.389         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */96.137        */0.404         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.386  */96.168        */0.413         RX/DUT2/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.407  */96.256        */0.391         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.498  96.258/*        0.299/*         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.403  */96.293        */0.396         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.406  */96.296        */0.394         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.407  */96.296        */0.394         RX/DUT2/\edge_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.406  */96.299        */0.393         RX/DUT2/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.408  */96.301        */0.393         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.385  */96.390        */0.405         RX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.577  96.430/*        0.277/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.502  96.532/*        0.290/*         RX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.389  */96.674        */0.401         RX/DUT4/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.401  */97.036        */0.399         RX/DUT3/\majority_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.400  */97.058        */0.401         RX/DUT3/\majority_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.510  97.169/*        0.341/*         FIFO/RD/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.448  */97.170        */0.406         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.459  */97.189        */0.397         TX/DUT1/\S_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */97.193        */0.395         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */97.200        */0.395         TX/DUT1/\S_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.653   */97.206        */0.502         RSTSYNC2/\sync_reg_reg[1] /SI    1
@(R)->SCAN_CLK(R)	100.229  97.207/*        0.626/*         clock_divider_RX/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.459  */97.207        */0.396         TX/DUT1/\S_DATA_reg[4] /D    1
@(R)->SCAN_CLK(R)	100.229  97.220/*        0.626/*         clock_divider_TX/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */97.228        */0.394         TX/DUT1/\S_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */97.233        */0.394         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.758   */97.312        */0.397         RSTSYNC2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.494  97.336/*        0.306/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.463  */97.394        */0.392         TX/DUT1/\S_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.534  97.587/*        0.318/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.538  97.647/*        0.313/*         TX/DUT1/\COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.452  */97.665        */0.399         FIFO/RD/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.495  97.692/*        0.295/*         RX/DUT4/expected_parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.530  97.722/*        0.321/*         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.448  */97.731        */0.404         FIFO/RD/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */97.793        */0.398         RX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.570  97.795/*        0.284/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.453  */97.817        */0.398         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.332  */97.829        */0.523         clock_divider_TX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.332  */97.832        */0.523         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.399  */97.903        */0.395         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.436  */97.979        */0.416         FIFO/RD/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.439  */97.982        */0.416         FIFO/RD/\r_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.444  */98.012        */0.412         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.387  */98.014        */0.404         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.438  */98.048        */0.417         FIFO/RD/\r_binary_reg[2] /D    1
@(R)->SCAN_CLK(R)	101.180  98.078/*        0.610/*         RX/DUT4/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.180  98.079/*        0.610/*         RX/DUT4/expected_parity_reg/RN    1
@(R)->SCAN_CLK(R)	101.180  98.079/*        0.610/*         RX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.181  98.080/*        0.610/*         RX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.181  98.081/*        0.610/*         RX/DUT7/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.182  98.082/*        0.610/*         RX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.183  98.085/*        0.610/*         RX/DUT5/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.184  98.085/*        0.610/*         RX/DUT5/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.184  98.086/*        0.610/*         RX/DUT6/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	101.185  98.088/*        0.610/*         RX/DUT5/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.186  98.090/*        0.610/*         RX/DUT5/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.185  98.090/*        0.610/*         RX/DUT5/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.186  98.090/*        0.610/*         RX/DUT5/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.186  98.091/*        0.610/*         RX/DUT5/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.186  98.091/*        0.610/*         RX/DUT5/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.186  98.092/*        0.610/*         RX/DUT5/\i_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.187  98.096/*        0.610/*         RX/DUT5/\i_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.188  98.101/*        0.610/*         RX/DUT5/\i_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.188  98.106/*        0.610/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.188  98.109/*        0.610/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.189  98.113/*        0.610/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.189  98.115/*        0.610/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.190  98.122/*        0.610/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.243  98.123/*        0.608/*         FIFO/RD/\r_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.245  98.126/*        0.608/*         TX/DUT1/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	101.246  98.126/*        0.608/*         TX/DUT1/SER_DONE_reg/RN    1
@(R)->SCAN_CLK(R)	101.246  98.127/*        0.608/*         TX/DUT2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.189  98.127/*        0.610/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.190  98.127/*        0.610/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.246  98.127/*        0.608/*         TX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.247  98.127/*        0.608/*         TX/DUT1/\S_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.190  98.128/*        0.610/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.247  98.128/*        0.608/*         TX/DUT1/\S_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.248  98.129/*        0.608/*         TX/DUT1/\S_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.248  98.129/*        0.608/*         TX/DUT1/\S_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.248  98.129/*        0.608/*         TX/DUT1/\S_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.248  98.130/*        0.608/*         TX/DUT1/\S_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.247  98.131/*        0.608/*         TX/DUT1/\S_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.131/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.131/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	101.247  98.131/*        0.608/*         FIFO/RD/\r_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.247  98.131/*        0.608/*         FIFO/RD/\r_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.131/*        0.608/*         FIFO/RD/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.243  98.132/*        0.608/*         FIFO/RD/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.247  98.133/*        0.608/*         FIFO/RD/\r_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.243  98.135/*        0.608/*         FIFO/RD/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.191  98.135/*        0.610/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.242  98.136/*        0.608/*         TX/DUT1/\COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.191  98.136/*        0.610/*         RX/DUT3/\majority_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.243  98.136/*        0.608/*         TX/DUT1/\COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.243  98.137/*        0.608/*         TX/DUT1/\COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.137/*        0.608/*         TX/DUT2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.137/*        0.608/*         TX/DUT2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.190  98.137/*        0.610/*         RX/DUT3/\majority_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.243  98.138/*        0.608/*         FIFO/RD/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.190  98.140/*        0.610/*         RX/DUT3/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.243  98.141/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.143/*        0.608/*         pulse_gen/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.244  98.143/*        0.608/*         pulse_gen/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.243  98.144/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	101.194  98.145/*        0.619/*         clock_divider_RX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.146/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	101.194  98.146/*        0.619/*         clock_divider_RX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.146/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.148/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	101.244  98.148/*        0.608/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	101.193  98.149/*        0.619/*         clock_divider_RX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.192  98.152/*        0.619/*         clock_divider_RX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.193  98.154/*        0.619/*         clock_divider_RX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.194  98.158/*        0.619/*         clock_divider_RX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.194  98.164/*        0.619/*         clock_divider_RX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.195  98.169/*        0.619/*         clock_divider_RX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.196  98.181/*        0.619/*         clock_divider_TX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.196  98.181/*        0.619/*         clock_divider_TX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.195  98.181/*        0.619/*         clock_divider_RX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.196  98.181/*        0.619/*         clock_divider_TX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.196  98.181/*        0.619/*         clock_divider_TX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.196  98.182/*        0.619/*         clock_divider_TX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.196  98.182/*        0.619/*         clock_divider_TX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.195  98.184/*        0.619/*         clock_divider_TX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.196  98.186/*        0.619/*         clock_divider_TX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.195  98.193/*        0.619/*         clock_divider_TX/flag_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.452  */98.250        */0.399         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.448  */98.320        */0.404         pulse_gen/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.535  98.348/*        0.318/*         Data_sync/\sync_reg_reg[0] /D    1
@(R)->SCAN_CLK(R)	101.476  98.367/*        0.375/*         FIFO/RD/rempty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.554  98.434/*        0.299/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.281  */98.462        */0.575         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.273  */98.485        */0.580         U_system_control/\store_ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.488        */0.519         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.564  98.497/*        0.290/*         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.234  */98.544        */0.560         RX/DUT5/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.549        */0.554         FIFO/RD/\r_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.551        */0.583         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.558        */0.564         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.559        */0.564         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.287  */98.563        */0.563         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */98.565        */0.562         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.290  */98.573        */0.561         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.574        */0.511         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.578        */0.557         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.580        */0.557         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.580        */0.556         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.288  */98.583        */0.559         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.288  */98.584        */0.558         REGISTER/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.277  */98.589        */0.572         REGISTER/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.607        */0.550         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.306  */98.615        */0.552         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.620        */0.550         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.626        */0.548         REGISTER/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.626        */0.548         REGISTER/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.310  */98.627        */0.547         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.635        */0.545         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.636        */0.546         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.306  */98.655        */0.541         REGISTER/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.664        */0.515         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.311  */98.667        */0.539         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.280  */98.675        */0.531         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */98.679        */0.390         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.288  */98.679        */0.509         RX/DUT5/\i_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.683        */0.534         RX/DUT2/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.314  */98.684        */0.535         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.325  */98.687        */0.532         REGISTER/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.693        */0.532         RX/DUT2/\edge_cnt_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.700        */0.531         RX/DUT2/\edge_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.323  */98.704        */0.530         Data_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.707        */0.529         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.272  */98.709        */0.529         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.329  */98.714        */0.529         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */98.716        */0.528         FIFO/WR/\w_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.718        */0.524         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */98.719        */0.528         Data_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.329  */98.722        */0.527         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.724        */0.505         RX/DUT2/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.731        */0.521         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.292  */98.732        */0.520         clock_divider_RX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.334  */98.734        */0.524         FIFO/WR/\w_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */98.742        */0.523         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */98.742        */0.521         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */98.742        */0.510         RX/DUT6/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.332  */98.744        */0.524         REGISTER/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.310  */98.746        */0.537         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.747        */0.503         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */98.752        */0.521         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */98.752        */0.521         REGISTER/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */98.753        */0.521         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.332  */98.756        */0.520         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.332  */98.757        */0.517         REGISTER/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.760        */0.507         RX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.760        */0.520         REGISTER/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.287  */98.760        */0.504         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.762        */0.519         U_system_control/\storeadd_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.765        */0.516         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.765        */0.502         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.766        */0.516         RSTSYNC2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.767        */0.514         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.767        */0.518         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.303  */98.769        */0.548         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.331  */98.772        */0.517         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.772        */0.518         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.773        */0.517         U_system_control/\storeadd_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.278  */98.774        */0.513         RX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.331  */98.781        */0.515         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.282  */98.781        */0.514         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.783        */0.515         FIFO/WR/\w_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */98.783        */0.515         REGISTER/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.784        */0.515         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.785        */0.505         TX/DUT1/\COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.786        */0.510         FIFO/RD/\r_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.786        */0.512         TX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.788        */0.520         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.335  */98.788        */0.513         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.788        */0.515         REGISTER/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.789        */0.513         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.790        */0.515         RSTSYNC1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */98.792        */0.512         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.297  */98.792        */0.519         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.792        */0.514         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.792        */0.519         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.793        */0.519         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.794        */0.512         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */98.795        */0.513         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.335  */98.795        */0.513         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.326  */98.796        */0.524         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.796        */0.512         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.796        */0.518         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.796        */0.518         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.797        */0.511         FIFO/RD/\r_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.798        */0.511         RX/DUT5/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.798        */0.511         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.799        */0.510         TX/DUT1/\S_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.297  */98.799        */0.518         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.336  */98.800        */0.512         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.800        */0.517         clock_divider_TX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.801        */0.512         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.801        */0.503         TX/DUT1/\COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.801        */0.510         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.801        */0.517         clock_divider_RX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.802        */0.517         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.802        */0.512         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.803        */0.511         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.803        */0.511         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.803        */0.510         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.804        */0.511         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.289  */98.804        */0.510         RX/DUT2/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.805        */0.511         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.805        */0.510         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.806        */0.510         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.806        */0.510         RX/DUT5/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.807        */0.511         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.335  */98.807        */0.511         REGISTER/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.807        */0.512         REGISTER/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.807        */0.507         RX/DUT4/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.808        */0.511         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.808        */0.511         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.808        */0.510         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.809        */0.510         REGISTER/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.809        */0.510         REGISTER/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.809        */0.509         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.810        */0.510         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.810        */0.509         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.810        */0.509         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.810        */0.509         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.810        */0.510         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.811        */0.509         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.811        */0.510         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.811        */0.510         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.811        */0.509         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.291  */98.811        */0.509         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.811        */0.509         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.811        */0.509         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.812        */0.510         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.812        */0.510         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.297  */98.812        */0.516         clock_divider_RX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.812        */0.510         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.812        */0.507         TX/DUT2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.812        */0.511         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.812        */0.510         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.812        */0.509         REGISTER/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.813        */0.507         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.813        */0.509         REGISTER/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.813        */0.510         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.813        */0.510         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.814        */0.509         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.814        */0.509         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.814        */0.509         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.814        */0.511         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.814        */0.510         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.814        */0.510         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.814        */0.510         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.815        */0.509         REGISTER/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.815        */0.509         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.815        */0.510         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.815        */0.509         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.815        */0.509         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.815        */0.509         REGISTER/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.816        */0.509         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.816        */0.510         REGISTER/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.816        */0.509         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.816        */0.510         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.816        */0.510         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.816        */0.510         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.817        */0.510         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.817        */0.509         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.817        */0.509         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.818        */0.509         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.818        */0.510         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.302  */98.818        */0.514         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.819        */0.509         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.819        */0.509         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.819        */0.506         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.819        */0.509         U_system_control/\store_ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.819        */0.508         U_system_control/\store_ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.819        */0.509         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.820        */0.508         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.820        */0.508         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.820        */0.509         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.820        */0.509         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.820        */0.508         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.820        */0.510         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.820        */0.509         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.820        */0.509         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.820        */0.508         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.820        */0.509         REGISTER/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.821        */0.508         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.821        */0.509         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.821        */0.506         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.821        */0.506         TX/DUT1/\S_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.821        */0.509         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.821        */0.509         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.821        */0.510         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.822        */0.508         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.822        */0.508         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.822        */0.508         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.822        */0.514         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.822        */0.508         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.822        */0.508         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.822        */0.508         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.822        */0.508         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.822        */0.508         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.823        */0.508         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.823        */0.508         REGISTER/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.823        */0.509         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.823        */0.508         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.823        */0.508         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.823        */0.506         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.823        */0.508         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.823        */0.506         TX/DUT1/\S_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.824        */0.508         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.824        */0.510         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.824        */0.507         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.824        */0.508         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.824        */0.508         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.824        */0.508         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.824        */0.507         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.824        */0.508         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.825        */0.508         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.825        */0.509         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.825        */0.509         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.825        */0.509         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.825        */0.508         REGISTER/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.825        */0.508         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.825        */0.508         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.825        */0.508         REGISTER/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.826        */0.508         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.826        */0.508         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.826        */0.508         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.826        */0.507         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.826        */0.508         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.826        */0.508         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.826        */0.507         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.826        */0.507         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.827        */0.508         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.827        */0.507         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.827        */0.505         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.827        */0.508         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.827        */0.508         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.827        */0.505         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.827        */0.509         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.828        */0.507         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.828        */0.508         REGISTER/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.828        */0.505         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.828        */0.508         REGISTER/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.828        */0.508         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.828        */0.507         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.828        */0.508         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.829        */0.507         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.829        */0.508         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.829        */0.505         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.829        */0.508         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.829        */0.506         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.829        */0.513         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.830        */0.508         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.830        */0.507         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.830        */0.507         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.831        */0.507         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.831        */0.505         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.831        */0.506         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.831        */0.508         REGISTER/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.832        */0.508         U_system_control/\store_ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.832        */0.508         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.832        */0.507         REGISTER/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.832        */0.508         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.833        */0.504         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.833        */0.507         REGISTER/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.833        */0.504         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.834        */0.508         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.835        */0.506         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.835        */0.507         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.835        */0.506         FIFO/WR/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.837        */0.506         U_system_control/\store_ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.354  */98.840        */0.506         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.841        */0.500         TX/DUT1/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.842        */0.507         REGISTER/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.843        */0.503         FIFO/RD/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.843        */0.505         FIFO/WR/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.354  */98.844        */0.506         FIFO/WR/\w_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.845        */0.505         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.846        */0.502         FIFO/RD/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.849        */0.504         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.850        */0.504         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.853        */0.501         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.855        */0.503         Data_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.855        */0.501         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.856        */0.503         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.856        */0.501         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.857        */0.501         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.857        */0.510         TX/DUT1/\COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.857        */0.501         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.356  */98.858        */0.503         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.358  */98.859        */0.499         RSTSYNC1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.860        */0.503         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.356  */98.861        */0.503         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.291  */98.902        */0.560         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.903        */0.560         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.292  */98.907        */0.559         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.909        */0.559         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.913        */0.557         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.914        */0.557         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.915        */0.558         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.455  */98.929        */0.397         pulse_gen/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.457  */98.943        */0.395         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.945        */0.518         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.458  */98.951        */0.394         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.458  */98.952        */0.396         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.463  */98.953        */0.397         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.459  */98.955        */0.396         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.459  */98.959        */0.393         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.962        */0.392         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.964        */0.392         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */98.965        */0.394         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */98.965        */0.392         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.966        */0.392         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.966        */0.392         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
@(R)->SCAN_CLK(R)	99.831   99.550/*        0.323/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.307  */99.653        */0.508         clock_divider_RX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.307  */99.654        */0.508         clock_divider_TX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.291  */100.321       */0.498         RX/DUT1/\current_state_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.490  101.209/*       0.319/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
RX_CLK(R)->RX_CLK(R)	218.354  214.786/*       54.259/*        framing_error    1
RX_CLK(R)->RX_CLK(R)	218.354  215.547/*       54.259/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	6946.542 6942.843/*      1736.300/*      UART_TX_O    1
