git clone --depth 1 --no-tags https://github.com/andrire/RNNASIP-riscvcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306102663
git clone --depth 1 --no-tags https://github.com/regerj/ECE-272-Group-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298417116
git clone --depth 1 --no-tags https://github.com/RadwanAtme/multi32x32--UniverstiryHomework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304298418
git clone --depth 1 --no-tags https://github.com/brunoflores/hdl-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307094570
git clone --depth 1 --no-tags https://github.com/mspaur/veripool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307266708
git clone --depth 1 --no-tags https://github.com/storfang/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303408534
git clone --depth 1 --no-tags https://github.com/AaronSolera/ASIVP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308397006
git clone --depth 1 --no-tags https://github.com/rureverek/M4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310694177
git clone --depth 1 --no-tags https://github.com/mtahna/hdl_apb3axi4l.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281918683
git clone --depth 1 --no-tags https://github.com/rooty19/sdram_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282427170
git clone --depth 1 --no-tags https://github.com/Besttryer/Sequence-detector-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284162056
git clone --depth 1 --no-tags https://github.com/taylor-bsg/dragonphy2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287784362
git clone --depth 1 --no-tags https://github.com/theSergeyGusev/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285509176
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/ENC28J60.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285123853
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/UVM_Verification_of_Averaging_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297202243
git clone --depth 1 --no-tags https://github.com/Lmbal/versuch1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290750675
git clone --depth 1 --no-tags https://github.com/NoIdeaForNick/syntacore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290561892
git clone --depth 1 --no-tags https://github.com/preetam-D/SPI-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291536868
git clone --depth 1 --no-tags https://github.com/lq3141/uvm_edaplayground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298929109
git clone --depth 1 --no-tags https://github.com/MartinMeng008/mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289565598
git clone --depth 1 --no-tags https://github.com/gishmaya/my-first-verification-environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279705489
git clone --depth 1 --no-tags https://github.com/roscibely/arithmetic-logic-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289340760
git clone --depth 1 --no-tags https://github.com/ceyinskye/UVM_CRC_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280040284
git clone --depth 1 --no-tags https://github.com/e60369/Verilog_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278767213
git clone --depth 1 --no-tags https://github.com/irwinfrimpong/FPGA-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280881545
git clone --depth 1 --no-tags https://github.com/PreranaB-dev/axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279283388
git clone --depth 1 --no-tags https://github.com/jparth1593/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301437977
git clone --depth 1 --no-tags https://github.com/kacperoooni/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305739836
git clone --depth 1 --no-tags https://github.com/gracenw/arch_and_sys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310972131
git clone --depth 1 --no-tags https://github.com/zzhang681/hw_perm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308441556
git clone --depth 1 --no-tags https://github.com/llfl/valid_ready_abc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311288134
git clone --depth 1 --no-tags https://github.com/sebinsphilip/riscv_nvp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307073638
git clone --depth 1 --no-tags https://github.com/jc-del/aleatorios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306733795
git clone --depth 1 --no-tags https://github.com/OriSteinberg/Cache_Level_Zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307098567
git clone --depth 1 --no-tags https://github.com/risapav/hdmi_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308671222
git clone --depth 1 --no-tags https://github.com/RKishmar/stu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308623234
git clone --depth 1 --no-tags https://github.com/kagg123/Character-Sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311948311
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/gnuhurd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301708027
git clone --depth 1 --no-tags https://github.com/k0pterr/-fpga-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286944394
git clone --depth 1 --no-tags https://github.com/melt-umn/melt-artifacts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295186855
git clone --depth 1 --no-tags https://github.com/qqwilliamliqq/Self_Design_Processor_and_Compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295249509
git clone --depth 1 --no-tags https://github.com/simottei/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293151077
git clone --depth 1 --no-tags https://github.com/shantonudas/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297816695
git clone --depth 1 --no-tags https://github.com/recogni/axi2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299650488
git clone --depth 1 --no-tags https://github.com/chroco/ece508hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304152842
git clone --depth 1 --no-tags https://github.com/VSHEV92/Simple_Error_Correction_Channel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289313322
git clone --depth 1 --no-tags https://github.com/keyonhome/MCDT_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291019594
git clone --depth 1 --no-tags https://github.com/filipksiezyc/uec2_projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288002524
git clone --depth 1 --no-tags https://github.com/merledu/diamond-core-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297287592
git clone --depth 1 --no-tags https://github.com/Magicwrath/FuncVer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296654734
git clone --depth 1 --no-tags https://github.com/HarryPretel/EBike_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297461288
git clone --depth 1 --no-tags https://github.com/cetola/quattro-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306920020
git clone --depth 1 --no-tags https://github.com/kyeb/overcooked-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311238970
git clone --depth 1 --no-tags https://github.com/miyo/ppla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309683998
git clone --depth 1 --no-tags https://github.com/Heppokoyuki/simple-rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309078547
git clone --depth 1 --no-tags https://github.com/pramodinicvc/testgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307642882
git clone --depth 1 --no-tags https://github.com/cougarEngineer/fpgaVGATest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307682771
git clone --depth 1 --no-tags https://github.com/PaschalisAngaridis/Simon_Says_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305379529
git clone --depth 1 --no-tags https://github.com/sqaureshape/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305299330
git clone --depth 1 --no-tags https://github.com/PRBO-BR/processador-arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306963284
git clone --depth 1 --no-tags https://github.com/Robert-M-Hughes/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301804156
git clone --depth 1 --no-tags https://github.com/PaschalisAngaridis/Transfer_Data_From_Keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305097802
git clone --depth 1 --no-tags https://github.com/danielgaio/coffee_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305474514
git clone --depth 1 --no-tags https://github.com/Sunodh-005/gsk-in-waveforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282439685
git clone --depth 1 --no-tags https://github.com/veereshk619/spi_check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282002692
git clone --depth 1 --no-tags https://github.com/rmital589/Verification-of-SSP-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276815226
git clone --depth 1 --no-tags https://github.com/Jiawei888/Matrix-calculation-based-on-picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278063673
git clone --depth 1 --no-tags https://github.com/micky-bank/rtl_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284449596
git clone --depth 1 --no-tags https://github.com/bakerjm24450/EE238.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288012565
git clone --depth 1 --no-tags https://github.com/qaztronic/AXI4_LIB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276982461
git clone --depth 1 --no-tags https://github.com/RiShy18/SHA-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277007463
git clone --depth 1 --no-tags https://github.com/Radiophantom/Syntacore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279579659
git clone --depth 1 --no-tags https://github.com/verilogtools/minitb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278829315
git clone --depth 1 --no-tags https://github.com/MouseHappy123/Ariane-issue_read_operands.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280683366
git clone --depth 1 --no-tags https://github.com/emmajingsmith/ece581_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278242868
git clone --depth 1 --no-tags https://github.com/cNpin/blueteeth_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282650130
git clone --depth 1 --no-tags https://github.com/visali85/uart_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284752475
git clone --depth 1 --no-tags https://github.com/Panda-Cores/caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286080114
git clone --depth 1 --no-tags https://github.com/Keerthivasan005/MIPS-32-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286560793
git clone --depth 1 --no-tags https://github.com/wolve265/vdic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305746089
git clone --depth 1 --no-tags https://github.com/Dimonij/A5_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303819916
git clone --depth 1 --no-tags https://github.com/yasho2249/alu_verification_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308135141
git clone --depth 1 --no-tags https://github.com/bfatehi/MipsCpuAndPongGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307195701
git clone --depth 1 --no-tags https://github.com/Atif-786/Full-substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307608055
git clone --depth 1 --no-tags https://github.com/alex9612/Ambiente-de-Pruebas-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306529945
git clone --depth 1 --no-tags https://github.com/RaneemAlaa/uart2bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307443856
git clone --depth 1 --no-tags https://github.com/paper1235/ENEE459D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302663830
git clone --depth 1 --no-tags https://github.com/ArquiII-2021-S1/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309814264
git clone --depth 1 --no-tags https://github.com/d-cen/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292505857
git clone --depth 1 --no-tags https://github.com/kitune-san/KF8288.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291481499
git clone --depth 1 --no-tags https://github.com/fmdproject/ledcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294509155
git clone --depth 1 --no-tags https://github.com/xavierperez21/digital_circuits_on_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301020531
git clone --depth 1 --no-tags https://github.com/Mooyeonkim628/ECE337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290853306
git clone --depth 1 --no-tags https://github.com/sethsawant/de10boy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312021506
git clone --depth 1 --no-tags https://github.com/Dimonij/A2_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311064797
git clone --depth 1 --no-tags https://github.com/vsfol/hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293506385
git clone --depth 1 --no-tags https://github.com/MohamedAli25/Ethernet-Switch-2x2-Verification-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298354740
