{
  "Top": "array_add",
  "RtlTop": "array_add",
  "RtlPrefix": "",
  "RtlSubPrefix": "array_add_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_AXI_LITE",
          "name": "a",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_AXI_LITE",
          "name": "b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "result": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_AXI_LITE",
          "name": "result",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/Baron\/Documents\/Grad_School\/EE_278\/HLS_exports",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top array_add -name array_add",
      "set_directive_top array_add -name array_add"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "array_add"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "10",
    "Latency": "10"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "array_add",
    "Version": "1.0",
    "DisplayName": "Array_add",
    "Revision": "2113805117",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_array_add_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/HLS_Code\/array_add.cpp"],
    "Vhdl": [
      "impl\/vhdl\/array_add_AXI_LITE_s_axi.vhd",
      "impl\/vhdl\/array_add.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/array_add_AXI_LITE_s_axi.v",
      "impl\/verilog\/array_add.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/array_add_v1_0\/data\/array_add.mdd",
      "impl\/misc\/drivers\/array_add_v1_0\/data\/array_add.tcl",
      "impl\/misc\/drivers\/array_add_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/array_add_v1_0\/src\/xarray_add.c",
      "impl\/misc\/drivers\/array_add_v1_0\/src\/xarray_add.h",
      "impl\/misc\/drivers\/array_add_v1_0\/src\/xarray_add_hw.h",
      "impl\/misc\/drivers\/array_add_v1_0\/src\/xarray_add_linux.c",
      "impl\/misc\/drivers\/array_add_v1_0\/src\/xarray_add_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/array_add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_AXI_LITE": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_AXI_LITE_",
      "paramPrefix": "C_S_AXI_AXI_LITE_",
      "ports": [
        "s_axi_AXI_LITE_ARADDR",
        "s_axi_AXI_LITE_ARREADY",
        "s_axi_AXI_LITE_ARVALID",
        "s_axi_AXI_LITE_AWADDR",
        "s_axi_AXI_LITE_AWREADY",
        "s_axi_AXI_LITE_AWVALID",
        "s_axi_AXI_LITE_BREADY",
        "s_axi_AXI_LITE_BRESP",
        "s_axi_AXI_LITE_BVALID",
        "s_axi_AXI_LITE_RDATA",
        "s_axi_AXI_LITE_RREADY",
        "s_axi_AXI_LITE_RRESP",
        "s_axi_AXI_LITE_RVALID",
        "s_axi_AXI_LITE_WDATA",
        "s_axi_AXI_LITE_WREADY",
        "s_axi_AXI_LITE_WSTRB",
        "s_axi_AXI_LITE_WVALID"
      ],
      "memories": {
        "a": {
          "offset": "64",
          "range": "64"
        },
        "b": {
          "offset": "128",
          "range": "64"
        },
        "result": {
          "offset": "192",
          "range": "64"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "192",
          "argName": "result"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_AXI_LITE",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_AXI_LITE_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_LITE_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_LITE_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXI_LITE_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_LITE_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_LITE_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXI_LITE_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXI_LITE_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_LITE_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_LITE_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXI_LITE_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_LITE_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_LITE_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXI_LITE_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXI_LITE_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_LITE_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_LITE_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "array_add"},
    "Info": {"array_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"array_add": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "288",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "560",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-02 16:17:14 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
