// Seed: 3951135710
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      1'h0, 1, 1 >= 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_4 = 1'b0;
  integer id_5 = 1;
  always @(id_2 or id_4) begin
    id_1#(.id_4(1)) <= id_4;
  end
  module_0(
      id_5, id_3, id_5
  );
endmodule
