Warnings in file E:\comp struc\project\game_test1\source\game_controlUnit.luc:
    Line 9, Column 4 : "t" was never used
Warnings in file E:\comp struc\project\game_test1\source\game_regfile.luc:
    Line 23, Column 6 : "level_store" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {E:\comp struc\project\game_test1\work\project.tcl}
# set projDir "E:/comp\ struc/project/game_test1/work/vivado"
# set projName "game_test1"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "E:/comp\ struc/project/game_test1/work/verilog/au_top_0.v" "E:/comp\ struc/project/game_test1/work/verilog/game_beta_1.v" "E:/comp\ struc/project/game_test1/work/verilog/time_countdown_2.v" "E:/comp\ struc/project/game_test1/work/verilog/reset_conditioner_3.v" "E:/comp\ struc/project/game_test1/work/verilog/alu_4.v" "E:/comp\ struc/project/game_test1/work/verilog/game_controlUnit_5.v" "E:/comp\ struc/project/game_test1/work/verilog/game_regfile_6.v" "E:/comp\ struc/project/game_test1/work/verilog/pn_gen_7.v" "E:/comp\ struc/project/game_test1/work/verilog/pattern_rom_8.v" "E:/comp\ struc/project/game_test1/work/verilog/increase_score_9.v" "E:/comp\ struc/project/game_test1/work/verilog/button_conditioner_10.v" "E:/comp\ struc/project/game_test1/work/verilog/edge_detector_11.v" "E:/comp\ struc/project/game_test1/work/verilog/counter_12.v" "E:/comp\ struc/project/game_test1/work/verilog/adder_13.v" "E:/comp\ struc/project/game_test1/work/verilog/comparator_14.v" "E:/comp\ struc/project/game_test1/work/verilog/boolean_15.v" "E:/comp\ struc/project/game_test1/work/verilog/shifter_16.v" "E:/comp\ struc/project/game_test1/work/verilog/flip_17.v" "E:/comp\ struc/project/game_test1/work/verilog/pipeline_18.v" "E:/comp\ struc/project/game_test1/work/verilog/find_neighbor_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "E:/comp\ struc/project/game_test1/work/constraint/custom.xdc" "E:/comp\ struc/project/game_test1/constraint/new_constraint.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Sun Apr  3 15:31:54 2022] Launched synth_1...
Run output will be captured here: E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Apr  3 15:31:54 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_beta_1' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_beta_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_10' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/button_conditioner_10.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_18' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/pipeline_18.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_18' (1#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/pipeline_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_10' (2#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/button_conditioner_10.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_11' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/edge_detector_11.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_11' (3#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/edge_detector_11.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_4' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/alu_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_13' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/adder_13.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_13' (4#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_14' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/comparator_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_14' (5#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/comparator_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (6#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (7#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'flip_17' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/flip_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_neighbor_19' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/find_neighbor_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_neighbor_19' (8#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/find_neighbor_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'flip_17' (9#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/flip_17.v:7]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/alu_4.v:107]
INFO: [Synth 8-6155] done synthesizing module 'alu_4' (10#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/alu_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_controlUnit_5' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_controlUnit_5.v:7]
	Parameter START_game_fsm bound to: 5'b00000 
	Parameter SET_PATTERN_game_fsm bound to: 5'b00001 
	Parameter RESET_SCORE_game_fsm bound to: 5'b00010 
	Parameter RESET_LEVEL_game_fsm bound to: 5'b00011 
	Parameter SET_DECREMENT_TIMER_game_fsm bound to: 5'b00100 
	Parameter IDLE_game_fsm bound to: 5'b00101 
	Parameter CLEAR_BOARD_game_fsm bound to: 5'b00110 
	Parameter GENERATE_PATTERN_game_fsm bound to: 5'b00111 
	Parameter ADD_LEVEL_game_fsm bound to: 5'b01000 
	Parameter CHECK_LEVEL_game_fsm bound to: 5'b01001 
	Parameter CHECK_LEVEL_TRANS_game_fsm bound to: 5'b01010 
	Parameter CHECK_PATTERN_game_fsm bound to: 5'b01011 
	Parameter ADD_SCORE_game_fsm bound to: 5'b01100 
	Parameter UPDATE_STATE1_game_fsm bound to: 5'b01101 
	Parameter UPDATE_STATE2_game_fsm bound to: 5'b01110 
	Parameter UPDATE_STATE3_game_fsm bound to: 5'b01111 
	Parameter UPDATE_STATE4_game_fsm bound to: 5'b10000 
	Parameter UPDATE_STATE5_game_fsm bound to: 5'b10001 
	Parameter UPDATE_STATE6_game_fsm bound to: 5'b10010 
	Parameter UPDATE_STATE7_game_fsm bound to: 5'b10011 
	Parameter UPDATE_STATE8_game_fsm bound to: 5'b10100 
	Parameter UPDATE_STATE9_game_fsm bound to: 5'b10101 
	Parameter UPDATE_TRANS_game_fsm bound to: 5'b10110 
	Parameter CHECK_TIME_game_fsm bound to: 5'b10111 
	Parameter DECRESE_GAME_TIMER_game_fsm bound to: 5'b11000 
	Parameter GAMEOVER_game_fsm bound to: 5'b11001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_controlUnit_5.v:73]
INFO: [Synth 8-6155] done synthesizing module 'game_controlUnit_5' (11#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_controlUnit_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfile_6' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_regfile_6.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_regfile_6.v:37]
INFO: [Synth 8-6155] done synthesizing module 'game_regfile_6' (12#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_regfile_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_7' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/pn_gen_7.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_7' (13#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/pn_gen_7.v:11]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom_8' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/pattern_rom_8.v:7]
	Parameter A bound to: 672'b000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom_8' (14#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/pattern_rom_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'increase_score_9' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/increase_score_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'increase_score_9' (15#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/increase_score_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_beta_1' (16#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/game_beta_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'time_countdown_2' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/time_countdown_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_12' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (17#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6155] done synthesizing module 'time_countdown_2' (18#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/time_countdown_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (19#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 999.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/comp struc/project/game_test1/work/constraint/custom.xdc]
Finished Parsing XDC File [E:/comp struc/project/game_test1/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/comp struc/project/game_test1/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/comp struc/project/game_test1/constraint/new_constraint.xdc]
Finished Parsing XDC File [E:/comp struc/project/game_test1/constraint/new_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/comp struc/project/game_test1/constraint/new_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_controlUnit_5'
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.srcs/sources_1/imports/verilog/comparator_14.v:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm |                            00000 |                            00000
    SET_PATTERN_game_fsm |                            00001 |                            00001
    RESET_SCORE_game_fsm |                            00010 |                            00010
    RESET_LEVEL_game_fsm |                            00011 |                            00011
           IDLE_game_fsm |                            00100 |                            00101
    CLEAR_BOARD_game_fsm |                            00101 |                            00110
  UPDATE_STATE1_game_fsm |                            00110 |                            01101
  UPDATE_STATE2_game_fsm |                            00111 |                            01110
  UPDATE_STATE3_game_fsm |                            01000 |                            01111
  UPDATE_STATE4_game_fsm |                            01001 |                            10000
  UPDATE_STATE5_game_fsm |                            01010 |                            10001
  UPDATE_STATE6_game_fsm |                            01011 |                            10010
  UPDATE_STATE7_game_fsm |                            01100 |                            10011
  UPDATE_STATE8_game_fsm |                            01101 |                            10100
  UPDATE_STATE9_game_fsm |                            01110 |                            10101
   UPDATE_TRANS_game_fsm |                            01111 |                            10110
      ADD_SCORE_game_fsm |                            10000 |                            01100
    CHECK_LEVEL_game_fsm |                            10001 |                            01001
CHECK_LEVEL_TRANS_game_fsm |                            10010 |                            01010
       GAMEOVER_game_fsm |                            10011 |                            11001
      ADD_LEVEL_game_fsm |                            10100 |                            01000
GENERATE_PATTERN_game_fsm |                            10101 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_controlUnit_5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 7     
	  10 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  22 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  22 Input    6 Bit        Muxes := 1     
	  37 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  22 Input    2 Bit        Muxes := 3     
	  22 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP beta/game_alu/out0, operation Mode is: A*B.
DSP Report: operator beta/game_alu/out0 is absorbed into DSP beta/game_alu/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1024.305 ; gain = 24.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |    33|
|4     |LUT2   |    11|
|5     |LUT3   |     6|
|6     |LUT4   |    75|
|7     |LUT5   |    37|
|8     |LUT6   |   115|
|9     |FDRE   |   331|
|10    |IBUF   |    14|
|11    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1025.379 ; gain = 26.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1025.379 ; gain = 26.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1037.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.246 ; gain = 37.891
INFO: [Common 17-1381] The checkpoint 'E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  3 15:32:47 2022...
[Sun Apr  3 15:32:50 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:56 . Memory (MB): peak = 998.980 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr  3 15:32:50 2022] Launched impl_1...
Run output will be captured here: E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr  3 15:32:50 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 999.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/comp struc/project/game_test1/work/constraint/custom.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port clear_button can not be placed on PACKAGE_PIN T7 because the PACKAGE_PIN is occupied by port button[0] [E:/comp struc/project/game_test1/work/constraint/custom.xdc:90]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port reset_button can not be placed on PACKAGE_PIN P8 because the PACKAGE_PIN is occupied by port button[2] [E:/comp struc/project/game_test1/work/constraint/custom.xdc:93]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port pass_button can not be placed on PACKAGE_PIN R5 because the PACKAGE_PIN is occupied by port button[1] [E:/comp struc/project/game_test1/work/constraint/custom.xdc:96]
Finished Parsing XDC File [E:/comp struc/project/game_test1/work/constraint/custom.xdc]
Parsing XDC File [E:/comp struc/project/game_test1/constraint/new_constraint.xdc]
Finished Parsing XDC File [E:/comp struc/project/game_test1/constraint/new_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.457 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 999.457 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a5d4351f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.305 ; gain = 243.848

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a5d4351f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a5d4351f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14181d817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14181d817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14181d817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14181d817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1454.492 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1128bb8a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1454.492 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1128bb8a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1454.492 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1128bb8a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.492 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.492 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1128bb8a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1454.492 ; gain = 455.035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1454.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 674b6099

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1500.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 29a8c93c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10cb4220f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.497 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10cb4220f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10cb4220f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4aeebd54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 98397d8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1500.582 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 16dfadbb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1c82756de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c82756de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c05c4214

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae006a7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 248059341

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a77cb5c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b06ff011

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b9f2cda1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e57b281c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e57b281c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1212973b2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.821 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 132c5303f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1500.582 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1946edfff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1212973b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.821. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e5c7bb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e5c7bb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e5c7bb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e5c7bb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.582 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25b0f0e51

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
Ending Placer Task | Checksum: 15e75db07

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.582 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1500.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1500.582 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1500.582 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1500.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 99a49b7a ConstDB: 0 ShapeSum: c4d13f8d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 168c1a78b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1587.453 ; gain = 78.473
Post Restoration Checksum: NetGraph: 80453e75 NumContArr: e87c6916 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168c1a78b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1587.453 ; gain = 78.473

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168c1a78b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.500 ; gain = 84.520

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168c1a78b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.500 ; gain = 84.520
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28cb778b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1600.098 ; gain = 91.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.920  | TNS=0.000  | WHS=-1.051 | THS=-27.591|

Phase 2 Router Initialization | Checksum: 279672e00

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1600.098 ; gain = 91.117

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 652
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 651
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 279672e00

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1601.176 ; gain = 92.195
Phase 3 Initial Routing | Checksum: 1c04a6b44

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b7e1d1b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195
Phase 4 Rip-up And Reroute | Checksum: b7e1d1b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b7e1d1b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b7e1d1b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195
Phase 5 Delay and Skew Optimization | Checksum: b7e1d1b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 111a4f0a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.162  | TNS=0.000  | WHS=-0.499 | THS=-20.754|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: be96a793

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195
Phase 6.1 Hold Fix Iter | Checksum: be96a793

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.162  | TNS=0.000  | WHS=-0.499 | THS=-20.754|

Phase 6.2 Additional Hold Fix | Checksum: be96a793

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195
Phase 6 Post Hold Fix | Checksum: f64c1786

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.169178 %
  Global Horizontal Routing Utilization  = 0.171135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1495dfe9b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.176 ; gain = 92.195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1495dfe9b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.820 ; gain = 92.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17a5adf67

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.820 ; gain = 92.840
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[0]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[12]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[10]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_score_store_q_reg[10]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[1]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_score_store_q_reg[12]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[10]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[3]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[11]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_debug_q_reg/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[14]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[4]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_score_store_q_reg[0]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[3]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[12]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_score_store_q_reg[14]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[0]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_pattern_store_q_reg[14]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin beta/regfile/M_state_store_q_reg[1]/R driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1404251fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.820 ; gain = 92.840
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.162  | TNS=0.000  | WHS=-0.499 | THS=-20.754|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1404251fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.820 ; gain = 92.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.820 ; gain = 92.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 24 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1601.820 ; gain = 101.238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1611.695 ; gain = 9.875
INFO: [Common 17-1381] The checkpoint 'E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/comp struc/project/game_test1/work/vivado/game_test1/game_test1.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 24 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 3 out of 42 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clear_button, pass_button, and reset_button.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14198560 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2073.188 ; gain = 427.730
INFO: [Common 17-206] Exiting Vivado at Sun Apr  3 15:34:16 2022...
[Sun Apr  3 15:34:17 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:27 . Memory (MB): peak = 998.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  3 15:34:17 2022...
Vivado exited.

Finished building project.
