/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [32:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [22:0] celloutsig_0_58z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = ~(celloutsig_0_43z & celloutsig_0_37z);
  assign celloutsig_0_54z = ~(celloutsig_0_9z & celloutsig_0_33z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_7z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & in_data[73]);
  assign celloutsig_0_34z = !(celloutsig_0_19z[0] ? celloutsig_0_3z : celloutsig_0_9z);
  assign celloutsig_0_41z = !(celloutsig_0_33z ? celloutsig_0_12z : celloutsig_0_13z[2]);
  assign celloutsig_1_0z = !(in_data[137] ? in_data[154] : in_data[125]);
  assign celloutsig_0_37z = ~(celloutsig_0_14z | celloutsig_0_23z);
  assign celloutsig_0_48z = ~(in_data[58] | celloutsig_0_4z);
  assign celloutsig_1_2z = ~(in_data[170] | celloutsig_1_1z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_6z | celloutsig_0_7z);
  assign celloutsig_0_33z = ~((celloutsig_0_5z[12] | celloutsig_0_3z) & celloutsig_0_23z);
  assign celloutsig_0_57z = ~((celloutsig_0_49z | celloutsig_0_34z) & celloutsig_0_12z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_4z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z[2]) & in_data[178]);
  assign celloutsig_0_18z = ~((celloutsig_0_15z | celloutsig_0_13z[2]) & celloutsig_0_0z);
  assign celloutsig_0_23z = ~((celloutsig_0_18z | celloutsig_0_6z) & in_data[43]);
  assign celloutsig_0_8z = ~((in_data[7] | celloutsig_0_5z[1]) & (celloutsig_0_5z[7] | in_data[49]));
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_3z | in_data[95]));
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } + { celloutsig_1_4z[1:0], celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 33'h000000000;
    else _00_ <= in_data[65:33];
  assign celloutsig_0_39z = { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_18z } === { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_43z = { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_41z } === { celloutsig_0_13z[2:1], celloutsig_0_39z };
  assign celloutsig_0_52z = celloutsig_0_11z[11:2] === { in_data[89:85], celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_40z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z } === { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_11z[12:8], celloutsig_0_14z, celloutsig_0_8z } === { celloutsig_0_11z[10:9], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_1_9z = { in_data[136:130], celloutsig_1_6z, celloutsig_1_4z } >= { in_data[181:175], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_15z = { in_data[17:4], celloutsig_0_12z } >= { in_data[43:30], celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_5z[5:1], celloutsig_0_8z } > { celloutsig_0_11z[8:4], celloutsig_0_26z };
  assign celloutsig_0_56z = { in_data[48:44], celloutsig_0_54z, celloutsig_0_1z, celloutsig_0_51z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_51z, celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_13z } > { _00_[21:0], celloutsig_0_54z, celloutsig_0_0z, celloutsig_0_39z };
  assign celloutsig_0_22z = ! celloutsig_0_21z;
  assign celloutsig_0_26z = ! celloutsig_0_11z[13:7];
  assign celloutsig_1_1z = in_data[163:157] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_6z } % { 1'h1, celloutsig_1_1z[3:1] };
  assign celloutsig_0_11z = celloutsig_0_8z ? { celloutsig_0_5z[9:3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z } : { celloutsig_0_10z[1], celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_6z ? { celloutsig_0_5z[10:9], celloutsig_0_10z, celloutsig_0_9z } : { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_27z = celloutsig_0_13z[2] ? { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_13z[7:3], 1'h1, celloutsig_0_13z[1:0], celloutsig_0_23z } : { in_data[74:61], celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_5z = - { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[60] & in_data[18];
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_2z;
  assign celloutsig_0_49z = _00_[21] & celloutsig_0_8z;
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_0_63z = ~^ { celloutsig_0_51z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_56z };
  assign celloutsig_0_64z = ~^ celloutsig_0_58z[13:11];
  assign celloutsig_1_18z = ~^ celloutsig_1_1z[6:3];
  assign celloutsig_0_25z = ~^ { in_data[64:58], celloutsig_0_18z };
  assign celloutsig_0_31z = ^ { celloutsig_0_27z[7:0], celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_10z = { celloutsig_0_5z[12:11], celloutsig_0_8z } <<< { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_13z = { in_data[40:35], celloutsig_0_12z, celloutsig_0_12z } <<< celloutsig_0_11z[7:0];
  assign celloutsig_0_35z = { in_data[1:0], celloutsig_0_26z } >>> { celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_40z = { celloutsig_0_11z[12], celloutsig_0_9z, celloutsig_0_31z } >>> celloutsig_0_19z[5:3];
  assign celloutsig_0_58z = { _00_[17:6], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_57z, celloutsig_0_48z, celloutsig_0_19z } >>> { celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_52z, celloutsig_0_34z, celloutsig_0_19z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } >>> { celloutsig_1_1z[5], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[3:1], celloutsig_1_3z, celloutsig_1_4z } >>> { celloutsig_1_1z[4:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_11z[11:10], celloutsig_0_15z } >>> { celloutsig_0_10z[2], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[25]) | celloutsig_0_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_5z[3]) | celloutsig_1_9z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[48]) | in_data[78]);
  assign celloutsig_0_17z = ~((celloutsig_0_16z & celloutsig_0_1z) | celloutsig_0_15z);
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
