library ieee;
	use ieee.std_logic_1164.all; 
	use ieee.numeric_std.all;
	
entity top_level is 
port (

	sw : in std_logic_vector (2 downto 0);
	key_n : in std_logic_vector (1 downto 0);
	clock_50 : in std_logic;

);
end entity top_level; 

architecture rtl of top_level is 
	signal sel_a : in std_logic;
	signal sel_b : in std_logic;
	signal sel_bandsel_b : in std_logic;
	signal sel_c : in std_logic;
	signal toggel_in : in std_logic;
	signal clk : in std_logic;
	signal reset_n :

begin 
	
	sel_a <= sw(0);
	sel_b <= sw(1);
	sel_c <= sw(2);
	sel_bandsel_b <= (sel_a and sel_b);
end architecture rtl;
	
	