	<component id="system" name="system">
		<stat name="total_cycles" value="stats.system.cpu.totalNumCycles"/>
		<stat name="idle_cycles" value="stats.system.cpu.totalIdleCycles"/>
		<stat name="busy_cycles" value="stats.system.cpu.totalNumCycles-stats.system.cpu.totalIdleCycles"/>
		<component id="system.core0" name="core0">
			<stat name="total_instructions" value="stats.system.cpu.committed_instructions"/>
			<stat name="int_instructions" value="stats.system.cpu.int_instructions"/>
			<stat name="fp_instructions" value="stats.system.cpu.fp_instructions"/>
			<stat name="branch_instructions" value="stats.system.cpu.branch_instructions"/>
			<stat name="load_instructions" value="stats.system.cpu.load_instructions"/>
			<stat name="store_instructions" value="stats.system.cpu.store_instructions"/>
			<stat name="committed_instructions" value="stats.system.cpu.committed_instructions"/>
			<stat name="int_regfile_reads" value="stats.system.cpu.int_regfile_reads"/>
			<stat name="float_regfile_reads" value="stats.system.cpu.float_regfile_reads"/>
			<stat name="int_regfile_writes" value="stats.system.cpu.int_regfile_writes"/>
			<stat name="float_regfile_writes" value="stats.system.cpu.float_regfile_writes"/>
			<stat name="function_calls" value="stats.system.cpu.function_calls"/>
			<stat name="ialu_accesses" value="stats.system.cpu.ialu_accesses"/>
			<stat name="fpu_accesses" value="stats.system.cpu.fpu_accesses"/>
			<component id="system.core0.predictor" name="PBT">
			<component id="system.core0.itlb" name="itlb">
				<stat name="total_accesses" value="stats.system.cpu.itlb.total_accesses"/>
				<stat name="total_misses" value="stats.system.cpu.itlb.total_misses"/>
			<component id="system.core0.icache" name="icache">
				<stat name="read_accesses" value="stats.system.cpu.icache.read_accesses"/>
				<stat name="read_misses" value="stats.system.cpu.icache.read_misses"/>
			<component id="system.core0.dtlb" name="dtlb">
				<stat name="total_accesses" value="stats.system.cpu.dtlb.total_accesses"/>
				<stat name="total_misses" value="stats.system.cpu.dtlb.total_misses"/>
			<component id="system.core0.dcache" name="dcache">
				<stat name="read_accesses" value="stats.system.cpu.dcache.read_accesses"/>
				<stat name="write_accesses" value="stats.system.cpu.dcache.write_accesses"/>
				<stat name="read_misses" value="stats.system.cpu.dcache.read_misses"/>
				<stat name="write_misses" value="stats.system.cpu.dcache.write_misses"/>
			<component id="system.core0.BTB" name="BTB">
		<component id="system.L1Directory0" name="L1Directory0">
		<component id="system.L2Directory0" name="L2Directory0">
		<component id="system.L20" name="L20">
			<stat name="read_accesses" value="stats.system.l2.ReadReq_accesses::total"/>
			<stat name="write_accesses" value="stats.system.l2.Writeback_accesses::total"/>
			<stat name="read_misses" value="stats.system.l2.ReadReq_misses::total"/>
			<stat name="write_misses" value="stats.system.l2.overall_misses::total-stats.system.l2.ReadReq_misses::total"/>
<component id="system.L30" name="L30">
		<component id="system.NoC0" name="noc0">
		<component id="system.mc" name="mc">
			<stat name="memory_accesses" value="system.all_ctrls.total_reads+system.all_ctrls.total_writes"/>
			<stat name="memory_reads" value="system.all_ctrls.total_reads"/>
			<stat name="memory_writes" value="system.all_ctrls.total_writes"/>
		<component id="system.niu" name="niu">
		<component id="system.pcie" name="pcie">
		<component id="system.flashc" name="flashc">
