Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 555bf5019cc9431495c7b0933ab7c7e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_broadcaster_v1_1_19 -L axi_bram_ctrl_v4_1_2 -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PL_NN_tb_behav xil_defaultlib.PL_NN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 's_axi_awaddr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:82]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 's_axi_awaddr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:82]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 's_axi_awaddr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:82]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 's_axi_awaddr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a1' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:157]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a2' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a3' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a4' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a5' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a6' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a7' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a8' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a9' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a10' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a11' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a12' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a13' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a14' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a15' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a16' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:172]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a17' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v:173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'S_AXI_araddr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_0/sim/PL_NN_image_loader_module_0_0.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'S_AXI_awaddr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_0/sim/PL_NN_image_loader_module_0_0.v:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'BRAM_PORTB_addr' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/5546/image_loader_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:116]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:123]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" Line 9. Module dual_port_AXI_Native_bram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" Line 9. Module dual_port_AXI_Native_bram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" Line 9. Module dual_port_AXI_Native_bram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" Line 9. Module dual_port_AXI_Native_bram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_2.axi_bram_ctrl_funcs
Compiling module xil_defaultlib.axi4_lite_layer_connector
Compiling module xil_defaultlib.PL_NN_axi4_lite_layer_conn_0_0
Compiling module xil_defaultlib.axi4_lite_register_module
Compiling module xil_defaultlib.PL_NN_axi4_lite_register_m_0_0
Compiling module xil_defaultlib.m00_couplers_imp_UZ1GUO
Compiling module xil_defaultlib.m01_couplers_imp_1NH4E48
Compiling module xil_defaultlib.m02_couplers_imp_1J9BC3L
Compiling module xil_defaultlib.m03_couplers_imp_Z76415
Compiling module xil_defaultlib.m04_couplers_imp_1RS1N8Z
Compiling module xil_defaultlib.s00_couplers_imp_G1MV0B
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.PL_NN_xbar_0
Compiling module xil_defaultlib.PL_NN_axi_interconnect_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_broadcaster_v1_1_19.axis_broadcaster_v1_1_19_core(C_...
Compiling module xil_defaultlib.tdata_PL_NN_axis_broadcaster_0_0...
Compiling module xil_defaultlib.tuser_PL_NN_axis_broadcaster_0_0...
Compiling module xil_defaultlib.top_PL_NN_axis_broadcaster_0_0(C...
Compiling module xil_defaultlib.PL_NN_axis_broadcaster_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.dual_port_AXI_Native_bram
Compiling module xil_defaultlib.image_loader_module(addressWidth...
Compiling module xil_defaultlib.PL_NN_image_loader_module_0_0
Compiling module xil_defaultlib.perceptron
Compiling module xil_defaultlib.PL_NN_perceptron_0_0
Compiling module xil_defaultlib.PL_NN_perceptron_0_1
Compiling module xil_defaultlib.PL_NN_perceptron_0_2
Compiling module xil_defaultlib.PL_NN
Compiling module xil_defaultlib.PL_NN_wrapper
Compiling module xil_defaultlib.PL_NN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PL_NN_tb_behav
