Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ba55551807a34e30b711d62ca698a8e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_TB_behav xil_defaultlib.UART_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.freq_div [freq_div_default]
Compiling architecture behavior of entity xil_defaultlib.byte_gen [byte_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture behavior of entity xil_defaultlib.id_code_gen [id_code_gen_default]
Compiling architecture struct of entity xil_defaultlib.UART_SCOM [uart_scom_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_TB_behav
