Return-Path: <devicetree+bounces-287191-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id yBDaKXLi3WnrkgkAu9opvQ
	(envelope-from <devicetree+bounces-287191-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Tue, 14 Apr 2026 08:45:06 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 09DEA3F62EC
	for <lists+devicetree@lfdr.de>; Tue, 14 Apr 2026 08:45:06 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 172633054F23
	for <lists+devicetree@lfdr.de>; Tue, 14 Apr 2026 06:39:01 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 4E66C36E483;
	Tue, 14 Apr 2026 06:39:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ASFrB9Zj";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PZnbzTBb"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D4E936E48D
	for <devicetree@vger.kernel.org>; Tue, 14 Apr 2026 06:38:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776148740; cv=none; b=V3ImNwVYIfNf6dpu8ik0Cn9uxS/oGzUtDth44wAaexFWMa6ia7WCp8KT0dFTjipotnipCpW+1SGN85Ms42Y4tc9/m6mz1b1qhjA4e1rEZolUiE5bmv+Ruz3DyxKU4pm8vNU/jQlzfH1RtLS+5+NGHiPxkBY/Q+/b4nE85sa1NMU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776148740; c=relaxed/simple;
	bh=DtbGk7k4Mht1v+X/oA64yyN7ZpSmiywmjOZx+/x00Zw=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=B1xWXZGU0a15TosgMAP31uCzjHVtwsN5i07cjNYV2Z9XQnc3Qwi0QnmkNTqdA8eJPgZpbx0VniPVqxCV3azQxG8C5DZCK/Rw8RO6wQeYzlC3vwwQokgjZMwSRoA/RO6OePDF/Pg4nuB3HfamENGogFk0JDg84RUIEYahdt01tP0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ASFrB9Zj; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PZnbzTBb; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279862.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63E6bS6D363168
	for <devicetree@vger.kernel.org>; Tue, 14 Apr 2026 06:38:58 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-type:date:from:in-reply-to:message-id:mime-version
	:references:subject:to; s=qcppdkim1; bh=wA7ItPVNJyk9xUMa9WVh9ZNh
	UhHR+dQxj0+bgCPDySs=; b=ASFrB9ZjHkwxa+VnkkIKUFiNr49M/8eozLaLXmyp
	pVxN4DgCfylWqyuP8EARamVAgIAFc8MuVxokzcInuV+zECO68wi/o3nM8VJcmTbK
	dc/pgqSl55utLJTg75BzUaU1+d5xHDwiIDF7PPyKlWEjsSdF14gSPPvpM457u5+i
	7bZefu1o34+SKtxshAdpXCunFM77GYBP0EZc/mpNfcd4yB7jMkXsxDzxYGmteyfk
	srb2M7iZ6kLBnYnDIOtOU6KUtrvcvgtFfuccR2DvtSH4PWDYPg//iAG5sz4CkBcC
	2Spfceh22DQU+lfRDYFO5ToKs8fcm/nY9PgL6Z3kfhp/Dw==
Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dh870scgs-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Tue, 14 Apr 2026 06:38:57 +0000 (GMT)
Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-82ca8323edbso5165741b3a.1
        for <devicetree@vger.kernel.org>; Mon, 13 Apr 2026 23:38:57 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1776148737; x=1776753537; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
        bh=wA7ItPVNJyk9xUMa9WVh9ZNhUhHR+dQxj0+bgCPDySs=;
        b=PZnbzTBb49rpJIjQ3HD+m2NBXWvQ+He9buRz2cWBYCITEwAt+X0khQKIX2xWSeO5HB
         rKWZ+1ul1WYrhs8lQDA81UcKqMPUxvSYwu76dvpQRLx2YcYEKFQGZYbj3kKfpwkSK8KJ
         euVdCH4Pu0BT96jJtgNCBvPFBpb84amYilcMhXc0ksStp7YZutOipRYOc7IMVdEaubQV
         p/bnuyeH5vrZMlrLqOlGziBg/KYqk0fP+yAI9wHHhOnwWnJtXk9pP6tg8Wf04wpBnLZ4
         fgL3nKR9HoxxK/4LiGB3wD8AUOMoj9knoNgeBfhcf++7ihFQNNnLD4DD7Mve83vK58J0
         7UEQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1776148737; x=1776753537;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=wA7ItPVNJyk9xUMa9WVh9ZNhUhHR+dQxj0+bgCPDySs=;
        b=PBj8DkT1gumPigWD8bzhvch3rGhvUNBOxFMUooM0+ZEkBVJCIwJYkV7RchFsNDKFeu
         BlH1QziFI/vl48acdVi/2om6pr5blqQNdg/qCxv87mQ3DuK1d5H72MlQgdBxCWuhKpKE
         h943eEkTUZIZsIA40p5bcpr/KmXjyaPwWyoBsrELx41QGgWxzDyXXIpK3tQlHX4lk0PU
         Eya6QpXS4klii3wb2sDkcnkKLjJ2K7xrxZT1C5F9Isq/eVRmmy1lTuA+1PfdlrL2B1hs
         MnDjylYqW+9ZKOw53YdsuPUTNXJeSgov9i8yaFuPRmctGFh9qVBNNdsyJ1RFaZ0JbxiZ
         Ibog==
X-Forwarded-Encrypted: i=1; AFNElJ/7NvhzgO8AijQHS8Q3dbaVy/v8QB8Ve8IrjCjTuEph6pLINfTNLwnb36vQ8eNsVCgPf9UxdJdKvKj2@vger.kernel.org
X-Gm-Message-State: AOJu0Yw1G2iyDaPU7ScSmU8h7fK/l94gYqAp3ioNt7XJl32j61Eiq528
	wII+VPQtyK/4QHvZOxTNJa/YpZJ53adyTu8ulbvZUuUEBTaoSQZIW+nlzwtrjxQ7yteAM//VgdC
	tZfs+C3Dqpft7jnsJaeaIpDOixksgtK2qrS63C+UtaqmFU0cFAgjVWaG2ZiktUYbiDp5AhwUN
X-Gm-Gg: AeBDievl3CF6DvOAL7I/6GD3xstgr8tH4nuTNc0dUhhN6RDiuIwzHei2rdX+Qj1pKr3
	uo8CIAXbZolItNwQ22sRyhhzxvhIXXdZyLXXvyaYtt2NmjJBqYD9AYMrLGvW1m32jnrxS/DfSRG
	xBQYLLdaKyRcxvO/FlWsToKW366ZVvbm/ykIxpJMOVCyMki9U1fgWdYC4eynYMoY5SAG8kfUxNg
	SVvV2TLxnRzjed7Gw6fdgEWZpoTGb0oAt9MMdW9Dr4C9EkESod/DXIsNhsb/fzMkUDSGidPwHr6
	Hjzdpgsoc9RzYBeEjFCnWygGiVC9dO1GPvqdO4hBLUuBGia6EpnzG2BLx3vbXNzCjRFskXuYyGH
	RgogEwv5cu1GVxWZPyXY/pSgKSC2mhPDNWtAMSxmorRxuUxxs
X-Received: by 2002:a05:6a00:399c:b0:82d:2086:de2a with SMTP id d2e1a72fcca58-82f0c2a761emr17590631b3a.35.1776148736565;
        Mon, 13 Apr 2026 23:38:56 -0700 (PDT)
X-Received: by 2002:a05:6a00:399c:b0:82d:2086:de2a with SMTP id d2e1a72fcca58-82f0c2a761emr17590579b3a.35.1776148735877;
        Mon, 13 Apr 2026 23:38:55 -0700 (PDT)
Received: from hu-mojha-hyd.qualcomm.com ([202.46.23.25])
        by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f0f8a7501sm13379162b3a.50.2026.04.13.23.38.49
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 13 Apr 2026 23:38:55 -0700 (PDT)
Date: Tue, 14 Apr 2026 12:08:46 +0530
From: Mukesh Ojha <mukesh.ojha@oss.qualcomm.com>
To: Vishnu Reddy <busanna.reddy@oss.qualcomm.com>
Cc: Bryan O'Donoghue <bod@kernel.org>,
        Vikash Garodia <vikash.garodia@oss.qualcomm.com>,
        Dikshita Agarwal <dikshita.agarwal@oss.qualcomm.com>,
        Abhinav Kumar <abhinav.kumar@linux.dev>,
        Mauro Carvalho Chehab <mchehab@kernel.org>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>, Joerg Roedel <joro@8bytes.org>,
        Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,
        Bjorn Andersson <andersson@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Stefan Schmidt <stefan.schmidt@linaro.org>,
        Hans Verkuil <hverkuil@kernel.org>, linux-media@vger.kernel.org,
        linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, iommu@lists.linux.dev
Subject: Re: [PATCH 07/11] media: iris: Rename clock and power domain macros
 to use vcodec prefix
Message-ID: <20260414063846.fixumrttkfqwydch@hu-mojha-hyd.qualcomm.com>
References: <20260414-glymur-v1-0-7d3d1cf57b16@oss.qualcomm.com>
 <20260414-glymur-v1-7-7d3d1cf57b16@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260414-glymur-v1-7-7d3d1cf57b16@oss.qualcomm.com>
X-Authority-Analysis: v=2.4 cv=C9vZDwP+ c=1 sm=1 tr=0 ts=69dde101 cx=c_pps
 a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17
 a=kj9zAlcOel0A:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22
 a=EUspDBNiAAAA:8 a=JHE2Tk9p9Fz13fLrjUoA:9 a=CjuIK1q_8ugA:10
 a=zc0IvFSfCIW2DFIPzwfm:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE0MDA2MCBTYWx0ZWRfXzmj5zWdH/Thb
 Ba2Fsvhw3ivU6QZeEkvWEDgOvhc/JEi1KVaK4z6yWjxXfeMSRpQTsX5jLYaipait8/IN2/Z+bNA
 WRxBC/eoSVYLL/ojznDDmeASov3EapmQaBHoPdcXMFmZEHljnP6TGuL7Up07Az3Dw1C1Yb5x6Rt
 qXMNjJgrHJ4BvJZcrLIR4eZRtveHgRQLmGKtcrVJA30CmpedtN/7DnaY67f6u9bYtMOxSp3Xi4e
 EMN034qkjn0tFpTQcxRYYsrDesgbzRTisCHI06uR/0M+hii4+oMF9LbEIA69Js1krEwL2Om7OFv
 9/UHm5VtVVlHh4Mhk6QxzJMkni0dGXYA8hVmKbvDlnP6fRfcPSOc/xWormHXCcsM3HrYglSCmi7
 1kJEa1tPcmME5GVPnDmL4oZ7OakdjYmQrwpAfmTA+wvuGj83tWsnWFtwoIh5aW/b3UNeIE+Ynts
 wEr2hU9KGtl+KRaOI5Q==
X-Proofpoint-GUID: sHk4EiR94poPOT3bRG0otNpiTnfQydnR
X-Proofpoint-ORIG-GUID: sHk4EiR94poPOT3bRG0otNpiTnfQydnR
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-04-14_01,2026-04-13_04,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 priorityscore=1501 suspectscore=0 clxscore=1015 malwarescore=0
 lowpriorityscore=0 phishscore=0 bulkscore=0 spamscore=0 impostorscore=0
 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000
 definitions=main-2604140060
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-287191-lists,devicetree=lfdr.de];
	DBL_BLOCKED_OPENRESOLVER(0.00)[qualcomm.com:dkim,qualcomm.com:email,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,hu-mojha-hyd.qualcomm.com:mid,oss.qualcomm.com:dkim];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	RCPT_COUNT_TWELVE(0.00)[21];
	RCVD_TLS_LAST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[mukesh.ojha@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: 09DEA3F62EC
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Tue, Apr 14, 2026 at 10:30:03AM +0530, Vishnu Reddy wrote:
> The current clock and power domain enum names are too generic. Rename
> them with a vcodec prefix to make the names more meaningful and to easily
> accommodate vcodec1 enums for the secondary core in the following patches.

patches ?

> 
> This patch only renames the macros and does not introduce any functional
> changes.

"this patch" or "patches" are not preferred.. write the commit text in
imperative mood..

> 
> Signed-off-by: Vishnu Reddy <busanna.reddy@oss.qualcomm.com>
> ---
>  .../platform/qcom/iris/iris_platform_common.h      | 12 ++++----
>  .../media/platform/qcom/iris/iris_platform_gen1.c  |  6 ++--
>  .../media/platform/qcom/iris/iris_platform_gen2.c  |  6 ++--
>  .../platform/qcom/iris/iris_platform_sc7280.h      | 10 +++----
>  .../platform/qcom/iris/iris_platform_sm8750.h      | 12 ++++----
>  drivers/media/platform/qcom/iris/iris_vpu3x.c      | 25 ++++++++--------
>  drivers/media/platform/qcom/iris/iris_vpu4x.c      | 30 ++++++++++---------
>  drivers/media/platform/qcom/iris/iris_vpu_common.c | 35 +++++++++++-----------
>  8 files changed, 70 insertions(+), 66 deletions(-)
> 
> diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/drivers/media/platform/qcom/iris/iris_platform_common.h
> index 55ff6137d9a9..30e9d4d288c6 100644
> --- a/drivers/media/platform/qcom/iris/iris_platform_common.h
> +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h
> @@ -49,14 +49,14 @@ extern const struct iris_platform_data sm8650_data;
>  extern const struct iris_platform_data sm8750_data;
>  
>  enum platform_clk_type {
> -	IRIS_AXI_CLK, /* AXI0 in case of platforms with multiple AXI clocks */
> +	IRIS_AXI_VCODEC_CLK,
>  	IRIS_CTRL_CLK,
>  	IRIS_AHB_CLK,
> -	IRIS_HW_CLK,
> -	IRIS_HW_AHB_CLK,
> -	IRIS_AXI1_CLK,
> +	IRIS_VCODEC_CLK,
> +	IRIS_VCODEC_AHB_CLK,
> +	IRIS_AXI_CTRL_CLK,
>  	IRIS_CTRL_FREERUN_CLK,
> -	IRIS_HW_FREERUN_CLK,
> +	IRIS_VCODEC_FREERUN_CLK,
>  	IRIS_BSE_HW_CLK,
>  	IRIS_VPP0_HW_CLK,
>  	IRIS_VPP1_HW_CLK,
> @@ -206,7 +206,7 @@ struct icc_vote_data {
>  
>  enum platform_pm_domain_type {
>  	IRIS_CTRL_POWER_DOMAIN,
> -	IRIS_HW_POWER_DOMAIN,
> +	IRIS_VCODEC_POWER_DOMAIN,
>  	IRIS_VPP0_HW_POWER_DOMAIN,
>  	IRIS_VPP1_HW_POWER_DOMAIN,
>  	IRIS_APV_HW_POWER_DOMAIN,
> diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen1.c b/drivers/media/platform/qcom/iris/iris_platform_gen1.c
> index df8e6bf9430e..be6a631f8ede 100644
> --- a/drivers/media/platform/qcom/iris/iris_platform_gen1.c
> +++ b/drivers/media/platform/qcom/iris/iris_platform_gen1.c
> @@ -284,9 +284,9 @@ static const char * const sm8250_pmdomain_table[] = { "venus", "vcodec0" };
>  static const char * const sm8250_opp_pd_table[] = { "mx" };
>  
>  static const struct platform_clk_data sm8250_clk_table[] = {
> -	{IRIS_AXI_CLK,  "iface"        },
> -	{IRIS_CTRL_CLK, "core"         },
> -	{IRIS_HW_CLK,   "vcodec0_core" },
> +	{IRIS_AXI_VCODEC_CLK,	"iface"		},
> +	{IRIS_CTRL_CLK,		"core"		},
> +	{IRIS_VCODEC_CLK,	"vcodec0_core"	},
>  };
>  
>  static const char * const sm8250_opp_clk_table[] = {
> diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/drivers/media/platform/qcom/iris/iris_platform_gen2.c
> index 5da90d47f9c6..47c6b650f0b4 100644
> --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c
> +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c
> @@ -780,9 +780,9 @@ static const char * const sm8550_pmdomain_table[] = { "venus", "vcodec0" };
>  static const char * const sm8550_opp_pd_table[] = { "mxc", "mmcx" };
>  
>  static const struct platform_clk_data sm8550_clk_table[] = {
> -	{IRIS_AXI_CLK,  "iface"        },
> -	{IRIS_CTRL_CLK, "core"         },
> -	{IRIS_HW_CLK,   "vcodec0_core" },
> +	{IRIS_AXI_VCODEC_CLK,	"iface"		},
> +	{IRIS_CTRL_CLK,		"core"		},
> +	{IRIS_VCODEC_CLK,	"vcodec0_core"	},
>  };
>  
>  static const char * const sm8550_opp_clk_table[] = {
> diff --git a/drivers/media/platform/qcom/iris/iris_platform_sc7280.h b/drivers/media/platform/qcom/iris/iris_platform_sc7280.h
> index 0ec8f334df67..6b783e524b81 100644
> --- a/drivers/media/platform/qcom/iris/iris_platform_sc7280.h
> +++ b/drivers/media/platform/qcom/iris/iris_platform_sc7280.h
> @@ -16,11 +16,11 @@ static const struct bw_info sc7280_bw_table_dec[] = {
>  static const char * const sc7280_opp_pd_table[] = { "cx" };
>  
>  static const struct platform_clk_data sc7280_clk_table[] = {
> -	{IRIS_CTRL_CLK,    "core"         },
> -	{IRIS_AXI_CLK,     "iface"        },
> -	{IRIS_AHB_CLK,     "bus"          },
> -	{IRIS_HW_CLK,      "vcodec_core"  },
> -	{IRIS_HW_AHB_CLK,  "vcodec_bus"   },
> +	{IRIS_CTRL_CLK,		"core"		},
> +	{IRIS_AXI_VCODEC_CLK,	"iface"		},
> +	{IRIS_AHB_CLK,		"bus"		},
> +	{IRIS_VCODEC_CLK,	"vcodec_core"	},
> +	{IRIS_VCODEC_AHB_CLK,	"vcodec_bus"	},
>  };
>  
>  static const char * const sc7280_opp_clk_table[] = {
> diff --git a/drivers/media/platform/qcom/iris/iris_platform_sm8750.h b/drivers/media/platform/qcom/iris/iris_platform_sm8750.h
> index 719056656a5b..f843f13251c5 100644
> --- a/drivers/media/platform/qcom/iris/iris_platform_sm8750.h
> +++ b/drivers/media/platform/qcom/iris/iris_platform_sm8750.h
> @@ -11,12 +11,12 @@ static const char * const sm8750_clk_reset_table[] = {
>  };
>  
>  static const struct platform_clk_data sm8750_clk_table[] = {
> -	{IRIS_AXI_CLK,		"iface"			},
> -	{IRIS_CTRL_CLK,		"core"			},
> -	{IRIS_HW_CLK,		"vcodec0_core"		},
> -	{IRIS_AXI1_CLK,		"iface1"		},
> -	{IRIS_CTRL_FREERUN_CLK,	"core_freerun"		},
> -	{IRIS_HW_FREERUN_CLK,	"vcodec0_core_freerun"	},
> +	{IRIS_AXI_VCODEC_CLK,		"iface"			},
> +	{IRIS_CTRL_CLK,			"core"			},
> +	{IRIS_VCODEC_CLK,		"vcodec0_core"		},
> +	{IRIS_AXI_CTRL_CLK,		"iface1"		},
> +	{IRIS_CTRL_FREERUN_CLK,		"core_freerun"		},
> +	{IRIS_VCODEC_FREERUN_CLK,	"vcodec0_core_freerun"	},
>  };
>  
>  #endif
> diff --git a/drivers/media/platform/qcom/iris/iris_vpu3x.c b/drivers/media/platform/qcom/iris/iris_vpu3x.c
> index fe4423b951b1..1f0a3a47d87f 100644
> --- a/drivers/media/platform/qcom/iris/iris_vpu3x.c
> +++ b/drivers/media/platform/qcom/iris/iris_vpu3x.c
> @@ -209,7 +209,7 @@ static int iris_vpu33_power_off_controller(struct iris_core *core)
>  
>  disable_power:
>  	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_CTRL_POWER_DOMAIN]);
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  
>  	return 0;
>  }
> @@ -218,36 +218,37 @@ static int iris_vpu35_power_on_hw(struct iris_core *core)
>  {
>  	int ret;
>  
> -	ret = iris_enable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	ret = iris_enable_power_domains(core,
> +					core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  	if (ret)
>  		return ret;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_AXI_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_AXI_VCODEC_CLK);
>  	if (ret)
>  		goto err_disable_power;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_HW_FREERUN_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_VCODEC_FREERUN_CLK);
>  	if (ret)
>  		goto err_disable_axi_clk;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_HW_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_VCODEC_CLK);
>  	if (ret)
>  		goto err_disable_hw_free_clk;
>  
> -	ret = dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN], true);
> +	ret = dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN], true);
>  	if (ret)
>  		goto err_disable_hw_clk;
>  
>  	return 0;
>  
>  err_disable_hw_clk:
> -	iris_disable_unprepare_clock(core, IRIS_HW_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_CLK);
>  err_disable_hw_free_clk:
> -	iris_disable_unprepare_clock(core, IRIS_HW_FREERUN_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_FREERUN_CLK);
>  err_disable_axi_clk:
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  err_disable_power:
> -	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  
>  	return ret;
>  }
> @@ -256,8 +257,8 @@ static void iris_vpu35_power_off_hw(struct iris_core *core)
>  {
>  	iris_vpu33_power_off_hardware(core);
>  
> -	iris_disable_unprepare_clock(core, IRIS_HW_FREERUN_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_FREERUN_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  }
>  
>  const struct vpu_ops iris_vpu3_ops = {
> diff --git a/drivers/media/platform/qcom/iris/iris_vpu4x.c b/drivers/media/platform/qcom/iris/iris_vpu4x.c
> index a8db02ce5c5e..4082d331d2f3 100644
> --- a/drivers/media/platform/qcom/iris/iris_vpu4x.c
> +++ b/drivers/media/platform/qcom/iris/iris_vpu4x.c
> @@ -27,7 +27,8 @@ static int iris_vpu4x_genpd_set_hwmode(struct iris_core *core, bool hw_mode, u32
>  {
>  	int ret;
>  
> -	ret = dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN], hw_mode);
> +	ret = dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN],
> +				      hw_mode);
>  	if (ret)
>  		return ret;
>  
> @@ -63,7 +64,7 @@ static int iris_vpu4x_genpd_set_hwmode(struct iris_core *core, bool hw_mode, u32
>  		dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_VPP0_HW_POWER_DOMAIN],
>  					!hw_mode);
>  restore_hw_domain_mode:
> -	dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN], !hw_mode);
> +	dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN], !hw_mode);
>  
>  	return ret;
>  }
> @@ -162,15 +163,15 @@ static int iris_vpu4x_enable_hardware_clocks(struct iris_core *core, u32 efuse_v
>  {
>  	int ret;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_AXI_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_AXI_VCODEC_CLK);
>  	if (ret)
>  		return ret;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_HW_FREERUN_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_VCODEC_FREERUN_CLK);
>  	if (ret)
>  		goto disable_axi_clock;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_HW_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_VCODEC_CLK);
>  	if (ret)
>  		goto disable_hw_free_run_clock;
>  
> @@ -198,11 +199,11 @@ static int iris_vpu4x_enable_hardware_clocks(struct iris_core *core, u32 efuse_v
>  disable_bse_hw_clock:
>  	iris_disable_unprepare_clock(core, IRIS_BSE_HW_CLK);
>  disable_hw_clock:
> -	iris_disable_unprepare_clock(core, IRIS_HW_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_CLK);
>  disable_hw_free_run_clock:
> -	iris_disable_unprepare_clock(core, IRIS_HW_FREERUN_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_FREERUN_CLK);
>  disable_axi_clock:
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  
>  	return ret;
>  }
> @@ -216,9 +217,9 @@ static void iris_vpu4x_disable_hardware_clocks(struct iris_core *core, u32 efuse
>  		iris_disable_unprepare_clock(core, IRIS_VPP0_HW_CLK);
>  
>  	iris_disable_unprepare_clock(core, IRIS_BSE_HW_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_HW_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_HW_FREERUN_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_FREERUN_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  }
>  
>  static int iris_vpu4x_power_on_hardware(struct iris_core *core)
> @@ -226,7 +227,8 @@ static int iris_vpu4x_power_on_hardware(struct iris_core *core)
>  	u32 efuse_value = readl(core->reg_base + WRAPPER_EFUSE_MONITOR);
>  	int ret;
>  
> -	ret = iris_enable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	ret = iris_enable_power_domains(core,
> +					core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  	if (ret)
>  		return ret;
>  
> @@ -278,7 +280,7 @@ static int iris_vpu4x_power_on_hardware(struct iris_core *core)
>  		iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs
>  						[IRIS_VPP0_HW_POWER_DOMAIN]);
>  disable_hw_power_domain:
> -	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  
>  	return ret;
>  }
> @@ -356,7 +358,7 @@ static void iris_vpu4x_power_off_hardware(struct iris_core *core)
>  		iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs
>  					   [IRIS_VPP0_HW_POWER_DOMAIN]);
>  
> -	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  }
>  
>  const struct vpu_ops iris_vpu4x_ops = {
> diff --git a/drivers/media/platform/qcom/iris/iris_vpu_common.c b/drivers/media/platform/qcom/iris/iris_vpu_common.c
> index bfd1e762c38e..006fd3ffc752 100644
> --- a/drivers/media/platform/qcom/iris/iris_vpu_common.c
> +++ b/drivers/media/platform/qcom/iris/iris_vpu_common.c
> @@ -213,7 +213,7 @@ int iris_vpu_power_off_controller(struct iris_core *core)
>  disable_power:
>  	iris_disable_unprepare_clock(core, IRIS_AHB_CLK);
>  	iris_disable_unprepare_clock(core, IRIS_CTRL_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_CTRL_POWER_DOMAIN]);
>  
>  	return 0;
> @@ -221,10 +221,10 @@ int iris_vpu_power_off_controller(struct iris_core *core)
>  
>  void iris_vpu_power_off_hw(struct iris_core *core)
>  {
> -	dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN], false);
> -	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> -	iris_disable_unprepare_clock(core, IRIS_HW_AHB_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_HW_CLK);
> +	dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN], false);
> +	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_AHB_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_CLK);
>  }
>  
>  void iris_vpu_power_off(struct iris_core *core)
> @@ -251,7 +251,7 @@ int iris_vpu_power_on_controller(struct iris_core *core)
>  	if (ret)
>  		goto err_disable_power;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_AXI_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_AXI_VCODEC_CLK);
>  	if (ret)
>  		goto err_disable_power;
>  
> @@ -268,7 +268,7 @@ int iris_vpu_power_on_controller(struct iris_core *core)
>  err_disable_ctrl_clock:
>  	iris_disable_unprepare_clock(core, IRIS_CTRL_CLK);
>  err_disable_axi_clock:
> -	iris_disable_unprepare_clock(core, IRIS_AXI_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_VCODEC_CLK);
>  err_disable_power:
>  	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_CTRL_POWER_DOMAIN]);
>  
> @@ -279,30 +279,31 @@ int iris_vpu_power_on_hw(struct iris_core *core)
>  {
>  	int ret;
>  
> -	ret = iris_enable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	ret = iris_enable_power_domains(core,
> +					core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  	if (ret)
>  		return ret;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_HW_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_VCODEC_CLK);
>  	if (ret)
>  		goto err_disable_power;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_HW_AHB_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_VCODEC_AHB_CLK);
>  	if (ret && ret != -ENOENT)
>  		goto err_disable_hw_clock;
>  
> -	ret = dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN], true);
> +	ret = dev_pm_genpd_set_hwmode(core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN], true);
>  	if (ret)
>  		goto err_disable_hw_ahb_clock;
>  
>  	return 0;
>  
>  err_disable_hw_ahb_clock:
> -	iris_disable_unprepare_clock(core, IRIS_HW_AHB_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_AHB_CLK);
>  err_disable_hw_clock:
> -	iris_disable_unprepare_clock(core, IRIS_HW_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_VCODEC_CLK);
>  err_disable_power:
> -	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_HW_POWER_DOMAIN]);
> +	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_VCODEC_POWER_DOMAIN]);
>  
>  	return ret;
>  }
> @@ -362,7 +363,7 @@ int iris_vpu35_vpu4x_power_off_controller(struct iris_core *core)
>  disable_power:
>  	iris_disable_unprepare_clock(core, IRIS_CTRL_CLK);
>  	iris_disable_unprepare_clock(core, IRIS_CTRL_FREERUN_CLK);
> -	iris_disable_unprepare_clock(core, IRIS_AXI1_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_CTRL_CLK);
>  
>  	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_CTRL_POWER_DOMAIN]);
>  
> @@ -379,7 +380,7 @@ int iris_vpu35_vpu4x_power_on_controller(struct iris_core *core)
>  	if (ret)
>  		return ret;
>  
> -	ret = iris_prepare_enable_clock(core, IRIS_AXI1_CLK);
> +	ret = iris_prepare_enable_clock(core, IRIS_AXI_CTRL_CLK);
>  	if (ret)
>  		goto err_disable_power;
>  
> @@ -396,7 +397,7 @@ int iris_vpu35_vpu4x_power_on_controller(struct iris_core *core)
>  err_disable_ctrl_free_clk:
>  	iris_disable_unprepare_clock(core, IRIS_CTRL_FREERUN_CLK);
>  err_disable_axi1_clk:
> -	iris_disable_unprepare_clock(core, IRIS_AXI1_CLK);
> +	iris_disable_unprepare_clock(core, IRIS_AXI_CTRL_CLK);
>  err_disable_power:
>  	iris_disable_power_domains(core, core->pmdomain_tbl->pd_devs[IRIS_CTRL_POWER_DOMAIN]);
>  
> 
> -- 
> 2.34.1
> 

-- 
-Mukesh Ojha

