
ubuntu-preinstalled/ss:     file format elf32-littlearm


Disassembly of section .init:

00001e9c <.init>:
    1e9c:	push	{r3, lr}
    1ea0:	bl	3bf8 <mount@plt+0x1710>
    1ea4:	pop	{r3, pc}

Disassembly of section .plt:

00001ea8 <calloc@plt-0x14>:
    1ea8:	push	{lr}		; (str lr, [sp, #-4]!)
    1eac:	ldr	lr, [pc, #4]	; 1eb8 <calloc@plt-0x4>
    1eb0:	add	lr, pc, lr
    1eb4:	ldr	pc, [lr, #8]!
    1eb8:	andeq	r5, r2, r4, asr #29

00001ebc <calloc@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #151552	; 0x25000
    1ec4:	ldr	pc, [ip, #3780]!	; 0xec4

00001ec8 <strstr@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #151552	; 0x25000
    1ed0:	ldr	pc, [ip, #3772]!	; 0xebc

00001ed4 <raise@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #151552	; 0x25000
    1edc:	ldr	pc, [ip, #3764]!	; 0xeb4

00001ee0 <__getdelim@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #151552	; 0x25000
    1ee8:	ldr	pc, [ip, #3756]!	; 0xeac

00001eec <is_selinux_enabled@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #151552	; 0x25000
    1ef4:	ldr	pc, [ip, #3748]!	; 0xea4

00001ef8 <strcmp@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #151552	; 0x25000
    1f00:	ldr	pc, [ip, #3740]!	; 0xe9c

00001f04 <__cxa_finalize@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #151552	; 0x25000
    1f0c:	ldr	pc, [ip, #3732]!	; 0xe94

00001f10 <strtol@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #151552	; 0x25000
    1f18:	ldr	pc, [ip, #3724]!	; 0xe8c

00001f1c <setsockopt@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #151552	; 0x25000
    1f24:	ldr	pc, [ip, #3716]!	; 0xe84

00001f28 <strcspn@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #151552	; 0x25000
    1f30:	ldr	pc, [ip, #3708]!	; 0xe7c

00001f34 <__isoc99_fscanf@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #151552	; 0x25000
    1f3c:	ldr	pc, [ip, #3700]!	; 0xe74

00001f40 <getprotobyname@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #151552	; 0x25000
    1f48:	ldr	pc, [ip, #3692]!	; 0xe6c

00001f4c <fflush@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #151552	; 0x25000
    1f54:	ldr	pc, [ip, #3684]!	; 0xe64

00001f58 <if_indextoname@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #151552	; 0x25000
    1f60:	ldr	pc, [ip, #3676]!	; 0xe5c

00001f64 <getuid@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #151552	; 0x25000
    1f6c:	ldr	pc, [ip, #3668]!	; 0xe54

00001f70 <strchrnul@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #151552	; 0x25000
    1f78:	ldr	pc, [ip, #3660]!	; 0xe4c

00001f7c <free@plt>:
    1f7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #151552	; 0x25000
    1f88:	ldr	pc, [ip, #3648]!	; 0xe40

00001f8c <unshare@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #151552	; 0x25000
    1f94:	ldr	pc, [ip, #3640]!	; 0xe38

00001f98 <fgets@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #151552	; 0x25000
    1fa0:	ldr	pc, [ip, #3632]!	; 0xe30

00001fa4 <ferror@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #151552	; 0x25000
    1fac:	ldr	pc, [ip, #3624]!	; 0xe28

00001fb0 <inet_pton@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #151552	; 0x25000
    1fb8:	ldr	pc, [ip, #3616]!	; 0xe20

00001fbc <__vsnprintf_chk@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #151552	; 0x25000
    1fc4:	ldr	pc, [ip, #3608]!	; 0xe18

00001fc8 <memcpy@plt>:
    1fc8:			; <UNDEFINED> instruction: 0xe7fd4778
    1fcc:	add	ip, pc, #0, 12
    1fd0:	add	ip, ip, #151552	; 0x25000
    1fd4:	ldr	pc, [ip, #3596]!	; 0xe0c

00001fd8 <gethostbyname2@plt>:
    1fd8:	add	ip, pc, #0, 12
    1fdc:	add	ip, ip, #151552	; 0x25000
    1fe0:	ldr	pc, [ip, #3588]!	; 0xe04

00001fe4 <time@plt>:
    1fe4:	add	ip, pc, #0, 12
    1fe8:	add	ip, ip, #151552	; 0x25000
    1fec:	ldr	pc, [ip, #3580]!	; 0xdfc

00001ff0 <sendmsg@plt>:
    1ff0:	add	ip, pc, #0, 12
    1ff4:	add	ip, ip, #151552	; 0x25000
    1ff8:	ldr	pc, [ip, #3572]!	; 0xdf4

00001ffc <ftell@plt>:
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #151552	; 0x25000
    2004:	ldr	pc, [ip, #3564]!	; 0xdec

00002008 <memcmp@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #151552	; 0x25000
    2010:	ldr	pc, [ip, #3556]!	; 0xde4

00002014 <mnl_attr_parse@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #151552	; 0x25000
    201c:	ldr	pc, [ip, #3548]!	; 0xddc

00002020 <gethostbyaddr@plt>:
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #151552	; 0x25000
    2028:	ldr	pc, [ip, #3540]!	; 0xdd4

0000202c <strdup@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #151552	; 0x25000
    2034:	ldr	pc, [ip, #3532]!	; 0xdcc

00002038 <__stack_chk_fail@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #151552	; 0x25000
    2040:	ldr	pc, [ip, #3524]!	; 0xdc4

00002044 <getprotobynumber@plt>:
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #151552	; 0x25000
    204c:	ldr	pc, [ip, #3516]!	; 0xdbc

00002050 <sysconf@plt>:
    2050:			; <UNDEFINED> instruction: 0xe7fd4778
    2054:	add	ip, pc, #0, 12
    2058:	add	ip, ip, #151552	; 0x25000
    205c:	ldr	pc, [ip, #3504]!	; 0xdb0

00002060 <realloc@plt>:
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #151552	; 0x25000
    2068:	ldr	pc, [ip, #3496]!	; 0xda8

0000206c <setns@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #151552	; 0x25000
    2074:	ldr	pc, [ip, #3488]!	; 0xda0

00002078 <strcasecmp@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #151552	; 0x25000
    2080:	ldr	pc, [ip, #3480]!	; 0xd98

00002084 <geteuid@plt>:
    2084:	add	ip, pc, #0, 12
    2088:	add	ip, ip, #151552	; 0x25000
    208c:	ldr	pc, [ip, #3472]!	; 0xd90

00002090 <perror@plt>:
    2090:	add	ip, pc, #0, 12
    2094:	add	ip, ip, #151552	; 0x25000
    2098:	ldr	pc, [ip, #3464]!	; 0xd88

0000209c <readlink@plt>:
    209c:	add	ip, pc, #0, 12
    20a0:	add	ip, ip, #151552	; 0x25000
    20a4:	ldr	pc, [ip, #3456]!	; 0xd80

000020a8 <__memcpy_chk@plt>:
    20a8:	add	ip, pc, #0, 12
    20ac:	add	ip, ip, #151552	; 0x25000
    20b0:	ldr	pc, [ip, #3448]!	; 0xd78

000020b4 <sethostent@plt>:
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #151552	; 0x25000
    20bc:	ldr	pc, [ip, #3440]!	; 0xd70

000020c0 <fwrite@plt>:
    20c0:	add	ip, pc, #0, 12
    20c4:	add	ip, ip, #151552	; 0x25000
    20c8:	ldr	pc, [ip, #3432]!	; 0xd68

000020cc <strcat@plt>:
    20cc:	add	ip, pc, #0, 12
    20d0:	add	ip, ip, #151552	; 0x25000
    20d4:	ldr	pc, [ip, #3424]!	; 0xd60

000020d8 <ioctl@plt>:
    20d8:	add	ip, pc, #0, 12
    20dc:	add	ip, ip, #151552	; 0x25000
    20e0:	ldr	pc, [ip, #3416]!	; 0xd58

000020e4 <asctime@plt>:
    20e4:	add	ip, pc, #0, 12
    20e8:	add	ip, ip, #151552	; 0x25000
    20ec:	ldr	pc, [ip, #3408]!	; 0xd50

000020f0 <strtoll@plt>:
    20f0:	add	ip, pc, #0, 12
    20f4:	add	ip, ip, #151552	; 0x25000
    20f8:	ldr	pc, [ip, #3400]!	; 0xd48

000020fc <strcpy@plt>:
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #151552	; 0x25000
    2104:	ldr	pc, [ip, #3392]!	; 0xd40

00002108 <gettimeofday@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #151552	; 0x25000
    2110:	ldr	pc, [ip, #3384]!	; 0xd38

00002114 <fread@plt>:
    2114:	add	ip, pc, #0, 12
    2118:	add	ip, ip, #151552	; 0x25000
    211c:	ldr	pc, [ip, #3376]!	; 0xd30

00002120 <cap_get_flag@plt>:
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #151552	; 0x25000
    2128:	ldr	pc, [ip, #3368]!	; 0xd28

0000212c <opendir@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #151552	; 0x25000
    2134:	ldr	pc, [ip, #3360]!	; 0xd20

00002138 <umount2@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #151552	; 0x25000
    2140:	ldr	pc, [ip, #3352]!	; 0xd18

00002144 <fnmatch@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #151552	; 0x25000
    214c:	ldr	pc, [ip, #3344]!	; 0xd10

00002150 <open64@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #151552	; 0x25000
    2158:	ldr	pc, [ip, #3336]!	; 0xd08

0000215c <getenv@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #151552	; 0x25000
    2164:	ldr	pc, [ip, #3328]!	; 0xd00

00002168 <puts@plt>:
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #151552	; 0x25000
    2170:	ldr	pc, [ip, #3320]!	; 0xcf8

00002174 <cap_set_proc@plt>:
    2174:	add	ip, pc, #0, 12
    2178:	add	ip, ip, #151552	; 0x25000
    217c:	ldr	pc, [ip, #3312]!	; 0xcf0

00002180 <malloc@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #151552	; 0x25000
    2188:	ldr	pc, [ip, #3304]!	; 0xce8

0000218c <__libc_start_main@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #151552	; 0x25000
    2194:	ldr	pc, [ip, #3296]!	; 0xce0

00002198 <strerror@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #151552	; 0x25000
    21a0:	ldr	pc, [ip, #3288]!	; 0xcd8

000021a4 <strftime@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #151552	; 0x25000
    21ac:	ldr	pc, [ip, #3280]!	; 0xcd0

000021b0 <__vfprintf_chk@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #151552	; 0x25000
    21b8:	ldr	pc, [ip, #3272]!	; 0xcc8

000021bc <localtime@plt>:
    21bc:	add	ip, pc, #0, 12
    21c0:	add	ip, ip, #151552	; 0x25000
    21c4:	ldr	pc, [ip, #3264]!	; 0xcc0

000021c8 <__gmon_start__@plt>:
    21c8:	add	ip, pc, #0, 12
    21cc:	add	ip, ip, #151552	; 0x25000
    21d0:	ldr	pc, [ip, #3256]!	; 0xcb8

000021d4 <getopt_long@plt>:
    21d4:	add	ip, pc, #0, 12
    21d8:	add	ip, ip, #151552	; 0x25000
    21dc:	ldr	pc, [ip, #3248]!	; 0xcb0

000021e0 <__ctype_b_loc@plt>:
    21e0:	add	ip, pc, #0, 12
    21e4:	add	ip, ip, #151552	; 0x25000
    21e8:	ldr	pc, [ip, #3240]!	; 0xca8

000021ec <exit@plt>:
    21ec:	add	ip, pc, #0, 12
    21f0:	add	ip, ip, #151552	; 0x25000
    21f4:	ldr	pc, [ip, #3232]!	; 0xca0

000021f8 <strlcpy@plt>:
    21f8:	add	ip, pc, #0, 12
    21fc:	add	ip, ip, #151552	; 0x25000
    2200:	ldr	pc, [ip, #3224]!	; 0xc98

00002204 <feof@plt>:
    2204:	add	ip, pc, #0, 12
    2208:	add	ip, ip, #151552	; 0x25000
    220c:	ldr	pc, [ip, #3216]!	; 0xc90

00002210 <getfilecon@plt>:
    2210:	add	ip, pc, #0, 12
    2214:	add	ip, ip, #151552	; 0x25000
    2218:	ldr	pc, [ip, #3208]!	; 0xc88

0000221c <strtoul@plt>:
    221c:	add	ip, pc, #0, 12
    2220:	add	ip, ip, #151552	; 0x25000
    2224:	ldr	pc, [ip, #3200]!	; 0xc80

00002228 <strlen@plt>:
    2228:	add	ip, pc, #0, 12
    222c:	add	ip, ip, #151552	; 0x25000
    2230:	ldr	pc, [ip, #3192]!	; 0xc78

00002234 <strchr@plt>:
    2234:	add	ip, pc, #0, 12
    2238:	add	ip, ip, #151552	; 0x25000
    223c:	ldr	pc, [ip, #3184]!	; 0xc70

00002240 <__errno_location@plt>:
    2240:	add	ip, pc, #0, 12
    2244:	add	ip, ip, #151552	; 0x25000
    2248:	ldr	pc, [ip, #3176]!	; 0xc68

0000224c <setservent@plt>:
    224c:	add	ip, pc, #0, 12
    2250:	add	ip, ip, #151552	; 0x25000
    2254:	ldr	pc, [ip, #3168]!	; 0xc60

00002258 <cap_get_proc@plt>:
    2258:	add	ip, pc, #0, 12
    225c:	add	ip, ip, #151552	; 0x25000
    2260:	ldr	pc, [ip, #3160]!	; 0xc58

00002264 <getservbyname@plt>:
    2264:	add	ip, pc, #0, 12
    2268:	add	ip, ip, #151552	; 0x25000
    226c:	ldr	pc, [ip, #3152]!	; 0xc50

00002270 <__sprintf_chk@plt>:
    2270:	add	ip, pc, #0, 12
    2274:	add	ip, ip, #151552	; 0x25000
    2278:	ldr	pc, [ip, #3144]!	; 0xc48

0000227c <snprintf@plt>:
    227c:	add	ip, pc, #0, 12
    2280:	add	ip, ip, #151552	; 0x25000
    2284:	ldr	pc, [ip, #3136]!	; 0xc40

00002288 <__isoc99_sscanf@plt>:
    2288:	add	ip, pc, #0, 12
    228c:	add	ip, ip, #151552	; 0x25000
    2290:	ldr	pc, [ip, #3128]!	; 0xc38

00002294 <bind@plt>:
    2294:	add	ip, pc, #0, 12
    2298:	add	ip, ip, #151552	; 0x25000
    229c:	ldr	pc, [ip, #3120]!	; 0xc30

000022a0 <getservbyport@plt>:
    22a0:	add	ip, pc, #0, 12
    22a4:	add	ip, ip, #151552	; 0x25000
    22a8:	ldr	pc, [ip, #3112]!	; 0xc28

000022ac <memset@plt>:
    22ac:	add	ip, pc, #0, 12
    22b0:	add	ip, ip, #151552	; 0x25000
    22b4:	ldr	pc, [ip, #3104]!	; 0xc20

000022b8 <putchar@plt>:
    22b8:	add	ip, pc, #0, 12
    22bc:	add	ip, ip, #151552	; 0x25000
    22c0:	ldr	pc, [ip, #3096]!	; 0xc18

000022c4 <strncpy@plt>:
    22c4:	add	ip, pc, #0, 12
    22c8:	add	ip, ip, #151552	; 0x25000
    22cc:	ldr	pc, [ip, #3088]!	; 0xc10

000022d0 <strtoull@plt>:
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #151552	; 0x25000
    22d8:	ldr	pc, [ip, #3080]!	; 0xc08

000022dc <mnl_attr_validate@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #151552	; 0x25000
    22e4:	ldr	pc, [ip, #3072]!	; 0xc00

000022e8 <__printf_chk@plt>:
    22e8:			; <UNDEFINED> instruction: 0xe7fd4778
    22ec:	add	ip, pc, #0, 12
    22f0:	add	ip, ip, #151552	; 0x25000
    22f4:	ldr	pc, [ip, #3060]!	; 0xbf4

000022f8 <statvfs64@plt>:
    22f8:	add	ip, pc, #0, 12
    22fc:	add	ip, ip, #151552	; 0x25000
    2300:	ldr	pc, [ip, #3052]!	; 0xbec

00002304 <strtod@plt>:
    2304:	add	ip, pc, #0, 12
    2308:	add	ip, ip, #151552	; 0x25000
    230c:	ldr	pc, [ip, #3044]!	; 0xbe4

00002310 <fileno@plt>:
    2310:	add	ip, pc, #0, 12
    2314:	add	ip, ip, #151552	; 0x25000
    2318:	ldr	pc, [ip, #3036]!	; 0xbdc

0000231c <__fprintf_chk@plt>:
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #151552	; 0x25000
    2324:	ldr	pc, [ip, #3028]!	; 0xbd4

00002328 <mnl_attr_get_str@plt>:
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #151552	; 0x25000
    2330:	ldr	pc, [ip, #3020]!	; 0xbcc

00002334 <mnl_attr_type_valid@plt>:
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #151552	; 0x25000
    233c:	ldr	pc, [ip, #3012]!	; 0xbc4

00002340 <fclose@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #151552	; 0x25000
    2348:	ldr	pc, [ip, #3004]!	; 0xbbc

0000234c <mnl_attr_get_type@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #151552	; 0x25000
    2354:	ldr	pc, [ip, #2996]!	; 0xbb4

00002358 <mnl_nlmsg_get_payload_len@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #151552	; 0x25000
    2360:	ldr	pc, [ip, #2988]!	; 0xbac

00002364 <strnlen@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #151552	; 0x25000
    236c:	ldr	pc, [ip, #2980]!	; 0xba4

00002370 <security_get_initial_context@plt>:
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #151552	; 0x25000
    2378:	ldr	pc, [ip, #2972]!	; 0xb9c

0000237c <__fread_chk@plt>:
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #151552	; 0x25000
    2384:	ldr	pc, [ip, #2964]!	; 0xb94

00002388 <popen@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #151552	; 0x25000
    2390:	ldr	pc, [ip, #2956]!	; 0xb8c

00002394 <setbuffer@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #151552	; 0x25000
    239c:	ldr	pc, [ip, #2948]!	; 0xb84

000023a0 <strrchr@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #151552	; 0x25000
    23a8:	ldr	pc, [ip, #2940]!	; 0xb7c

000023ac <cap_clear@plt>:
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #151552	; 0x25000
    23b4:	ldr	pc, [ip, #2932]!	; 0xb74

000023b8 <fputc@plt>:
    23b8:			; <UNDEFINED> instruction: 0xe7fd4778
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #151552	; 0x25000
    23c4:	ldr	pc, [ip, #2920]!	; 0xb68

000023c8 <mnl_nlmsg_get_payload@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #151552	; 0x25000
    23d0:	ldr	pc, [ip, #2912]!	; 0xb60

000023d4 <readdir64@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #151552	; 0x25000
    23dc:	ldr	pc, [ip, #2904]!	; 0xb58

000023e0 <cap_free@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #151552	; 0x25000
    23e8:	ldr	pc, [ip, #2896]!	; 0xb50

000023ec <mnl_attr_get_u32@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #151552	; 0x25000
    23f4:	ldr	pc, [ip, #2888]!	; 0xb48

000023f8 <putc@plt>:
    23f8:			; <UNDEFINED> instruction: 0xe7fd4778
    23fc:	add	ip, pc, #0, 12
    2400:	add	ip, ip, #151552	; 0x25000
    2404:	ldr	pc, [ip, #2876]!	; 0xb3c

00002408 <getsockname@plt>:
    2408:	add	ip, pc, #0, 12
    240c:	add	ip, ip, #151552	; 0x25000
    2410:	ldr	pc, [ip, #2868]!	; 0xb34

00002414 <recvmsg@plt>:
    2414:	add	ip, pc, #0, 12
    2418:	add	ip, ip, #151552	; 0x25000
    241c:	ldr	pc, [ip, #2860]!	; 0xb2c

00002420 <fopen64@plt>:
    2420:	add	ip, pc, #0, 12
    2424:	add	ip, ip, #151552	; 0x25000
    2428:	ldr	pc, [ip, #2852]!	; 0xb24

0000242c <inet_ntop@plt>:
    242c:			; <UNDEFINED> instruction: 0xe7fd4778
    2430:	add	ip, pc, #0, 12
    2434:	add	ip, ip, #151552	; 0x25000
    2438:	ldr	pc, [ip, #2840]!	; 0xb18

0000243c <socket@plt>:
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #151552	; 0x25000
    2444:	ldr	pc, [ip, #2832]!	; 0xb10

00002448 <if_nametoindex@plt>:
    2448:	add	ip, pc, #0, 12
    244c:	add	ip, ip, #151552	; 0x25000
    2450:	ldr	pc, [ip, #2824]!	; 0xb08

00002454 <isatty@plt>:
    2454:	add	ip, pc, #0, 12
    2458:	add	ip, ip, #151552	; 0x25000
    245c:	ldr	pc, [ip, #2816]!	; 0xb00

00002460 <getpidcon@plt>:
    2460:	add	ip, pc, #0, 12
    2464:	add	ip, ip, #151552	; 0x25000
    2468:	ldr	pc, [ip, #2808]!	; 0xaf8

0000246c <strncmp@plt>:
    246c:	add	ip, pc, #0, 12
    2470:	add	ip, ip, #151552	; 0x25000
    2474:	ldr	pc, [ip, #2800]!	; 0xaf0

00002478 <abort@plt>:
    2478:	add	ip, pc, #0, 12
    247c:	add	ip, ip, #151552	; 0x25000
    2480:	ldr	pc, [ip, #2792]!	; 0xae8

00002484 <recv@plt>:
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #151552	; 0x25000
    248c:	ldr	pc, [ip, #2784]!	; 0xae0

00002490 <close@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #151552	; 0x25000
    2498:	ldr	pc, [ip, #2776]!	; 0xad8

0000249c <send@plt>:
    249c:			; <UNDEFINED> instruction: 0xe7fd4778
    24a0:	add	ip, pc, #0, 12
    24a4:	add	ip, ip, #151552	; 0x25000
    24a8:	ldr	pc, [ip, #2764]!	; 0xacc

000024ac <closedir@plt>:
    24ac:	add	ip, pc, #0, 12
    24b0:	add	ip, ip, #151552	; 0x25000
    24b4:	ldr	pc, [ip, #2756]!	; 0xac4

000024b8 <__snprintf_chk@plt>:
    24b8:	add	ip, pc, #0, 12
    24bc:	add	ip, ip, #151552	; 0x25000
    24c0:	ldr	pc, [ip, #2748]!	; 0xabc

000024c4 <strspn@plt>:
    24c4:	add	ip, pc, #0, 12
    24c8:	add	ip, ip, #151552	; 0x25000
    24cc:	ldr	pc, [ip, #2740]!	; 0xab4

000024d0 <__assert_fail@plt>:
    24d0:	add	ip, pc, #0, 12
    24d4:	add	ip, ip, #151552	; 0x25000
    24d8:	ldr	pc, [ip, #2732]!	; 0xaac

000024dc <pclose@plt>:
    24dc:	add	ip, pc, #0, 12
    24e0:	add	ip, ip, #151552	; 0x25000
    24e4:	ldr	pc, [ip, #2724]!	; 0xaa4

000024e8 <mount@plt>:
    24e8:	add	ip, pc, #0, 12
    24ec:	add	ip, ip, #151552	; 0x25000
    24f0:	ldr	pc, [ip, #2716]!	; 0xa9c

Disassembly of section .text:

000024f8 <.text>:
    24f8:	svcmi	0x00f0e92d
    24fc:	cfstr32	mvfx2, [sp, #-0]
    2500:	strmi	r8, [r6], -r2, lsl #22
    2504:	bcs	fe640888 <mount@plt+0xfe63e3a0>
    2508:			; <UNDEFINED> instruction: 0xf8df460f
    250c:	ssatmi	r3, #11, r8, lsl #21
    2510:			; <UNDEFINED> instruction: 0xf8df447a
    2514:	umlalslt	r9, r1, r4, sl
    2518:	blt	fe44089c <mount@plt+0xfe43e3b4>
    251c:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    2520:	ldmibeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
    2524:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    2528:			; <UNDEFINED> instruction: 0xf04f932f
    252c:			; <UNDEFINED> instruction: 0xf8df0300
    2530:	strls	r3, [r4, #-2688]	; 0xfffff580
    2534:	movwls	r4, #13435	; 0x347b
    2538:	bcc	1e408bc <mount@plt+0x1e3e3d4>
    253c:	ldrbtmi	r9, [fp], #-1286	; 0xfffffafa
    2540:	movwls	r9, #29957	; 0x7505
    2544:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2548:	ldrbmi	r4, [sl], -fp, asr #12
    254c:			; <UNDEFINED> instruction: 0x46304639
    2550:	andhi	pc, r0, sp, asr #17
    2554:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
    2558:			; <UNDEFINED> instruction: 0xf0001c44
    255c:	ldmdacc	r0!, {r3, r5, r6, r8, r9, pc}
    2560:	vtst.8	q1, q8, q2
    2564:	ldm	pc, {r1, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    2568:	cmpeq	r2, r0, lsl r0	; <UNPREDICTABLE>
    256c:	tsteq	r8, r8, lsl r1
    2570:	rsbseq	r0, pc, #24, 2
    2574:	rsbeq	r0, r5, #24, 2
    2578:	tsteq	r8, r8, lsl r1
    257c:	tsteq	r8, r8, lsl r1
    2580:	tsteq	r8, r8, lsl r1
    2584:	tsteq	r8, r8, lsl r1
    2588:	tsteq	r8, r8, lsl r1
    258c:	ldrsbeq	r0, [r8, -fp]
    2590:	subseq	r0, lr, #24, 2
    2594:	andseq	r0, r8, #1879048195	; 0x70000003
    2598:	andseq	r0, r4, #24, 2
    259c:	tsteq	r8, r8, lsl r1
    25a0:	tsteq	r8, sp, lsl #4
    25a4:	andeq	r0, r0, #24, 2
    25a8:			; <UNDEFINED> instruction: 0x011801f9
    25ac:	tsteq	r8, r8, lsl r1
    25b0:	tsteq	r8, r2, ror #3
    25b4:	bicseq	r0, r4, r8, lsl r1
    25b8:	tsteq	r8, r8, lsl r1
    25bc:			; <UNDEFINED> instruction: 0x01220118
    25c0:	tsteq	r8, r8, lsl r1
    25c4:	tsteq	r8, r8, lsl r1
    25c8:	tsteq	r8, r8, lsl r1
    25cc:	orreq	r0, r5, fp, ror #2
    25d0:	cmneq	lr, r8, lsl r1
    25d4:	orrseq	r0, pc, r6, asr #3
    25d8:	ldrbteq	r0, [r0], #280	; 0x118
    25dc:			; <UNDEFINED> instruction: 0x01180198
    25e0:	sbcseq	r0, r8, r8, lsl r1
    25e4:	subseq	r0, r0, #1879048197	; 0x70000005
    25e8:	eorseq	r0, lr, #-1879048188	; 0x90000004
    25ec:	orrseq	r0, r1, r8, lsl r1
    25f0:	tsteq	r8, #213	; 0xd5
    25f4:	bicseq	r0, r4, r3, lsl #6
    25f8:	sbcseq	r0, r4, #-536870898	; 0xe000000e
    25fc:	tsteq	sl, r8, lsl r1
    2600:	tsteq	r8, r8, lsl r1
    2604:	tsteq	r8, r8, lsl r1
    2608:	tsteq	r8, r8, lsl r1
    260c:	tsteq	r8, r8, lsl r1
    2610:	tsteq	r8, r8, lsl r1
    2614:	tsteq	r8, r8, lsl r1
    2618:	tsteq	r8, r8, lsl r1
    261c:	tsteq	r8, r8, lsl r1
    2620:	tsteq	r8, r8, lsl r1
    2624:	tsteq	r8, r8, lsl r1
    2628:	tsteq	r8, r8, lsl r1
    262c:	tsteq	r8, r8, lsl r1
    2630:	tsteq	r8, r8, lsl r1
    2634:	tsteq	r8, r8, lsl r1
    2638:	tsteq	r8, r8, lsl r1
    263c:	tsteq	r8, r8, lsl r1
    2640:	tsteq	r8, r8, lsl r1
    2644:	tsteq	r8, r8, lsl r1
    2648:	tsteq	r8, r8, lsl r1
    264c:	tsteq	r8, r8, lsl r1
    2650:	tsteq	r8, r8, lsl r1
    2654:	tsteq	r8, r8, lsl r1
    2658:	tsteq	r8, r8, lsl r1
    265c:	tsteq	r8, r8, lsl r1
    2660:	tsteq	r8, r8, lsl r1
    2664:	tsteq	r8, r8, lsl r1
    2668:	tsteq	r8, r8, lsl r1
    266c:	tsteq	r8, r8, lsl r1
    2670:	tsteq	r8, r8, lsl r1
    2674:	tsteq	r8, r8, lsl r1
    2678:	tsteq	r8, r8, lsl r1
    267c:	tsteq	r8, r8, lsl r1
    2680:	tsteq	r8, r8, lsl r1
    2684:	tsteq	r8, r8, lsl r1
    2688:	tsteq	r8, r8, lsl r1
    268c:	tsteq	r8, r8, lsl r1
    2690:	tsteq	r8, r8, lsl r1
    2694:	tsteq	r8, r8, lsl r1
    2698:	tsteq	r8, r8, lsl r1
    269c:	tsteq	r8, r8, lsl r1
    26a0:	tsteq	r8, r8, lsl r1
    26a4:	tsteq	r8, r8, lsl r1
    26a8:	tsteq	r8, r8, lsl r1
    26ac:	tsteq	r8, r8, lsl r1
    26b0:	tsteq	r8, r8, lsl r1
    26b4:	tsteq	r8, r8, lsl r1
    26b8:	tsteq	r8, r8, lsl r1
    26bc:	tsteq	r8, r8, lsl r1
    26c0:	tsteq	r8, r8, lsl r1
    26c4:	tsteq	r8, r8, lsl r1
    26c8:	tsteq	r8, r8, lsl r1
    26cc:	tsteq	r8, r8, lsl r1
    26d0:	tsteq	r8, r8, lsl r1
    26d4:	tsteq	r8, r8, lsl r1
    26d8:	tsteq	r8, r8, lsl r1
    26dc:	tsteq	r8, r8, lsl r1
    26e0:	tsteq	r8, r8, lsl r1
    26e4:	tsteq	r8, r8, lsl r1
    26e8:	tsteq	r8, r8, lsl r1
    26ec:	tsteq	r8, r8, lsl r1
    26f0:	tsteq	r8, r8, lsl r1
    26f4:	tsteq	r8, r8, lsl r1
    26f8:	tsteq	r8, r8, lsl r1
    26fc:	tsteq	r8, r8, lsl r1
    2700:	tsteq	r8, r8, lsl r1
    2704:	tsteq	r8, r8, lsl r1
    2708:	adcseq	r0, sl, #24, 2
    270c:	addseq	r0, r9, #160, 4
    2710:	teqeq	r2, fp, asr #2
    2714:	beq	7e858 <mount@plt+0x7c370>
    2718:	vst1.8	{d30}, [pc :64], r4
    271c:			; <UNDEFINED> instruction: 0xe7116590
    2720:	stmdblt	r9!, {r0, r2, r8, fp, ip, pc}^
    2724:	teqcc	r7, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    2728:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    272c:	svclt	0x00082d00
    2730:			; <UNDEFINED> instruction: 0xf8df461d
    2734:	ldrbtmi	r3, [sl], #-2184	; 0xfffff778
    2738:			; <UNDEFINED> instruction: 0xf8c2447b
    273c:	andsvs	r1, r9, r8, lsl r5
    2740:			; <UNDEFINED> instruction: 0x212c9a03
    2744:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2748:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    274c:			; <UNDEFINED> instruction: 0xf7ff4620
    2750:			; <UNDEFINED> instruction: 0x4680ed72
    2754:			; <UNDEFINED> instruction: 0xf04fb178
    2758:	andvc	r0, r3, r0, lsl #6
    275c:			; <UNDEFINED> instruction: 0xf0074620
    2760:	ldmdblt	r0!, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
    2764:	streq	pc, [r1], #-264	; 0xfffffef8
    2768:	strtmi	r2, [r0], -ip, lsr #2
    276c:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2770:	stmdacs	r0, {r7, r9, sl, lr}
    2774:	strtmi	sp, [r0], -pc, ror #3
    2778:			; <UNDEFINED> instruction: 0xf850f007
    277c:			; <UNDEFINED> instruction: 0xf0002800
    2780:			; <UNDEFINED> instruction: 0xf8df8223
    2784:	strtmi	r2, [r3], -r0, asr #16
    2788:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    278c:	cfstrsls	mvf4, [r3], {122}	; 0x7a
    2790:	stmdapl	r0!, {r0, r8, sp}
    2794:			; <UNDEFINED> instruction: 0xf7ff6800
    2798:			; <UNDEFINED> instruction: 0xf003edc2
    279c:			; <UNDEFINED> instruction: 0xf8dff9b5
    27a0:	ldrbtmi	r2, [sl], #-2092	; 0xfffff7d4
    27a4:	ldrbtcc	pc, [r4], #2258	; 0x8d2	; <UNPREDICTABLE>
    27a8:			; <UNDEFINED> instruction: 0xf8c23301
    27ac:			; <UNDEFINED> instruction: 0xf7ff34f4
    27b0:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    27b4:	tsthi	ip, r1, asr #6	; <UNPREDICTABLE>
    27b8:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27bc:			; <UNDEFINED> instruction: 0xf8d2447a
    27c0:	movwcc	r3, #5360	; 0x14f0
    27c4:	ldrbtcc	pc, [r0], #2242	; 0x8c2	; <UNPREDICTABLE>
    27c8:	mrrc2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
    27cc:			; <UNDEFINED> instruction: 0xf8dfe6ba
    27d0:	strtcs	r3, [ip], #-2052	; 0xfffff7fc
    27d4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27d8:			; <UNDEFINED> instruction: 0xf503447b
    27dc:	ldrbtmi	r6, [sl], #-163	; 0xffffff5d
    27e0:	ldrne	pc, [ip, #-2259]	; 0xfffff72d
    27e4:	ldrmi	pc, [r8, #-2243]!	; 0xfffff73d
    27e8:	orreq	pc, r0, r1, asr #32
    27ec:	ldrne	pc, [ip, #-2243]	; 0xfffff73d
    27f0:	strcc	pc, [r4, #-2259]!	; 0xfffff72d
    27f4:	andsvs	r2, r1, r0, lsl #2
    27f8:	orrpl	pc, r0, #1124073472	; 0x43000000
    27fc:	strt	r6, [r1], r3, asr #1
    2800:			; <UNDEFINED> instruction: 0x37d8f8df
    2804:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2808:	strcs	pc, [r8, #-2243]	; 0xfffff73d
    280c:			; <UNDEFINED> instruction: 0xf8dfe69a
    2810:	ldrcs	r3, [r1], #-2000	; 0xfffff830
    2814:			; <UNDEFINED> instruction: 0x27ccf8df
    2818:			; <UNDEFINED> instruction: 0xf503447b
    281c:	ldrbtmi	r6, [sl], #-163	; 0xffffff5d
    2820:	ldrne	pc, [ip, #-2259]	; 0xfffff72d
    2824:	ldrmi	pc, [r8, #-2243]!	; 0xfffff73d
    2828:	orreq	pc, r0, r1, asr #32
    282c:	ldrne	pc, [ip, #-2243]	; 0xfffff73d
    2830:	strcc	pc, [r0, #-2259]!	; 0xfffff72d
    2834:	andsvs	r2, r1, r0, lsl #2
    2838:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    283c:	str	r6, [r1], r3, lsl #1
    2840:	ldrbvc	pc, [pc, #1600]!	; 2e88 <mount@plt+0x9a0>	; <UNPREDICTABLE>
    2844:			; <UNDEFINED> instruction: 0xf8dfe67e
    2848:	andcs	r1, r0, r0, lsr #15
    284c:			; <UNDEFINED> instruction: 0x279cf8df
    2850:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    2854:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2858:			; <UNDEFINED> instruction: 0xf8d16010
    285c:	vst3.8	{d18,d20,d22}, [r3 :64], r8
    2860:			; <UNDEFINED> instruction: 0xf0436333
    2864:			; <UNDEFINED> instruction: 0xf8c10307
    2868:			; <UNDEFINED> instruction: 0xf042351c
    286c:			; <UNDEFINED> instruction: 0xf8c10202
    2870:			; <UNDEFINED> instruction: 0xe6672518
    2874:			; <UNDEFINED> instruction: 0x3778f8df
    2878:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    287c:	ldrcs	pc, [r0, #-2259]	; 0xfffff72d
    2880:	strne	pc, [r0, #-2243]	; 0xfffff73d
    2884:			; <UNDEFINED> instruction: 0xf8c3440a
    2888:			; <UNDEFINED> instruction: 0xe65b2510
    288c:	andcs	r9, r1, #49152	; 0xc000
    2890:			; <UNDEFINED> instruction: 0x3760f8df
    2894:	andsvs	r5, sl, fp, asr #17
    2898:			; <UNDEFINED> instruction: 0xf8dfe654
    289c:	andcs	r3, r1, #92, 14	; 0x1700000
    28a0:			; <UNDEFINED> instruction: 0xf8c3447b
    28a4:	strb	r2, [sp], -r4, lsl #10
    28a8:			; <UNDEFINED> instruction: 0x3714f8df
    28ac:			; <UNDEFINED> instruction: 0xf8df9a03
    28b0:	ldmpl	r3, {r2, r3, r6, r8, r9, sl, ip}^
    28b4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    28b8:			; <UNDEFINED> instruction: 0xf7ff4620
    28bc:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    28c0:	orrhi	pc, r5, r0, asr #32
    28c4:			; <UNDEFINED> instruction: 0x1738f8df
    28c8:			; <UNDEFINED> instruction: 0xf8df2302
    28cc:	ldrbtmi	r2, [r9], #-1848	; 0xfffff8c8
    28d0:			; <UNDEFINED> instruction: 0xf8c1447a
    28d4:			; <UNDEFINED> instruction: 0xf8d13538
    28d8:	andsvs	r3, r0, ip, lsl r5
    28dc:	strcs	pc, [r0, #-2257]!	; 0xfffff72f
    28e0:	teqvs	r3, #1124073472	; 0x43000000	; <UNPREDICTABLE>
    28e4:	movweq	pc, #28739	; 0x7043	; <UNPREDICTABLE>
    28e8:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    28ec:	andeq	pc, r4, #66	; 0x42
    28f0:	strcs	pc, [r0, #-2241]!	; 0xfffff73f
    28f4:			; <UNDEFINED> instruction: 0xf8dfe626
    28f8:	tstcs	r1, r0, lsl r7
    28fc:			; <UNDEFINED> instruction: 0x370cf8df
    2900:			; <UNDEFINED> instruction: 0xf8c2447a
    2904:	bls	c7d0c <mount@plt+0xc5824>
    2908:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    290c:	andsvs	r4, r3, fp, lsl #8
    2910:			; <UNDEFINED> instruction: 0xf8dfe618
    2914:	strdcs	r2, [r1], -ip
    2918:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    291c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2920:	eoreq	pc, r8, #2097152	; 0x200000
    2924:	stcl	7, cr15, [r2], #1020	; 0x3fc
    2928:			; <UNDEFINED> instruction: 0xf7ff2000
    292c:			; <UNDEFINED> instruction: 0xf8dfec60
    2930:	andcs	r1, r0, r8, ror #13
    2934:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    2938:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    293c:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2940:			; <UNDEFINED> instruction: 0xf8d16010
    2944:	vst3.8	{d18,d20,d22}, [r3 :64], r8
    2948:			; <UNDEFINED> instruction: 0xf0436333
    294c:			; <UNDEFINED> instruction: 0xf8c10307
    2950:	vst3.8	{d19,d21,d23}, [r2 :64], ip
    2954:			; <UNDEFINED> instruction: 0xf8c16280
    2958:	ldrb	r2, [r3, #1304]!	; 0x518
    295c:	andcs	r9, r1, #49152	; 0xc000
    2960:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    2964:	andsvs	r5, sl, fp, asr #17
    2968:			; <UNDEFINED> instruction: 0xf8dfe5ec
    296c:	bls	d02c4 <mount@plt+0xcdddc>
    2970:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2974:	blx	1ebe9ac <mount@plt+0x1ebc4c4>
    2978:			; <UNDEFINED> instruction: 0xf43f2800
    297c:	andcs	sl, r1, r3, ror #27
    2980:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    2984:			; <UNDEFINED> instruction: 0x369cf8df
    2988:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    298c:	strcs	pc, [ip, #-2179]!	; 0xfffff77d
    2990:	bls	1fc0f8 <mount@plt+0x1f9c10>
    2994:	subsvs	r2, r3, r0, lsl #6
    2998:	blls	13c0f0 <mount@plt+0x139c08>
    299c:			; <UNDEFINED> instruction: 0xf0412b00
    29a0:			; <UNDEFINED> instruction: 0xf8df8024
    29a4:	bls	d021c <mount@plt+0xcdd34>
    29a8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    29ac:	blcs	b609c0 <mount@plt+0xb5e4d8>
    29b0:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    29b4:			; <UNDEFINED> instruction: 0x3670f8df
    29b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    29bc:	blls	1275d4 <mount@plt+0x1250ec>
    29c0:			; <UNDEFINED> instruction: 0xf47f2b00
    29c4:			; <UNDEFINED> instruction: 0xf8dfadbf
    29c8:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
    29cc:	bl	18409d0 <mount@plt+0x183e4e8>
    29d0:	rscscc	pc, pc, pc, asr #32
    29d4:	stc	7, cr15, [sl], {255}	; 0xff
    29d8:			; <UNDEFINED> instruction: 0x3654f8df
    29dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    29e0:	strbcs	pc, [r0, #-2243]	; 0xfffff73d	; <UNPREDICTABLE>
    29e4:			; <UNDEFINED> instruction: 0xf8dfe5ae
    29e8:	ldrbtmi	r2, [sl], #-1612	; 0xfffff9b4
    29ec:	ldrbtcc	pc, [r8], #2258	; 0x8d2	; <UNPREDICTABLE>
    29f0:			; <UNDEFINED> instruction: 0xf8c23301
    29f4:			; <UNDEFINED> instruction: 0xf00134f8
    29f8:	str	pc, [r3, #2877]!	; 0xb3d
    29fc:			; <UNDEFINED> instruction: 0x3638f8df
    2a00:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a04:	strcs	pc, [r0, #-2243]	; 0xfffff73d
    2a08:	stmdbls	r3, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
    2a0c:			; <UNDEFINED> instruction: 0xf8df2201
    2a10:	stmiapl	fp, {r2, r3, r5, r9, sl, ip, sp}^
    2a14:	ldr	r6, [r5, #26]
    2a18:			; <UNDEFINED> instruction: 0x3624f8df
    2a1c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a20:	strcs	pc, [ip, #-2243]	; 0xfffff73d
    2a24:			; <UNDEFINED> instruction: 0xf8dfe58e
    2a28:	bls	d0090 <mount@plt+0xcdba8>
    2a2c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a30:	str	r9, [r7, #774]	; 0x306
    2a34:			; <UNDEFINED> instruction: 0x160cf8df
    2a38:			; <UNDEFINED> instruction: 0xf8df220a
    2a3c:	ldrbtmi	r4, [r9], #-1548	; 0xfffff9f4
    2a40:			; <UNDEFINED> instruction: 0xf8d1447c
    2a44:			; <UNDEFINED> instruction: 0xf8c1351c
    2a48:			; <UNDEFINED> instruction: 0xf8d12538
    2a4c:	vst3.8	{d18,d20,d22}, [r3 :128], r0
    2a50:			; <UNDEFINED> instruction: 0xf0436333
    2a54:			; <UNDEFINED> instruction: 0xf8c10307
    2a58:	vst3.8	{d19,d21,d23}, [r2 :64], ip
    2a5c:			; <UNDEFINED> instruction: 0xf8c16280
    2a60:	andcs	r2, r0, #32, 10	; 0x8000000
    2a64:	strb	r6, [sp, #-34]!	; 0xffffffde
    2a68:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2a6c:			; <UNDEFINED> instruction: 0xf8df2202
    2a70:	ldrbtmi	r4, [r9], #-1504	; 0xfffffa20
    2a74:			; <UNDEFINED> instruction: 0xf8d1447c
    2a78:			; <UNDEFINED> instruction: 0xf8c1351c
    2a7c:			; <UNDEFINED> instruction: 0xf8d12538
    2a80:	vst3.8	{d18,d20,d22}, [r3 :128], r0
    2a84:			; <UNDEFINED> instruction: 0xf0436333
    2a88:			; <UNDEFINED> instruction: 0xf8c10307
    2a8c:			; <UNDEFINED> instruction: 0xf042351c
    2a90:			; <UNDEFINED> instruction: 0xf8c10204
    2a94:	andcs	r2, r0, #32, 10	; 0x8000000
    2a98:	ldrb	r6, [r3, #-34]	; 0xffffffde
    2a9c:	ldrcc	pc, [r4, #2271]!	; 0x8df
    2aa0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2aa4:	ldrbtcs	pc, [ip], #2243	; 0x8c3	; <UNPREDICTABLE>
    2aa8:			; <UNDEFINED> instruction: 0xf8dfe54c
    2aac:	andscs	r1, lr, #172, 10	; 0x2b000000
    2ab0:	strmi	pc, [r8, #2271]!	; 0x8df
    2ab4:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    2ab8:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2abc:	ldrcs	pc, [r8, #-2241]!	; 0xfffff73f
    2ac0:	strcs	pc, [r0, #-2257]!	; 0xfffff72f
    2ac4:	orrsvs	pc, r0, #1124073472	; 0x43000000
    2ac8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    2acc:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    2ad0:	addmi	pc, r0, #66	; 0x42
    2ad4:	strcs	pc, [r0, #-2241]!	; 0xfffff73f
    2ad8:	eorvs	r2, r2, r0, lsl #4
    2adc:			; <UNDEFINED> instruction: 0xf8dfe532
    2ae0:	eorcs	r1, r8, #128, 10	; 0x20000000
    2ae4:	ldrbmi	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2ae8:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    2aec:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2af0:	ldrcs	pc, [r8, #-2241]!	; 0xfffff73f
    2af4:	strcs	pc, [r4, #-2257]!	; 0xfffff72f
    2af8:	teqvs	r3, #1124073472	; 0x43000000	; <UNPREDICTABLE>
    2afc:	movweq	pc, #28739	; 0x7043	; <UNPREDICTABLE>
    2b00:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    2b04:	addvc	pc, r0, #1107296256	; 0x42000000
    2b08:	strcs	pc, [r4, #-2241]!	; 0xfffff73f
    2b0c:	eorvs	r2, r2, r0, lsl #4
    2b10:			; <UNDEFINED> instruction: 0xf8dfe518
    2b14:	andcs	r1, r1, #84, 10	; 0x15000000
    2b18:	ldrbmi	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2b1c:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    2b20:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2b24:	ldrcs	pc, [r8, #-2241]!	; 0xfffff73f
    2b28:	strcs	pc, [r0, #-2257]!	; 0xfffff72f
    2b2c:	teqvs	r3, #1124073472	; 0x43000000	; <UNPREDICTABLE>
    2b30:	movweq	pc, #28739	; 0x7043	; <UNPREDICTABLE>
    2b34:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    2b38:	andeq	pc, r2, #66	; 0x42
    2b3c:	strcs	pc, [r0, #-2241]!	; 0xfffff73f
    2b40:	eorvs	r2, r2, r0, lsl #4
    2b44:			; <UNDEFINED> instruction: 0xf8dfe4fe
    2b48:	andcs	r1, r0, r8, lsr #10
    2b4c:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    2b50:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    2b54:	ldrcs	pc, [ip, #-2257]	; 0xfffff72f
    2b58:			; <UNDEFINED> instruction: 0xf8d16018
    2b5c:			; <UNDEFINED> instruction: 0xf0423518
    2b60:			; <UNDEFINED> instruction: 0xf8c10202
    2b64:			; <UNDEFINED> instruction: 0xf043251c
    2b68:			; <UNDEFINED> instruction: 0xf8c10308
    2b6c:	strbt	r3, [r9], #1304	; 0x518
    2b70:	strne	pc, [r4, #-2271]	; 0xfffff721
    2b74:			; <UNDEFINED> instruction: 0xf8df2000
    2b78:	ldrbtmi	r3, [r9], #-1284	; 0xfffffafc
    2b7c:			; <UNDEFINED> instruction: 0xf8d1447b
    2b80:	andsvs	r2, r8, ip, lsl r5
    2b84:	ldrcc	pc, [r8, #-2257]	; 0xfffff72f
    2b88:	andeq	pc, r2, #66	; 0x42
    2b8c:	ldrcs	pc, [ip, #-2241]	; 0xfffff73f
    2b90:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    2b94:	ldrcc	pc, [r8, #-2241]	; 0xfffff73f
    2b98:			; <UNDEFINED> instruction: 0xf8dfe4d4
    2b9c:	andcs	r1, r0, r4, ror #9
    2ba0:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2ba4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    2ba8:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2bac:			; <UNDEFINED> instruction: 0xf8d16010
    2bb0:	vst3.8	{d18,d20,d22}, [r3 :64], r8
    2bb4:			; <UNDEFINED> instruction: 0xf0436333
    2bb8:			; <UNDEFINED> instruction: 0xf8c10307
    2bbc:			; <UNDEFINED> instruction: 0xf042351c
    2bc0:			; <UNDEFINED> instruction: 0xf8c10201
    2bc4:	ldrt	r2, [sp], #1304	; 0x518
    2bc8:	movwls	r2, #21249	; 0x5301
    2bcc:			; <UNDEFINED> instruction: 0xf8dfe4ba
    2bd0:			; <UNDEFINED> instruction: 0x462014b8
    2bd4:			; <UNDEFINED> instruction: 0xf7ff4479
    2bd8:	stmdacs	r0, {r4, r7, r8, fp, sp, lr, pc}
    2bdc:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    2be0:	strtne	pc, [r8], #2271	; 0x8df
    2be4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2be8:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bec:			; <UNDEFINED> instruction: 0xf0402800
    2bf0:			; <UNDEFINED> instruction: 0xf8df817a
    2bf4:	tstcs	r1, #156, 8	; 0x9c000000
    2bf8:	ldrne	pc, [r8], #2271	; 0x8df
    2bfc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2c00:	ldrcc	pc, [r8, #-2242]!	; 0xfffff73e
    2c04:			; <UNDEFINED> instruction: 0xf8d26008
    2c08:			; <UNDEFINED> instruction: 0xf8d2351c
    2c0c:			; <UNDEFINED> instruction: 0xf0431520
    2c10:			; <UNDEFINED> instruction: 0xf8c20380
    2c14:	vst3.8	{d19,d21,d23}, [r1 :64], ip
    2c18:			; <UNDEFINED> instruction: 0xf8c23100
    2c1c:	ldr	r1, [r1], #1312	; 0x520
    2c20:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2c24:			; <UNDEFINED> instruction: 0xf7ff4479
    2c28:	strdls	lr, [r4], -ip
    2c2c:			; <UNDEFINED> instruction: 0xf8dfe6c7
    2c30:	strmi	r3, [r4], -ip, ror #8
    2c34:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    2c38:	bne	ffd9ccac <mount@plt+0xffd9a7c4>
    2c3c:	streq	lr, [r3, r7, lsl #22]
    2c40:	svceq	0x0000f1ba
    2c44:	msrhi	CPSR_fc, r0, asr #32
    2c48:	ldclle	14, cr2, [r1, #-0]
    2c4c:			; <UNDEFINED> instruction: 0xf1a61e73
    2c50:			; <UNDEFINED> instruction: 0xf0230902
    2c54:			; <UNDEFINED> instruction: 0xf8df0301
    2c58:	bl	fea4bd80 <mount@plt+0xfea49898>
    2c5c:			; <UNDEFINED> instruction: 0xf8df0903
    2c60:			; <UNDEFINED> instruction: 0xf8df3444
    2c64:	ldrbtmi	sl, [sl], #-1092	; 0xfffffbbc
    2c68:			; <UNDEFINED> instruction: 0xf04f447b
    2c6c:	ldrbtmi	r0, [sl], #2048	; 0x800
    2c70:	bcs	43e498 <mount@plt+0x43bfb0>
    2c74:	strls	r4, [r5], #-1691	; 0xfffff965
    2c78:	mcrcs	0, 0, lr, cr1, cr3, {0}
    2c7c:	strbthi	pc, [r6], #0	; <UNPREDICTABLE>
    2c80:	svceq	0x0000f1b8
    2c84:			; <UNDEFINED> instruction: 0xf1a66878
    2c88:			; <UNDEFINED> instruction: 0xf1070602
    2c8c:	svclt	0x00080708
    2c90:			; <UNDEFINED> instruction: 0xf0032500
    2c94:	ldrmi	pc, [r1, #2861]!	; 0xb2d
    2c98:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2c9c:	streq	lr, [r0, #-2629]	; 0xfffff5bb
    2ca0:	ldmdavs	ip!, {r0, r2, r5, ip, lr, pc}
    2ca4:			; <UNDEFINED> instruction: 0x46204651
    2ca8:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cac:	rscle	r2, r4, r0, lsl #16
    2cb0:	bne	43e518 <mount@plt+0x43c030>
    2cb4:			; <UNDEFINED> instruction: 0xf7ff4620
    2cb8:			; <UNDEFINED> instruction: 0xb120e920
    2cbc:	ldrbmi	r4, [r9], -r0, lsr #12
    2cc0:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cc4:			; <UNDEFINED> instruction: 0x2e01b998
    2cc8:	strbhi	pc, [r0], #0	; <UNPREDICTABLE>
    2ccc:			; <UNDEFINED> instruction: 0xf6406878
    2cd0:			; <UNDEFINED> instruction: 0xf1b873ff
    2cd4:	svclt	0x00080f00
    2cd8:			; <UNDEFINED> instruction: 0xf003461d
    2cdc:	vmlacc.f64	d15, d2, d9
    2ce0:	ldrmi	r3, [r1, #1800]!	; 0x708
    2ce4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ce8:	streq	lr, [r0, #-2597]	; 0xfffff5db
    2cec:	stflsd	f5, [r5], {217}	; 0xd9
    2cf0:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
    2cf4:	blcs	1cd68 <mount@plt+0x1a880>
    2cf8:	adchi	pc, r9, r0, asr #32
    2cfc:			; <UNDEFINED> instruction: 0xf0402d00
    2d00:	stmiami	fp!, {r0, r1, r2, r3, r5, r7, pc}^
    2d04:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2d08:	ldrbtmi	r4, [r3], -sl, ror #21
    2d0c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2d10:	ldrgt	pc, [r8, #-2256]	; 0xfffff730
    2d14:			; <UNDEFINED> instruction: 0xf8d03298
    2d18:			; <UNDEFINED> instruction: 0xf8d05520
    2d1c:	strmi	r0, [r2], r4, lsr #10
    2d20:			; <UNDEFINED> instruction: 0xf103fa4c
    2d24:	strle	r0, [sp, #-1993]	; 0xfffff837
    2d28:	ldrdeq	lr, [r2, -r2]
    2d2c:	stmdaeq	r0, {r0, r2, r9, fp, sp, lr, pc}
    2d30:	stmdbeq	r1, {r1, r3, r9, fp, sp, lr, pc}
    2d34:	bleq	27d69c <mount@plt+0x27b1b4>
    2d38:	movwmi	fp, #24322	; 0x5f02
    2d3c:	beq	7d66c <mount@plt+0x7b184>
    2d40:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    2d44:	eorcc	r3, r0, #67108864	; 0x4000000
    2d48:	mvnle	r2, pc, lsl #22
    2d4c:	svceq	0x0000f1be
    2d50:	blmi	ff676d6c <mount@plt+0xff674884>
    2d54:			; <UNDEFINED> instruction: 0xf8c3447b
    2d58:			; <UNDEFINED> instruction: 0xf8c35520
    2d5c:	bmi	ff5ec1f4 <mount@plt+0xff5e9d0c>
    2d60:	beq	3eea4 <mount@plt+0x3c9bc>
    2d64:	cmpls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    2d68:	ldrbtmi	r4, [sl], #-1619	; 0xfffff9ad
    2d6c:	ldrbtmi	r4, [r9], #1744	; 0x6d0
    2d70:			; <UNDEFINED> instruction: 0xf8d29405
    2d74:			; <UNDEFINED> instruction: 0xf5095524
    2d78:			; <UNDEFINED> instruction: 0xf8d27922
    2d7c:	strtmi	lr, [fp], r0, lsr #10
    2d80:	eoreq	pc, r0, r3, asr #3
    2d84:	vpmax.s8	d15, d3, d30
    2d88:			; <UNDEFINED> instruction: 0xf000fa0b
    2d8c:	msreq	CPSR_, r3, lsr #3
    2d90:	blx	ad39a0 <mount@plt+0xad14b8>
    2d94:	movwmi	pc, #41217	; 0xa101	; <UNPREDICTABLE>
    2d98:			; <UNDEFINED> instruction: 0xf0024645
    2d9c:	b	1503da8 <mount@plt+0x15018c0>
    2da0:	andle	r0, r9, r5, lsl #4
    2da4:			; <UNDEFINED> instruction: 0xf852015a
    2da8:	b	70add4 <mount@plt+0x7088ec>
    2dac:	svclt	0x00040f02
    2db0:			; <UNDEFINED> instruction: 0x0c02ea4c
    2db4:	beq	7eef8 <mount@plt+0x7ca10>
    2db8:	blcs	b4f9c4 <mount@plt+0xb4d4dc>
    2dbc:	stflsd	f5, [r5], {224}	; 0xe0
    2dc0:	svceq	0x0000f1ba
    2dc4:	blmi	feff6dd8 <mount@plt+0xfeff48f0>
    2dc8:			; <UNDEFINED> instruction: 0xf8c3447b
    2dcc:	blmi	fe6f4234 <mount@plt+0xfe6f1d4c>
    2dd0:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    2dd4:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    2dd8:	ldmpl	r3, {r1, r2, r7, r8, r9, fp, lr}^
    2ddc:	cmplt	r3, fp, lsl r8
    2de0:	vpadd.i8	d20, d16, d25
    2de4:	ldrbtmi	r4, [fp], #-631	; 0xfffffd89
    2de8:	ldrcc	pc, [r8, #-2259]	; 0xfffff72d
    2dec:			; <UNDEFINED> instruction: 0xf040421a
    2df0:	ldcmi	0, cr8, [r6, #848]!	; 0x350
    2df4:			; <UNDEFINED> instruction: 0xf8d5447d
    2df8:			; <UNDEFINED> instruction: 0xf1b88518
    2dfc:	subsle	r0, r8, r0, lsl #30
    2e00:			; <UNDEFINED> instruction: 0x63a3f505
    2e04:	movwcs	lr, #10707	; 0x29d3
    2e08:	subsle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    2e0c:	ldrls	pc, [ip, #-2261]	; 0xfffff72b
    2e10:	svceq	0x0000f1b9
    2e14:	addhi	pc, ip, r0
    2e18:	blcs	29a38 <mount@plt+0x27550>
    2e1c:	cmnhi	sl, r0	; <UNPREDICTABLE>
    2e20:	stmdaeq	r1, {r3, r4, ip, sp, lr, pc}
    2e24:	adcshi	pc, r3, r0
    2e28:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
    2e2c:			; <UNDEFINED> instruction: 0xf0402b2d
    2e30:	blmi	fe9e30d4 <mount@plt+0xfe9e0bec>
    2e34:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    2e38:	tstcs	r6, ip, lsl r8
    2e3c:			; <UNDEFINED> instruction: 0xf0064620
    2e40:	strtmi	pc, [r0], -r9, lsl #21
    2e44:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e48:			; <UNDEFINED> instruction: 0xf7ff2000
    2e4c:	stmiami	r1!, {r4, r6, r7, r8, fp, sp, lr, pc}
    2e50:	teqcc	r7, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    2e54:	svclt	0x00082d00
    2e58:	ldrbtmi	r4, [r8], #-1565	; 0xfffff9e3
    2e5c:	ldc2l	0, cr15, [lr], {6}
    2e60:	ldrbtmi	r4, [fp], #-2973	; 0xfffff463
    2e64:	ldrpl	pc, [ip, #-2243]	; 0xfffff73d
    2e68:	ldmibmi	ip, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
    2e6c:	bmi	fe70ba9c <mount@plt+0xfe7095b4>
    2e70:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    2e74:	ldrcc	pc, [r8, #-2241]!	; 0xfffff73f
    2e78:	ldrcc	pc, [ip, #-2257]	; 0xfffff72f
    2e7c:			; <UNDEFINED> instruction: 0xf8d16010
    2e80:	vst3.8	{d18,d20,d22}, [r3 :128], r0
    2e84:			; <UNDEFINED> instruction: 0xf0436333
    2e88:			; <UNDEFINED> instruction: 0xf8c10307
    2e8c:	vst3.8	{d19,d21,d23}, [r2 :64], ip
    2e90:			; <UNDEFINED> instruction: 0xf8c16280
    2e94:			; <UNDEFINED> instruction: 0xf7ff2520
    2e98:			; <UNDEFINED> instruction: 0xf005bb55
    2e9c:	blmi	fe482c70 <mount@plt+0xfe480788>
    2ea0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ea4:			; <UNDEFINED> instruction: 0xf43f2b00
    2ea8:	cdpcs	14, 0, cr10, cr0, cr15, {6}
    2eac:	mcrge	4, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    2eb0:	stmmi	sp, {r1, r3, r4, r5, r8, sl, sp, lr, pc}
    2eb4:	blmi	110b778 <mount@plt+0x1109290>
    2eb8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2ebc:	stmiapl	r3!, {r0, r1, sl, fp, ip, pc}^
    2ec0:			; <UNDEFINED> instruction: 0xf7ff681b
    2ec4:			; <UNDEFINED> instruction: 0x4640e8fe
    2ec8:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ecc:	eorcs	r9, sl, #768	; 0x300
    2ed0:	tstcs	r1, sp, lsr fp
    2ed4:	stmiapl	r3!, {r0, r2, r7, fp, lr}^
    2ed8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2edc:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ee0:			; <UNDEFINED> instruction: 0xf7ff2000
    2ee4:	stmibmi	r2, {r2, r7, r8, fp, sp, lr, pc}
    2ee8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2eec:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ef0:	stmibmi	r0, {r3, r5, r6, r8, r9, ip, sp, pc}
    2ef4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2ef8:	svc	0x00fef7fe
    2efc:			; <UNDEFINED> instruction: 0xf0402800
    2f00:	blmi	1f63634 <mount@plt+0x1f6114c>
    2f04:	ldceq	0, cr15, [r0], {79}	; 0x4f
    2f08:	ldrbtmi	r4, [fp], #-2428	; 0xfffff684
    2f0c:			; <UNDEFINED> instruction: 0xf8d34479
    2f10:	andvs	r2, r8, ip, lsl r5
    2f14:	strne	pc, [r0, #-2259]!	; 0xfffff72d
    2f18:	addeq	pc, r0, #66	; 0x42
    2f1c:	ldrgt	pc, [r8, #-2243]!	; 0xfffff73d
    2f20:	orrcc	pc, r0, r1, asr #8
    2f24:	ldrcs	pc, [ip, #-2243]	; 0xfffff73d
    2f28:	strne	pc, [r0, #-2243]!	; 0xfffff73d
    2f2c:	bllt	2c0f30 <mount@plt+0x2bea48>
    2f30:	eorcs	r9, pc, #768	; 0x300
    2f34:	tstcs	r1, r4, lsr #22
    2f38:	stmiapl	r3!, {r0, r4, r5, r6, fp, lr}^
    2f3c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2f40:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f44:			; <UNDEFINED> instruction: 0xf7ff4648
    2f48:			; <UNDEFINED> instruction: 0xf002e952
    2f4c:	stmdbmi	sp!, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    2f50:	stceq	0, cr15, [r1], {79}	; 0x4f
    2f54:	ldrbtmi	r4, [r9], #-2668	; 0xfffff594
    2f58:			; <UNDEFINED> instruction: 0xf8d1447a
    2f5c:	andsvs	r3, r0, ip, lsl r5
    2f60:	strcs	pc, [r0, #-2257]!	; 0xfffff72f
    2f64:	teqvs	r3, #1124073472	; 0x43000000	; <UNPREDICTABLE>
    2f68:	movweq	pc, #28739	; 0x7043	; <UNPREDICTABLE>
    2f6c:	ldrgt	pc, [r8, #-2241]!	; 0xfffff73f
    2f70:	andeq	pc, r2, #66	; 0x42
    2f74:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    2f78:	strcs	pc, [r0, #-2241]!	; 0xfffff73f
    2f7c:	blt	ff8c0f80 <mount@plt+0xff8bea98>
    2f80:	stmdals	r6, {r1, r5, r6, r8, fp, lr}
    2f84:			; <UNDEFINED> instruction: 0xf7ff4479
    2f88:	strmi	lr, [r4], -ip, asr #20
    2f8c:	stmdami	r0!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    2f90:	blmi	34b85c <mount@plt+0x349374>
    2f94:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2f98:			; <UNDEFINED> instruction: 0xf001e790
    2f9c:	str	pc, [r8, -pc, lsl #24]!
    2fa0:	andeq	r5, r2, r8, ror #16
    2fa4:	andeq	r0, r0, r4, lsr #4
    2fa8:	andeq	r5, r2, r2, lsr r2
    2fac:	andeq	r2, r1, r0, asr #10
    2fb0:	andeq	r5, r2, r4, asr #16
    2fb4:	andeq	r5, r2, r6, asr #21
    2fb8:	andeq	r7, r2, lr, lsl r6
    2fbc:	andeq	r5, r2, ip, asr #17
    2fc0:	andeq	r0, r0, r0, lsl #5
    2fc4:	andeq	r2, r1, r4, asr #4
    2fc8:	andeq	r0, r0, r8, lsr r2
    2fcc:			; <UNDEFINED> instruction: 0x000275b2
    2fd0:	muleq	r2, r8, r5
    2fd4:	andeq	r7, r2, ip, ror r5
    2fd8:	andeq	r5, r2, r6, lsr #16
    2fdc:	andeq	r7, r2, lr, asr #10
    2fe0:	andeq	r7, r2, ip, lsr r5
    2fe4:	andeq	r5, r2, r6, ror #15
    2fe8:	andeq	r7, r2, r4, lsl #10
    2fec:			; <UNDEFINED> instruction: 0x000257b2
    2ff0:	ldrdeq	r7, [r2], -sl
    2ff4:	andeq	r0, r0, r4, ror r2
    2ff8:			; <UNDEFINED> instruction: 0x000274b4
    2ffc:	andeq	r1, r1, ip, ror pc
    3000:	andeq	r7, r2, r6, lsl #9
    3004:	andeq	r5, r2, r4, lsr r7
    3008:	andeq	r7, r2, r4, asr r4
    300c:	andeq	r0, r0, r0, asr #4
    3010:	ldrdeq	r2, [r1], -r0
    3014:	andeq	r2, r1, sl, lsl #2
    3018:	andeq	r7, r2, ip, lsl r4
    301c:	andeq	r5, r2, sl, asr #13
    3020:	andeq	r0, r0, ip, asr r2
    3024:	andeq	r7, r2, sl, asr #7
    3028:	andeq	r0, r0, r4, asr r2
    302c:	andeq	r2, r1, sl, asr #32
    3030:	andeq	r7, r2, r6, ror r3
    3034:	andeq	r7, r2, sl, ror #6
    3038:	andeq	r7, r2, r2, asr r3
    303c:	andeq	r0, r0, r4, lsr r2
    3040:	andeq	r7, r2, r6, lsr r3
    3044:	andeq	r7, r2, r6, lsl r3
    3048:	andeq	r5, r2, r4, asr #11
    304c:	andeq	r7, r2, r2, ror #5
    3050:	muleq	r2, r0, r5
    3054:			; <UNDEFINED> instruction: 0x000272b2
    3058:	andeq	r7, r2, r0, lsr #5
    305c:	andeq	r5, r2, lr, asr #10
    3060:	andeq	r7, r2, ip, ror #4
    3064:	andeq	r5, r2, sl, lsl r5
    3068:	andeq	r7, r2, r8, lsr r2
    306c:	andeq	r5, r2, r6, ror #9
    3070:	andeq	r7, r2, r4, lsl #4
    3074:			; <UNDEFINED> instruction: 0x000254b2
    3078:	ldrdeq	r7, [r2], -sl
    307c:	andeq	r5, r2, r8, lsl #9
    3080:			; <UNDEFINED> instruction: 0x000271b0
    3084:	andeq	r5, r2, lr, asr r4
    3088:	andeq	r1, r1, r8, asr #27
    308c:	andeq	r3, r1, r6, lsl #25
    3090:	andeq	r7, r2, r8, asr r1
    3094:	andeq	r5, r2, r6, lsl #8
    3098:	andeq	r2, r1, r0, ror #3
    309c:	andeq	r0, r0, ip, lsr #4
    30a0:	andeq	r1, r1, lr, lsr #28
    30a4:	andeq	r1, r1, r4, lsr lr
    30a8:	andeq	r1, r1, lr, lsl lr
    30ac:	andeq	r5, r2, r2, lsl r3
    30b0:	andeq	r7, r2, r8, asr #32
    30b4:	ldrdeq	r2, [r1], -lr
    30b8:	andeq	r7, r2, r0
    30bc:	andeq	r6, r2, sl, ror #31
    30c0:	andeq	r2, r1, lr, ror r1
    30c4:	andeq	r6, r2, ip, lsl #31
    30c8:	andeq	r6, r2, lr, ror #30
    30cc:	andeq	r6, r2, r0, ror #30
    30d0:	andeq	r0, r0, r0, ror #4
    30d4:	andeq	r1, r1, lr, lsl r1
    30d8:	strdeq	r6, [r2], -r2
    30dc:	andeq	r6, r2, r4, ror #29
    30e0:	muleq	r2, r2, r1
    30e4:	andeq	r5, r2, r4, ror #2
    30e8:	andeq	r1, r1, sl, ror #23
    30ec:	strdeq	r1, [r1], -ip
    30f0:	andeq	r1, r1, sl, asr #19
    30f4:	andeq	r1, r1, r2, ror r8
    30f8:	andeq	r6, r2, sl, asr #28
    30fc:	strdeq	r5, [r2], -r8
    3100:	andeq	r1, r1, r4, asr #23
    3104:	strdeq	r6, [r2], -lr
    3108:	andeq	r5, r2, ip, lsr #1
    310c:	andeq	r0, r1, ip, asr pc
    3110:	muleq	r1, sl, fp
    3114:			; <UNDEFINED> instruction: 0xf5059b04
    3118:	ldrtmi	r6, [sl], -r5, lsr #1
    311c:			; <UNDEFINED> instruction: 0xf0084631
    3120:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    3124:	blge	e80328 <mount@plt+0xe7de40>
    3128:	ldrcc	pc, [r8, #-2261]	; 0xfffff72b
    312c:	andsmi	r1, sl, #1440	; 0x5a0
    3130:			; <UNDEFINED> instruction: 0xf8dfd104
    3134:	andcs	r3, r1, #16, 18	; 0x40000
    3138:	tstvs	sl, fp, ror r4
    313c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3140:			; <UNDEFINED> instruction: 0xf8d3447b
    3144:	mrcne	5, 2, r3, cr10, cr12, {0}
    3148:	tstle	r4, sl, lsl r2
    314c:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3150:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3154:			; <UNDEFINED> instruction: 0xf8df629a
    3158:	ldrbtmi	r3, [fp], #-2296	; 0xfffff708
    315c:	blcs	1d2d0 <mount@plt+0x1ade8>
    3160:	orrhi	pc, r7, r0, asr #32
    3164:			; <UNDEFINED> instruction: 0xf8df9a03
    3168:	ldmpl	r3, {r2, r3, r5, r6, r7, fp, ip, sp}^
    316c:			; <UNDEFINED> instruction: 0xf7fe6818
    3170:			; <UNDEFINED> instruction: 0xf8dfeeee
    3174:	ldrbtmi	r3, [fp], #-2276	; 0xfffff71c
    3178:	strbcs	pc, [r0, #-2259]	; 0xfffff72d	; <UNPREDICTABLE>
    317c:			; <UNDEFINED> instruction: 0xf0402a00
    3180:			; <UNDEFINED> instruction: 0xf8d3835f
    3184:	ldreq	r3, [sp, #1304]	; 0x518
    3188:	mvnshi	pc, r0, lsl #2
    318c:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3190:			; <UNDEFINED> instruction: 0xf8d3447b
    3194:			; <UNDEFINED> instruction: 0xf4122518
    3198:			; <UNDEFINED> instruction: 0xf0407fc0
    319c:			; <UNDEFINED> instruction: 0xf8df81cb
    31a0:	ldrbtmi	r3, [fp], #-2240	; 0xfffff740
    31a4:	ldrcc	pc, [r8, #-2259]	; 0xfffff72d
    31a8:	svceq	0x0070f013
    31ac:			; <UNDEFINED> instruction: 0x81bff040
    31b0:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    31b4:			; <UNDEFINED> instruction: 0xf8d3447b
    31b8:			; <UNDEFINED> instruction: 0x07112518
    31bc:	cmnhi	r0, r0, lsl #2	; <UNPREDICTABLE>
    31c0:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    31c4:			; <UNDEFINED> instruction: 0xf8d3447b
    31c8:	smmlaeq	r5, r8, r5, r2
    31cc:	mvnshi	pc, r0, lsl #2
    31d0:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    31d4:			; <UNDEFINED> instruction: 0xf8d3447b
    31d8:	bfieq	r2, r8, #10, #8
    31dc:	bicshi	pc, r5, r0, lsl #2
    31e0:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    31e4:			; <UNDEFINED> instruction: 0xf8d3447b
    31e8:			; <UNDEFINED> instruction: 0x07962518
    31ec:	msrhi	CPSR_sc, r0, lsl #2
    31f0:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    31f4:			; <UNDEFINED> instruction: 0xf8d3447b
    31f8:	ldrbeq	r2, [r0, #-1304]	; 0xfffffae8
    31fc:	mrshi	pc, (UNDEF: 17)	; <UNPREDICTABLE>
    3200:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3204:			; <UNDEFINED> instruction: 0xf8d04478
    3208:			; <UNDEFINED> instruction: 0xf4133518
    320c:			; <UNDEFINED> instruction: 0xf0405fc0
    3210:			; <UNDEFINED> instruction: 0xf8df80d1
    3214:	ldrbtmi	r3, [fp], #-2152	; 0xfffff798
    3218:	ldrcs	pc, [r8, #-2259]	; 0xfffff72d
    321c:			; <UNDEFINED> instruction: 0xf1000497
    3220:			; <UNDEFINED> instruction: 0xf8df80ab
    3224:	ldrbtmi	r0, [r8], #-2140	; 0xfffff7a4
    3228:	ldrcc	pc, [r8, #-2256]	; 0xfffff730
    322c:	ldrbtle	r0, [r9], #-1118	; 0xfffffba2
    3230:	ldmdavs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3234:			; <UNDEFINED> instruction: 0xf506447e
    3238:	stmdbgt	lr, {r1, r2, r3, r4, r7, r8, sp, lr}
    323c:	tstmi	r3, #738197504	; 0x2c000000
    3240:			; <UNDEFINED> instruction: 0xf106d017
    3244:	vrshl.s8	d0, d12, d6
    3248:			; <UNDEFINED> instruction: 0xf855460c
    324c:	cmnlt	r4, r4, lsl #30
    3250:			; <UNDEFINED> instruction: 0xf7fe6920
    3254:	stmdbvs	r0!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    3258:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    325c:			; <UNDEFINED> instruction: 0xf7fe69a0
    3260:			; <UNDEFINED> instruction: 0x4620ee90
    3264:			; <UNDEFINED> instruction: 0xf7fe6824
    3268:	stccs	14, cr14, [r0], {140}	; 0x8c
    326c:	adcmi	sp, lr, #240, 2	; 0x3c
    3270:			; <UNDEFINED> instruction: 0xf001d1eb
    3274:			; <UNDEFINED> instruction: 0xf8dffdfd
    3278:			; <UNDEFINED> instruction: 0xf8df2810
    327c:	ldrbtmi	r3, [sl], #-2064	; 0xfffff7f0
    3280:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3284:	subsmi	r9, sl, pc, lsr #22
    3288:			; <UNDEFINED> instruction: 0x83bdf040
    328c:	eorslt	r2, r1, r0
    3290:	blhi	be58c <mount@plt+0xbc0a4>
    3294:	svchi	0x00f0e8bd
    3298:	ubfxne	pc, pc, #17, #21
    329c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    32a0:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    32a4:			; <UNDEFINED> instruction: 0xf8dfb9d0
    32a8:			; <UNDEFINED> instruction: 0xf04f17ec
    32ac:			; <UNDEFINED> instruction: 0xf8df0c1e
    32b0:	ldrbtmi	r2, [r9], #-2024	; 0xfffff818
    32b4:			; <UNDEFINED> instruction: 0xf8d1447a
    32b8:	andsvs	r3, r0, ip, lsl r5
    32bc:	strcs	pc, [r0, #-2257]!	; 0xfffff72f
    32c0:	orrsvs	pc, r0, #1124073472	; 0x43000000
    32c4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    32c8:	ldrgt	pc, [r8, #-2241]!	; 0xfffff73f
    32cc:	addmi	pc, r0, #66	; 0x42
    32d0:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    32d4:	strcs	pc, [r0, #-2241]!	; 0xfffff73f
    32d8:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32dc:	sbfxne	pc, pc, #17, #29
    32e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    32e4:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    32e8:			; <UNDEFINED> instruction: 0xf0402800
    32ec:			; <UNDEFINED> instruction: 0xf8df81b1
    32f0:			; <UNDEFINED> instruction: 0xf04f17b0
    32f4:			; <UNDEFINED> instruction: 0xf8df0c28
    32f8:	ldrbtmi	r2, [r9], #-1964	; 0xfffff854
    32fc:			; <UNDEFINED> instruction: 0xf8d1447a
    3300:	andsvs	r3, r0, ip, lsl r5
    3304:	strcs	pc, [r4, #-2257]!	; 0xfffff72f
    3308:	teqvs	r3, #1124073472	; 0x43000000	; <UNPREDICTABLE>
    330c:	movweq	pc, #28739	; 0x7043	; <UNPREDICTABLE>
    3310:	ldrgt	pc, [r8, #-2241]!	; 0xfffff73f
    3314:	addvc	pc, r0, #1107296256	; 0x42000000
    3318:	ldrcc	pc, [ip, #-2241]	; 0xfffff73f
    331c:	strcs	pc, [r4, #-2241]!	; 0xfffff73f
    3320:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3324:	strmi	pc, [r4, #-2256]!	; 0xfffff730
    3328:	vqsub.s8	d18, d14, d4
    332c:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
    3330:	strbteq	r3, [r5], #513	; 0x201
    3334:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    3338:	msreq	CPSR_s, pc, asr #32
    333c:			; <UNDEFINED> instruction: 0x93279226
    3340:	andeq	pc, r0, #79	; 0x4f
    3344:	stmib	sp, {r0, r2, r5, r8, ip, pc}^
    3348:	stmib	sp, {r3, r5, r9, sp}^
    334c:	stmib	sp, {r1, r3, r5, r9, sp}^
    3350:			; <UNDEFINED> instruction: 0xf57f222c
    3354:			; <UNDEFINED> instruction: 0xf8d0af6d
    3358:			; <UNDEFINED> instruction: 0x061c351c
    335c:	svcge	0x0068f57f
    3360:			; <UNDEFINED> instruction: 0x2744f8df
    3364:	strtcs	sl, [ip], #-2085	; 0xfffff7db
    3368:	ldrbtmi	r2, [sl], #-783	; 0xfffffcf1
    336c:	adcmi	pc, r4, sp, lsl #17
    3370:			; <UNDEFINED> instruction: 0xf005932b
    3374:	ldrb	pc, [fp, -r3, ror #27]	; <UNPREDICTABLE>
    3378:	ldrcc	pc, [ip, #-2259]	; 0xfffff72d
    337c:			; <UNDEFINED> instruction: 0xf8df2118
    3380:	ldmdage	r9, {r2, r3, r5, r8, r9, sl, sp}
    3384:	tstls	r9, lr, lsl r4
    3388:	tstls	lr, #2046820352	; 0x7a000000
    338c:	rsbsmi	pc, r4, sp, lsl #17
    3390:	vorr.i32	d18, #1024	; 0x00000400
    3394:	tstls	sl, #67108864	; 0x4000000
    3398:	movtcs	pc, #590	; 0x24e	; <UNPREDICTABLE>
    339c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    33a0:	movwcs	r9, #795	; 0x31b
    33a4:	rsbscc	pc, r7, sp, lsl #17
    33a8:			; <UNDEFINED> instruction: 0xf8ad931c
    33ac:			; <UNDEFINED> instruction: 0xf0053075
    33b0:	ldr	pc, [r6, -r5, asr #27]!
    33b4:	strmi	pc, [r4, #-2256]!	; 0xfffff730
    33b8:	movtcs	pc, #590	; 0x24e	; <UNPREDICTABLE>
    33bc:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    33c0:	strbeq	r9, [r3, #807]!	; 0x327
    33c4:	andseq	pc, r4, #79	; 0x4f
    33c8:	msreq	CPSR_f, pc, asr #32
    33cc:	andcc	pc, r1, #192, 4
    33d0:	eorls	r9, r6, #1073741833	; 0x40000009
    33d4:	andeq	pc, r0, #79	; 0x4f
    33d8:	eorcs	lr, r8, #3358720	; 0x334000
    33dc:	eorcs	lr, sl, #3358720	; 0x334000
    33e0:	eorcs	lr, ip, #3358720	; 0x334000
    33e4:			; <UNDEFINED> instruction: 0xf57f922e
    33e8:			; <UNDEFINED> instruction: 0xf8d0af14
    33ec:	stmdage	r5!, {r2, r3, r4, r8, sl, ip, sp}
    33f0:	ssatcs	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    33f4:	adcne	pc, r4, sp, lsl #17
    33f8:			; <UNDEFINED> instruction: 0x932a447a
    33fc:	ldc2	0, cr15, [lr, #20]
    3400:			; <UNDEFINED> instruction: 0xf503e707
    3404:	ldmvs	fp, {r0, r1, r5, r7, r8, r9, sp, lr}
    3408:	strle	r0, [r2], #-1881	; 0xfffff8a7
    340c:			; <UNDEFINED> instruction: 0xf57f055a
    3410:			; <UNDEFINED> instruction: 0xf8dfaef7
    3414:	ldrbtmi	r0, [r8], #-1696	; 0xfffff960
    3418:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    341c:			; <UNDEFINED> instruction: 0xf47f2800
    3420:			; <UNDEFINED> instruction: 0xf8dfaeef
    3424:	ldrbtmi	r0, [r8], #-1684	; 0xfffff96c
    3428:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    342c:			; <UNDEFINED> instruction: 0xf47f2800
    3430:	orrcs	sl, r4, r7, ror #29
    3434:			; <UNDEFINED> instruction: 0xff8ef005
    3438:			; <UNDEFINED> instruction: 0xf503e6e2
    343c:	ldmvs	fp, {r0, r1, r5, r7, r8, r9, sp, lr}
    3440:	strle	r0, [r2], #-1885	; 0xfffff8a3
    3444:			; <UNDEFINED> instruction: 0xf140055c
    3448:			; <UNDEFINED> instruction: 0xf8df8134
    344c:	ldrbtmi	r0, [r8], #-1648	; 0xfffff990
    3450:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3454:			; <UNDEFINED> instruction: 0xf47f2800
    3458:			; <UNDEFINED> instruction: 0xf8dfaecb
    345c:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
    3460:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    3464:			; <UNDEFINED> instruction: 0xf47f2800
    3468:	smlawtcs	r1, r3, lr, sl
    346c:			; <UNDEFINED> instruction: 0xff72f005
    3470:			; <UNDEFINED> instruction: 0xf8dfe6be
    3474:			; <UNDEFINED> instruction: 0xf8df5650
    3478:	ldrbtmi	r7, [sp], #-1616	; 0xfffff9b0
    347c:	cfstrsne	mvf4, [lr, #-508]!	; 0xfffffe04
    3480:			; <UNDEFINED> instruction: 0xf002e001
    3484:	stmdavs	fp!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    3488:	bcs	ff60a2f8 <mount@plt+0xff607e10>
    348c:	mcrge	4, 3, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    3490:	bcs	1d800 <mount@plt+0x1b318>
    3494:	ldmdavs	r9, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    3498:			; <UNDEFINED> instruction: 0xf0014638
    349c:	ldrb	pc, [r0, fp, ror #22]!	; <UNPREDICTABLE>
    34a0:			; <UNDEFINED> instruction: 0x63a3f503
    34a4:			; <UNDEFINED> instruction: 0x075f689b
    34a8:	ldrbeq	sp, [lr, #-1026]	; 0xfffffbfe
    34ac:	rscshi	pc, r2, r0, asr #2
    34b0:			; <UNDEFINED> instruction: 0x3618f8df
    34b4:			; <UNDEFINED> instruction: 0x0618f8df
    34b8:			; <UNDEFINED> instruction: 0x2618f8df
    34bc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    34c0:			; <UNDEFINED> instruction: 0xf8c3447a
    34c4:			; <UNDEFINED> instruction: 0xf7fe24e8
    34c8:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    34cc:	cmnhi	r8, r0	; <UNPREDICTABLE>
    34d0:			; <UNDEFINED> instruction: 0x1604f8df
    34d4:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    34d8:	strne	pc, [r0, #-2257]!	; 0xfffff72f
    34dc:	andeq	pc, r4, #1
    34e0:			; <UNDEFINED> instruction: 0xf0404313
    34e4:			; <UNDEFINED> instruction: 0xf8df8143
    34e8:	movwcs	r1, #1524	; 0x5f4
    34ec:			; <UNDEFINED> instruction: 0xf8d14479
    34f0:	vst3.8	{d1,d3,d5}, [r1 :128], r0
    34f4:	tstmi	r3, #128, 4
    34f8:	mcrge	4, 3, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    34fc:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3500:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3504:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3508:	stc2	0, cr15, [lr, #-0]
    350c:	stmdacs	r0, {r2, r9, sl, lr}
    3510:	mrcge	4, 2, APSR_nzcv, cr6, cr15, {1}
    3514:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    3518:	ldrbtmi	r2, [r9], #-522	; 0xfffffdf6
    351c:			; <UNDEFINED> instruction: 0xf91ef006
    3520:			; <UNDEFINED> instruction: 0xf0402800
    3524:			; <UNDEFINED> instruction: 0x462081fa
    3528:	svc	0x000af7fe
    352c:			; <UNDEFINED> instruction: 0xf006e648
    3530:	ldrt	pc, [sp], -sp, lsr #22	; <UNPREDICTABLE>
    3534:	strcs	pc, [r0, #-2259]!	; 0xfffff72d
    3538:			; <UNDEFINED> instruction: 0xf57f0394
    353c:			; <UNDEFINED> instruction: 0xf8d3ae30
    3540:			; <UNDEFINED> instruction: 0x0618351c
    3544:	mcrge	5, 1, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    3548:	streq	pc, [r0, #2271]!	; 0x8df
    354c:			; <UNDEFINED> instruction: 0xf7fe4478
    3550:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    3554:	andhi	pc, r7, #0
    3558:	ldrne	pc, [r4, #2271]	; 0x8df
    355c:	ldreq	pc, [r4, #2271]	; 0x8df
    3560:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3564:	stc2	0, cr15, [r0, #-0]
    3568:	stmdacs	r0, {r2, r9, sl, lr}
    356c:	mrcge	4, 0, APSR_nzcv, cr7, cr15, {1}
    3570:	strne	pc, [r4, #2271]	; 0x8df
    3574:	ldrbtmi	r2, [r9], #-529	; 0xfffffdef
    3578:			; <UNDEFINED> instruction: 0xf8f0f006
    357c:			; <UNDEFINED> instruction: 0xf7fe4620
    3580:	str	lr, [ip], -r0, ror #29
    3584:	stc2	0, cr15, [r8, #-20]!	; 0xffffffec
    3588:			; <UNDEFINED> instruction: 0xf503e600
    358c:	ldmvs	fp, {r0, r1, r5, r7, r8, r9, sp, lr}
    3590:	strle	r0, [r2], #-1882	; 0xfffff8a6
    3594:			; <UNDEFINED> instruction: 0xf140055f
    3598:			; <UNDEFINED> instruction: 0xf8df8098
    359c:			; <UNDEFINED> instruction: 0xf8df3560
    35a0:			; <UNDEFINED> instruction: 0xf8df0560
    35a4:	ldrbtmi	r2, [fp], #-1376	; 0xfffffaa0
    35a8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    35ac:	strbtcs	pc, [r8], #2243	; 0x8c3	; <UNPREDICTABLE>
    35b0:	ldcl	7, cr15, [r4, #1016]	; 0x3f8
    35b4:			; <UNDEFINED> instruction: 0xf0002800
    35b8:			; <UNDEFINED> instruction: 0xf0058094
    35bc:			; <UNDEFINED> instruction: 0xe60ffdd7
    35c0:			; <UNDEFINED> instruction: 0x63a3f503
    35c4:			; <UNDEFINED> instruction: 0x075c689b
    35c8:	ldrbeq	sp, [r8, #-1025]	; 0xfffffbff
    35cc:			; <UNDEFINED> instruction: 0xf8dfd565
    35d0:			; <UNDEFINED> instruction: 0xf8df3538
    35d4:			; <UNDEFINED> instruction: 0xf8df0538
    35d8:	ldrbtmi	r2, [fp], #-1336	; 0xfffffac8
    35dc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    35e0:	strbtcs	pc, [r8], #2243	; 0x8c3	; <UNPREDICTABLE>
    35e4:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    35e8:			; <UNDEFINED> instruction: 0xf0002800
    35ec:			; <UNDEFINED> instruction: 0xf8df8216
    35f0:	movwcs	r1, #1316	; 0x524
    35f4:			; <UNDEFINED> instruction: 0xf8d14479
    35f8:			; <UNDEFINED> instruction: 0xf0011520
    35fc:	tstmi	r3, #4, 4	; 0x40000000
    3600:	sbchi	pc, sl, r0, asr #32
    3604:	ldrne	pc, [r0, #-2271]	; 0xfffff721
    3608:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    360c:	strne	pc, [r0, #-2257]!	; 0xfffff72f
    3610:	addvs	pc, r0, #16777216	; 0x1000000
    3614:			; <UNDEFINED> instruction: 0xf43f4313
    3618:			; <UNDEFINED> instruction: 0xf8dfaddb
    361c:			; <UNDEFINED> instruction: 0xf8df1500
    3620:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    3624:			; <UNDEFINED> instruction: 0xf0004478
    3628:			; <UNDEFINED> instruction: 0x4604fc9f
    362c:			; <UNDEFINED> instruction: 0xf43f2800
    3630:			; <UNDEFINED> instruction: 0xf8dfadcf
    3634:	andcs	r1, sl, #240, 8	; 0xf0000000
    3638:			; <UNDEFINED> instruction: 0xf0064479
    363c:	stmdacs	r0, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
    3640:	mvnhi	pc, r0, asr #32
    3644:			; <UNDEFINED> instruction: 0xf7fe4620
    3648:	strb	lr, [r1, #3708]	; 0xe7c
    364c:	stc2l	0, cr15, [r8], {8}
    3650:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3654:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3658:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    365c:			; <UNDEFINED> instruction: 0xf0402800
    3660:			; <UNDEFINED> instruction: 0xf8df81a9
    3664:			; <UNDEFINED> instruction: 0xf04f34c8
    3668:			; <UNDEFINED> instruction: 0xf8df0c2c
    366c:	ldrbtmi	r1, [fp], #-1220	; 0xfffffb3c
    3670:			; <UNDEFINED> instruction: 0xf8d34479
    3674:	andvs	r2, r8, ip, lsl r5
    3678:	strne	pc, [r4, #-2259]!	; 0xfffff72d
    367c:	addeq	pc, r0, #66	; 0x42
    3680:	ldrgt	pc, [r8, #-2243]!	; 0xfffff73d
    3684:	orrpl	pc, r0, r1, asr #8
    3688:	ldrcs	pc, [ip, #-2243]	; 0xfffff73d
    368c:	strne	pc, [r4, #-2243]!	; 0xfffff73d
    3690:	svclt	0x0058f7fe
    3694:			; <UNDEFINED> instruction: 0xf57f0753
    3698:			; <UNDEFINED> instruction: 0xf8dfad9b
    369c:	ldrbtmi	r3, [fp], #-1176	; 0xfffffb68
    36a0:	ldrcs	pc, [r8, #-2259]	; 0xfffff72d
    36a4:			; <UNDEFINED> instruction: 0xf57f07d2
    36a8:			; <UNDEFINED> instruction: 0xf503ad9b
    36ac:	ldmvs	fp, {r0, r1, r5, r7, r8, r9, sp, lr}
    36b0:			; <UNDEFINED> instruction: 0xf8dfe770
    36b4:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
    36b8:	ldrcs	pc, [r8, #-2259]	; 0xfffff72d
    36bc:			; <UNDEFINED> instruction: 0xf57f0550
    36c0:			; <UNDEFINED> instruction: 0xf503ad9f
    36c4:	ldmvs	fp, {r0, r1, r5, r7, r8, r9, sp, lr}
    36c8:			; <UNDEFINED> instruction: 0xf8dfe6a0
    36cc:	ldrbtmi	r3, [fp], #-1136	; 0xfffffb90
    36d0:	ldrcs	pc, [r8, #-2259]	; 0xfffff72d
    36d4:			; <UNDEFINED> instruction: 0xf57f0791
    36d8:			; <UNDEFINED> instruction: 0xf503ad8b
    36dc:	ldmvs	fp, {r0, r1, r5, r7, r8, r9, sp, lr}
    36e0:			; <UNDEFINED> instruction: 0xf8dfe6b0
    36e4:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
    36e8:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    36ec:			; <UNDEFINED> instruction: 0xf0002800
    36f0:	strcs	r8, [r5], #-289	; 0xfffffedf
    36f4:	strne	pc, [r0, #1103]	; 0x44f
    36f8:			; <UNDEFINED> instruction: 0xf7fe4628
    36fc:	stmdacs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    3700:	addhi	pc, fp, r0
    3704:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3708:	strmi	r2, [r6], -r0, lsl #6
    370c:			; <UNDEFINED> instruction: 0xf8d14479
    3710:			; <UNDEFINED> instruction: 0xf0011520
    3714:	tstmi	r3, #4, 4	; 0x40000000
    3718:			; <UNDEFINED> instruction: 0xf8dfd166
    371c:	movwcs	r1, #1068	; 0x42c
    3720:			; <UNDEFINED> instruction: 0xf8d14479
    3724:	vst3.8	{d1,d3,d5}, [r1 :128], r0
    3728:	tstmi	r3, #128, 4
    372c:			; <UNDEFINED> instruction: 0xf8dfd01a
    3730:			; <UNDEFINED> instruction: 0xf8df141c
    3734:	ldrbtmi	r0, [r9], #-1052	; 0xfffffbe4
    3738:			; <UNDEFINED> instruction: 0xf0004478
    373c:			; <UNDEFINED> instruction: 0x4604fc15
    3740:	strtmi	fp, [sl], -r0, lsl #3
    3744:			; <UNDEFINED> instruction: 0xf7fe4631
    3748:			; <UNDEFINED> instruction: 0xf8dfee26
    374c:	andcs	r1, sl, #8, 8	; 0x8000000
    3750:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3754:			; <UNDEFINED> instruction: 0xf802f006
    3758:			; <UNDEFINED> instruction: 0xf0402800
    375c:			; <UNDEFINED> instruction: 0x462080f9
    3760:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    3764:			; <UNDEFINED> instruction: 0xf7fe4630
    3768:	ldr	lr, [r9, #-3084]!	; 0xfffff3f4
    376c:	ldmmi	fp!, {r1, r3, r4, r5, r6, r7, r8, fp, lr}^
    3770:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3774:	blx	ffe3f77e <mount@plt+0xffe3d296>
    3778:	stmdacs	r0, {r2, r9, sl, lr}
    377c:	cmphi	ip, r0	; <UNPREDICTABLE>
    3780:	andcs	r4, r2, #4046848	; 0x3dc000
    3784:			; <UNDEFINED> instruction: 0xf0054479
    3788:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    378c:	sbchi	pc, r5, r0, asr #32
    3790:			; <UNDEFINED> instruction: 0xf7fe4620
    3794:	ssat	lr, #7, r6, asr #27
    3798:	ldmmi	r3!, {r1, r4, r5, r6, r7, r8, fp, lr}^
    379c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    37a0:	blx	ff8bf7aa <mount@plt+0xff8bd2c2>
    37a4:	biclt	r4, r8, r4, lsl #12
    37a8:	andcs	r4, r2, #240, 18	; 0x3c0000
    37ac:			; <UNDEFINED> instruction: 0xf0054479
    37b0:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    37b4:	msrhi	CPSR_fc, r0, asr #32
    37b8:			; <UNDEFINED> instruction: 0xf7fe4620
    37bc:	str	lr, [r1, -r2, asr #27]!
    37c0:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
    37c4:	stcl	7, cr15, [sl], {254}	; 0xfe
    37c8:			; <UNDEFINED> instruction: 0xf47f2800
    37cc:	mvnscs	sl, r1, lsl #29
    37d0:	stc2l	0, cr15, [r0, #20]
    37d4:			; <UNDEFINED> instruction: 0xf47f2800
    37d8:	ldrbt	sl, [r1], #3707	; 0xe7b
    37dc:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    37e0:	strmi	r6, [r5], -r4, lsl #16
    37e4:	ldrbt	r6, [r3], #44	; 0x2c
    37e8:	stmiami	r3!, {r1, r5, r6, r7, r8, fp, lr}^
    37ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    37f0:	blx	feebf7fa <mount@plt+0xfeebd312>
    37f4:	bicslt	r4, r0, r4, lsl #12
    37f8:	ldrtmi	r4, [r1], -sl, lsr #12
    37fc:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    3800:	andcs	r4, r2, #3637248	; 0x378000
    3804:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3808:			; <UNDEFINED> instruction: 0xffa8f005
    380c:			; <UNDEFINED> instruction: 0xf0402800
    3810:			; <UNDEFINED> instruction: 0x4620809f
    3814:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    3818:	stccc	7, cr14, [r1], {127}	; 0x7f
    381c:	strbeq	lr, [r5, #-2639]!	; 0xfffff5b1
    3820:	svcge	0x006af47f
    3824:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    3828:	andvs	r2, r3, ip, lsl #6
    382c:			; <UNDEFINED> instruction: 0xf7fee4d8
    3830:	strmi	lr, [r5], -r8, lsl #26
    3834:	stmdavs	lr!, {r4, r5, r9, sl, lr}
    3838:	bl	fe8c1838 <mount@plt+0xfe8bf350>
    383c:	strb	r6, [pc], #46	; 3844 <mount@plt+0x135c>
    3840:	strpl	pc, [r0, #-2259]!	; 0xfffff72d
    3844:	ldrmi	r2, [r1], -r0, lsl #4
    3848:			; <UNDEFINED> instruction: 0xf0054617
    384c:	vst1.8	{d0-d2}, [r5], r4
    3850:	b	159ba58 <mount@plt+0x1599570>
    3854:	suble	r0, sl, r7, lsl #4
    3858:	ldrcs	pc, [r8, #-2259]	; 0xfffff72d
    385c:			; <UNDEFINED> instruction: 0xf0020756
    3860:	ldrle	r0, [sp, #-769]!	; 0xfffffcff
    3864:	andeq	lr, r1, #80, 20	; 0x50000
    3868:	streq	pc, [r2, #-67]	; 0xffffffbd
    386c:	mcrge	1, 0, sp, cr13, cr2, {1}
    3870:	strtmi	r2, [r9], -r4, lsl #4
    3874:			; <UNDEFINED> instruction: 0xf00d4630
    3878:	bllt	1041df4 <mount@plt+0x103f90c>
    387c:	andsls	r4, r5, r0, asr #31
    3880:	andls	r4, pc, pc, ror r4	; <UNPREDICTABLE>
    3884:	strcc	pc, [ip, #-2199]!	; 0xfffff769
    3888:			; <UNDEFINED> instruction: 0xf10db153
    388c:	strtmi	r0, [r9], -r4, ror #16
    3890:	strbmi	r2, [r0], -r4, lsl #4
    3894:			; <UNDEFINED> instruction: 0xf94ef00d
    3898:	cmple	r7, r0, lsl #16
    389c:	ldrhi	pc, [r0, #-2247]!	; 0xfffff739
    38a0:	movwcs	r4, #3512	; 0xdb8
    38a4:			; <UNDEFINED> instruction: 0x463049b8
    38a8:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    38ac:	adcvs	pc, r3, #20971520	; 0x1400000
    38b0:	cdp2	0, 5, cr15, cr0, cr13, {0}
    38b4:	stccc	6, cr4, [r0], {4}
    38b8:	svclt	0x00184630
    38bc:			; <UNDEFINED> instruction: 0xf00d2401
    38c0:			; <UNDEFINED> instruction: 0xf8d5f92d
    38c4:	rsbmi	r0, r4, #48, 10	; 0xc000000
    38c8:			; <UNDEFINED> instruction: 0xf00db108
    38cc:	strtmi	pc, [r0], -r7, lsr #18
    38d0:	stc	7, cr15, [ip], {254}	; 0xfe
    38d4:			; <UNDEFINED> instruction: 0xf043b10b
    38d8:			; <UNDEFINED> instruction: 0xf0450506
    38dc:	strb	r0, [r6, r8, lsl #10]
    38e0:	andeq	lr, r1, #80, 20	; 0x50000
    38e4:	blcs	37d30 <mount@plt+0x35848>
    38e8:			; <UNDEFINED> instruction: 0x461dd0f1
    38ec:	b	143d7f0 <mount@plt+0x143b308>
    38f0:	rscle	r0, ip, r1, lsl #4
    38f4:	ldrpl	pc, [r8, #-2259]	; 0xfffff72d
    38f8:	movweq	pc, #16389	; 0x4005	; <UNPREDICTABLE>
    38fc:	streq	pc, [r1, #-21]	; 0xffffffeb
    3900:	strcs	sp, [r4, #-8]
    3904:	adcsle	r2, r2, r0, lsl #22
    3908:	blcs	3d8ac <mount@plt+0x3b3c4>
    390c:			; <UNDEFINED> instruction: 0xf043d0df
    3910:	str	r0, [ip, r4, lsl #10]!
    3914:	mvnle	r2, r0, lsl #22
    3918:			; <UNDEFINED> instruction: 0xf7fee7d9
    391c:			; <UNDEFINED> instruction: 0x4605ec92
    3920:	stmdavs	ip!, {r5, r9, sl, lr}
    3924:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    3928:	strb	r6, [r9], #-44	; 0xffffffd4
    392c:			; <UNDEFINED> instruction: 0xf00d4630
    3930:			; <UNDEFINED> instruction: 0xe7ccf8f5
    3934:	ldrbtmi	r4, [r8], #-2197	; 0xfffff76b
    3938:	ldc	7, cr15, [r0], {254}	; 0xfe
    393c:			; <UNDEFINED> instruction: 0xf47f2800
    3940:	ldrdcs	sl, [r6, -r8]
    3944:	stc2	0, cr15, [r6, #-20]	; 0xffffffec
    3948:			; <UNDEFINED> instruction: 0xf47f2800
    394c:	strb	sl, [r7], #-3794	; 0xfffff12e
    3950:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3954:	ldrtmi	r4, [r0], -r5, lsl #12
    3958:			; <UNDEFINED> instruction: 0xf7fe682e
    395c:			; <UNDEFINED> instruction: 0x4620eb12
    3960:	stcl	7, cr15, [lr], #1016	; 0x3f8
    3964:	stmmi	sl, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3968:			; <UNDEFINED> instruction: 0xf7fe4478
    396c:			; <UNDEFINED> instruction: 0x4603ebf8
    3970:			; <UNDEFINED> instruction: 0xf47f2800
    3974:	bmi	fe1ef140 <mount@plt+0xfe1ecc58>
    3978:	stmdage	r5!, {r2, r5, r8, sp}
    397c:			; <UNDEFINED> instruction: 0x3328e9cd
    3980:	ldrcs	r4, [r4], #-1146	; 0xfffffb86
    3984:	vsubw.s8	<illegal reg q12.5>, q0, d26
    3988:	stmib	sp, {r0, sl, ip, sp}^
    398c:	vcgt.s8	d19, d14, d28
    3990:	strtls	r2, [r6], #-832	; 0xfffffcc0
    3994:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    3998:			; <UNDEFINED> instruction: 0x93272411
    399c:	teqcs	sp, #1073741833	; 0x40000009
    39a0:	adcmi	pc, r4, sp, lsl #17
    39a4:			; <UNDEFINED> instruction: 0xf005932b
    39a8:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    39ac:	cfldrdge	mvd15, [r4, #508]	; 0x1fc
    39b0:	bllt	ffd819b4 <mount@plt+0xffd7f4cc>
    39b4:			; <UNDEFINED> instruction: 0x46204978
    39b8:			; <UNDEFINED> instruction: 0xf7fe4479
    39bc:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    39c0:	bge	ff100ac4 <mount@plt+0xff0fe5dc>
    39c4:			; <UNDEFINED> instruction: 0x46234a75
    39c8:	ldrbtmi	r4, [sl], #-2165	; 0xfffff78b
    39cc:	mrclt	7, 6, APSR_nzcv, cr15, cr14, {7}
    39d0:	andscs	r9, ip, #768	; 0x300
    39d4:	tstcs	r1, r2, ror fp
    39d8:	stmiapl	r3!, {r1, r4, r5, r6, fp, lr}^
    39dc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    39e0:	bl	1bc19e0 <mount@plt+0x1bbf4f8>
    39e4:			; <UNDEFINED> instruction: 0xf7fe2001
    39e8:	stcls	12, cr14, [r3], {2}
    39ec:	blmi	1b0c25c <mount@plt+0x1b09d74>
    39f0:	stmdami	sp!, {r0, r8, sp}^
    39f4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    39f8:			; <UNDEFINED> instruction: 0xf7fe681b
    39fc:			; <UNDEFINED> instruction: 0xf04feb62
    3a00:			; <UNDEFINED> instruction: 0xf7fe30ff
    3a04:			; <UNDEFINED> instruction: 0xf7feebf4
    3a08:			; <UNDEFINED> instruction: 0xf7feeb18
    3a0c:			; <UNDEFINED> instruction: 0x4605ec1a
    3a10:	stmdavs	ip!, {r5, r9, sl, lr}
    3a14:	ldc	7, cr15, [r4], {254}	; 0xfe
    3a18:	stmdami	r4!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    3a1c:			; <UNDEFINED> instruction: 0xf7fe4478
    3a20:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    3a24:	cfstrdge	mvd15, [r3, #508]!	; 0x1fc
    3a28:			; <UNDEFINED> instruction: 0xf0052111
    3a2c:	stmdacs	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
    3a30:	cfldrdge	mvd15, [sp, #508]	; 0x1fc
    3a34:	bllt	ff341a38 <mount@plt+0xff33f550>
    3a38:	stc	7, cr15, [r2], {254}	; 0xfe
    3a3c:	strmi	r6, [r5], -r4, lsl #16
    3a40:	svclt	0x0000e772
    3a44:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    3a48:	andeq	r6, r2, r4, lsl ip
    3a4c:			; <UNDEFINED> instruction: 0x00024eba
    3a50:	andeq	r4, r2, sl, lsr #29
    3a54:	andeq	r0, r0, r0, ror #4
    3a58:	ldrdeq	r6, [r2], -lr
    3a5c:	andeq	r6, r2, r4, asr #23
    3a60:			; <UNDEFINED> instruction: 0x00026bb2
    3a64:	andeq	r6, r2, r0, lsr #23
    3a68:	muleq	r2, r0, fp
    3a6c:	andeq	r6, r2, r0, lsl #23
    3a70:	andeq	r6, r2, r0, ror fp
    3a74:	andeq	r6, r2, r0, ror #22
    3a78:	andeq	r6, r2, r0, asr fp
    3a7c:	andeq	r6, r2, lr, lsr fp
    3a80:	andeq	r6, r2, lr, lsr #22
    3a84:	andeq	r6, r2, r0, lsr #22
    3a88:	strdeq	r4, [r2], -sl
    3a8c:	andeq	r0, r0, r4, lsr #4
    3a90:	andeq	r1, r1, r6, lsl #14
    3a94:	andeq	r6, r2, r2, lsr #21
    3a98:	andeq	r4, r2, r0, asr sp
    3a9c:	muleq	r1, sl, r5
    3aa0:	andeq	r6, r2, sl, asr sl
    3aa4:	andeq	r4, r2, r8, lsl #26
    3aa8:	andeq	r5, r0, r7, asr r5
    3aac:	muleq	r0, r5, r6
    3ab0:	andeq	r5, r0, r9, asr #7
    3ab4:	andeq	r1, r1, r6, lsl r8
    3ab8:	andeq	pc, r0, r6, asr r9	; <UNPREDICTABLE>
    3abc:	andeq	r1, r1, lr, asr #15
    3ac0:	andeq	pc, r0, lr, lsl r9	; <UNPREDICTABLE>
    3ac4:	muleq	r2, r2, fp
    3ac8:	andeq	r3, r1, r8, lsl r3
    3acc:	muleq	r2, r8, r8
    3ad0:	andeq	r1, r1, r2, asr #13
    3ad4:	ldrdeq	r1, [r1], -r4
    3ad8:	andeq	r6, r2, lr, ror r8
    3adc:	andeq	r6, r2, r8, ror #16
    3ae0:	muleq	r1, r4, r6
    3ae4:	muleq	r1, lr, r6
    3ae8:	andeq	r3, r0, r3, asr #7
    3aec:	andeq	r1, r1, r8, lsl r6
    3af0:	andeq	r1, r1, r4, lsl r6
    3af4:	andeq	r1, r1, r2, lsl #12
    3af8:	muleq	r0, r3, sp
    3afc:	andeq	r6, r2, lr, lsr #15
    3b00:	andeq	r1, r1, r8, lsr r2
    3b04:	andeq	r1, r1, r2, asr r6
    3b08:	andeq	r6, r2, sl, ror r7
    3b0c:	ldrdeq	r1, [r1], -r8
    3b10:	andeq	r1, r1, sl, ror #11
    3b14:	andeq	r6, r2, r0, ror #14
    3b18:	andeq	r6, r2, sl, asr #14
    3b1c:	andeq	r1, r1, sl, lsr #11
    3b20:			; <UNDEFINED> instruction: 0x000115b4
    3b24:	andeq	r3, r0, r5, lsr #5
    3b28:	andeq	r0, r1, sl, ror r8
    3b2c:	andeq	r6, r2, r6, ror #13
    3b30:	muleq	r2, r4, r9
    3b34:			; <UNDEFINED> instruction: 0x000266b6
    3b38:	muleq	r2, lr, r6
    3b3c:	andeq	r6, r2, r6, lsl #13
    3b40:	andeq	r1, r1, r2, lsl #10
    3b44:	andeq	r6, r2, r8, asr #12
    3b48:	andeq	r6, r2, r4, lsr r6
    3b4c:	andeq	r1, r1, sl, asr #9
    3b50:	ldrdeq	r1, [r1], -r4
    3b54:	andeq	r3, r0, r7, asr #10
    3b58:	andeq	r1, r1, r0, lsr #8
    3b5c:	andeq	r1, r1, lr, lsl #8
    3b60:	andeq	r3, r0, r9, asr r1
    3b64:	andeq	r1, r1, r8, lsr #8
    3b68:	andeq	r1, r1, r6, lsl r4
    3b6c:	andeq	r3, r0, r1, lsr r1
    3b70:			; <UNDEFINED> instruction: 0x0000f5ba
    3b74:	andeq	r1, r1, ip, lsl #8
    3b78:	strdeq	r1, [r1], -sl
    3b7c:	muleq	r0, r3, r4
    3b80:	ldrdeq	r6, [r2], -r4
    3b84:	andeq	r6, r2, ip, lsr #9
    3b88:	andeq	r5, r0, r7, lsl #6
    3b8c:	andeq	pc, r0, r6, asr #8
    3b90:	andeq	pc, r0, r4, lsl r4	; <UNPREDICTABLE>
    3b94:	andeq	r4, r0, r5, asr #11
    3b98:	strdeq	r0, [r1], -r4
    3b9c:	andeq	r0, r1, sl, ror #31
    3ba0:	andeq	r0, r0, r8, lsr r2
    3ba4:	andeq	r1, r1, r8, rrx
    3ba8:	andeq	r1, r1, r2
    3bac:	andeq	pc, r0, r0, ror #6
    3bb0:	bleq	3fcf4 <mount@plt+0x3d80c>
    3bb4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3bb8:	strbtmi	fp, [sl], -r2, lsl #24
    3bbc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3bc0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3bc4:	ldrmi	sl, [sl], #776	; 0x308
    3bc8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3bcc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3bd0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3bd4:			; <UNDEFINED> instruction: 0xf85a4b06
    3bd8:	stmdami	r6, {r0, r1, ip, sp}
    3bdc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3be0:	b	ff541be0 <mount@plt+0xff53f6f8>
    3be4:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    3be8:	muleq	r2, r4, r1
    3bec:	andeq	r0, r0, r4, lsl r2
    3bf0:	andeq	r0, r0, r8, asr r2
    3bf4:	andeq	r0, r0, r4, ror #4
    3bf8:	ldr	r3, [pc, #20]	; 3c14 <mount@plt+0x172c>
    3bfc:	ldr	r2, [pc, #20]	; 3c18 <mount@plt+0x1730>
    3c00:	add	r3, pc, r3
    3c04:	ldr	r2, [r3, r2]
    3c08:	cmp	r2, #0
    3c0c:	bxeq	lr
    3c10:	b	21c8 <__gmon_start__@plt>
    3c14:	andeq	r4, r2, r4, ror r1
    3c18:	andeq	r0, r0, r8, asr #4
    3c1c:	blmi	1d5c3c <mount@plt+0x1d3754>
    3c20:	bmi	1d4e08 <mount@plt+0x1d2920>
    3c24:	addmi	r4, r3, #2063597568	; 0x7b000000
    3c28:	andle	r4, r3, sl, ror r4
    3c2c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3c30:	ldrmi	fp, [r8, -r3, lsl #2]
    3c34:	svclt	0x00004770
    3c38:	andeq	r6, r2, r8, lsr #2
    3c3c:	andeq	r6, r2, r4, lsr #2
    3c40:	andeq	r4, r2, r0, asr r1
    3c44:	andeq	r0, r0, r0, lsr #4
    3c48:	stmdbmi	r9, {r3, fp, lr}
    3c4c:	bmi	254e34 <mount@plt+0x25294c>
    3c50:	bne	254e3c <mount@plt+0x252954>
    3c54:	svceq	0x00cb447a
    3c58:			; <UNDEFINED> instruction: 0x01a1eb03
    3c5c:	andle	r1, r3, r9, asr #32
    3c60:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3c64:	ldrmi	fp, [r8, -r3, lsl #2]
    3c68:	svclt	0x00004770
    3c6c:	strdeq	r6, [r2], -ip
    3c70:	strdeq	r6, [r2], -r8
    3c74:	andeq	r4, r2, r4, lsr #2
    3c78:	andeq	r0, r0, ip, ror r2
    3c7c:	blmi	2b10a4 <mount@plt+0x2aebbc>
    3c80:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3c84:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3c88:	blmi	27223c <mount@plt+0x26fd54>
    3c8c:	ldrdlt	r5, [r3, -r3]!
    3c90:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3c94:			; <UNDEFINED> instruction: 0xf7fe6818
    3c98:			; <UNDEFINED> instruction: 0xf7ffe936
    3c9c:	blmi	1c3ba0 <mount@plt+0x1c16b8>
    3ca0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3ca4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3ca8:	andeq	r6, r2, sl, asr #1
    3cac:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    3cb0:	andeq	r0, r0, ip, lsl r2
    3cb4:	andeq	r4, r2, lr, ror #6
    3cb8:	andeq	r6, r2, sl, lsr #1
    3cbc:	svclt	0x0000e7c4
    3cc0:	tstcs	r0, r4, lsl sl
    3cc4:	ldrlt	r4, [r0, #-2836]	; 0xfffff4ec
    3cc8:	addlt	r4, lr, sl, ror r4
    3ccc:	ldmpl	r3, {r0, sl, fp, sp, pc}^
    3cd0:	ldmdavs	fp, {r5, r9, sl, lr}
    3cd4:			; <UNDEFINED> instruction: 0xf04f930d
    3cd8:			; <UNDEFINED> instruction: 0xf00c0300
    3cdc:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3ce0:			; <UNDEFINED> instruction: 0x4620db13
    3ce4:	cdp2	0, 7, cr15, cr4, cr10, {0}
    3ce8:			; <UNDEFINED> instruction: 0xf00c4620
    3cec:	blmi	303950 <mount@plt+0x301468>
    3cf0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3cf4:	bmi	29bd64 <mount@plt+0x29987c>
    3cf8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3cfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d00:	subsmi	r9, sl, sp, lsl #22
    3d04:	andlt	sp, lr, r4, lsl #2
    3d08:	andcs	fp, r1, r0, lsl sp
    3d0c:	b	1bc1d0c <mount@plt+0x1bbf824>
    3d10:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d14:	strheq	r4, [r2], -r0
    3d18:	andeq	r0, r0, r4, lsr #4
    3d1c:	andeq	r6, r2, r2, rrx
    3d20:	andeq	r4, r2, lr, ror r0
    3d24:			; <UNDEFINED> instruction: 0x460db570
    3d28:			; <UNDEFINED> instruction: 0x4616213a
    3d2c:			; <UNDEFINED> instruction: 0xf7fe461c
    3d30:	lsllt	lr, r2, #21
    3d34:	teqcs	sl, r2
    3d38:			; <UNDEFINED> instruction: 0xf7fe6028
    3d3c:	cmnlt	r0, ip, ror sl
    3d40:	strcs	r1, [r0, #-3459]	; 0xfffff27d
    3d44:	cmpvc	r5, sl, lsr r1
    3d48:	eorsvs	r4, r3, r8, lsl r6
    3d4c:	b	1cc1d4c <mount@plt+0x1cbf864>
    3d50:			; <UNDEFINED> instruction: 0xb1204602
    3d54:			; <UNDEFINED> instruction: 0x46287155
    3d58:	eorvs	r3, r2, r6, lsl #4
    3d5c:			; <UNDEFINED> instruction: 0xf04fbd70
    3d60:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3d64:			; <UNDEFINED> instruction: 0xf5adb570
    3d68:			; <UNDEFINED> instruction: 0xf8df7d06
    3d6c:	sqtgedm	f6, #0.0
    3d70:	ldrdgt	pc, [r4, #143]	; 0x8f
    3d74:	ldrbtmi	sl, [lr], #3077	; 0xc05
    3d78:	ldmdbmi	r0!, {r0, r2, r3, r9, sl, lr}^
    3d7c:			; <UNDEFINED> instruction: 0xf85e4633
    3d80:	strtmi	ip, [r2], -ip
    3d84:			; <UNDEFINED> instruction: 0xf8dc4479
    3d88:			; <UNDEFINED> instruction: 0xf8cdc000
    3d8c:			; <UNDEFINED> instruction: 0xf04fc214
    3d90:			; <UNDEFINED> instruction: 0xf7fe0c00
    3d94:	stmdacs	r2, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3d98:	stmdavs	r2!, {r0, r4, r6, r8, ip, lr, pc}
    3d9c:	cmnvc	r3, #73400320	; 0x4600000	; <UNPREDICTABLE>
    3da0:	msrcc	SPSR_xc, #207618048	; 0xc600000
    3da4:			; <UNDEFINED> instruction: 0xd055429a
    3da8:	vadd.i8	d22, d4, d18
    3dac:			; <UNDEFINED> instruction: 0xf6c34355
    3db0:	addsmi	r2, sl, #80, 6	; 0x40000001
    3db4:	stmdavs	r2!, {r0, r1, r3, r5, r6, ip, lr, pc}
    3db8:	cmpmi	r5, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    3dbc:	cmpvs	r0, #805306380	; 0x3000000c	; <UNPREDICTABLE>
    3dc0:			; <UNDEFINED> instruction: 0xd059429a
    3dc4:	vadd.i8	d22, d4, d18
    3dc8:			; <UNDEFINED> instruction: 0xf6c31352
    3dcc:	addsmi	r2, sl, #1543503873	; 0x5c000001
    3dd0:	stmdavs	r2!, {r3, r5, r6, ip, lr, pc}
    3dd4:	cmpne	r2, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    3dd8:	cmpvs	r7, #805306380	; 0x3000000c	; <UNPREDICTABLE>
    3ddc:			; <UNDEFINED> instruction: 0xd079429a
    3de0:	vadd.i8	d22, d4, d18
    3de4:	vorr.i32	<illegal reg q9.5>, #13312	; 0x00003400
    3de8:	addsmi	r6, sl, #80, 6	; 0x40000001
    3dec:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    3df0:	movtcs	pc, #25157	; 0x6245	; <UNPREDICTABLE>
    3df4:	movtvc	pc, #4804	; 0x12c4	; <UNPREDICTABLE>
    3df8:			; <UNDEFINED> instruction: 0xd05e429a
    3dfc:	vadd.i8	d22, d5, d18
    3e00:	vqdmlal.s<illegal width 8>	q9, d4, d2[1]
    3e04:	addsmi	r7, sl, #67108865	; 0x4000001
    3e08:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, ip, lr, pc}
    3e0c:	cmpcc	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    3e10:	cmpcs	r0, #204472320	; 0xc300000	; <UNPREDICTABLE>
    3e14:			; <UNDEFINED> instruction: 0xd112429a
    3e18:	stmiblt	r3, {r0, r1, r5, r8, fp, ip, sp, lr}
    3e1c:			; <UNDEFINED> instruction: 0x1d2a4948
    3e20:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
    3e24:	stmib	sp, {r4, r5, r9, sl, lr}^
    3e28:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    3e2c:	andseq	pc, r0, #1073741825	; 0x40000001
    3e30:	movweq	pc, #49413	; 0xc105	; <UNPREDICTABLE>
    3e34:			; <UNDEFINED> instruction: 0xf1059200
    3e38:			; <UNDEFINED> instruction: 0xf7fe0214
    3e3c:	bmi	107e6dc <mount@plt+0x107c1f4>
    3e40:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    3e44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e48:	subsmi	r9, sl, r5, lsl #23
    3e4c:			; <UNDEFINED> instruction: 0xf50dd16f
    3e50:	ldcllt	13, cr7, [r0, #-24]!	; 0xffffffe8
    3e54:	vpmax.s8	d25, d7, d6
    3e58:			; <UNDEFINED> instruction: 0xf6c34365
    3e5c:	addsmi	r2, sl, #-872415231	; 0xcc000001
    3e60:			; <UNDEFINED> instruction: 0xf89dd1a2
    3e64:	blcs	fedc <mount@plt+0xd9f4>
    3e68:	ldmdbmi	r7!, {r1, r2, r3, r4, r7, r8, ip, lr, pc}
    3e6c:	ldrtmi	r4, [r0], -sl, lsr #12
    3e70:			; <UNDEFINED> instruction: 0xf7fe4479
    3e74:	strb	lr, [r2, sl, lsl #20]!
    3e78:	blcs	ea610c <mount@plt+0xea3c24>
    3e7c:	ldmdbmi	r3!, {r1, r5, r7, r8, ip, lr, pc}
    3e80:	eoreq	pc, ip, #1073741825	; 0x40000001
    3e84:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3e88:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e8c:	stmdbvc	r3!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3e90:	orrsle	r2, r0, r0, lsl #22
    3e94:			; <UNDEFINED> instruction: 0xf105492e
    3e98:			; <UNDEFINED> instruction: 0x46300218
    3e9c:			; <UNDEFINED> instruction: 0xf7fe4479
    3ea0:			; <UNDEFINED> instruction: 0xe7cce9f4
    3ea4:	blcs	22338 <mount@plt+0x1fe50>
    3ea8:	stmdbmi	sl!, {r0, r1, r4, r7, r8, ip, lr, pc}
    3eac:	andseq	pc, ip, #1073741825	; 0x40000001
    3eb0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3eb4:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eb8:	stmiahi	r3!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    3ebc:	orrsle	r2, sp, sl, lsr fp
    3ec0:			; <UNDEFINED> instruction: 0xf1054925
    3ec4:			; <UNDEFINED> instruction: 0xf1050324
    3ec8:	ldrtmi	r0, [r0], -r0, lsr #4
    3ecc:			; <UNDEFINED> instruction: 0xf7fe4479
    3ed0:	sbfx	lr, ip, #19, #21
    3ed4:	blcs	ea6168 <mount@plt+0xea3c80>
    3ed8:	stmdbmi	r0!, {r1, r7, r8, ip, lr, pc}
    3edc:	eorseq	pc, r0, #1073741825	; 0x40000001
    3ee0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3ee4:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ee8:	stmiahi	r3!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    3eec:			; <UNDEFINED> instruction: 0xf47f2b3a
    3ef0:	ldmdbmi	fp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    3ef4:	eoreq	pc, r8, #1073741825	; 0x40000001
    3ef8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3efc:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f00:			; <UNDEFINED> instruction: 0xf8bde79d
    3f04:			; <UNDEFINED> instruction: 0xf6433018
    3f08:	addsmi	r2, r3, #1610612739	; 0x60000003
    3f0c:	svcge	0x007df47f
    3f10:	mulscc	sl, sp, r8
    3f14:			; <UNDEFINED> instruction: 0xf47f2b00
    3f18:	ldmdbmi	r2, {r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    3f1c:	teqeq	r8, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    3f20:	eorseq	pc, r4, #1073741825	; 0x40000001
    3f24:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3f28:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f2c:			; <UNDEFINED> instruction: 0xf7fee787
    3f30:	svclt	0x0000e884
    3f34:	andeq	r4, r2, r2
    3f38:	andeq	r0, r0, r4, lsr #4
    3f3c:	andeq	lr, r0, ip, ror #30
    3f40:	andeq	lr, r0, lr, lsr #30
    3f44:	andeq	r3, r2, r6, lsr pc
    3f48:	strdeq	lr, [r0], -ip
    3f4c:	andeq	lr, r0, r6, ror #29
    3f50:	ldrdeq	lr, [r0], -r0
    3f54:			; <UNDEFINED> instruction: 0x0000eeba
    3f58:	andeq	lr, r0, r0, ror lr
    3f5c:	andeq	lr, r0, sl, lsl #29
    3f60:	andeq	lr, r0, r2, ror lr
    3f64:	andeq	lr, r0, r6, lsl lr
    3f68:	blmi	6967d4 <mount@plt+0x6942ec>
    3f6c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    3f70:	ldmpl	r3, {r1, r2, r5, r7, ip, sp, pc}^
    3f74:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    3f78:			; <UNDEFINED> instruction: 0xf04f9325
    3f7c:			; <UNDEFINED> instruction: 0xf7fe0300
    3f80:	cmnlt	r8, lr, ror #17
    3f84:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    3f88:	b	12c1f88 <mount@plt+0x12bfaa0>
    3f8c:	blmi	4567e0 <mount@plt+0x4542f8>
    3f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f94:	blls	95e004 <mount@plt+0x95bb1c>
    3f98:	tstle	r7, sl, asr r0
    3f9c:	ldclt	0, cr11, [r0, #-152]	; 0xffffff68
    3fa0:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    3fa4:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fa8:	strls	fp, [r2], #-360	; 0xfffffe98
    3fac:	bmi	36efc8 <mount@plt+0x36cae0>
    3fb0:	andls	r2, r1, r0, lsl #7
    3fb4:	ldrbtmi	r2, [sl], #-383	; 0xfffffe81
    3fb8:	andls	r4, r0, #32, 12	; 0x2000000
    3fbc:			; <UNDEFINED> instruction: 0xf7fe2201
    3fc0:			; <UNDEFINED> instruction: 0x4620ea7c
    3fc4:	stmdami	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3fc8:			; <UNDEFINED> instruction: 0xe7ee4478
    3fcc:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fd0:	andeq	r3, r2, ip, lsl #28
    3fd4:	andeq	r0, r0, r4, lsr #4
    3fd8:	andeq	r0, r1, lr, ror lr
    3fdc:	andeq	r3, r2, r8, ror #27
    3fe0:	ldrdeq	lr, [r0], -sl
    3fe4:	ldrdeq	lr, [r0], -r2
    3fe8:	andeq	lr, r0, ip, lsr #27
    3fec:			; <UNDEFINED> instruction: 0x4604b570
    3ff0:	ldrbtmi	r4, [sp], #-3354	; 0xfffff2e6
    3ff4:	cmplt	fp, fp, ror #16
    3ff8:	svclt	0x00b8429c
    3ffc:	blle	18c004 <mount@plt+0x189b1c>
    4000:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    4004:	adcmi	r6, r0, #152, 16	; 0x980000
    4008:			; <UNDEFINED> instruction: 0x2000bfb4
    400c:	ldcllt	0, cr2, [r0, #-4]!
    4010:	ldmdami	r5, {r2, r4, r8, fp, lr}
    4014:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4018:			; <UNDEFINED> instruction: 0xffa6f7ff
    401c:			; <UNDEFINED> instruction: 0xb1a84606
    4020:			; <UNDEFINED> instruction: 0xf1054912
    4024:	stcne	3, cr0, [sl, #-32]!	; 0xffffffe0
    4028:			; <UNDEFINED> instruction: 0xf7fd4479
    402c:	stmdacs	r1, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    4030:			; <UNDEFINED> instruction: 0xf44fdc05
    4034:	vhsub.s8	d22, d17, d0
    4038:	stmib	r5, {r0, r1, r2, r7, r8, r9, ip, sp}^
    403c:	ldrtmi	r2, [r0], -r1, lsl #6
    4040:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4044:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    4048:			; <UNDEFINED> instruction: 0xe7d5685b
    404c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4050:	addcc	pc, r7, #268435460	; 0x10000004
    4054:	andcc	lr, r1, #3227648	; 0x314000
    4058:	svclt	0x0000e7ce
    405c:	andeq	r5, r2, r2, ror #26
    4060:	andeq	r5, r2, r2, asr sp
    4064:	andeq	lr, r0, ip, ror sp
    4068:	muleq	r0, lr, sp
    406c:	andeq	lr, r0, r8, lsr #27
    4070:	andeq	r5, r2, lr, lsl #26
    4074:	svcmi	0x00f0e92d
    4078:	vpush	{s8-s210}
    407c:	blmi	ff2e6c94 <mount@plt+0xff2e47ac>
    4080:	stmiami	fp, {r1, r3, r4, r5, r6, sl, lr}^
    4084:			; <UNDEFINED> instruction: 0xf6ad58d3
    4088:	ldrbtmi	r0, [r8], #-3500	; 0xfffff254
    408c:			; <UNDEFINED> instruction: 0xf8cd681b
    4090:			; <UNDEFINED> instruction: 0xf04f38a4
    4094:			; <UNDEFINED> instruction: 0xf7fe0300
    4098:	blmi	ff1be228 <mount@plt+0xff1bbd40>
    409c:	movwls	r4, #54395	; 0xd47b
    40a0:	stmdacs	r0, {r0, r1, r2, ip, pc}
    40a4:	msrhi	SPSR_f, r0
    40a8:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    40ac:	ldrsblt	r6, [sl, #-138]!	; 0xffffff76
    40b0:	blmi	fef96bc0 <mount@plt+0xfef946d8>
    40b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40b8:			; <UNDEFINED> instruction: 0xf8dd681a
    40bc:	subsmi	r3, sl, r4, lsr #17
    40c0:	msrhi	SPSR_xc, r0, asr #32
    40c4:	stceq	6, cr15, [ip, #52]!	; 0x34
    40c8:	blhi	13f3c4 <mount@plt+0x13cedc>
    40cc:	svchi	0x00f0e8bd
    40d0:	bleq	fe94050c <mount@plt+0xfe93e024>
    40d4:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    40d8:	sbcsvs	r6, r9, r0, lsl #5
    40dc:	stmdbls	r7, {r3, r4, r6, r9, sl, lr}
    40e0:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40e4:	mulcc	r0, fp, r8
    40e8:	ldrbmi	fp, [r8], -fp, asr #2
    40ec:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40f0:	movweq	lr, #2827	; 0xb0b
    40f4:			; <UNDEFINED> instruction: 0xf813900b
    40f8:	blcs	bd3104 <mount@plt+0xbd0c1c>
    40fc:	ldrbmi	sp, [r8], -r9
    4100:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4104:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    4108:	mcrrne	8, 1, r8, r2, cr11
    410c:	andcc	pc, r0, fp, lsr #16
    4110:	ldrbmi	r9, [r8], -fp, lsl #4
    4114:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4118:	beq	fe43f940 <mount@plt+0xfe43d458>
    411c:	sbcle	r2, r7, r0, lsl #16
    4120:	cmnvc	r3, #73400320	; 0x4600000	; <UNPREDICTABLE>
    4124:	msrcc	SPSR_xc, #207618048	; 0xc600000
    4128:	vcgt.s8	d25, d7, d8
    412c:	blmi	fe954ac8 <mount@plt+0xfe9525e0>
    4130:	eorscc	pc, sl, #206569472	; 0xc500000
    4134:	ldrbtmi	r9, [fp], #-524	; 0xfffffdf4
    4138:	bcc	43f964 <mount@plt+0x43d47c>
    413c:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    4140:	bcc	43f968 <mount@plt+0x43d480>
    4144:	beq	fe43f9ac <mount@plt+0xfe43d4c4>
    4148:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    414c:			; <UNDEFINED> instruction: 0xf0002800
    4150:			; <UNDEFINED> instruction: 0xf10d80dd
    4154:			; <UNDEFINED> instruction: 0xf10d073f
    4158:	vnmla.f32	s0, s18, s16
    415c:	andscc	r1, r3, r0, lsl sl
    4160:			; <UNDEFINED> instruction: 0x4652463b
    4164:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4168:	mvnle	r2, r1, lsl #16
    416c:			; <UNDEFINED> instruction: 0xf8daab10
    4170:	movwls	r0, #20480	; 0x5000
    4174:			; <UNDEFINED> instruction: 0xf7fe4619
    4178:	stmdacs	r0, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    417c:	rscshi	pc, r5, r0, asr #32
    4180:	ldrdeq	pc, [r0], -sl
    4184:	mvnscc	pc, #79	; 0x4f
    4188:	andcs	r9, r1, #704	; 0x2c0
    418c:			; <UNDEFINED> instruction: 0xf5c54c8f
    4190:	andls	r6, r1, r0, lsl #3
    4194:	bl	2d538c <mount@plt+0x2d2ea4>
    4198:	strls	r0, [r0], #-5
    419c:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41a0:			; <UNDEFINED> instruction: 0xf7fe4658
    41a4:	strmi	lr, [r3], -r2, asr #16
    41a8:	movwls	r4, #18008	; 0x4658
    41ac:	svc	0x00bef7fd
    41b0:	stmdacs	r0, {r7, r9, sl, lr}
    41b4:	rschi	pc, r4, r0
    41b8:			; <UNDEFINED> instruction: 0x46d9ab15
    41bc:	movwls	r4, #26299	; 0x66bb
    41c0:	movwcs	r4, #1562	; 0x61a
    41c4:			; <UNDEFINED> instruction: 0x46407013
    41c8:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41cc:			; <UNDEFINED> instruction: 0xf0002800
    41d0:			; <UNDEFINED> instruction: 0xf100808e
    41d4:	cfmvrdlge	r0, mvd4
    41d8:	bne	43fa40 <mount@plt+0x43d558>
    41dc:			; <UNDEFINED> instruction: 0x4620465b
    41e0:			; <UNDEFINED> instruction: 0xf7fe4632
    41e4:	stmdacs	r1, {r1, r4, r6, fp, sp, lr, pc}
    41e8:	mvnle	r4, r5, lsl #12
    41ec:	svcge	0x00196831
    41f0:			; <UNDEFINED> instruction: 0xf04f4877
    41f4:			; <UNDEFINED> instruction: 0x462a33ff
    41f8:	tstls	r1, r8, ror r4
    41fc:	stmdbls	r4, {ip, pc}
    4200:			; <UNDEFINED> instruction: 0xf5c19804
    4204:	strbmi	r6, [r8], #-384	; 0xfffffe80
    4208:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    420c:	eorscs	r4, pc, #59768832	; 0x3900000
    4210:			; <UNDEFINED> instruction: 0xf7fd4648
    4214:	mcrrne	15, 4, lr, r3, cr4
    4218:	movwcs	sp, #213	; 0xd5
    421c:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sl, ip, lr}
    4220:	addsmi	r9, r3, #8, 20	; 0x8000
    4224:	ldmdavs	fp!, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}^
    4228:	addsmi	r9, r3, #12, 20	; 0xc000
    422c:	stmdbmi	r9!, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    4230:			; <UNDEFINED> instruction: 0x4638aa13
    4234:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
    4238:	strmi	pc, [r4, sp, lsl #4]!
    423c:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4240:	ldrdne	pc, [r0], -sl
    4244:	vst1.8	{d25-d26}, [pc], r7
    4248:			; <UNDEFINED> instruction: 0xf8df6380
    424c:	ldrtmi	ip, [r8], -ip, lsl #3
    4250:	cfldrsge	mvf9, [r1], {3}
    4254:	andls	r4, r1, #252, 8	; 0xfc000000
    4258:	strtmi	r9, [sl], -r2, lsl #2
    425c:			; <UNDEFINED> instruction: 0xf8cd4619
    4260:			; <UNDEFINED> instruction: 0xf7fec000
    4264:	ldrtmi	lr, [r8], -sl, lsr #18
    4268:			; <UNDEFINED> instruction: 0xf7fd4621
    426c:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4270:	blls	1bb7bc <mount@plt+0x1b92d4>
    4274:	ldrdcs	pc, [r0], -sl
    4278:	blcs	222ec <mount@plt+0x1fe04>
    427c:	blls	2783dc <mount@plt+0x275ef4>
    4280:	andls	r2, sl, #28
    4284:	ldmdavs	r3!, {r0, r2, r3, r4, fp, sp, lr}
    4288:	movwls	r6, #38950	; 0x9826
    428c:	ldmdavs	pc, {r0, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    4290:	svc	0x0076f7fd
    4294:	andcc	lr, r9, #3620864	; 0x374000
    4298:	stmdacs	r0, {r2, r9, sl, lr}
    429c:	subvs	sp, r5, r7, ror r0
    42a0:	movwcs	lr, #10692	; 0x29c4
    42a4:			; <UNDEFINED> instruction: 0xf7fd9806
    42a8:	strmi	lr, [r3], -r2, asr #29
    42ac:			; <UNDEFINED> instruction: 0x61234638
    42b0:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    42b4:	ldrtmi	r4, [r0], -r3, lsl #12
    42b8:			; <UNDEFINED> instruction: 0xf7fd6163
    42bc:	stceq	14, cr14, [fp], #-736	; 0xfffffd20
    42c0:	tstvs	r5, #536576	; 0x83000
    42c4:	rsbmi	r4, fp, r5, asr #20
    42c8:	tstcs	r5, #536576	; 0x83000
    42cc:	sbcslt	r4, fp, #2046820352	; 0x7a000000
    42d0:	orreq	lr, r3, #2048	; 0x800
    42d4:	tstvs	ip, sl, lsl r9
    42d8:	lsrvs	r6, r2, #32
    42dc:			; <UNDEFINED> instruction: 0xf7fd4630
    42e0:			; <UNDEFINED> instruction: 0x4640ee50
    42e4:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42e8:			; <UNDEFINED> instruction: 0xf47f2800
    42ec:	blls	1700bc <mount@plt+0x16dbd4>
    42f0:	ldmdavs	r8, {r0, r1, r3, r6, r7, r9, sl, lr}
    42f4:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    42f8:			; <UNDEFINED> instruction: 0xf7fe4640
    42fc:	mrc	8, 0, lr, cr8, cr8, {6}
    4300:			; <UNDEFINED> instruction: 0xf7fe0a90
    4304:	stmdacs	r0, {r3, r5, r6, fp, sp, lr, pc}
    4308:	svcge	0x0023f47f
    430c:	beq	fe43fb74 <mount@plt+0xfe43d68c>
    4310:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4314:	ldmdami	r2!, {r2, r3, r6, r7, r9, sl, sp, lr, pc}
    4318:			; <UNDEFINED> instruction: 0xf7fd4478
    431c:	blls	1bfd44 <mount@plt+0x1bd85c>
    4320:	ldrdcs	pc, [r0], -sl
    4324:	eorvs	r7, r0, fp, lsl r8
    4328:			; <UNDEFINED> instruction: 0xd1a82b00
    432c:	vst1.8	{d25-d28}, [pc], r2
    4330:	bls	1dd138 <mount@plt+0x1dac50>
    4334:	stmdami	fp!, {r0, r3, r4, r9, sl, lr}
    4338:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    433c:	andls	r2, r0, r1, lsl #4
    4340:			; <UNDEFINED> instruction: 0xf7fe4638
    4344:	stmdbmi	r8!, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    4348:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    434c:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4350:	teqlt	r8, r5, lsl #12
    4354:	bls	1967f0 <mount@plt+0x194308>
    4358:			; <UNDEFINED> instruction: 0xf7fd4479
    435c:	strtmi	lr, [r8], -ip, ror #27
    4360:	svc	0x00eef7fd
    4364:	ldrdcs	pc, [r0], -sl
    4368:	stmdami	r1!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    436c:			; <UNDEFINED> instruction: 0xf7fd4478
    4370:	blls	17fcf0 <mount@plt+0x17d808>
    4374:	smlad	r3, r8, r0, r6
    4378:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    437c:	ldr	r9, [r3], r7, lsl #6
    4380:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    4384:	ldcl	7, cr15, [ip, #1012]!	; 0x3f4
    4388:			; <UNDEFINED> instruction: 0xf7fde6dc
    438c:	blmi	6bfcec <mount@plt+0x6bd804>
    4390:	sfmls	f2, 4, [sp], {28}
    4394:	ldmdami	r9, {r0, r8, sp}
    4398:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    439c:			; <UNDEFINED> instruction: 0xf7fd681b
    43a0:			; <UNDEFINED> instruction: 0xf7feee90
    43a4:	svclt	0x0000e86a
    43a8:	strdeq	r3, [r2], -r8
    43ac:	andeq	r0, r0, r4, lsr #4
    43b0:	strdeq	lr, [r0], -r2
    43b4:	ldrdeq	r3, [r2], -ip
    43b8:	andeq	r5, r2, sl, lsr #25
    43bc:	andeq	r3, r2, r4, asr #25
    43c0:	ldrdeq	lr, [r0], -sl
    43c4:	andeq	lr, r0, lr, lsr #25
    43c8:	andeq	lr, r0, r6, lsr #25
    43cc:	andeq	lr, r0, r4, ror #24
    43d0:	andeq	r2, r1, ip, asr #5
    43d4:	ldrdeq	lr, [r0], -r6
    43d8:	andeq	lr, r0, r4, asr #23
    43dc:	andeq	r5, r2, r8, lsl #21
    43e0:	ldrdeq	lr, [r0], -r4
    43e4:	andeq	lr, r0, sl, ror #21
    43e8:			; <UNDEFINED> instruction: 0x00010aba
    43ec:	ldrdeq	lr, [r0], -r8
    43f0:	andeq	lr, r0, r0, lsl #21
    43f4:	andeq	lr, r0, lr, asr sl
    43f8:	andeq	r0, r0, r8, lsr r2
    43fc:	andeq	lr, r0, r2, lsr #21
    4400:	vst3.8	{d27,d29,d31}, [pc :256], r8
    4404:			; <UNDEFINED> instruction: 0xf7fd1080
    4408:			; <UNDEFINED> instruction: 0xb198eebc
    440c:	tstcs	r0, sl, lsl #20
    4410:			; <UNDEFINED> instruction: 0xf1006001
    4414:	ldrbtmi	r0, [sl], #-1288	; 0xfffffaf8
    4418:			; <UNDEFINED> instruction: 0xf1008101
    441c:	subvs	r0, r4, sl, lsl #8
    4420:	ldrne	pc, [ip], #-2258	; 0xfffff72e
    4424:	ldreq	pc, [r8], #-2242	; 0xfffff73e
    4428:			; <UNDEFINED> instruction: 0xf8c23101
    442c:			; <UNDEFINED> instruction: 0xf8c25410
    4430:	cfldrslt	mvf1, [r8, #-112]!	; 0xffffff90
    4434:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4438:	andeq	r5, r2, lr, lsr r9
    443c:	blmi	ff5d6f9c <mount@plt+0xff5d4ab4>
    4440:	push	{r1, r3, r4, r5, r6, sl, lr}
    4444:	strdlt	r4, [r9], r0
    4448:			; <UNDEFINED> instruction: 0x460558d3
    444c:	strmi	r6, [lr], -r4, lsl #16
    4450:	movwls	r6, #30747	; 0x781b
    4454:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4458:			; <UNDEFINED> instruction: 0xf2002c0b
    445c:	ldm	pc, {r0, r1, r3, r4, r7, r8, pc}^	; <UNPREDICTABLE>
    4460:	andeq	pc, ip, r4, lsl r0	; <UNPREDICTABLE>
    4464:	eoreq	r0, r7, ip
    4468:	adceq	r0, sp, ip, rrx
    446c:			; <UNDEFINED> instruction: 0x01270115
    4470:	rsceq	r0, r1, lr, asr #1
    4474:	ldrsheq	r0, [r9, -r3]!
    4478:	stfcss	f0, [r0], {-0}
    447c:	ldrdhi	pc, [r8], -r0
    4480:			; <UNDEFINED> instruction: 0xf04fbf0c
    4484:			; <UNDEFINED> instruction: 0xf04f0a08
    4488:			; <UNDEFINED> instruction: 0xf1b80a07
    448c:			; <UNDEFINED> instruction: 0xf0000f00
    4490:			; <UNDEFINED> instruction: 0xf8b88178
    4494:	strbmi	r4, [r3], -r6
    4498:			; <UNDEFINED> instruction: 0xf8d32700
    449c:	stfcss	f3, [sl], {24}
    44a0:	ldrcc	fp, [ip, -ip, lsl #30]
    44a4:	blcs	120ec <mount@plt+0xfc04>
    44a8:	tsthi	r6, r0	; <UNPREDICTABLE>
    44ac:	ldrb	r3, [r4, r4, lsl #14]!
    44b0:	stmvs	r0, {r2, r8, fp, sp, pc}
    44b4:	stmib	sp, {sl, sp}^
    44b8:			; <UNDEFINED> instruction: 0xf7ff4404
    44bc:	stmdbge	r5, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    44c0:	stmdavs	r8!, {r7, r9, sl, lr}^
    44c4:			; <UNDEFINED> instruction: 0xffbaf7ff
    44c8:	svclt	0x001842a0
    44cc:	strmi	r4, [r5], -r0, lsr #11
    44d0:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    44d4:	streq	lr, [r0], #-2824	; 0xfffff4f8
    44d8:	strtmi	r3, [r0], -r4, lsl #8
    44dc:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    44e0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    44e4:	cmphi	r6, r0	; <UNPREDICTABLE>
    44e8:	strbmi	r9, [r2], -r4, lsl #30
    44ec:			; <UNDEFINED> instruction: 0xf7fd4639
    44f0:			; <UNDEFINED> instruction: 0xf108ed6e
    44f4:	strtmi	r0, [sl], -r4
    44f8:	strbmi	r9, [r8], #-2309	; 0xfffff6fb
    44fc:			; <UNDEFINED> instruction: 0xf7fd3504
    4500:	ldrtmi	lr, [r8], -r6, ror #26
    4504:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4508:			; <UNDEFINED> instruction: 0xf7fd9805
    450c:	bl	27f9fc <mount@plt+0x27d514>
    4510:	vcgt.s8	d16, d0, d8
    4514:			; <UNDEFINED> instruction: 0xf8c64201
    4518:			; <UNDEFINED> instruction: 0xf8299000
    451c:	subshi	r2, sp, r8
    4520:	blmi	fe796fa4 <mount@plt+0xfe794abc>
    4524:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4528:	blls	1de598 <mount@plt+0x1dc0b0>
    452c:			; <UNDEFINED> instruction: 0xf040405a
    4530:	strtmi	r8, [r0], -pc, lsr #2
    4534:	pop	{r0, r3, ip, sp, pc}
    4538:	stmdbge	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    453c:	strcs	r6, [r0], #-2176	; 0xfffff780
    4540:	strmi	lr, [r2], #-2509	; 0xfffff633
    4544:			; <UNDEFINED> instruction: 0xff7af7ff
    4548:	strmi	sl, [r3], -r3, lsl #18
    454c:	ldrmi	r6, [sp], -r8, ror #16
    4550:			; <UNDEFINED> instruction: 0xff74f7ff
    4554:	svclt	0x001842a0
    4558:	strmi	r4, [r7], -r5, lsr #5
    455c:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    4560:	strtmi	r1, [r0], -ip, lsr #16
    4564:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4568:	stmdacs	r0, {r7, r9, sl, lr}
    456c:	tsthi	r2, r0	; <UNPREDICTABLE>
    4570:	ldrdls	pc, [r8], -sp
    4574:	strbmi	r4, [r9], -sl, lsr #12
    4578:	stc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    457c:	ldrtmi	r9, [sl], -r3, lsl #18
    4580:	andeq	lr, r5, r8, lsl #22
    4584:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4588:			; <UNDEFINED> instruction: 0xf7fd4648
    458c:	stmdals	r3, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4590:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    4594:	vpadd.f32	d18, d0, d0
    4598:			; <UNDEFINED> instruction: 0x464380fd
    459c:	stcne	8, cr8, [r9, #-360]!	; 0xfffffe98
    45a0:	svclt	0x0004428a
    45a4:	ldrsbhi	r1, [sl], #-146	; 0xffffff6e
    45a8:	bne	feb62718 <mount@plt+0xfeb60230>
    45ac:	cfstrscs	mvf4, [r0, #-76]	; 0xffffffb4
    45b0:			; <UNDEFINED> instruction: 0xf040dcf4
    45b4:			; <UNDEFINED> instruction: 0xf8c680ef
    45b8:	ldr	r8, [r1, r0]!
    45bc:	stmdbge	r6, {r7, fp, sp, lr}
    45c0:	movwls	r2, #25344	; 0x6300
    45c4:			; <UNDEFINED> instruction: 0xff3af7ff
    45c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    45cc:	sbchi	pc, sp, r0
    45d0:	strtmi	r1, [r0], -r4, lsl #26
    45d4:	ldcl	7, cr15, [r4, #1012]	; 0x3f4
    45d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    45dc:	sbcshi	pc, sl, r0
    45e0:	strtmi	r9, [sl], -r6, lsl #18
    45e4:			; <UNDEFINED> instruction: 0xf7fd9101
    45e8:	stmdbls	r1, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    45ec:			; <UNDEFINED> instruction: 0xf7fd4608
    45f0:	blmi	1b3f918 <mount@plt+0x1b3d430>
    45f4:	ldrbtmi	r6, [fp], #-55	; 0xffffffc9
    45f8:	cmnpl	r8, r8, asr r9
    45fc:	mulcs	r8, r0, r7
    4600:			; <UNDEFINED> instruction: 0xf7fd68ac
    4604:	ldrhtvs	lr, [r0], -lr
    4608:			; <UNDEFINED> instruction: 0xf0002800
    460c:	blmi	19a4920 <mount@plt+0x19a2438>
    4610:			; <UNDEFINED> instruction: 0xf8b42100
    4614:	strcs	r2, [r8], #-264	; 0xfffffef8
    4618:	addhi	r4, r1, fp, ror r4
    461c:	ldrdhi	r6, [r2], #139	; 0x8b
    4620:	ldrb	r6, [sp, -r3]!
    4624:	stmiavs	sp!, {r3, sp}
    4628:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    462c:	stmdacs	r0, {r4, r5, sp, lr}
    4630:	adcshi	pc, r0, r0
    4634:	tstcs	r0, sp, asr fp
    4638:			; <UNDEFINED> instruction: 0x2108f8b5
    463c:	addhi	r4, r1, fp, ror r4
    4640:	sbchi	r6, r2, fp, lsl r9
    4644:	strb	r6, [fp, -r3]!
    4648:			; <UNDEFINED> instruction: 0xf7fd2004
    464c:	mlasvs	r0, sl, sp, lr
    4650:			; <UNDEFINED> instruction: 0xf0002800
    4654:	blmi	15a48d8 <mount@plt+0x15a23f0>
    4658:	ldrbtmi	r2, [fp], #-1028	; 0xfffffbfc
    465c:	andvs	r6, r3, fp, lsl r8
    4660:	andcs	lr, ip, lr, asr r7
    4664:			; <UNDEFINED> instruction: 0xf7fd68ac
    4668:	eorsvs	lr, r0, ip, lsl #27
    466c:			; <UNDEFINED> instruction: 0xf0002800
    4670:			; <UNDEFINED> instruction: 0xf8d48091
    4674:			; <UNDEFINED> instruction: 0xf6401110
    4678:			; <UNDEFINED> instruction: 0xf8d4430a
    467c:	vorr.i32	d18, #4	; 0x00000004
    4680:	strcs	r0, [ip], #-784	; 0xfffffcf0
    4684:	smlabtcc	r0, r0, r9, lr
    4688:	strb	r6, [r9, -r2, lsl #1]
    468c:	stmiavs	ip!, {r3, sp}
    4690:	ldcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4694:	stmdacs	r0, {r4, r5, sp, lr}
    4698:	blmi	11b8890 <mount@plt+0x11b63a8>
    469c:			; <UNDEFINED> instruction: 0xf8b42100
    46a0:	strcs	r2, [r8], #-264	; 0xfffffef8
    46a4:	addhi	r4, r1, fp, ror r4
    46a8:	sbchi	r6, r2, fp, asr r8
    46ac:	ldr	r6, [r7, -r3]!
    46b0:	stmiavs	ip!, {r3, sp}
    46b4:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    46b8:	stmdacs	r0, {r4, r5, sp, lr}
    46bc:	blmi	fb886c <mount@plt+0xfb6384>
    46c0:			; <UNDEFINED> instruction: 0xf8b42100
    46c4:	strcs	r2, [r8], #-264	; 0xfffffef8
    46c8:	addhi	r4, r1, fp, ror r4
    46cc:	smullhi	r6, r2, fp, r8
    46d0:	str	r6, [r5, -r3]!
    46d4:	str	r2, [r3, -r0, lsl #8]!
    46d8:			; <UNDEFINED> instruction: 0xf7fd4638
    46dc:	pkhtbmi	lr, r1, r2, asr #26
    46e0:	subsle	r2, r7, r0, lsl #16
    46e4:	blx	fe2c3068 <mount@plt+0xfe2c0b80>
    46e8:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    46ec:	andls	pc, r0, r6, asr #17
    46f0:	strbmi	r4, [r6], -sp, asr #12
    46f4:			; <UNDEFINED> instruction: 0xf8852c0a
    46f8:			; <UNDEFINED> instruction: 0x712ca000
    46fc:	andeq	pc, ip, r5, lsl #2
    4700:	tstcs	r0, #21, 30	; 0x54
    4704:			; <UNDEFINED> instruction: 0x469b231c
    4708:	mlsvc	fp, fp, r6, r4
    470c:			; <UNDEFINED> instruction: 0xf04fbf18
    4710:			; <UNDEFINED> instruction: 0xf8d80c14
    4714:	svclt	0x00084108
    4718:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    471c:			; <UNDEFINED> instruction: 0x3004f8b8
    4720:	andcs	fp, r4, #20, 30	; 0x50
    4724:			; <UNDEFINED> instruction: 0xf8a52210
    4728:	adcvs	ip, ip, r2
    472c:	tstls	r1, fp, ror #2
    4730:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    4734:			; <UNDEFINED> instruction: 0x6118f8d6
    4738:	movweq	lr, #47877	; 0xbb05
    473c:	streq	lr, [r9], #-2979	; 0xfffff45d
    4740:			; <UNDEFINED> instruction: 0xf43f2e00
    4744:	blne	f30300 <mount@plt+0xf2de18>
    4748:	andmi	pc, r1, #64, 4
    474c:			; <UNDEFINED> instruction: 0xf8259901
    4750:	ldcne	0, cr2, [sp, #-44]	; 0xffffffd4
    4754:			; <UNDEFINED> instruction: 0xf8b8805c
    4758:	strb	r4, [fp, r6]
    475c:			; <UNDEFINED> instruction: 0xf7fd9804
    4760:	stmdals	r5, {r4, sl, fp, sp, lr, pc}
    4764:	stc	7, cr15, [ip], {253}	; 0xfd
    4768:	stmdals	r6, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    476c:			; <UNDEFINED> instruction: 0xf7fd462c
    4770:	ldrb	lr, [r5], r8, lsl #24
    4774:			; <UNDEFINED> instruction: 0xf7fd9802
    4778:	stmdals	r3, {r2, sl, fp, sp, lr, pc}
    477c:	stc	7, cr15, [r0], {253}	; 0xfd
    4780:	strbmi	lr, [r0], -lr, asr #13
    4784:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    4788:	strbmi	fp, [r4], -r0, lsr #2
    478c:			; <UNDEFINED> instruction: 0xe6c76030
    4790:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4794:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    4798:	andeq	r3, r2, r8, lsr r9
    479c:	andeq	r0, r0, r4, lsr #4
    47a0:	andeq	r3, r2, r4, asr r8
    47a4:	strdeq	r0, [r1], -r6
    47a8:	ldrdeq	r0, [r1], -r4
    47ac:			; <UNDEFINED> instruction: 0x000108b0
    47b0:	muleq	r1, r2, r8
    47b4:	andeq	r0, r1, r8, asr #16
    47b8:	andeq	r0, r1, r4, lsr #16
    47bc:	blmi	12570e4 <mount@plt+0x1254bfc>
    47c0:	stmdbmi	r9, {r1, r3, r4, r5, r6, sl, lr}^
    47c4:	push	{r0, r3, r6, fp, lr}
    47c8:	ldrbtmi	r4, [r9], #-4080	; 0xfffff010
    47cc:	ldrdlt	r5, [fp], #131	; 0x83	; <UNPREDICTABLE>
    47d0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    47d4:			; <UNDEFINED> instruction: 0xf04f9369
    47d8:			; <UNDEFINED> instruction: 0xf7fd0300
    47dc:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    47e0:	cdpge	0, 0, cr13, cr9, cr0, {3}
    47e4:	strmi	r4, [r2], -r0, lsl #13
    47e8:	ldrtmi	r2, [r0], -r0, lsl #3
    47ec:	bl	ff5427e8 <mount@plt+0xff540300>
    47f0:	subsle	r2, r4, r0, lsl #16
    47f4:	vfma.f32	d20, d6, d30
    47f8:			; <UNDEFINED> instruction: 0xf8df3374
    47fc:	vshr.s64	q13, q12, #64
    4800:			; <UNDEFINED> instruction: 0xf8df0370
    4804:	ldrbtmi	fp, [ip], #-244	; 0xffffff0c
    4808:	ldrbtmi	r3, [sl], #1048	; 0x418
    480c:	vqshl.s8	q10, <illegal reg q13.5>, q11
    4810:	movwls	r4, #17013	; 0x4275
    4814:	rsbseq	pc, r0, #192, 4
    4818:	strbmi	r9, [r2], -r5, lsl #4
    481c:	ldrtmi	r2, [r0], -r0, lsl #3
    4820:	bl	feec281c <mount@plt+0xfeec0334>
    4824:	eorsle	r2, sl, r0, lsl #16
    4828:	muleq	r3, r4, r8
    482c:	rsbscs	sl, fp, #41, 30	; 0xa4
    4830:			; <UNDEFINED> instruction: 0xf10dab49
    4834:	movwls	r0, #14624	; 0x3920
    4838:	vhadd.s8	<illegal reg q4.5>, <illegal reg q6.5>, <illegal reg q4.5>
    483c:			; <UNDEFINED> instruction: 0xf88d1029
    4840:	tstcs	r0, r8, lsr #2
    4844:	ldc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4848:	ldrtmi	sl, [fp], -sl, asr #20
    484c:	ldrbmi	r9, [r1], -r1, lsl #4
    4850:	ldrtmi	sl, [r0], -r7, lsl #20
    4854:	andls	pc, r0, sp, asr #17
    4858:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    485c:	bicsle	r2, ip, r4, lsl #16
    4860:			; <UNDEFINED> instruction: 0xf7fd2010
    4864:	strmi	lr, [r5], -lr, lsl #25
    4868:	sbcsle	r2, r6, r0, lsl #16
    486c:	ldrdcc	pc, [r0], -r9
    4870:	rsbvs	r9, fp, r3, lsl #16
    4874:	bl	ff6c2870 <mount@plt+0xff6c0388>
    4878:	bls	11e96c <mount@plt+0x11c484>
    487c:	umlalvs	r4, r8, r3, r2
    4880:	bls	1788f4 <mount@plt+0x17640c>
    4884:	mlale	r4, r3, r2, r4
    4888:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    488c:	ldrbtmi	r4, [r9], #1592	; 0x638
    4890:			; <UNDEFINED> instruction: 0xf7fd4649
    4894:	stmiblt	r8, {r1, r4, r5, r8, r9, fp, sp, lr, pc}^
    4898:	andls	pc, ip, r5, asr #17
    489c:			; <UNDEFINED> instruction: 0x4640e010
    48a0:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    48a4:	blmi	3d7104 <mount@plt+0x3d4c1c>
    48a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48ac:	blls	1a5e91c <mount@plt+0x1a5c434>
    48b0:	tstle	r2, sl, asr r0
    48b4:	pop	{r0, r1, r3, r5, r6, ip, sp, pc}
    48b8:	blmi	4a8880 <mount@plt+0x4a6398>
    48bc:	rscvs	r4, fp, fp, ror r4
    48c0:	strtcc	pc, [r0], #-2267	; 0xfffff725
    48c4:	strtpl	pc, [r0], #-2251	; 0xfffff735
    48c8:	str	r6, [r6, fp, lsr #32]!
    48cc:	rscvs	r2, fp, r0, lsl #6
    48d0:	blmi	37e8b0 <mount@plt+0x37c3c8>
    48d4:	rscvs	r4, fp, fp, ror r4
    48d8:			; <UNDEFINED> instruction: 0xf7fde7f2
    48dc:	svclt	0x0000ebae
    48e0:			; <UNDEFINED> instruction: 0x000235b8
    48e4:	andeq	r0, r0, r4, lsr #4
    48e8:	andeq	r0, r1, sl, lsr r6
    48ec:	andeq	lr, r0, ip, lsl #13
    48f0:	andeq	r0, r1, r6, ror #13
    48f4:	andeq	lr, r0, r6, ror r6
    48f8:	andeq	r5, r2, r8, asr #10
    48fc:	andeq	lr, r0, r2, lsl #12
    4900:	ldrdeq	r3, [r2], -r0
    4904:	andeq	r0, r1, r0, asr #6
    4908:	strdeq	r0, [r1], -r4
    490c:			; <UNDEFINED> instruction: 0x4602b5f0
    4910:	addslt	r4, r9, r2, lsr pc
    4914:			; <UNDEFINED> instruction: 0x460c4e32
    4918:			; <UNDEFINED> instruction: 0xf852447f
    491c:			; <UNDEFINED> instruction: 0x46053b58
    4920:	ldmibpl	lr!, {r0, r1, r4, r8, sp}
    4924:	stmdage	r3, {r3, r4, r6, r8, r9, fp, ip, sp}
    4928:			; <UNDEFINED> instruction: 0x96176836
    492c:	streq	pc, [r0], -pc, asr #32
    4930:	stc2	0, cr15, [r4], #-52	; 0xffffffcc
    4934:	andcs	r8, r0, sl, lsr #21
    4938:			; <UNDEFINED> instruction: 0x7c698aeb
    493c:	blt	16f328c <mount@plt+0x16f0da4>
    4940:	ldrdgt	pc, [ip], #-133	; 0xffffff7b
    4944:	addslt	r6, r2, #44800	; 0xaf00
    4948:	addslt	r6, fp, #7040	; 0x1b80
    494c:	eorne	pc, r4, #196, 16	; 0xc40000
    4950:	stmib	r4, {r0, r3, r5, sl, fp, ip, sp, lr}^
    4954:	stcvs	3, cr2, [sl, #-540]!	; 0xfffffde4
    4958:			; <UNDEFINED> instruction: 0xf8c46bab
    495c:			; <UNDEFINED> instruction: 0xf8c4c22c
    4960:			; <UNDEFINED> instruction: 0xf8c47228
    4964:	stmib	r4, {r2, r3, r4, r5, r9, ip, sp}^
    4968:	blls	49d3a0 <mount@plt+0x49aeb8>
    496c:	andvs	lr, pc, #3489792	; 0x354000
    4970:	tstne	sl, r4, lsr #17	; <UNPREDICTABLE>
    4974:	stmib	r4, {r0, r5, r6, r9, pc}^
    4978:			; <UNDEFINED> instruction: 0xf8c46290
    497c:	tstlt	r3, r0, asr r2
    4980:			; <UNDEFINED> instruction: 0xf8c4685b
    4984:	blls	3512cc <mount@plt+0x34ede4>
    4988:	ldmdbvc	fp, {r0, r1, r8, ip, sp, pc}
    498c:	cmnhi	r3, r2, lsl #18
    4990:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    4994:	andseq	pc, r4, r4, lsl #2
    4998:	tstcs	r0, #21, 30	; 0x54
    499c:	ldrmi	r2, [sl], -r4, lsl #4
    49a0:	tstcs	r6, r4, lsr #17	; <UNPREDICTABLE>
    49a4:	mvnhi	fp, lr, lsl #30
    49a8:	tstcc	r6, r4, lsr #17	; <UNPREDICTABLE>
    49ac:	andls	r8, r1, #-1073741768	; 0xc0000038
    49b0:	bl	3429ac <mount@plt+0x3404c4>
    49b4:	addvc	pc, lr, r4, lsl #10
    49b8:	blmi	2579e8 <mount@plt+0x255500>
    49bc:	msreq	CPSR_f, r5, lsl #2
    49c0:	bls	55bb8 <mount@plt+0x536d0>
    49c4:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    49c8:	subsmi	r9, ip, r7, lsl fp
    49cc:	andslt	sp, r9, r4, lsl #2
    49d0:	ldrhtmi	lr, [r0], #141	; 0x8d
    49d4:	blt	ffe429d0 <mount@plt+0xffe404e8>
    49d8:	bl	bc29d4 <mount@plt+0xbc04ec>
    49dc:	andeq	r3, r2, r0, ror #8
    49e0:	andeq	r0, r0, r4, lsr #4
    49e4:			; <UNDEFINED> instruction: 0x000233b8
    49e8:	cmnlt	r2, sl, lsl #17
    49ec:	stmvs	r1, {r3, r8, sl, ip, sp, pc}
    49f0:	stmdbmi	r6, {r0, r3, r8, fp, ip, sp, pc}
    49f4:			; <UNDEFINED> instruction: 0x46104479
    49f8:			; <UNDEFINED> instruction: 0xf7fd2200
    49fc:	blx	fec3f894 <mount@plt+0xfec3d3ac>
    4a00:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4a04:	andcs	fp, r1, r8, lsl #26
    4a08:	svclt	0x00004770
    4a0c:	andeq	r1, r1, r0, lsl #30
    4a10:	sbcspl	pc, r3, #68, 12	; 0x4400000
    4a14:	rsbeq	pc, r2, #268435468	; 0x1000000c
    4a18:			; <UNDEFINED> instruction: 0x4604b570
    4a1c:	andcc	pc, r0, #165888	; 0x28800
    4a20:	movwcs	r4, #2118	; 0x846
    4a24:	orreq	pc, r9, r8, asr #12
    4a28:			; <UNDEFINED> instruction: 0xf6c84478
    4a2c:	ldrcs	r0, [ip, #-392]!	; 0xfffffe78
    4a30:			; <UNDEFINED> instruction: 0xf880b082
    4a34:	ldmibeq	r3, {r2, r5, sl, ip, sp}
    4a38:	andne	pc, r3, #164864	; 0x28400
    4a3c:	blx	146f8e <mount@plt+0x144aa6>
    4a40:	bllt	1a91e90 <mount@plt+0x1a8f9a8>
    4a44:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    4a48:	ldrmi	pc, [r3], #-2818	; 0xfffff4fe
    4a4c:	ldrhlt	fp, [ip, #-149]!	; 0xffffff6b
    4a50:	ldrbtmi	r4, [sp], #-3387	; 0xfffff2c5
    4a54:	strmi	pc, [r4, #-517]!	; 0xfffffdfb
    4a58:			; <UNDEFINED> instruction: 0xf7fd4628
    4a5c:	blmi	e7f9fc <mount@plt+0xe7d514>
    4a60:	rscscc	pc, pc, #79	; 0x4f
    4a64:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    4a68:	strtmi	r9, [r8], #-1024	; 0xfffffc00
    4a6c:	stc	7, cr15, [r0], {253}	; 0xfd
    4a70:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    4a74:	eormi	pc, r4, r0, lsl #4
    4a78:	ldcllt	0, cr11, [r0, #-8]!
    4a7c:	stcle	13, cr2, [sl], #-36	; 0xffffffdc
    4a80:	suble	r2, ip, r0, lsl #24
    4a84:			; <UNDEFINED> instruction: 0xf04f4e31
    4a88:	blmi	c5168c <mount@plt+0xc4f1a4>
    4a8c:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
    4a90:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
    4a94:	vmax.s8	d9, d0, d1
    4a98:			; <UNDEFINED> instruction: 0xf7fd4024
    4a9c:	ldrb	lr, [r7, sl, ror #23]
    4aa0:	vmla.i8	d4, d0, d28
    4aa4:	movtcs	r4, #1572	; 0x624
    4aa8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    4aac:	tstls	r0, r0, lsr r6
    4ab0:	teqcs	r0, r1, lsl #4
    4ab4:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    4ab8:			; <UNDEFINED> instruction: 0x73bff242
    4abc:	movweq	pc, #37568	; 0x92c0	; <UNPREDICTABLE>
    4ac0:	svclt	0x008c429c
    4ac4:	strcs	r2, [r1], #-1024	; 0xfffffc00
    4ac8:	svclt	0x00082d00
    4acc:	cfstrscs	mvf2, [r0], {-0}
    4ad0:	stccs	0, cr13, [r9, #-824]	; 0xfffffcc8
    4ad4:	stcmi	13, cr13, [r0], #-76	; 0xffffffb4
    4ad8:	ldrbtmi	r4, [ip], #-3616	; 0xfffff1e0
    4adc:	strtmi	pc, [r4], #-516	; 0xfffffdfc
    4ae0:			; <UNDEFINED> instruction: 0x4620447e
    4ae4:	bl	fe842ae0 <mount@plt+0xfe8405f8>
    4ae8:			; <UNDEFINED> instruction: 0xf04f4b1d
    4aec:	strdcs	r3, [r1, -pc]
    4af0:	strls	r4, [r0, #-1147]	; 0xfffffb85
    4af4:	strtmi	r9, [r0], #-1537	; 0xfffff9ff
    4af8:	bl	feec2af4 <mount@plt+0xfeec060c>
    4afc:			; <UNDEFINED> instruction: 0x4630e7b8
    4b00:			; <UNDEFINED> instruction: 0xf7fd4c18
    4b04:	blmi	63f954 <mount@plt+0x63d46c>
    4b08:			; <UNDEFINED> instruction: 0xf04f447c
    4b0c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4b10:	strls	r2, [r0, #-257]	; 0xfffffeff
    4b14:	ldrtmi	r9, [r0], #-1025	; 0xfffffbff
    4b18:	bl	feac2b14 <mount@plt+0xfeac062c>
    4b1c:	ldcmi	7, cr14, [r3], {168}	; 0xa8
    4b20:	rscscc	pc, pc, #79	; 0x4f
    4b24:	tstcs	r1, r2, lsl fp
    4b28:	strls	r4, [r0, #-1148]	; 0xfffffb84
    4b2c:	strls	r4, [r1], #-1147	; 0xfffffb85
    4b30:	eormi	pc, r4, r0, lsl #4
    4b34:	bl	fe742b30 <mount@plt+0xfe740648>
    4b38:	svclt	0x0000e79a
    4b3c:	andeq	r5, r2, ip, lsr #6
    4b40:	andeq	r5, r2, r2, lsl #6
    4b44:	andeq	lr, r0, sl, asr #8
    4b48:	andeq	r5, r2, r2, ror #5
    4b4c:	andeq	lr, r0, lr, lsl r4
    4b50:	andeq	lr, r0, lr, lsl #8
    4b54:	andeq	lr, r0, lr, ror #7
    4b58:	andeq	r5, r2, sl, ror r2
    4b5c:	andeq	lr, r0, r8, asr #7
    4b60:			; <UNDEFINED> instruction: 0x0000e3b0
    4b64:	andeq	lr, r0, r0, lsr #7
    4b68:	muleq	r0, r2, r3
    4b6c:	andeq	lr, r0, r0, lsl #7
    4b70:	andeq	lr, r0, r4, ror r3
    4b74:	blmi	1131bb8 <mount@plt+0x112f6d0>
    4b78:	ldrbtmi	r4, [fp], #-2372	; 0xfffff6bc
    4b7c:	ldrbtmi	r4, [r9], #-2628	; 0xfffff5bc
    4b80:	push	{r0, r1, r3, r4, fp, sp, lr}
    4b84:	strdlt	r4, [r6], r0
    4b88:	stmpl	sl, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    4b8c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    4b90:	andls	r6, r5, #1179648	; 0x120000
    4b94:	andeq	pc, r0, #79	; 0x4f
    4b98:	cmple	r5, r0, lsl #22
    4b9c:	ldrbtmi	r4, [ip], #-3133	; 0xfffff3c3
    4ba0:	ldrcc	pc, [r4], #-2260	; 0xfffff72c
    4ba4:	rsble	r2, r7, r0, lsl #22
    4ba8:			; <UNDEFINED> instruction: 0xf64f4c3b
    4bac:	svcge	0x000d76f8
    4bb0:	streq	pc, [pc], -r0, asr #5
    4bb4:			; <UNDEFINED> instruction: 0xf8d4447c
    4bb8:	andcs	r5, r1, #24, 8	; 0x18000000
    4bbc:	ldreq	pc, [r0], #-2260	; 0xfffff72c
    4bc0:	mvnscc	pc, #79	; 0x4f
    4bc4:	stfeqd	f7, [r8], {5}
    4bc8:	stmdavs	r9!, {r2, r8, r9, sl, ip, pc}^
    4bcc:	blpl	c2c94 <mount@plt+0xc07ac>
    4bd0:	smlatbeq	ip, r1, fp, lr
    4bd4:	bne	1c6a7e0 <mount@plt+0x1c682f8>
    4bd8:			; <UNDEFINED> instruction: 0xf8cd4428
    4bdc:			; <UNDEFINED> instruction: 0xf7fd8000
    4be0:			; <UNDEFINED> instruction: 0xf8d4e9ee
    4be4:			; <UNDEFINED> instruction: 0xf8d45418
    4be8:			; <UNDEFINED> instruction: 0xf1051410
    4bec:			; <UNDEFINED> instruction: 0xf8d50c08
    4bf0:	bl	febbcc08 <mount@plt+0xfebba720>
    4bf4:	bne	fec8542c <mount@plt+0xfec82f44>
    4bf8:	svccc	0x00fff1b0
    4bfc:	addsmi	fp, r0, #24, 30	; 0x60
    4c00:	strbmi	sp, [r1, #-2847]!	; 0xfffff4e1
    4c04:			; <UNDEFINED> instruction: 0xf8bcd11f
    4c08:	addsmi	r1, r0, #0
    4c0c:	cmnmi	pc, #809500672	; 0x30400000	; <UNPREDICTABLE>
    4c10:	ldrmi	fp, [r0], -r8, lsr #31
    4c14:	addsmi	r3, r8, #-67108861	; 0xfc000003
    4c18:	ldrmi	fp, [r8], -r8, lsr #31
    4c1c:	andeq	lr, r0, #14336	; 0x3800
    4c20:	rsbvs	r4, sl, r8, lsl #8
    4c24:	andeq	pc, r0, ip, lsr #17
    4c28:	blmi	6574a0 <mount@plt+0x654fb8>
    4c2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c30:	blls	15eca0 <mount@plt+0x15c7b8>
    4c34:	qsuble	r4, sl, r4
    4c38:	pop	{r1, r2, ip, sp, pc}
    4c3c:	strdlt	r4, [r4], -r0
    4c40:			; <UNDEFINED> instruction: 0x468c4770
    4c44:	ldrdls	lr, [r3, -pc]
    4c48:	blx	ff6c2c4e <mount@plt+0xff6c0766>
    4c4c:	stmdahi	sl, {r0, r1, r8, fp, ip, pc}
    4c50:	eorvs	r3, r8, r2, lsl #4
    4c54:			; <UNDEFINED> instruction: 0xf7fd3008
    4c58:	stmdavs	r8!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    4c5c:			; <UNDEFINED> instruction: 0xf06f9903
    4c60:			; <UNDEFINED> instruction: 0xf8b10301
    4c64:	stmdavs	r1, {lr, pc}^
    4c68:	andeq	lr, ip, #166912	; 0x28c00
    4c6c:	subvs	r4, r1, r1, ror #8
    4c70:	ldrmi	r6, [r3], #-2155	; 0xfffff795
    4c74:	ldr	r6, [lr, fp, rrx]
    4c78:	blx	ff0c2c7e <mount@plt+0xff0c0796>
    4c7c:	ldreq	pc, [r4], #-2244	; 0xfffff73c
    4c80:			; <UNDEFINED> instruction: 0xf7fde792
    4c84:	svclt	0x0000e9da
    4c88:	muleq	r2, r2, r4
    4c8c:	strdeq	r3, [r2], -sl
    4c90:	andeq	r0, r0, r4, lsr #4
    4c94:			; <UNDEFINED> instruction: 0x000251b6
    4c98:	andeq	r5, r2, r0, lsr #3
    4c9c:	andeq	r3, r2, ip, asr #2
    4ca0:	eorsne	pc, r4, #208, 16	; 0xd00000
    4ca4:			; <UNDEFINED> instruction: 0x4604b510
    4ca8:	stmdami	sp, {r0, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    4cac:	eorsne	pc, r0, #212, 16	; 0xd40000
    4cb0:			; <UNDEFINED> instruction: 0xf7ff4478
    4cb4:	stmdami	fp, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4cb8:	orrscs	lr, r0, #212, 18	; 0x350000
    4cbc:			; <UNDEFINED> instruction: 0xf7ff4478
    4cc0:			; <UNDEFINED> instruction: 0xf8d4ff59
    4cc4:	stmdblt	r9!, {r4, r6, r9, ip}
    4cc8:	stmdami	r7, {r4, r8, sl, fp, ip, sp, pc}
    4ccc:			; <UNDEFINED> instruction: 0xf7ff4478
    4cd0:	ubfx	pc, r1, #30, #11
    4cd4:	pop	{r0, r2, fp, lr}
    4cd8:	ldrbtmi	r4, [r8], #-16
    4cdc:	svclt	0x0000e74a
    4ce0:	andeq	lr, r0, r0, lsl r2
    4ce4:	andeq	lr, r0, ip, lsl #4
    4ce8:	andeq	lr, r0, ip, ror #3
    4cec:	strdeq	lr, [r0], -sl
    4cf0:			; <UNDEFINED> instruction: 0x4606b5f0
    4cf4:	eormi	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    4cf8:	strmi	fp, [sp], -r5, lsl #1
    4cfc:	stmibvs	r0!, {r2, r4, r6, r7, r8, ip, sp, pc}^
    4d00:	movwcs	lr, #10708	; 0x29d4
    4d04:	andls	r6, r3, r1, ror #16
    4d08:	ldmdami	sl, {r0, r1, r2, r5, r7, r8, fp, sp, lr}
    4d0c:	ldrbtmi	r9, [r8], #-1794	; 0xfffff8fe
    4d10:	strls	r6, [r1, -r7, ror #18]
    4d14:	strls	r6, [r0, -r7, lsr #18]
    4d18:			; <UNDEFINED> instruction: 0xff2cf7ff
    4d1c:	eorcc	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    4d20:	blcc	126d94 <mount@plt+0x1248ac>
    4d24:	ldmdale	r4, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
    4d28:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    4d2c:	pop	{r0, r2, ip, sp, pc}
    4d30:			; <UNDEFINED> instruction: 0xe71f40f0
    4d34:	tstle	sl, r7, lsl #18
    4d38:	cmplt	r0, r0, asr #16
    4d3c:	ldmib	r0, {r2, r8, fp, sp, lr}^
    4d40:	stmdavs	r1, {r1, r8, r9, sp}^
    4d44:	strls	r4, [r0], #-2061	; 0xfffff7f3
    4d48:			; <UNDEFINED> instruction: 0xf7ff4478
    4d4c:	andlt	pc, r5, r3, lsl pc	; <UNPREDICTABLE>
    4d50:	stmdami	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4d54:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
    4d58:			; <UNDEFINED> instruction: 0xff0cf7ff
    4d5c:	eorcc	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    4d60:	blcc	126dd4 <mount@plt+0x1248ec>
    4d64:	ldmible	pc, {r0, r1, r5, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    4d68:	bvs	1856d88 <mount@plt+0x18548a0>
    4d6c:			; <UNDEFINED> instruction: 0xf7ff4478
    4d70:	ldrb	pc, [r9, r1, lsl #30]	; <UNPREDICTABLE>
    4d74:	andeq	lr, r0, lr, ror #3
    4d78:	andeq	pc, r0, r6, lsl r6	; <UNPREDICTABLE>
    4d7c:	muleq	r0, ip, r1
    4d80:	andeq	lr, r0, lr, asr #3
    4d84:	andeq	lr, r0, r0, asr #3
    4d88:	stmhi	sl, {r0, r3, r4, r5, r7, r8, ip, sp, pc}
    4d8c:	blcs	cc6e0 <mount@plt+0xca1f8>
    4d90:	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4d94:	beq	1c0da8 <mount@plt+0x1be8c0>
    4d98:	strmi	r0, [r1], -lr, lsl #4
    4d9c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4da0:	strmi	lr, [r1], -r8, ror #13
    4da4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4da8:	strmi	lr, [r1], -r4, ror #13
    4dac:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    4db0:	strmi	lr, [r1], -r0, ror #13
    4db4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    4db8:			; <UNDEFINED> instruction: 0x4770e6dc
    4dbc:	stmdami	r5, {r0, r9, sl, lr}
    4dc0:			; <UNDEFINED> instruction: 0xe6d74478
    4dc4:			; <UNDEFINED> instruction: 0x0000e1b2
    4dc8:	andeq	lr, r0, lr, lsl #3
    4dcc:	muleq	r0, r2, r1
    4dd0:	muleq	r0, r2, r1
    4dd4:	andeq	lr, r0, r0, lsr #3
    4dd8:			; <UNDEFINED> instruction: 0x4604b510
    4ddc:	stmdavs	r1!, {r0, r1, r2, r3, fp, lr}
    4de0:			; <UNDEFINED> instruction: 0xf7ff4478
    4de4:	stmdami	lr, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4de8:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
    4dec:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    4df0:	stmiavs	r1!, {r2, r3, fp, lr}
    4df4:			; <UNDEFINED> instruction: 0xf7ff4478
    4df8:	stmdami	fp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    4dfc:	ldrbtmi	r6, [r8], #-2273	; 0xfffff71f
    4e00:	mrc2	7, 5, pc, cr8, cr15, {7}
    4e04:	stmdbvs	r1!, {r0, r3, fp, lr}
    4e08:			; <UNDEFINED> instruction: 0xf7ff4478
    4e0c:	stmdami	r8, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    4e10:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
    4e14:			; <UNDEFINED> instruction: 0x4010e8bd
    4e18:	svclt	0x0000e6ac
    4e1c:	muleq	r0, r4, r1
    4e20:	muleq	r0, r6, r1
    4e24:	muleq	r0, r8, r1
    4e28:	muleq	r0, lr, r1
    4e2c:	andeq	lr, r0, r0, lsr #3
    4e30:	muleq	r0, lr, r1
    4e34:	ldrlt	r4, [r0, #-1538]	; 0xfffff9fe
    4e38:			; <UNDEFINED> instruction: 0xf8124604
    4e3c:	stmdacs	sl, {r2, r8, r9, fp}
    4e40:	tstcs	r0, ip, lsl #30
    4e44:			; <UNDEFINED> instruction: 0xf0072104
    4e48:	stmdavc	r2!, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
    4e4c:	stmdami	r6, {r0, r9, sl, lr}
    4e50:			; <UNDEFINED> instruction: 0xf7ff4478
    4e54:	bmi	184898 <mount@plt+0x1823b0>
    4e58:			; <UNDEFINED> instruction: 0xf1048861
    4e5c:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
    4e60:			; <UNDEFINED> instruction: 0x4010e8bd
    4e64:	stclt	0, cr15, [r0, #28]!
    4e68:	andeq	lr, r0, r0, ror r1
    4e6c:	andeq	lr, r0, sl, ror #2
    4e70:	blmi	fee9755c <mount@plt+0xfee95074>
    4e74:	ldrbtmi	r4, [r9], #-2746	; 0xfffff546
    4e78:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4e7c:	strdlt	r4, [r9], r0
    4e80:			; <UNDEFINED> instruction: 0xf8d3588a
    4e84:	ldmdavs	r2, {r2, r4, sl, lr}
    4e88:			; <UNDEFINED> instruction: 0xf04f9207
    4e8c:	bmi	fed45694 <mount@plt+0xfed431ac>
    4e90:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    4e94:	sfmcs	f1, 1, [r0], {2}
    4e98:			; <UNDEFINED> instruction: 0xf8d3d04e
    4e9c:	andcs	r2, r1, r0, lsl r4
    4ea0:	ldrne	pc, [r8], #-2259	; 0xfffff72d
    4ea4:	ldmdahi	r2, {r3, sl, ip, sp}
    4ea8:	andmi	r6, r2, fp, asr #16
    4eac:	subvs	r4, fp, r3, lsl r4
    4eb0:	b	ff442eac <mount@plt+0xff4409c4>
    4eb4:	cmple	fp, r0, lsl #16
    4eb8:	beq	1440ffc <mount@plt+0x143eb14>
    4ebc:	adchi	pc, r8, #14614528	; 0xdf0000
    4ec0:	ldrbtmi	r2, [r8], #1281	; 0x501
    4ec4:	streq	pc, [r4, -r8, lsl #2]
    4ec8:			; <UNDEFINED> instruction: 0xe01046b9
    4ecc:	ldmvs	r8!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    4ed0:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ed4:	ldrbmi	r4, [r0, #-1072]	; 0xfffffbd0
    4ed8:	ldrbmi	fp, [r0], -r8, lsr #31
    4edc:	teqvs	r8, r0, lsl #16
    4ee0:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    4ee4:	bl	fe9d2b4c <mount@plt+0xfe9d0664>
    4ee8:	blcs	ff605b14 <mount@plt+0xff60362c>
    4eec:	ldmvs	fp!, {r6, sl, fp, ip, lr, pc}^
    4ef0:	mvnsle	r2, r0, lsl #22
    4ef4:	vstrcs.16	s12, [r0, #-252]	; 0xffffff04	; <UNPREDICTABLE>
    4ef8:	ldrtmi	sp, [r0], -r8, ror #1
    4efc:	svccs	0x0000e7eb
    4f00:	msrhi	CPSR_, r0, asr #32
    4f04:	ldrbtmi	r4, [sp], #-3481	; 0xfffff267
    4f08:	ldrmi	pc, [r4], #-2261	; 0xfffff72b
    4f0c:	ldrmi	pc, [r8], #-2245	; 0xfffff73b
    4f10:			; <UNDEFINED> instruction: 0x4620b13c
    4f14:			; <UNDEFINED> instruction: 0xf8c56824
    4f18:			; <UNDEFINED> instruction: 0xf7fd4418
    4f1c:	stccs	8, cr14, [r0], {50}	; 0x32
    4f20:	bmi	fe4f9704 <mount@plt+0xfe4f721c>
    4f24:	blmi	fe4cd32c <mount@plt+0xfe4cae44>
    4f28:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4f2c:	andsvs	r1, r0, r0, lsl sp
    4f30:	ldrne	pc, [r4], #-2243	; 0xfffff73d
    4f34:	ldrne	pc, [ip], #-2243	; 0xfffff73d
    4f38:	blmi	fe25797c <mount@plt+0xfe255494>
    4f3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f40:	blls	1defb0 <mount@plt+0x1dcac8>
    4f44:			; <UNDEFINED> instruction: 0xf040405a
    4f48:	andlt	r8, r9, r5, lsl #2
    4f4c:	svchi	0x00f0e8bd
    4f50:	vpmax.s8	d26, d5, d5
    4f54:	andcs	r4, r1, r3, lsl r1
    4f58:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f5c:	adcle	r3, fp, r1
    4f60:			; <UNDEFINED> instruction: 0xa016f8bd
    4f64:	svceq	0x0000f1ba
    4f68:			; <UNDEFINED> instruction: 0xf04fbf08
    4f6c:	sbfx	r0, r0, #20, #6
    4f70:	blmi	fe0968ac <mount@plt+0xfe0943c4>
    4f74:			; <UNDEFINED> instruction: 0xf1054e82
    4f78:	stmdbvs	r8!, {r3, r4, r8, r9, sl}
    4f7c:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    4f80:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4f84:	strbmi	r3, [fp], r4, lsl #6
    4f88:	ldmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    4f8c:	bl	fe9d27a4 <mount@plt+0xfe9d02bc>
    4f90:	ldrbtmi	r0, [r4], fp, lsl #18
    4f94:	ldmdblt	r0, {r0, r1, r8, r9, ip, pc}^
    4f98:	svceq	0x00d8f1b9
    4f9c:	ldrtmi	sp, [sp], -r0, asr #24
    4fa0:			; <UNDEFINED> instruction: 0xf1056928
    4fa4:	bl	fe9c6c0c <mount@plt+0xfe9c4724>
    4fa8:	stmdacs	r0, {r0, r1, r3, r8, fp}
    4fac:			; <UNDEFINED> instruction: 0xf1b9d0f4
    4fb0:	ldrbtmi	r0, [r0], #-4056	; 0xfffff028
    4fb4:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
    4fb8:	sbchi	pc, r8, r0, lsl #6
    4fbc:	and	r4, r3, fp, lsr r6
    4fc0:	blne	fe691c28 <mount@plt+0xfe68f740>
    4fc4:			; <UNDEFINED> instruction: 0xdc072ad8
    4fc8:	bcs	1f438 <mount@plt+0x1cf50>
    4fcc:	ldrbmi	sp, [r0, #-248]	; 0xffffff08
    4fd0:	selmi	fp, ip, ip
    4fd4:	blle	ff8969f4 <mount@plt+0xff89450c>
    4fd8:			; <UNDEFINED> instruction: 0xf0004550
    4fdc:	ldrbmi	r8, [r0, #-173]	; 0xffffff53
    4fe0:	blls	fc400 <mount@plt+0xf9f18>
    4fe4:	strbtmi	r4, [r1], -pc, lsr #12
    4fe8:	bl	fe9569b0 <mount@plt+0xfe9544c8>
    4fec:	vldrcc.16	s0, [r8, #-6]	; <UNPREDICTABLE>
    4ff0:	andeq	lr, r0, sl, lsr #23
    4ff4:	blx	fe8c1032 <mount@plt+0xfe8beb4a>
    4ff8:	stmdble	sl, {r0, r2, r6, r8, sl, lr}
    4ffc:	ldmdbvs	sl, {r0, r1, r3, r5, r9, sl, lr}
    5000:	strmi	fp, [r2], #-290	; 0xfffffede
    5004:	stmdbcc	r1, {r0, r3, r8, ip, sp, pc}
    5008:	tstvs	sl, r1, lsl #4
    500c:	strbmi	r3, [r3, #-2840]	; 0xfffff4e8
    5010:			; <UNDEFINED> instruction: 0xf1b9d8f5
    5014:			; <UNDEFINED> instruction: 0xf04f0fd8
    5018:	strtmi	r0, [r8], r0, lsl #24
    501c:	ldcle	6, cr4, [lr, #920]!	; 0x398
    5020:	bmi	1658588 <mount@plt+0x16560a0>
    5024:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, sl, lr}
    5028:	strcc	r4, [r4, #-1146]	; 0xfffffb86
    502c:			; <UNDEFINED> instruction: 0xf8c2692b
    5030:	ldmdblt	fp, {r3, r4, sl, ip}
    5034:	ldrcc	r6, [r8, #-2731]	; 0xfffff555
    5038:	rscsle	r2, fp, r0, lsl #22
    503c:	smlsdcs	r0, r3, sl, r4
    5040:			; <UNDEFINED> instruction: 0xf04f9902
    5044:	cdpmi	8, 5, cr0, cr2, cr1, {0}
    5048:			; <UNDEFINED> instruction: 0xf8df46b9
    504c:	strbmi	sl, [r7], -r8, asr #2
    5050:	andlt	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    5054:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, sl, lr}
    5058:	stmdahi	r2!, {r1, r3, r4, r5, r6, r7, sl, lr}
    505c:	stmdbcs	r0, {r2, r9, sl, ip, sp}
    5060:	blcs	34cc8 <mount@plt+0x327e0>
    5064:			; <UNDEFINED> instruction: 0xf104d14c
    5068:			; <UNDEFINED> instruction: 0xf8db0802
    506c:	mrscs	r3, (UNDEF: 1)
    5070:			; <UNDEFINED> instruction: 0xf7fd4640
    5074:	stmdavs	fp!, {r1, r2, r5, fp, sp, lr, pc}
    5078:	bcs	1f528 <mount@plt+0x1d040>
    507c:	blcs	b4ce4 <mount@plt+0xb27fc>
    5080:	strbmi	sp, [r8], #-18	; 0xffffffee
    5084:	bl	fe88fc90 <mount@plt+0xfe88d7a8>
    5088:	svclt	0x00040200
    508c:	sbcsvc	lr, r2, #2048	; 0x800
    5090:	bcs	91e0 <mount@plt+0x6cf8>
    5094:	stmdbmi	r0, {r3, r8, sl, fp, ip, lr, pc}^
    5098:	andcs	r2, r1, r0, lsr #6
    509c:			; <UNDEFINED> instruction: 0xf7fd4479
    50a0:	and	lr, r1, r6, lsr #18
    50a4:	cmnlt	r3, fp, ror #17
    50a8:	blcs	ff60bf5c <mount@plt+0xff609a74>
    50ac:	ldrcc	fp, [r8, #-3864]	; 0xfffff0e8
    50b0:	strdcs	sp, [sl], -r8
    50b4:			; <UNDEFINED> instruction: 0xf7fd4635
    50b8:	stmiavs	fp!, {r8, fp, sp, lr, pc}^
    50bc:	blcs	ecc4 <mount@plt+0xc7dc>
    50c0:	blmi	db9890 <mount@plt+0xdb73a8>
    50c4:	ldrbtmi	r8, [fp], #-2084	; 0xfffff7dc
    50c8:			; <UNDEFINED> instruction: 0xf8d33401
    50cc:			; <UNDEFINED> instruction: 0xf0242418
    50d0:	strbmi	r0, [r4], #-1025	; 0xfffffbff
    50d4:	addmi	r6, ip, #5308416	; 0x510000
    50d8:			; <UNDEFINED> instruction: 0xf107d026
    50dc:	teqlt	r7, r1, lsl #16
    50e0:	andcs	r4, r1, pc, lsr #18
    50e4:	ldrbtmi	r6, [r9], #-2218	; 0xfffff756
    50e8:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50ec:	stmdbvs	fp!, {r0, r1, r2, r9, sl, lr}
    50f0:	stmdavs	r9!, {r0, r3, r4, r5, r7, r9, sl, lr}
    50f4:	stmdahi	r2!, {r0, r1, r2, r6, r9, sl, lr}
    50f8:	svclt	0x00182900
    50fc:	adcsle	r2, r2, r0, lsl #22
    5100:	stmdbcs	r1, {r0, r1, r3, r4, r7, r9, fp, ip}
    5104:	movweq	lr, #39843	; 0x9ba3
    5108:	movwcc	fp, #7938	; 0x1f02
    510c:	bicsvc	lr, r3, #3072	; 0xc00
    5110:	blcs	9284 <mount@plt+0x6d9c>
    5114:	ldrmi	sp, [sl], -r7, lsr #27
    5118:			; <UNDEFINED> instruction: 0x23204651
    511c:			; <UNDEFINED> instruction: 0xf7fd2001
    5120:	stmdahi	r2!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    5124:	ldr	r4, [lr, r1, lsl #9]
    5128:			; <UNDEFINED> instruction: 0xf8c36814
    512c:	cfstrscs	mvf4, [r0], {24}
    5130:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    5134:	ldrb	r3, [r0, r8, lsl #8]
    5138:	stceq	0, cr15, [r0], {79}	; 0x4f
    513c:	strbtmi	r4, [r6], r8, lsr #13
    5140:			; <UNDEFINED> instruction: 0xe72d463d
    5144:			; <UNDEFINED> instruction: 0xf7fd200a
    5148:			; <UNDEFINED> instruction: 0xe6dbe8b8
    514c:			; <UNDEFINED> instruction: 0xf47f4550
    5150:	strb	sl, [r5, -r6, asr #30]!
    5154:	svc	0x0070f7fc
    5158:	andeq	r2, r2, r2, lsl #30
    515c:	ldrdeq	r4, [r2], -ip
    5160:	andeq	r0, r0, r4, lsr #4
    5164:	andeq	r2, r2, r6, ror #29
    5168:	andeq	r3, r2, sl, asr #2
    516c:	andeq	r4, r2, lr, asr #28
    5170:	andeq	r3, r2, r4, ror #1
    5174:	andeq	r4, r2, sl, lsr #28
    5178:	andeq	r2, r2, ip, lsr lr
    517c:	muleq	r2, r0, r0
    5180:	andeq	r3, r2, lr, lsl #1
    5184:	andeq	r2, r2, r8, ror #31
    5188:	andeq	r4, r2, ip, lsr #26
    518c:	andeq	r0, r0, r0, ror #4
    5190:			; <UNDEFINED> instruction: 0x00022fb8
    5194:	andeq	sp, r0, r4, ror pc
    5198:	andeq	sp, r0, r0, lsr pc
    519c:	andeq	r4, r2, lr, lsl #25
    51a0:	andeq	r1, r1, lr, lsr #13
    51a4:	bmi	ad7e54 <mount@plt+0xad596c>
    51a8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    51ac:	ldmpl	fp, {r2, r9, sl, lr}
    51b0:	ldmdavs	fp, {r1, r7, ip, sp, pc}
    51b4:	vldr	d11, [pc, #300]	; 52e8 <mount@plt+0x2e00>
    51b8:			; <UNDEFINED> instruction: 0xeeb47b22
    51bc:	vsqrt.f64	d16, d7
    51c0:			; <UNDEFINED> instruction: 0xdc14fa10
    51c4:	blvc	840848 <mount@plt+0x83e360>
    51c8:	bleq	ff200ca0 <mount@plt+0xff1fe7b8>
    51cc:	blx	440d98 <mount@plt+0x43e8b0>
    51d0:	cdp	13, 8, cr13, cr0, cr7, {1}
    51d4:	blmi	81fdf8 <mount@plt+0x81d910>
    51d8:	rscscc	pc, pc, #79	; 0x4f
    51dc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    51e0:	blvs	4081c <mount@plt+0x3e334>
    51e4:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51e8:	andlt	r4, r2, r0, lsr #12
    51ec:	mcr	13, 4, fp, cr0, cr0, {0}
    51f0:	blmi	69fe14 <mount@plt+0x69d92c>
    51f4:	rscscc	pc, pc, #79	; 0x4f
    51f8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    51fc:	blvs	40838 <mount@plt+0x3e350>
    5200:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5204:	andlt	r4, r2, r0, lsr #12
    5208:	blmi	574650 <mount@plt+0x572168>
    520c:	rscscc	pc, pc, #79	; 0x4f
    5210:	bleq	4084c <mount@plt+0x3e364>
    5214:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    5218:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    521c:	andlt	r4, r2, r0, lsr #12
    5220:	blmi	434668 <mount@plt+0x432180>
    5224:	rscscc	pc, pc, #79	; 0x4f
    5228:	bleq	40864 <mount@plt+0x3e37c>
    522c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    5230:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5234:	andlt	r4, r2, r0, lsr #12
    5238:	svclt	0x0000bd10
    523c:	andhi	pc, r0, pc, lsr #7
    5240:	andeq	r0, r0, r0
    5244:	smlawbmi	lr, r0, r4, r8
    5248:	andeq	r0, r0, r0
    524c:	addmi	r4, pc, r0
    5250:	ldrdeq	r2, [r2], -r0
    5254:	andeq	r0, r0, r4, lsr r2
    5258:	andeq	sp, r0, r2, lsl #28
    525c:	ldrdeq	sp, [r0], -lr
    5260:			; <UNDEFINED> instruction: 0x0000ddba
    5264:	andeq	sp, r0, r2, lsl lr
    5268:			; <UNDEFINED> instruction: 0x4604b5f0
    526c:	blhi	c0728 <mount@plt+0xbe240>
    5270:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5274:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5278:	addslt	r4, r7, sl, ror r4
    527c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5280:			; <UNDEFINED> instruction: 0xf04f9315
    5284:			; <UNDEFINED> instruction: 0xf8900300
    5288:	blcs	12090 <mount@plt+0xfba8>
    528c:	teqhi	r4, #64	; 0x40	; <UNPREDICTABLE>
    5290:	orrcc	pc, r1, #148, 16	; 0x940000
    5294:			; <UNDEFINED> instruction: 0xf0402b00
    5298:			; <UNDEFINED> instruction: 0xf894832a
    529c:	blcs	120ac <mount@plt+0xfbc4>
    52a0:	nophi	{64}	; 0x40
    52a4:	orrcc	pc, r3, #148, 16	; 0x940000
    52a8:			; <UNDEFINED> instruction: 0xf0402b00
    52ac:			; <UNDEFINED> instruction: 0xf8948316
    52b0:	blcs	120c8 <mount@plt+0xfbe0>
    52b4:	movwhi	pc, #49216	; 0xc040	; <UNPREDICTABLE>
    52b8:	rsbcc	pc, r4, #148, 16	; 0x940000
    52bc:			; <UNDEFINED> instruction: 0xf0402b00
    52c0:			; <UNDEFINED> instruction: 0xf8948300
    52c4:	blcs	120e0 <mount@plt+0xfbf8>
    52c8:	rscshi	pc, r4, #64	; 0x40
    52cc:	blvc	fe7c0924 <mount@plt+0xfe7be43c>
    52d0:	blvc	1040dac <mount@plt+0x103e8c4>
    52d4:	blx	440ea0 <mount@plt+0x43e9b8>
    52d8:	rschi	pc, r5, #64	; 0x40
    52dc:	adcne	pc, r0, #212, 16	; 0xd40000
    52e0:			; <UNDEFINED> instruction: 0xf0402900
    52e4:	lfm	f0, 1, [r4, #876]	; 0x36c
    52e8:			; <UNDEFINED> instruction: 0xeeb57ba2
    52ec:	vneg.f64	d23, d0
    52f0:			; <UNDEFINED> instruction: 0xf040fa10
    52f4:	lfm	f0, 1, [r4, #800]	; 0x320
    52f8:			; <UNDEFINED> instruction: 0xeeb57ba0
    52fc:	vneg.f64	d23, d0
    5300:			; <UNDEFINED> instruction: 0xf040fa10
    5304:			; <UNDEFINED> instruction: 0xf8d482b9
    5308:	stmdbcs	r0, {r3, r4, r7, r9, ip}
    530c:	adchi	pc, r6, #64	; 0x40
    5310:	adcsne	pc, r8, #212, 16	; 0xd40000
    5314:			; <UNDEFINED> instruction: 0xf0402900
    5318:			; <UNDEFINED> instruction: 0xf8d4829c
    531c:	stmdbcs	r0, {r2, r6, r7, r9, ip}
    5320:	addshi	pc, r2, #64	; 0x40
    5324:	adcsne	pc, ip, #212, 16	; 0xd40000
    5328:			; <UNDEFINED> instruction: 0xf0402900
    532c:			; <UNDEFINED> instruction: 0xf8d48288
    5330:	stmdbcs	r0, {r6, r7, r9, ip}
    5334:	rsbshi	pc, lr, #64	; 0x40
    5338:	sbcne	pc, r8, #212, 16	; 0xd40000
    533c:			; <UNDEFINED> instruction: 0xf0402900
    5340:			; <UNDEFINED> instruction: 0xf8d48274
    5344:	stmdbcs	r0, {r2, r3, r4, r7, r9, ip}
    5348:	rsbhi	pc, sl, #64	; 0x40
    534c:	bicscs	lr, ip, #212, 18	; 0x350000
    5350:	tsteq	r3, r2, asr sl
    5354:	subshi	pc, pc, #64	; 0x40
    5358:	bicscs	lr, lr, #212, 18	; 0x350000
    535c:	tsteq	r3, r2, asr sl
    5360:	subshi	pc, r4, #64	; 0x40
    5364:			; <UNDEFINED> instruction: 0x23bce9d4
    5368:	tsteq	r3, r2, asr sl
    536c:	subhi	pc, r9, #64	; 0x40
    5370:			; <UNDEFINED> instruction: 0x23bee9d4
    5374:	tsteq	r3, r2, asr sl
    5378:	eorshi	pc, lr, #64	; 0x40
    537c:	movwne	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    5380:			; <UNDEFINED> instruction: 0xf0402900
    5384:			; <UNDEFINED> instruction: 0xf8d48234
    5388:	stmdbcs	r0, {r2, r8, r9, ip}
    538c:	eorhi	pc, sl, #64	; 0x40
    5390:	movwne	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    5394:			; <UNDEFINED> instruction: 0xf0402900
    5398:			; <UNDEFINED> instruction: 0xf8d481b7
    539c:	stmdbcs	r0, {r2, r3, r8, r9, ip}
    53a0:			; <UNDEFINED> instruction: 0x81adf040
    53a4:	orreq	pc, r8, #212, 16	; 0xd40000
    53a8:	stfvcd	f3, [r3], {56}	; 0x38
    53ac:			; <UNDEFINED> instruction: 0xf0402b00
    53b0:	stmiami	r5!, {r0, r1, r2, r3, r4, r6, r7, pc}^
    53b4:			; <UNDEFINED> instruction: 0xf7ff4478
    53b8:			; <UNDEFINED> instruction: 0xf8d4fbdd
    53bc:	cmplt	fp, #140, 6	; 0x30000002
    53c0:	ldrdeq	lr, [r0, -r3]
    53c4:	blx	13c1402 <mount@plt+0x13bef1a>
    53c8:	blvc	40e98 <mount@plt+0x3e9b0>
    53cc:	bleq	4404d8 <mount@plt+0x43dff0>
    53d0:	cdp	8, 2, cr10, cr0, cr5, {0}
    53d4:			; <UNDEFINED> instruction: 0xf7ff0b07
    53d8:			; <UNDEFINED> instruction: 0xf8d4fee5
    53dc:	ldc	3, cr3, [pc, #560]	; 5614 <mount@plt+0x312c>
    53e0:	vldr	d6, [r3, #848]	; 0x350
    53e4:	vmov.f32	s14, #130	; 0xc0100000 -2.250
    53e8:			; <UNDEFINED> instruction: 0xee877b47
    53ec:	strmi	r7, [r1], -r6, lsl #22
    53f0:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    53f4:	blcs	600548 <mount@plt+0x5fe060>
    53f8:	blx	fef433fe <mount@plt+0xfef40f16>
    53fc:	orrcc	pc, ip, #212, 16	; 0xd40000
    5400:	bcs	1f770 <mount@plt+0x1d288>
    5404:	addhi	pc, r8, #64	; 0x40
    5408:	bcs	1f878 <mount@plt+0x1d390>
    540c:	rsbshi	pc, r9, #64	; 0x40
    5410:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
    5414:	blx	febc341a <mount@plt+0xfebc0f32>
    5418:	bleq	feac0a70 <mount@plt+0xfeabe588>
    541c:	bleq	1040ef8 <mount@plt+0x103ea10>
    5420:	blx	440fec <mount@plt+0x43eb04>
    5424:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    5428:	sbcne	pc, ip, #212, 16	; 0xd40000
    542c:			; <UNDEFINED> instruction: 0xf0402900
    5430:			; <UNDEFINED> instruction: 0xf8d480a9
    5434:	stmdbcs	r0, {r4, r6, r7, r9, ip}
    5438:	adchi	pc, sp, r0, asr #32
    543c:	sbcsne	pc, r4, #212, 16	; 0xd40000
    5440:			; <UNDEFINED> instruction: 0xf0402900
    5444:	ldc	0, cr8, [r4, #708]	; 0x2c4
    5448:	vmov.u16	r0, d21[2]
    544c:	vneg.f64	d16, d0
    5450:			; <UNDEFINED> instruction: 0xf040fa10
    5454:	ldc	0, cr8, [r4, #724]	; 0x2d4
    5458:	vmov.u16	r0, d21[2]
    545c:	vneg.f64	d16, d0
    5460:			; <UNDEFINED> instruction: 0xf040fa10
    5464:			; <UNDEFINED> instruction: 0xf8d480ce
    5468:	stmdbcs	r0, {r4, r5, r8, r9, ip}
    546c:	sbcshi	pc, r6, r0, asr #32
    5470:	teqne	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    5474:			; <UNDEFINED> instruction: 0xf0402900
    5478:			; <UNDEFINED> instruction: 0xf89480da
    547c:	blcs	1229c <mount@plt+0xfdb4>
    5480:	sbcshi	pc, lr, r0, asr #32
    5484:	ldrsbeq	lr, [r6, #148]	; 0x94
    5488:	movweq	lr, #6736	; 0x1a50
    548c:	rschi	pc, r2, r0, asr #32
    5490:	tstne	r0, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    5494:			; <UNDEFINED> instruction: 0xf0402900
    5498:	ldmib	r4, {r0, r1, r2, r3, r4, r8, pc}^
    549c:	b	1449fb8 <mount@plt+0x1447ad0>
    54a0:	andle	r0, r3, r2, lsl #6
    54a4:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
    54a8:	blx	19434ae <mount@plt+0x1940fc6>
    54ac:	tstne	ip, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    54b0:			; <UNDEFINED> instruction: 0xf0402900
    54b4:			; <UNDEFINED> instruction: 0xf8d4811f
    54b8:	tstlt	r9, r0, lsr #6
    54bc:	eorcc	pc, r4, #212, 16	; 0xd40000
    54c0:	cmple	r0, sl, lsl #22
    54c4:	teqne	r8, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    54c8:	cmple	r4, r0, lsl #18
    54cc:	msrne	CPSR_s, #212, 16	; 0xd40000
    54d0:	cmple	r8, r0, lsl #18
    54d4:	msrne	CPSR_f, #212, 16	; 0xd40000
    54d8:	andle	r2, r3, r3, lsl #18
    54dc:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
    54e0:	blx	12434e6 <mount@plt+0x1240ffe>
    54e4:	teqne	ip, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    54e8:			; <UNDEFINED> instruction: 0xf0402900
    54ec:	ldfd	f0, [r4, #472]	; 0x1d8
    54f0:			; <UNDEFINED> instruction: 0xeeb57bd0
    54f4:	vneg.f64	d23, d0
    54f8:			; <UNDEFINED> instruction: 0xf040fa10
    54fc:			; <UNDEFINED> instruction: 0xf8d48167
    5500:	stmdbcs	r0, {r4, r6, r8, r9, ip}
    5504:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    5508:	cmpne	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    550c:			; <UNDEFINED> instruction: 0xf0402900
    5510:			; <UNDEFINED> instruction: 0xf8d48153
    5514:	stmdbcs	r0, {r2, r3, r5, r8, r9, ip}
    5518:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    551c:	blvc	ff4c0b74 <mount@plt+0xff4be68c>
    5520:	blvc	1040ffc <mount@plt+0x103eb14>
    5524:	blx	4410f0 <mount@plt+0x43ec08>
    5528:	rscshi	pc, r3, r0, asr #32
    552c:	blmi	fe157f60 <mount@plt+0xfe155a78>
    5530:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5534:	blls	55f5a4 <mount@plt+0x55d0bc>
    5538:			; <UNDEFINED> instruction: 0xf040405a
    553c:	andslt	r8, r7, r5, lsr #4
    5540:	blhi	c083c <mount@plt+0xbe354>
    5544:	stmmi	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5548:			; <UNDEFINED> instruction: 0xf7ff4478
    554c:			; <UNDEFINED> instruction: 0xf8d4fb13
    5550:	stmdbcs	r0, {r3, r4, r5, r8, r9, ip}
    5554:	stmmi	r3, {r1, r3, r4, r5, r7, ip, lr, pc}
    5558:			; <UNDEFINED> instruction: 0xf7ff4478
    555c:			; <UNDEFINED> instruction: 0xf8d4fb0b
    5560:	stmdbcs	r0, {r2, r5, r8, r9, ip}
    5564:	stmmi	r0, {r1, r2, r4, r5, r7, ip, lr, pc}
    5568:			; <UNDEFINED> instruction: 0xf7ff4478
    556c:	ldr	pc, [r1, r3, lsl #22]!
    5570:	ldmib	r0, {r0, r2, r6, r7, fp, sp, lr}^
    5574:	stmdavs	r1, {r0, r8, r9, sp}
    5578:	strls	r4, [r0, #-2172]	; 0xfffff784
    557c:			; <UNDEFINED> instruction: 0xf7ff4478
    5580:			; <UNDEFINED> instruction: 0xe71afaf9
    5584:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    5588:	blx	ffd4358c <mount@plt+0xffd410a4>
    558c:	sbcsne	pc, r0, #212, 16	; 0xd40000
    5590:			; <UNDEFINED> instruction: 0xf43f2900
    5594:	ldmdami	r7!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}^
    5598:			; <UNDEFINED> instruction: 0xf7ff4478
    559c:			; <UNDEFINED> instruction: 0xf8d4faeb
    55a0:	stmdbcs	r0, {r2, r4, r6, r7, r9, ip}
    55a4:	svcge	0x004ff43f
    55a8:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    55ac:	blx	ff8c35b0 <mount@plt+0xff8c10c8>
    55b0:	bleq	fedc0c08 <mount@plt+0xfedbe720>
    55b4:	bleq	1041090 <mount@plt+0x103eba8>
    55b8:	blx	441184 <mount@plt+0x43ec9c>
    55bc:	svcge	0x004bf43f
    55c0:	strtmi	sl, [r8], -r5, lsl #26
    55c4:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    55c8:	stmdami	ip!, {r0, r9, sl, lr}^
    55cc:			; <UNDEFINED> instruction: 0xf7ff4478
    55d0:	vldr	s30, [r4, #836]	; 0x344
    55d4:	vmov.u16	r0, d21[2]
    55d8:	vneg.f64	d16, d0
    55dc:			; <UNDEFINED> instruction: 0xf43ffa10
    55e0:	qasxmi	sl, r8, sl
    55e4:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    55e8:	stmdami	r5!, {r0, r9, sl, lr}^
    55ec:			; <UNDEFINED> instruction: 0xf7ff4478
    55f0:	vldr	s30, [r4, #772]	; 0x304
    55f4:	vmov.u16	r0, d21[2]
    55f8:	vneg.f64	d16, d0
    55fc:			; <UNDEFINED> instruction: 0xf43ffa10
    5600:	stmdage	r5, {r1, r4, r5, r8, r9, sl, fp, sp, pc}
    5604:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    5608:	ldmdami	lr, {r0, r9, sl, lr}^
    560c:			; <UNDEFINED> instruction: 0xf7ff4478
    5610:			; <UNDEFINED> instruction: 0xf8d4fab1
    5614:	stmdbcs	r0, {r4, r5, r8, r9, ip}
    5618:	svcge	0x002af43f
    561c:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    5620:	blx	fea43624 <mount@plt+0xfea4113c>
    5624:	teqne	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    5628:			; <UNDEFINED> instruction: 0xf43f2900
    562c:	ldmdami	r7, {r1, r2, r5, r8, r9, sl, fp, sp, pc}^
    5630:			; <UNDEFINED> instruction: 0xf7ff4478
    5634:			; <UNDEFINED> instruction: 0xf894fa9f
    5638:	blcs	12458 <mount@plt+0xff70>
    563c:	svcge	0x0022f43f
    5640:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    5644:	blx	fe5c3648 <mount@plt+0xfe5c1160>
    5648:	ldrsbeq	lr, [r6, #148]	; 0x94
    564c:	movweq	lr, #6736	; 0x1a50
    5650:	svcge	0x001ef43f
    5654:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    5658:			; <UNDEFINED> instruction: 0xf00d2300
    565c:			; <UNDEFINED> instruction: 0x4602fa39
    5660:	strmi	r4, [fp], -ip, asr #16
    5664:			; <UNDEFINED> instruction: 0xf7ff4478
    5668:	ldmib	r4, {r0, r2, r7, r9, fp, ip, sp, lr, pc}^
    566c:	b	159f5d4 <mount@plt+0x159d0ec>
    5670:			; <UNDEFINED> instruction: 0xf0400307
    5674:	ldmib	r4, {r1, r5, r6, r8, pc}^
    5678:	b	159f5e8 <mount@plt+0x159d100>
    567c:			; <UNDEFINED> instruction: 0xf43f0307
    5680:			; <UNDEFINED> instruction: 0xf44faf07
    5684:	movwcs	r7, #634	; 0x27a
    5688:			; <UNDEFINED> instruction: 0x46394630
    568c:	blx	8416c8 <mount@plt+0x83f1e0>
    5690:	ldrbtmi	r4, [sp], #-3393	; 0xfffff2bf
    5694:	strmi	r4, [fp], -r2, lsl #12
    5698:			; <UNDEFINED> instruction: 0x46394630
    569c:	andcc	lr, r2, #3358720	; 0x334000
    56a0:			; <UNDEFINED> instruction: 0xf9e0f00d
    56a4:	blvc	940d28 <mount@plt+0x93e840>
    56a8:	bleq	6407b4 <mount@plt+0x63e2cc>
    56ac:	ldrsbeq	lr, [r6, #148]	; 0x94
    56b0:	blhi	200f58 <mount@plt+0x1fea70>
    56b4:			; <UNDEFINED> instruction: 0xf9d6f00d
    56b8:	andcc	lr, r2, #3620864	; 0x374000
    56bc:	bleq	5c07c8 <mount@plt+0x5be2e0>
    56c0:	cdp	6, 8, cr4, cr8, cr8, {1}
    56c4:	vstr	d7, [sp, #24]
    56c8:			; <UNDEFINED> instruction: 0xf7ff7b00
    56cc:			; <UNDEFINED> instruction: 0xf8d4fa53
    56d0:	stmdbcs	r0, {r4, r8, r9, ip}
    56d4:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    56d8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    56dc:	blx	12c36e0 <mount@plt+0x12c11f8>
    56e0:	stmdage	r5, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    56e4:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    56e8:	stmdami	sp!, {r0, r9, sl, lr}
    56ec:			; <UNDEFINED> instruction: 0xf7ff4478
    56f0:	ldr	pc, [r9], r1, asr #20
    56f4:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    56f8:	blx	f436fc <mount@plt+0xf41214>
    56fc:	stmdami	sl!, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    5700:			; <UNDEFINED> instruction: 0xf7ff4478
    5704:			; <UNDEFINED> instruction: 0xe64dfa37
    5708:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    570c:	blx	cc3710 <mount@plt+0xcc1228>
    5710:	stmdami	r7!, {r0, r1, r6, r9, sl, sp, lr, pc}
    5714:	blcs	600868 <mount@plt+0x5fe380>
    5718:			; <UNDEFINED> instruction: 0xf7ff4478
    571c:	str	pc, [r5, -fp, lsr #20]
    5720:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    5724:	blx	9c3728 <mount@plt+0x9c1240>
    5728:	svclt	0x0000e6f8
    572c:	andhi	pc, r0, pc, lsr #7
    5730:	andeq	r0, r0, r0
    5734:	addmi	r4, pc, r0
    5738:	andeq	r0, r0, r0
    573c:	subsmi	r0, r9, r0
    5740:	andeq	r2, r2, r0, lsl #22
    5744:	andeq	r0, r0, r4, lsr #4
    5748:	andeq	sp, r0, r0, asr #27
    574c:	muleq	r0, sl, sp
    5750:	andeq	lr, r0, lr, lsr #30
    5754:	andeq	sp, r0, r2, lsl lr
    5758:	andeq	sp, r0, lr, lsl lr
    575c:	andeq	r2, r2, r8, asr #16
    5760:	andeq	sp, r0, ip, lsl #27
    5764:	andeq	sp, r0, r8, lsl #27
    5768:	andeq	sp, r0, r8, lsl #27
    576c:	andeq	sp, r0, r4, asr #23
    5770:	andeq	sp, r0, sl, asr #24
    5774:	andeq	sp, r0, r4, asr #24
    5778:	andeq	sp, r0, lr, lsr ip
    577c:	andeq	sp, r0, r8, lsr #24
    5780:	andeq	sp, r0, ip, lsl ip
    5784:	andeq	sp, r0, r4, lsl #24
    5788:	andeq	sp, r0, sl, lsl #24
    578c:	andeq	sp, r0, r8, lsl #24
    5790:	andeq	sp, r0, sl, lsl #24
    5794:	strdeq	sp, [r0], -r8
    5798:	strdeq	sp, [r0], -sl
    579c:	ldrdeq	sp, [r0], -r2
    57a0:	ldrdeq	sp, [r0], -r8
    57a4:	ldrdeq	sp, [r0], -r2
    57a8:	andeq	sp, r0, ip, lsr #20
    57ac:	andeq	sp, r0, lr, lsl #20
    57b0:	andeq	sp, r0, r0, asr #24
    57b4:	andeq	sp, r0, sl, lsr #24
    57b8:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    57bc:			; <UNDEFINED> instruction: 0xf9daf7ff
    57c0:	ldmdami	r6!, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}^
    57c4:			; <UNDEFINED> instruction: 0xf7ff4478
    57c8:			; <UNDEFINED> instruction: 0xe69df9d5
    57cc:	mrrc	8, 7, r4, r3, cr4
    57d0:	ldrbtmi	r2, [r8], #-2839	; 0xfffff4e9
    57d4:			; <UNDEFINED> instruction: 0xf9cef7ff
    57d8:	ldmdami	r2!, {r0, r4, r7, r9, sl, sp, lr, pc}^
    57dc:			; <UNDEFINED> instruction: 0xf7ff4478
    57e0:	str	pc, [r4], r9, asr #19
    57e4:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    57e8:			; <UNDEFINED> instruction: 0xf9c4f7ff
    57ec:	stmdami	pc!, {r4, r6, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    57f0:			; <UNDEFINED> instruction: 0xf7ff4478
    57f4:	strb	pc, [r6, #2495]	; 0x9bf	; <UNPREDICTABLE>
    57f8:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    57fc:			; <UNDEFINED> instruction: 0xf9baf7ff
    5800:	stmdami	ip!, {r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    5804:			; <UNDEFINED> instruction: 0xf7ff4478
    5808:	ldr	pc, [r1, #2485]!	; 0x9b5
    580c:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    5810:			; <UNDEFINED> instruction: 0xf9b0f7ff
    5814:	stmdami	r9!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}^
    5818:			; <UNDEFINED> instruction: 0xf7ff4478
    581c:	ldr	pc, [fp, #2475]	; 0x9ab
    5820:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    5824:			; <UNDEFINED> instruction: 0xf9a6f7ff
    5828:	stmdami	r6!, {r4, r7, r8, sl, sp, lr, pc}^
    582c:			; <UNDEFINED> instruction: 0xf7ff4478
    5830:	str	pc, [r6, #2465]	; 0x9a1
    5834:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    5838:			; <UNDEFINED> instruction: 0xf99cf7ff
    583c:	stmdami	r3!, {r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}^
    5840:			; <UNDEFINED> instruction: 0xf7ff4478
    5844:	ldrb	pc, [r2, #-2455]!	; 0xfffff669	; <UNPREDICTABLE>
    5848:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    584c:			; <UNDEFINED> instruction: 0xf992f7ff
    5850:	stmdami	r0!, {r3, r5, r6, r8, sl, sp, lr, pc}^
    5854:			; <UNDEFINED> instruction: 0xf7ff4478
    5858:	ldrb	pc, [lr, #-2445]	; 0xfffff673	; <UNPREDICTABLE>
    585c:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    5860:			; <UNDEFINED> instruction: 0xf988f7ff
    5864:	addscc	pc, r8, #212, 16	; 0xd40000
    5868:			; <UNDEFINED> instruction: 0xf57f07db
    586c:	ldmdami	fp, {r0, r4, r6, r8, sl, fp, sp, pc}^
    5870:			; <UNDEFINED> instruction: 0xf7ff4478
    5874:	strb	pc, [fp, #-2431]	; 0xfffff681	; <UNPREDICTABLE>
    5878:	mrrc	8, 5, r4, r3, cr9
    587c:	ldrbtmi	r2, [r8], #-2839	; 0xfffff4e9
    5880:			; <UNDEFINED> instruction: 0xf978f7ff
    5884:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r8, sl, sp, lr, pc}^
    5888:	ldmdami	r6, {r2, r5, r7, r8, r9, sl, sp, lr}^
    588c:	blcs	6009e0 <mount@plt+0x5fe4f8>
    5890:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    5894:			; <UNDEFINED> instruction: 0xf7ff6700
    5898:	str	pc, [ip, #-2413]!	; 0xfffff693
    589c:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    58a0:			; <UNDEFINED> instruction: 0xf968f7ff
    58a4:	ldmdami	r1, {r0, r1, r2, r3, r4, r8, sl, sp, lr, pc}^
    58a8:	blcs	6009fc <mount@plt+0x5fe514>
    58ac:			; <UNDEFINED> instruction: 0xf7ff4478
    58b0:	ldr	pc, [r3, #-2401]	; 0xfffff69f
    58b4:	ldmib	r4, {r1, r2, r3, r6, fp, lr}^
    58b8:	ldrbtmi	r1, [r8], #-684	; 0xfffffd54
    58bc:			; <UNDEFINED> instruction: 0xf95af7ff
    58c0:	stmdami	ip, {r2, r8, sl, sp, lr, pc}^
    58c4:	tstvc	r9, r4, lsl #10	; <UNPREDICTABLE>
    58c8:			; <UNDEFINED> instruction: 0xf7ff4478
    58cc:	ldrbt	pc, [r8], #2387	; 0x953	; <UNPREDICTABLE>
    58d0:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    58d4:			; <UNDEFINED> instruction: 0xf94ef7ff
    58d8:	stmdami	r8, {r1, r2, r3, r5, r6, r7, sl, sp, lr, pc}^
    58dc:			; <UNDEFINED> instruction: 0xf7ff4478
    58e0:	strbt	pc, [r4], #2377	; 0x949	; <UNPREDICTABLE>
    58e4:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    58e8:			; <UNDEFINED> instruction: 0xf944f7ff
    58ec:	stmdami	r5, {r1, r3, r4, r6, r7, sl, sp, lr, pc}^
    58f0:			; <UNDEFINED> instruction: 0xf7ff4478
    58f4:	ldrb	pc, [r0], #2367	; 0x93f	; <UNPREDICTABLE>
    58f8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    58fc:			; <UNDEFINED> instruction: 0xf93af7ff
    5900:	cdp	4, 0, cr14, cr7, cr6, {6}
    5904:			; <UNDEFINED> instruction: 0xeebb2a10
    5908:	stmdami	r0, {r2, r3, r6, r7, r8, r9, fp, ip, sp, lr}^
    590c:	cfldrd	mvd4, [r3], {120}	; 0x78
    5910:			; <UNDEFINED> instruction: 0xf7ff2b17
    5914:	ldrb	pc, [fp, #-2351]!	; 0xfffff6d1	; <UNPREDICTABLE>
    5918:	bcs	44113c <mount@plt+0x43ec54>
    591c:	blvc	ff341410 <mount@plt+0xff33ef28>
    5920:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    5924:	blcs	600a78 <mount@plt+0x5fe590>
    5928:			; <UNDEFINED> instruction: 0xf924f7ff
    592c:	orrcc	pc, ip, #212, 16	; 0xd40000
    5930:	bcs	1fda0 <mount@plt+0x1d8b8>
    5934:	cfstrdge	mvd15, [ip, #-252]!	; 0xffffff04
    5938:	vst1.64	{d30}, [pc :128], r3
    593c:	movwcs	r7, #634	; 0x27a
    5940:			; <UNDEFINED> instruction: 0x46394630
    5944:			; <UNDEFINED> instruction: 0xf8c4f00d
    5948:	ldrbtmi	r4, [sp], #-3378	; 0xfffff2ce
    594c:	strmi	r4, [fp], -r2, lsl #12
    5950:			; <UNDEFINED> instruction: 0x46394630
    5954:	andcc	lr, r2, #3358720	; 0x334000
    5958:			; <UNDEFINED> instruction: 0xf884f00d
    595c:	blvc	340fe0 <mount@plt+0x33eaf8>
    5960:	bleq	640a6c <mount@plt+0x63e584>
    5964:	ldrsbeq	lr, [r6, #148]	; 0x94
    5968:	blhi	201210 <mount@plt+0x1fed28>
    596c:			; <UNDEFINED> instruction: 0xf87af00d
    5970:	andcc	lr, r2, #3620864	; 0x374000
    5974:	bleq	5c0a80 <mount@plt+0x5be598>
    5978:	cdp	6, 8, cr4, cr8, cr8, {1}
    597c:	vstr	d7, [sp, #24]
    5980:			; <UNDEFINED> instruction: 0xf7ff7b00
    5984:			; <UNDEFINED> instruction: 0xe676f8f7
    5988:	bl	15c3980 <mount@plt+0x15c1498>
    598c:	andhi	pc, r0, pc, lsr #7
    5990:	andeq	r0, r0, r0
    5994:	subsmi	r0, r9, r0
    5998:	andeq	sp, r0, lr, ror fp
    599c:	andeq	sp, r0, r4, ror #22
    59a0:	andeq	sp, r0, sl, asr #22
    59a4:	andeq	sp, r0, r0, lsr fp
    59a8:	andeq	sp, r0, r6, lsr #18
    59ac:	andeq	sp, r0, ip, lsl #18
    59b0:	andeq	sp, r0, sl, ror #17
    59b4:	andeq	sp, r0, ip, asr #17
    59b8:	andeq	sp, r0, lr, lsr #17
    59bc:	muleq	r0, r0, r8
    59c0:	andeq	sp, r0, r6, ror r8
    59c4:	andeq	sp, r0, r0, ror #16
    59c8:	andeq	sp, r0, sl, asr #16
    59cc:	andeq	sp, r0, r4, lsr r8
    59d0:	andeq	sp, r0, lr, lsl r8
    59d4:	andeq	sp, r0, ip, lsl #16
    59d8:	andeq	sp, r0, lr, ror #15
    59dc:	andeq	sp, r0, r8, ror #15
    59e0:	andeq	sp, r0, r6, asr #15
    59e4:	andeq	sp, r0, r8, lsr #15
    59e8:	andeq	sp, r0, lr, lsl #15
    59ec:	andeq	sp, r0, r8, ror r7
    59f0:	andeq	sp, r0, sl, asr r7
    59f4:	andeq	sp, r0, r4, asr #11
    59f8:	andeq	sp, r0, r6, lsr r7
    59fc:	andeq	sp, r0, r0, lsr #14
    5a00:	andeq	sp, r0, lr, lsl #14
    5a04:	strdeq	sp, [r0], -ip
    5a08:	andeq	sp, r0, lr, ror #13
    5a0c:	andeq	sp, r0, r8, lsr #17
    5a10:	andeq	sp, r0, r2, lsl #17
    5a14:	andeq	sp, r0, r2, lsr #18
    5a18:	andsle	r2, r0, r1, lsl #16
    5a1c:	andle	r2, r8, r2, lsl #16
    5a20:	svclt	0x00032805
    5a24:			; <UNDEFINED> instruction: 0xf0806808
    5a28:	vmla.i<illegal width 8>	q8, q0, d0[0]
    5a2c:	andcs	r1, r0, r0, lsl #1
    5a30:	stmdavs	r8, {r4, r5, r6, r8, r9, sl, lr}
    5a34:	andseq	pc, r0, r0, lsl #1
    5a38:	andne	pc, r0, r0, asr #7
    5a3c:	stmdavs	r8, {r4, r5, r6, r8, r9, sl, lr}
    5a40:	eoreq	pc, r0, r0, lsl #1
    5a44:	subne	pc, r0, r0, asr #7
    5a48:	svclt	0x00004770
    5a4c:	push	{r0, r1, r3, fp, sp, lr}
    5a50:	blcs	99a18 <mount@plt+0x97530>
    5a54:	strmi	fp, [r8], r3, lsl #1
    5a58:	eorsle	r4, r9, r5, lsl #12
    5a5c:	svclt	0x00182b0a
    5a60:	teqle	r1, r0, lsl #14
    5a64:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5a68:	ldrdge	pc, [r0], -r2
    5a6c:	svceq	0x0000f1ba
    5a70:	blx	7f9b3c <mount@plt+0x7f7654>
    5a74:	ldrmi	pc, [r6], -r9, lsl #23
    5a78:	b	13cf680 <mount@plt+0x13cd198>
    5a7c:	movwls	r0, #5065	; 0x13c9
    5a80:			; <UNDEFINED> instruction: 0x2004f9b5
    5a84:	addvc	pc, lr, pc, asr #8
    5a88:	cmplt	r2, ip, lsr #12
    5a8c:	bl	1e43a84 <mount@plt+0x1e4159c>
    5a90:	addvc	pc, lr, #1325400064	; 0x4f000000
    5a94:	strmi	r4, [r4], -r9, lsr #12
    5a98:			; <UNDEFINED> instruction: 0xf7fcb1b0
    5a9c:			; <UNDEFINED> instruction: 0xf8c5ea98
    5aa0:			; <UNDEFINED> instruction: 0x46514118
    5aa4:			; <UNDEFINED> instruction: 0xf104464a
    5aa8:	strcc	r0, [r1, -r8]
    5aac:	b	fe3c3aa4 <mount@plt+0xfe3c15bc>
    5ab0:	ldrdcs	pc, [r0], -r8
    5ab4:			; <UNDEFINED> instruction: 0xf8569b01
    5ab8:			; <UNDEFINED> instruction: 0xf8a4af04
    5abc:	adchi	fp, r3, r2
    5ac0:			; <UNDEFINED> instruction: 0xf1ba80e2
    5ac4:	bicsle	r0, fp, r0, lsl #30
    5ac8:	andlt	r4, r3, r8, lsr r6
    5acc:	svchi	0x00f0e8bd
    5ad0:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5ad4:	ldrbmi	lr, [r7], -r8, asr #15
    5ad8:	svclt	0x0000e7f6
    5adc:			; <UNDEFINED> instruction: 0xf640b508
    5ae0:	blmi	19238c <mount@plt+0x18fea4>
    5ae4:	stfmis	f2, [r6], {1}
    5ae8:	stmdami	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    5aec:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    5af0:			; <UNDEFINED> instruction: 0xf7fc681b
    5af4:	andcs	lr, r0, r6, ror #21
    5af8:	bl	1e43af0 <mount@plt+0x1e41608>
    5afc:	muleq	r2, r0, r2
    5b00:	andeq	r0, r0, r0, ror #4
    5b04:	andeq	sp, r0, r6, ror r8
    5b08:			; <UNDEFINED> instruction: 0xf640b508
    5b0c:	blmi	1d23b8 <mount@plt+0x1cfed0>
    5b10:	stfmis	f2, [r7], {1}
    5b14:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    5b18:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    5b1c:			; <UNDEFINED> instruction: 0xf7fc681b
    5b20:			; <UNDEFINED> instruction: 0xf04fead0
    5b24:			; <UNDEFINED> instruction: 0xf7fc30ff
    5b28:	svclt	0x0000eb62
    5b2c:	andeq	r2, r2, r4, ror #4
    5b30:	andeq	r0, r0, r8, lsr r2
    5b34:	andeq	sp, r0, sl, asr #16
    5b38:			; <UNDEFINED> instruction: 0xf1032a02
    5b3c:	ldrblt	r0, [r0, #3092]!	; 0xc14
    5b40:			; <UNDEFINED> instruction: 0xf503461c
    5b44:	strmi	r7, [sp], -lr, lsl #13
    5b48:	addslt	fp, r1, #135	; 0x87
    5b4c:	movwvc	pc, #29955	; 0x7503	; <UNPREDICTABLE>
    5b50:	strvc	pc, [r8, -r4, lsl #10]
    5b54:	tstne	sl, r4, lsr #17	; <UNPREDICTABLE>
    5b58:	eorle	r8, r4, r1, ror #4
    5b5c:			; <UNDEFINED> instruction: 0xf104491b
    5b60:			; <UNDEFINED> instruction: 0xf1040e20
    5b64:	movwls	r0, #8732	; 0x221c
    5b68:			; <UNDEFINED> instruction: 0xf1044479
    5b6c:			; <UNDEFINED> instruction: 0xf8cd0318
    5b70:	andls	lr, r0, #4
    5b74:	tstls	r5, r2, ror #12
    5b78:	bl	fe1c3b70 <mount@plt+0xfe1c1688>
    5b7c:	orrsvc	pc, r4, #4, 10	; 0x1000000
    5b80:	addsvc	pc, r2, #4, 10	; 0x1000000
    5b84:	strtmi	r9, [r8], -r1, lsl #6
    5b88:	orrsvc	pc, r0, #4, 10	; 0x1000000
    5b8c:	stmdbls	r5, {r9, ip, pc}
    5b90:	smladxls	r2, r2, r6, r4
    5b94:	bl	1e43b8c <mount@plt+0x1e416a4>
    5b98:	andcs	r2, r0, r0, lsl r3
    5b9c:	tstcc	r6, r4, lsr #17	; <UNPREDICTABLE>
    5ba0:	andlt	r8, r7, r3, ror #3
    5ba4:	stmdbmi	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5ba8:	ldrbtmi	r4, [r9], #-1634	; 0xfffff99e
    5bac:			; <UNDEFINED> instruction: 0xf7fc9105
    5bb0:	ldrtmi	lr, [fp], -ip, ror #22
    5bb4:	ldrtmi	r9, [r2], -r5, lsl #18
    5bb8:			; <UNDEFINED> instruction: 0xf7fc4628
    5bbc:	movwcs	lr, #19302	; 0x4b66
    5bc0:			; <UNDEFINED> instruction: 0xf8a42000
    5bc4:	mvnhi	r3, r6, lsl r1
    5bc8:	ldcllt	0, cr11, [r0, #28]!
    5bcc:	andeq	lr, r0, r0, lsr r3
    5bd0:	andeq	lr, r0, r6, ror #5
    5bd4:	blmi	9f33bc <mount@plt+0x9f0ed4>
    5bd8:			; <UNDEFINED> instruction: 0xf853447b
    5bdc:	bne	ffb1c7f4 <mount@plt+0xffb1a30c>
    5be0:	teqle	r4, r8	; <illegal shifter operand>
    5be4:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    5be8:	ldrcc	pc, [ip], #-2259	; 0xfffff72d
    5bec:			; <UNDEFINED> instruction: 0xdc372b04
    5bf0:	bllt	fe0dffa4 <mount@plt+0xfe0ddabc>
    5bf4:	stmdbvs	pc!, {r0, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    5bf8:			; <UNDEFINED> instruction: 0xf8d3447b
    5bfc:			; <UNDEFINED> instruction: 0xf8d31410
    5c00:	stmdahi	sl, {r3, r4, sl, sp, lr}
    5c04:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
    5c08:			; <UNDEFINED> instruction: 0xf0026870
    5c0c:	adcsmi	r0, sl, #256	; 0x100
    5c10:	movweq	lr, #15264	; 0x3ba0
    5c14:	cmnvs	sl, r8, asr #31
    5c18:			; <UNDEFINED> instruction: 0xf5c34463
    5c1c:			; <UNDEFINED> instruction: 0xf603237f
    5c20:	blcs	62c08 <mount@plt+0x60720>
    5c24:	ldmdami	r6, {r5, r8, fp, ip, lr, pc}
    5c28:			; <UNDEFINED> instruction: 0xf0223201
    5c2c:	tstcc	r2, r1, lsl #4
    5c30:	stmne	fp, {r3, r4, r5, r6, sl, lr}
    5c34:	addpl	r2, pc, #0, 14
    5c38:	ldrcc	pc, [r0], #-2240	; 0xfffff740
    5c3c:			; <UNDEFINED> instruction: 0x60721c9a
    5c40:	ldrdle	r2, [r8], -r8
    5c44:	ldrcc	r4, [r8, #-2831]	; 0xfffff4f1
    5c48:	andsvs	r4, sp, fp, ror r4
    5c4c:	stmiavs	fp!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    5c50:	sbcle	r2, pc, r0, lsl #22
    5c54:	blmi	33fc34 <mount@plt+0x33d74c>
    5c58:	cfldrsne	mvf4, [sl, #-492]	; 0xfffffe14
    5c5c:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    5c60:	ldrhtmi	lr, [r8], #141	; 0x8d
    5c64:	stmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c68:	rsbsvs	r4, r0, r0, ror #8
    5c6c:	blx	ff243c6e <mount@plt+0xff241786>
    5c70:			; <UNDEFINED> instruction: 0xe7e56030
    5c74:	andeq	r2, r2, r4, lsr r4
    5c78:	andeq	r4, r2, lr, ror #2
    5c7c:	andeq	r4, r2, ip, asr r1
    5c80:	andeq	r4, r2, r4, lsr #2
    5c84:	andeq	r2, r2, r4, asr #7
    5c88:			; <UNDEFINED> instruction: 0x000223b4
    5c8c:	ldrblt	r4, [r8, #2706]!	; 0xa92
    5c90:	bhi	10d6e80 <mount@plt+0x10d4998>
    5c94:	ldmdavs	r2, {r2, r9, sl, lr}
    5c98:	blcs	ad48a4 <mount@plt+0xad23bc>
    5c9c:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5ca0:	adcseq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
    5ca4:	eoreq	r0, ip, sp, lsl #1
    5ca8:	eoreq	r0, ip, ip, lsr #32
    5cac:	eoreq	r0, ip, ip, lsr #32
    5cb0:	eoreq	r0, ip, ip, lsr #32
    5cb4:	eoreq	r0, ip, sp, lsl #1
    5cb8:	eoreq	r0, ip, ip, lsr #32
    5cbc:	eoreq	r0, ip, ip, lsr #32
    5cc0:	ldrsheq	r0, [r9], r6
    5cc4:	eoreq	r0, ip, ip, lsr #32
    5cc8:	eoreq	r0, ip, ip, lsr #32
    5ccc:	eoreq	r0, ip, ip, lsr #32
    5cd0:	eoreq	r0, ip, ip, lsr #32
    5cd4:	eoreq	r0, ip, ip, lsr #32
    5cd8:	eoreq	r0, ip, ip, lsr #32
    5cdc:	mlaeq	ip, pc, r0, r0	; <UNPREDICTABLE>
    5ce0:	eoreq	r0, ip, ip, lsr #32
    5ce4:	eoreq	r0, ip, ip, lsr #32
    5ce8:	eoreq	r0, ip, ip, lsr #32
    5cec:	eoreq	r0, ip, ip, lsr #32
    5cf0:	eoreq	r0, ip, r8, lsr #1
    5cf4:	eoreq	r0, ip, ip, lsr #32
    5cf8:	svcmi	0x007800b0
    5cfc:	mrcmi	4, 3, r4, cr8, cr15, {3}
    5d00:	cfldrsne	mvf4, [r5, #-504]!	; 0xfffffe08
    5d04:	andle	r4, r4, sl, lsr #5
    5d08:			; <UNDEFINED> instruction: 0xff64f7ff
    5d0c:	adcmi	r6, fp, #3342336	; 0x330000
    5d10:	mrcmi	1, 3, sp, cr4, cr10, {7}
    5d14:	ldmdami	r4!, {r0, r3, r4, r5, r9, sl, lr}^
    5d18:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    5d1c:			; <UNDEFINED> instruction: 0xf7fe4635
    5d20:			; <UNDEFINED> instruction: 0xf855ff29
    5d24:	blne	16d493c <mount@plt+0x16d2454>
    5d28:	andle	r2, r5, r8, lsl fp
    5d2c:			; <UNDEFINED> instruction: 0xff52f7ff
    5d30:	blne	16dfe04 <mount@plt+0x16dd91c>
    5d34:	mvnsle	r2, r8, lsl fp
    5d38:	eorcs	pc, r4, #212, 16	; 0xd40000
    5d3c:	stmdami	ip!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
    5d40:	bl	d6f34 <mount@plt+0xd4a4c>
    5d44:	ldrbtmi	r0, [r8], #-898	; 0xfffffc7e
    5d48:			; <UNDEFINED> instruction: 0xf7fe6a19
    5d4c:	mcrmi	15, 3, pc, cr9, cr3, {0}	; <UNPREDICTABLE>
    5d50:			; <UNDEFINED> instruction: 0x4635447e
    5d54:	blcc	143eb0 <mount@plt+0x1419c8>
    5d58:	blcs	c0cacc <mount@plt+0xc0a5e4>
    5d5c:			; <UNDEFINED> instruction: 0xf7ffd005
    5d60:	ldmdavs	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    5d64:	blcs	c0cad8 <mount@plt+0xc0a5f0>
    5d68:	mcrmi	1, 3, sp, cr3, cr9, {7}
    5d6c:	ldrbtmi	r4, [lr], #-2147	; 0xfffff79d
    5d70:	eorne	pc, r8, #212, 16	; 0xd40000
    5d74:			; <UNDEFINED> instruction: 0x46354478
    5d78:	mrc2	7, 7, pc, cr12, cr14, {7}
    5d7c:	blcc	143ed8 <mount@plt+0x1419f0>
    5d80:	blcs	120caf4 <mount@plt+0x120a60c>
    5d84:			; <UNDEFINED> instruction: 0xf7ffd005
    5d88:	ldmdavs	r3!, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    5d8c:	blcs	120cb00 <mount@plt+0x120a618>
    5d90:	ldfmip	f5, [fp, #-996]	; 0xfffffc1c
    5d94:	ldrbtmi	r4, [sp], #-2139	; 0xfffff7a5
    5d98:	eorne	pc, ip, #212, 16	; 0xd40000
    5d9c:			; <UNDEFINED> instruction: 0x462c4478
    5da0:	mcr2	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    5da4:	blcc	143efc <mount@plt+0x141a14>
    5da8:	blcs	180ca1c <mount@plt+0x180a534>
    5dac:			; <UNDEFINED> instruction: 0xf7ffd005
    5db0:	stmdavs	fp!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    5db4:	blcs	180ca28 <mount@plt+0x180a540>
    5db8:	ldfltp	f5, [r8, #996]!	; 0x3e4
    5dbc:	blcs	85fed0 <mount@plt+0x85d9e8>
    5dc0:	addhi	pc, r6, r0
    5dc4:	blcs	1bbe80 <mount@plt+0x1b9998>
    5dc8:	blcs	479fcc <mount@plt+0x477ae4>
    5dcc:	svcmi	0x004ed124
    5dd0:			; <UNDEFINED> instruction: 0xe794447f
    5dd4:	blcs	dfee8 <mount@plt+0xdda00>
    5dd8:	svcmi	0x004cd06b
    5ddc:			; <UNDEFINED> instruction: 0xe78e447f
    5de0:	blcc	5fef4 <mount@plt+0x5da0c>
    5de4:	stmdale	r1!, {r2, r8, r9, fp, sp}^
    5de8:			; <UNDEFINED> instruction: 0xf003e8df
    5dec:	bpl	181af68 <mount@plt+0x1818a80>
    5df0:	stmdavs	r3, {r0, r1, r2, r4, r6}^
    5df4:	subsle	r2, pc, r1, lsl #22
    5df8:	teqle	pc, r2, lsl #22
    5dfc:	ldrbtmi	r4, [pc], #-3908	; 5e04 <mount@plt+0x391c>
    5e00:	svcmi	0x0044e77d
    5e04:			; <UNDEFINED> instruction: 0xe77a447f
    5e08:	blcs	5ff1c <mount@plt+0x5da34>
    5e0c:	blcs	179f70 <mount@plt+0x177a88>
    5e10:	svcmi	0x0041d137
    5e14:			; <UNDEFINED> instruction: 0xe772447f
    5e18:	cmple	r3, r0, lsl #22
    5e1c:	ldrbtmi	r4, [pc], #-3903	; 5e24 <mount@plt+0x393c>
    5e20:	blcs	ebfbdc <mount@plt+0xebd6f4>
    5e24:	svcmi	0x003ed030
    5e28:	ldrbtmi	r2, [pc], #-2948	; 5e30 <mount@plt+0x3948>
    5e2c:	svcge	0x0067f47f
    5e30:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    5e34:	strbtcc	pc, [r4], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    5e38:			; <UNDEFINED> instruction: 0xf8d0b1d3
    5e3c:	addsmi	r1, r9, #48, 4
    5e40:	mrcmi	1, 1, sp, cr9, cr9, {0}
    5e44:	cfldrsne	mvf4, [r5, #-504]!	; 0xfffffe08
    5e48:	bcs	60cb98 <mount@plt+0x60a6b0>
    5e4c:			; <UNDEFINED> instruction: 0xf7ffd005
    5e50:	ldmdavs	r3!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5e54:	blcs	60cbc8 <mount@plt+0x60a6e0>
    5e58:	blmi	d3a644 <mount@plt+0xd3815c>
    5e5c:	eorcs	pc, r4, #212, 16	; 0xd40000
    5e60:	ldmdami	r3!, {r0, r1, r3, r4, r5, r6, sl, lr}
    5e64:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    5e68:			; <UNDEFINED> instruction: 0xf7fe4478
    5e6c:	strb	pc, [lr, -r3, lsl #29]!	; <UNPREDICTABLE>
    5e70:	ldrbtmi	r4, [pc], #-3888	; 5e78 <mount@plt+0x3990>
    5e74:	svcmi	0x0030e743
    5e78:	smlsldx	r4, r0, pc, r4	; <UNPREDICTABLE>
    5e7c:	ldrbtmi	r4, [pc], #-3887	; 5e84 <mount@plt+0x399c>
    5e80:	svcmi	0x002fe73d
    5e84:			; <UNDEFINED> instruction: 0xe73a447f
    5e88:	ldrbtmi	r4, [pc], #-3886	; 5e90 <mount@plt+0x39a8>
    5e8c:	svcmi	0x002ee737
    5e90:			; <UNDEFINED> instruction: 0xe734447f
    5e94:	ldrbtmi	r4, [pc], #-3885	; 5e9c <mount@plt+0x39b4>
    5e98:	svcmi	0x002de731
    5e9c:			; <UNDEFINED> instruction: 0xe72e447f
    5ea0:	ldrbtmi	r4, [pc], #-3884	; 5ea8 <mount@plt+0x39c0>
    5ea4:	svcmi	0x002ce72b
    5ea8:			; <UNDEFINED> instruction: 0xe728447f
    5eac:	ldrbtmi	r4, [pc], #-3883	; 5eb4 <mount@plt+0x39cc>
    5eb0:	svcmi	0x002be725
    5eb4:			; <UNDEFINED> instruction: 0xe722447f
    5eb8:	ldrbtmi	r4, [pc], #-3882	; 5ec0 <mount@plt+0x39d8>
    5ebc:	svcmi	0x002ae71f
    5ec0:			; <UNDEFINED> instruction: 0xe71c447f
    5ec4:	ldrbtmi	r4, [pc], #-3881	; 5ecc <mount@plt+0x39e4>
    5ec8:	svcmi	0x0029e719
    5ecc:			; <UNDEFINED> instruction: 0xe716447f
    5ed0:	ldrbtmi	r4, [pc], #-3880	; 5ed8 <mount@plt+0x39f0>
    5ed4:	svclt	0x0000e713
    5ed8:	andeq	r2, r2, ip, ror r3
    5edc:	strdeq	lr, [r0], -r4
    5ee0:	andeq	r2, r2, ip, lsl #6
    5ee4:	strdeq	r2, [r2], -r4
    5ee8:	andeq	r0, r1, sl, ror sl
    5eec:	andeq	r1, r2, r0, lsl sl
    5ef0:	andeq	r0, r1, lr, asr #20
    5ef4:			; <UNDEFINED> instruction: 0x000222bc
    5ef8:	muleq	r2, lr, r2
    5efc:			; <UNDEFINED> instruction: 0x0000e1bc
    5f00:	andeq	r2, r2, r6, ror r2
    5f04:	muleq	r0, r4, r1
    5f08:	strdeq	lr, [r0], -r8
    5f0c:	andeq	lr, r0, ip, ror #1
    5f10:	strdeq	lr, [r0], -sl
    5f14:	andeq	lr, r0, ip, asr #1
    5f18:	ldrdeq	lr, [r0], -r0
    5f1c:	andeq	lr, r0, r6, ror sp
    5f20:	andeq	lr, r0, r2, lsl #1
    5f24:	andeq	r3, r2, r2, lsr #30
    5f28:	andeq	r2, r2, r8, asr #3
    5f2c:	strdeq	r1, [r2], -r0
    5f30:	andeq	lr, r0, r0, asr #1
    5f34:	andeq	sp, r0, lr, lsl r0
    5f38:	andeq	sp, r0, r8, lsl r0
    5f3c:	andeq	lr, r0, lr, lsr #32
    5f40:	andeq	lr, r0, r4, lsr r0
    5f44:	andeq	lr, r0, r6, lsl #1
    5f48:	andeq	lr, r0, ip, asr r0
    5f4c:	andeq	lr, r0, sl, lsl r0
    5f50:	andeq	lr, r0, r4, rrx
    5f54:	andeq	lr, r0, lr, ror r0
    5f58:	andeq	lr, r0, r0, ror r0
    5f5c:	strdeq	sp, [r0], -lr
    5f60:	andeq	lr, r0, r8, lsr #32
    5f64:	andeq	lr, r0, r6
    5f68:	andeq	lr, r0, r8, asr #32
    5f6c:	andeq	sp, r0, r6, ror #31
    5f70:	andeq	lr, r0, r0, lsr sp
    5f74:	andeq	lr, r0, r2
    5f78:			; <UNDEFINED> instruction: 0x461cb538
    5f7c:			; <UNDEFINED> instruction: 0x460b4615
    5f80:			; <UNDEFINED> instruction: 0x4601b17c
    5f84:	strtmi	r4, [r2], -sl, lsl #16
    5f88:			; <UNDEFINED> instruction: 0xf7fe4478
    5f8c:			; <UNDEFINED> instruction: 0xf7fffdf3
    5f90:	stmdami	r8, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    5f94:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    5f98:	stc2l	7, cr15, [ip, #1016]!	; 0x3f8
    5f9c:	ldrhtmi	lr, [r8], -sp
    5fa0:			; <UNDEFINED> instruction: 0x460ae618
    5fa4:	stmdami	r4, {r0, r9, sl, lr}
    5fa8:			; <UNDEFINED> instruction: 0xf7fe4478
    5fac:	strb	pc, [lr, r3, ror #27]!	; <UNPREDICTABLE>
    5fb0:			; <UNDEFINED> instruction: 0x0000dfb0
    5fb4:	strdeq	r0, [r1], -lr
    5fb8:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    5fbc:	ldrbmi	lr, [r0, sp, lsr #18]!
    5fc0:	stmibmi	lr, {r0, r2, r3, r9, sl, lr}
    5fc4:	bmi	fe39781c <mount@plt+0xfe395334>
    5fc8:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
    5fcc:			; <UNDEFINED> instruction: 0xf8b04479
    5fd0:	svcmi	0x008c8006
    5fd4:	streq	pc, [r8], -r0, lsl #2
    5fd8:			; <UNDEFINED> instruction: 0xf1b8588a
    5fdc:	ldrbtmi	r0, [pc], #-3842	; 5fe4 <mount@plt+0x3afc>
    5fe0:			; <UNDEFINED> instruction: 0xf8cd6812
    5fe4:			; <UNDEFINED> instruction: 0xf04f240c
    5fe8:			; <UNDEFINED> instruction: 0xf0000200
    5fec:	blcs	262fc <mount@plt+0x23e14>
    5ff0:	blmi	fe17a548 <mount@plt+0xfe178060>
    5ff4:			; <UNDEFINED> instruction: 0x46302210
    5ff8:			; <UNDEFINED> instruction: 0xf7fc58f9
    5ffc:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
    6000:	mvfgesm	f5, #4.0
    6004:	eorshi	r2, r3, sl, lsr #6
    6008:	cmnle	r0, r0, lsl #24
    600c:	rsble	r2, r4, r0, lsl #26
    6010:	ldmpl	fp!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    6014:	bllt	e0088 <mount@plt+0xddba0>
    6018:	blmi	1f98614 <mount@plt+0x1f9612c>
    601c:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    6020:	strbtvc	pc, [r8], #2257	; 0x8d1	; <UNPREDICTABLE>
    6024:			; <UNDEFINED> instruction: 0xf000429f
    6028:	blmi	1ee634c <mount@plt+0x1ee3e64>
    602c:	ldmeq	r7, {r0, r2, r7, r9, fp, sp, lr, pc}
    6030:	stmdaeq	r9, {r3, r6, r7, r8, r9, ip, sp, lr, pc}
    6034:			; <UNDEFINED> instruction: 0xf853447b
    6038:			; <UNDEFINED> instruction: 0xf1baa028
    603c:	subsle	r0, r4, r0, lsl #30
    6040:	and	r4, r2, r3, asr r6
    6044:	blcs	200b8 <mount@plt+0x1dbd0>
    6048:	ldmdavs	sl, {r0, r1, r2, r3, r6, ip, lr, pc}^
    604c:			; <UNDEFINED> instruction: 0xd1f94295
    6050:	addsmi	r6, r7, #14286848	; 0xda0000
    6054:	ldmvs	sl, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6058:	blmi	1c345e8 <mount@plt+0x1c32100>
    605c:	strls	r2, [r0, #-640]	; 0xfffffd80
    6060:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    6064:	strvs	pc, [sp, #1283]	; 0x503
    6068:	strtmi	r4, [r8], -sp, ror #22
    606c:			; <UNDEFINED> instruction: 0xf7fc447b
    6070:	strtmi	lr, [sl], -r0, lsl #18
    6074:	strtmi	r4, [r3], -fp, ror #18
    6078:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    607c:			; <UNDEFINED> instruction: 0xff7cf7ff
    6080:	blmi	17d8a2c <mount@plt+0x17d6544>
    6084:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6088:			; <UNDEFINED> instruction: 0xf8dd681a
    608c:	subsmi	r3, sl, ip, lsl #8
    6090:	adcshi	pc, r2, r0, asr #32
    6094:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
    6098:			; <UNDEFINED> instruction: 0x87f0e8bd
    609c:	tstcs	r0, r2, lsr r6
    60a0:			; <UNDEFINED> instruction: 0xf0064640
    60a4:	teqcs	sl, r7, ror fp	; <UNPREDICTABLE>
    60a8:			; <UNDEFINED> instruction: 0xf7fc4606
    60ac:	stmdacs	r0, {r2, r6, r7, fp, sp, lr, pc}
    60b0:	bmi	17ba360 <mount@plt+0x17b7e78>
    60b4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    60b8:	cfmadd32ge	mvax0, mvfx9, mvfx3, mvfx1
    60bc:			; <UNDEFINED> instruction: 0x4619447a
    60c0:	ldrtmi	r9, [r0], -r0, lsl #4
    60c4:			; <UNDEFINED> instruction: 0xf7fc2201
    60c8:			; <UNDEFINED> instruction: 0x2c00e9f8
    60cc:			; <UNDEFINED> instruction: 0x4620d09e
    60d0:	blx	fe6c20fa <mount@plt+0xfe6bfc12>
    60d4:	stccs	6, cr4, [r0, #-16]
    60d8:	blmi	157a748 <mount@plt+0x1578260>
    60dc:	ldrbtmi	r2, [fp], #-298	; 0xfffffed6
    60e0:	addvs	pc, sp, #12582912	; 0xc00000
    60e4:	strbtne	pc, [r8], #-2211	; 0xfffff75d	; <UNPREDICTABLE>
    60e8:	andscs	lr, r0, r4, asr #15
    60ec:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60f0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    60f4:	blmi	13fa3c0 <mount@plt+0x13f7ed8>
    60f8:			; <UNDEFINED> instruction: 0xf8d3447b
    60fc:	ldmdblt	r2, {r5, sl, sp}
    6100:	ldmdavs	r2, {r0, r3, sp, lr, pc}
    6104:	ldmdavs	r3, {r1, r3, r4, r5, r8, ip, sp, pc}^
    6108:			; <UNDEFINED> instruction: 0xd1fa429d
    610c:	addsmi	r6, pc, #13828096	; 0xd30000
    6110:	ldmvs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6114:			; <UNDEFINED> instruction: 0x4628e01b
    6118:			; <UNDEFINED> instruction: 0xff68f7fd
    611c:	teqle	r2, r0, lsl #16
    6120:	ldrbtmi	r4, [pc], #-3909	; 6128 <mount@plt+0x3c40>
    6124:	strbtcc	pc, [ip], #2263	; 0x8d7	; <UNPREDICTABLE>
    6128:	eorsle	r2, lr, r0, lsl #22
    612c:	blt	1a19e40 <mount@plt+0x1a17958>
    6130:	addlt	r4, r0, #2130706432	; 0x7f000000
    6134:	strbtne	pc, [r8], #2263	; 0x8d7	; <UNPREDICTABLE>
    6138:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    613c:	suble	r2, r3, r0, lsl #16
    6140:	stmdavs	r0, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}
    6144:			; <UNDEFINED> instruction: 0xf8d7447b
    6148:			; <UNDEFINED> instruction: 0xf85374e8
    614c:			; <UNDEFINED> instruction: 0xf8c9a028
    6150:	stmdacs	r0, {r2, ip, lr}
    6154:			; <UNDEFINED> instruction: 0xf7fbd047
    6158:	blmi	ec1f08 <mount@plt+0xebfa20>
    615c:	andge	pc, r0, r9, asr #17
    6160:			; <UNDEFINED> instruction: 0xf843447b
    6164:	strmi	r9, [r2], -r8, lsr #32
    6168:	streq	lr, [r2, -r9, asr #19]
    616c:	orrle	r2, r1, r0, lsl #20
    6170:			; <UNDEFINED> instruction: 0x4632e773
    6174:	tstcs	r4, r0, asr #12
    6178:	blx	34219a <mount@plt+0x33fcb2>
    617c:	stccs	6, cr4, [r0], {6}
    6180:	svcge	0x0044f43f
    6184:	blmi	c40018 <mount@plt+0xc3db30>
    6188:	bmi	c0e190 <mount@plt+0xc0bca8>
    618c:			; <UNDEFINED> instruction: 0xf8c9447b
    6190:	ldrbtmi	r5, [sl], #-4
    6194:	strbtne	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
    6198:	eorcc	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    619c:	eorls	pc, r8, r2, asr #16
    61a0:	smlabteq	r2, r9, r9, lr
    61a4:	andcc	pc, r0, r9, asr #17
    61a8:	andcs	lr, r1, r7, asr r7
    61ac:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61b0:			; <UNDEFINED> instruction: 0xf8c72301
    61b4:	ldr	r3, [r9, ip, ror #9]!
    61b8:			; <UNDEFINED> instruction: 0xf5012280
    61bc:	strtmi	r6, [r8], -sp, lsl #3
    61c0:	ldc2	0, cr15, [ip, #32]
    61c4:	ldrb	r4, [r5, -r2, lsl #12]
    61c8:			; <UNDEFINED> instruction: 0xf8d74b21
    61cc:	ldrbtmi	r1, [fp], #-1256	; 0xfffffb18
    61d0:	andpl	pc, r4, r9, asr #17
    61d4:	eorcs	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    61d8:	smlabteq	r2, r9, r9, lr
    61dc:	eorls	pc, r8, r3, asr #16
    61e0:	andcs	pc, r0, r9, asr #17
    61e4:	blmi	6ffed0 <mount@plt+0x6fd9e8>
    61e8:	streq	lr, [r2, -r9, asr #19]
    61ec:			; <UNDEFINED> instruction: 0xf8c9447b
    61f0:			; <UNDEFINED> instruction: 0xf843a000
    61f4:	ldr	r9, [r0, -r8, lsr #32]!
    61f8:	svc	0x001ef7fb
    61fc:	andeq	r1, r2, ip, lsr #27
    6200:	andeq	r0, r0, r4, lsr #4
    6204:	muleq	r2, sl, sp
    6208:	andeq	r0, r0, ip, ror #4
    620c:	andeq	r0, r0, r4, lsr r2
    6210:	andeq	r3, r2, r8, lsr sp
    6214:	andeq	lr, r0, r6, ror fp
    6218:	andeq	r4, r2, r4, ror #4
    621c:	strdeq	r3, [r2], -r2
    6220:	andeq	r0, r1, r8, ror #10
    6224:			; <UNDEFINED> instruction: 0x0000ccb6
    6228:	strdeq	r1, [r2], -r4
    622c:	andeq	sp, r0, r8, lsl #29
    6230:	andeq	r3, r2, r6, ror ip
    6234:	andeq	r3, r2, ip, asr ip
    6238:	andeq	r3, r2, r2, lsr ip
    623c:	andeq	r3, r2, r4, lsr #24
    6240:	andeq	r4, r2, r4, asr r1
    6244:	andeq	r4, r2, r8, lsr r1
    6248:	andeq	r3, r2, r8, asr #23
    624c:	andeq	r4, r2, r6, lsl #2
    6250:	andeq	r4, r2, sl, asr #1
    6254:	andeq	r4, r2, ip, lsr #1
    6258:			; <UNDEFINED> instruction: 0xf8df460b
    625c:	ldrblt	ip, [r0, #128]!	; 0x80
    6260:	ldmdavs	lr, {r2, r3, r4, r5, r6, r7, sl, lr}^
    6264:	blmi	7b2508 <mount@plt+0x7b0020>
    6268:	cfldrsmi	mvf2, [lr, #-0]
    626c:	stmdavs	r7, {r0, r5, r9, sl, lr}^
    6270:			; <UNDEFINED> instruction: 0xf85c223c
    6274:	ldrbtmi	r3, [sp], #-3
    6278:	ldmdavs	fp, {r1, r2, fp, sp, pc}
    627c:			; <UNDEFINED> instruction: 0xf04f9325
    6280:	strls	r0, [r5], #-768	; 0xfffffd00
    6284:	ldmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6288:	eorscs	r4, ip, #34603008	; 0x2100000
    628c:	ldrls	sl, [r5], #-2070	; 0xfffff7ea
    6290:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6294:	strls	r4, [r3, #-1579]	; 0xfffff9d5
    6298:	subcs	sl, r0, #320	; 0x140
    629c:	strls	r2, [r0, -r1, lsl #2]
    62a0:			; <UNDEFINED> instruction: 0xf7fb4628
    62a4:	strls	lr, [r0], -r6, ror #31
    62a8:	blls	f1b04 <mount@plt+0xef61c>
    62ac:	tstcs	r1, r0, asr #4
    62b0:			; <UNDEFINED> instruction: 0xf7fb4630
    62b4:	stmdbmi	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    62b8:	ldrtmi	r4, [r2], -r3, lsr #12
    62bc:			; <UNDEFINED> instruction: 0x46284479
    62c0:	mrc2	7, 2, pc, cr10, cr15, {7}
    62c4:	blmi	198af0 <mount@plt+0x196608>
    62c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62cc:	blls	96033c <mount@plt+0x95de54>
    62d0:	qaddle	r4, sl, r1
    62d4:	ldcllt	0, cr11, [r0, #156]!	; 0x9c
    62d8:	mcr	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    62dc:	andeq	r1, r2, r8, lsl fp
    62e0:	andeq	r0, r0, r4, lsr #4
    62e4:	andeq	r0, r1, lr, asr r3
    62e8:	andeq	ip, r0, r4, ror sl
    62ec:			; <UNDEFINED> instruction: 0x00021ab0
    62f0:	ldrblt	r4, [r8, #2361]!	; 0x939
    62f4:			; <UNDEFINED> instruction: 0x46044479
    62f8:	mrc	7, 5, APSR_nzcv, cr14, cr11, {7}
    62fc:	ldrbtmi	r4, [lr], #-3639	; 0xfffff1c9
    6300:	subsle	r2, r1, r0, lsl #16
    6304:			; <UNDEFINED> instruction: 0x46204936
    6308:			; <UNDEFINED> instruction: 0xf7fb4479
    630c:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    6310:	ldmdbmi	r4!, {r1, r3, r6, ip, lr, pc}
    6314:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6318:	mcr	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    631c:	suble	r2, r5, r0, lsl #16
    6320:			; <UNDEFINED> instruction: 0x46204931
    6324:			; <UNDEFINED> instruction: 0xf7fb4479
    6328:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    632c:	stmdbmi	pc!, {r6, ip, lr, pc}	; <UNPREDICTABLE>
    6330:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6334:	mcr	7, 5, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6338:	eorsle	r2, fp, r0, lsl #16
    633c:	strtmi	r4, [r0], -ip, lsr #18
    6340:			; <UNDEFINED> instruction: 0xf7fb4479
    6344:	stmdacs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    6348:	stmdbmi	sl!, {r0, r1, r2, r4, r5, ip, lr, pc}
    634c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6350:	mrc	7, 4, APSR_nzcv, cr2, cr11, {7}
    6354:	stmdbmi	r8!, {r5, r7, r8, r9, ip, sp, pc}
    6358:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    635c:	mcr	7, 4, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6360:	stmdbmi	r6!, {r5, r7, r8, r9, ip, sp, pc}
    6364:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6368:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    636c:	svcmi	0x0024b380
    6370:	stmdbmi	r4!, {r8, sl, sp}
    6374:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    6378:	and	r3, r1, r4, asr r7
    637c:	blne	1444e0 <mount@plt+0x141ff8>
    6380:			; <UNDEFINED> instruction: 0xf7fb4620
    6384:	mvnslt	lr, sl, ror lr
    6388:	cfstr32cs	mvfx3, [ip, #-4]
    638c:	ldmdami	lr, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6390:	bmi	797c24 <mount@plt+0x79573c>
    6394:	ldmdapl	r0!, {r0, r8, sp}
    6398:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    639c:	svc	0x00bef7fb
    63a0:	rscscc	pc, pc, pc, asr #32
    63a4:	svc	0x0022f7fb
    63a8:	ldcllt	0, cr2, [r8, #512]!	; 0x200
    63ac:	ldcllt	0, cr2, [r8, #32]!
    63b0:	ldcllt	0, cr2, [r8, #8]!
    63b4:	rscsvc	pc, pc, r0, asr #12
    63b8:			; <UNDEFINED> instruction: 0xf640bdf8
    63bc:	ldcllt	0, cr3, [r8, #508]!	; 0x1fc
    63c0:	rsbscc	pc, fp, r0, asr #12
    63c4:	strdcs	fp, [r1], -r8
    63c8:	ldcllt	0, cr4, [r8, #672]!	; 0x2a0
    63cc:	ldcllt	0, cr2, [r8, #288]!	; 0x120
    63d0:	adcsvc	pc, r7, r0, asr #12
    63d4:	svclt	0x0000bdf8
    63d8:	andeq	sp, r0, r0, ror #24
    63dc:	andeq	r1, r2, sl, ror sl
    63e0:	andeq	sp, r0, r4, asr ip
    63e4:	andeq	sp, r0, lr, asr #24
    63e8:	andeq	sp, r0, r8, asr #24
    63ec:	andeq	sp, r0, r6, asr #24
    63f0:	andeq	sp, r0, ip, lsr ip
    63f4:	andeq	sp, r0, sl, lsr ip
    63f8:	andeq	sp, r0, lr, lsr ip
    63fc:	andeq	sp, r0, sl, lsr ip
    6400:	ldrdeq	r1, [r2], -ip
    6404:	ldrdeq	sp, [r0], -r6
    6408:	andeq	r0, r0, r8, lsr r2
    640c:	andeq	sp, r0, ip, lsl #24
    6410:	sbclt	fp, r4, r0, ror r5
    6414:			; <UNDEFINED> instruction: 0xf8dfab01
    6418:	strmi	ip, [r4], -r8, asr #32
    641c:	strmi	r4, [r1], -sp, lsl #12
    6420:	blmi	417c88 <mount@plt+0x4157a0>
    6424:			; <UNDEFINED> instruction: 0x461644fc
    6428:	addvc	pc, r4, #1325400064	; 0x4f000000
    642c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    6430:	movtls	r6, #14363	; 0x381b
    6434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6438:	stcl	7, cr15, [r8, #1004]	; 0x3ec
    643c:	ldrtmi	r6, [r2], -r4, ror #18
    6440:	addvs	r4, r4, r9, lsr #12
    6444:	cdp2	0, 11, cr15, cr10, cr5, {0}
    6448:	blmi	198c6c <mount@plt+0x196784>
    644c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6450:	blls	10e04c0 <mount@plt+0x10ddfd8>
    6454:	qaddle	r4, sl, r1
    6458:	ldcllt	0, cr11, [r0, #-272]!	; 0xfffffef0
    645c:	stcl	7, cr15, [ip, #1004]!	; 0x3ec
    6460:	andeq	r1, r2, r4, asr r9
    6464:	andeq	r0, r0, r4, lsr #4
    6468:	andeq	r1, r2, ip, lsr #18
    646c:			; <UNDEFINED> instruction: 0x4606b570
    6470:	ldrmi	r4, [r4], -sp, lsl #12
    6474:	cdp2	0, 10, cr15, cr2, cr5, {0}
    6478:	stmiahi	fp!, {r3, r4, r8, ip, sp, pc}^
    647c:	andle	r2, r1, r2, lsl #22
    6480:	ldcllt	0, cr2, [r0, #-4]!
    6484:	blcs	2a8858 <mount@plt+0x2a6370>
    6488:	ldmvs	r3!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    648c:	mvnsle	r2, r0, lsl #22
    6490:	blcs	20864 <mount@plt+0x1e37c>
    6494:	ldmdbvs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6498:	svccc	0x0080f513
    649c:			; <UNDEFINED> instruction: 0x4622d1f0
    64a0:	ldrtmi	r4, [r0], -r9, lsr #12
    64a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    64a8:	svclt	0x0000e7b2
    64ac:			; <UNDEFINED> instruction: 0x4604b538
    64b0:	strmi	r6, [sp], -r3, lsl #16
    64b4:	vqdmulh.s<illegal width 8>	d2, d0, d11
    64b8:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    64bc:	andscc	pc, r1, r3
    64c0:	blhi	fe7dba00 <mount@plt+0xfe7d9518>
    64c4:	mlsvc	r6, r5, ip, r5
    64c8:	stmvs	r3, {r0, r7, r9, sl}
    64cc:	subseq	pc, r0, #13697024	; 0xd10000
    64d0:	subcc	lr, r4, #3457024	; 0x34c000
    64d4:	bne	ff01651c <mount@plt+0xff014034>
    64d8:			; <UNDEFINED> instruction: 0xf080fab0
    64dc:			; <UNDEFINED> instruction: 0xbd380940
    64e0:	stmiahi	r3!, {r2, r7, fp, sp, lr}^
    64e4:			; <UNDEFINED> instruction: 0xf0002b01
    64e8:			; <UNDEFINED> instruction: 0xf8d480be
    64ec:	ldfnee	f3, [r9], {8}
    64f0:			; <UNDEFINED> instruction: 0xf8d5d003
    64f4:	addsmi	r2, r3, #32, 4
    64f8:			; <UNDEFINED> instruction: 0xf9b4d13b
    64fc:	orrlt	r2, sl, #4
    6500:	strvc	pc, [sl, #1285]	; 0x505
    6504:			; <UNDEFINED> instruction: 0xf8d4e004
    6508:	orrslt	r4, r4, #24, 2
    650c:			; <UNDEFINED> instruction: 0x2004f9b4
    6510:	strtmi	r4, [r8], -r1, lsr #12
    6514:			; <UNDEFINED> instruction: 0xffaaf7ff
    6518:	mvnsle	r2, r0, lsl #16
    651c:	stmvs	r4, {r1, r5, sp, lr, pc}
    6520:	blcs	688b4 <mount@plt+0x663cc>
    6524:	addshi	pc, r8, r0
    6528:	ldrdcc	pc, [r8, -r4]
    652c:	andle	r1, r3, sl, asr ip
    6530:	andscs	pc, ip, #13697024	; 0xd10000
    6534:			; <UNDEFINED> instruction: 0xd11c4293
    6538:			; <UNDEFINED> instruction: 0x2004f9b4
    653c:	strcc	fp, [ip, #-402]	; 0xfffffe6e
    6540:			; <UNDEFINED> instruction: 0xf8d4e004
    6544:			; <UNDEFINED> instruction: 0xb1a44118
    6548:			; <UNDEFINED> instruction: 0x2004f9b4
    654c:	strtmi	r4, [r8], -r1, lsr #12
    6550:			; <UNDEFINED> instruction: 0xff8cf7ff
    6554:	mvnsle	r2, r0, lsl #16
    6558:	stmvs	r0, {r2, sp, lr, pc}
    655c:			; <UNDEFINED> instruction: 0xffa6f7ff
    6560:	subsle	r2, r2, r0, lsl #16
    6564:	ldclt	0, cr2, [r8, #-4]!
    6568:			; <UNDEFINED> instruction: 0xf7ff6880
    656c:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6570:	andcs	sp, r0, fp, asr #2
    6574:	stmvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6578:	andseq	pc, ip, #13697024	; 0xd10000
    657c:	ldrdcc	pc, [r8, -r3]
    6580:	svclt	0x00b44298
    6584:	andcs	r2, r1, r0
    6588:	stmvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    658c:	andseq	pc, ip, #13697024	; 0xd10000
    6590:	ldrdcc	pc, [r8, -r3]
    6594:	svclt	0x00cc4298
    6598:	andcs	r2, r1, r0
    659c:	bhi	12f5a84 <mount@plt+0x12f359c>
    65a0:	eorsle	r2, sl, r1, lsl #22
    65a4:			; <UNDEFINED> instruction: 0xf8d12b11
    65a8:	suble	r0, pc, ip, lsl r2	; <UNPREDICTABLE>
    65ac:	svclt	0x00082b10
    65b0:	addsle	r0, r4, r0, asr #31
    65b4:	suble	r2, r3, r8, lsr #22
    65b8:	ldrhtmi	lr, [r8], -sp
    65bc:	ldclt	7, cr15, [r6, #-1012]	; 0xfffffc0c
    65c0:			; <UNDEFINED> instruction: 0xf8d16882
    65c4:			; <UNDEFINED> instruction: 0xf8d2323c
    65c8:	bne	ff006a00 <mount@plt+0xff004518>
    65cc:			; <UNDEFINED> instruction: 0xf080fab0
    65d0:			; <UNDEFINED> instruction: 0xbd380940
    65d4:			; <UNDEFINED> instruction: 0xf8d16883
    65d8:			; <UNDEFINED> instruction: 0xf8d30220
    65dc:	addsmi	r3, r8, #8, 2
    65e0:			; <UNDEFINED> instruction: 0x2000bfb4
    65e4:	ldclt	0, cr2, [r8, #-4]!
    65e8:			; <UNDEFINED> instruction: 0xf8d16883
    65ec:			; <UNDEFINED> instruction: 0xf8d30220
    65f0:	addsmi	r3, r8, #8, 2
    65f4:	andcs	fp, r0, ip, asr #31
    65f8:	ldclt	0, cr2, [r8, #-4]!
    65fc:			; <UNDEFINED> instruction: 0xf7ff6880
    6600:	blx	fec4635c <mount@plt+0xfec43e74>
    6604:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    6608:	stmdavs	r0!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    660c:			; <UNDEFINED> instruction: 0xf7ff4629
    6610:	stmdacc	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6614:	andcs	fp, r1, r8, lsl pc
    6618:	stmdbvs	ip, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    661c:	adcle	r2, r1, r0, lsl #24
    6620:	blcs	10246b4 <mount@plt+0x10221cc>
    6624:	strtmi	sp, [r0], -r5, lsr #3
    6628:	ldcl	7, cr15, [lr, #1004]!	; 0x3ec
    662c:	lslle	r2, r6, #16
    6630:			; <UNDEFINED> instruction: 0x1c604911
    6634:			; <UNDEFINED> instruction: 0xf7fb4479
    6638:	stmdacs	r5, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    663c:			; <UNDEFINED> instruction: 0xe791d199
    6640:	svcvs	0x0080f5b0
    6644:			; <UNDEFINED> instruction: 0x2000bfb4
    6648:	ldclt	0, cr2, [r8, #-4]!
    664c:	orrsle	r2, r0, r0, lsl #16
    6650:	blcs	20b84 <mount@plt+0x1e69c>
    6654:	str	sp, [ip, r6, lsl #1]
    6658:	andeq	pc, ip, r5, lsl #2
    665c:	pop	{r0, r5, r9, sl, lr}
    6660:			; <UNDEFINED> instruction: 0xf7fe4038
    6664:			; <UNDEFINED> instruction: 0xf505b9c1
    6668:	strtmi	r7, [r1], -sl, lsl #1
    666c:	ldrhtmi	lr, [r8], -sp
    6670:	ldmiblt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6674:	svc	0x0000f7fb
    6678:	andeq	sp, r0, ip, lsl #19
    667c:	blcs	a8690 <mount@plt+0xa61a8>
    6680:	blcs	2ba6b0 <mount@plt+0x2b81c8>
    6684:			; <UNDEFINED> instruction: 0xf100d105
    6688:	tstcs	r0, r8, lsl #4
    668c:			; <UNDEFINED> instruction: 0xf0064618
    6690:	stmdami	r4, {r0, r7, fp, ip, sp, pc}
    6694:			; <UNDEFINED> instruction: 0x47704478
    6698:	tstcs	r4, r2, lsl #26
    669c:			; <UNDEFINED> instruction: 0xf0064618
    66a0:	svclt	0x0000b879
    66a4:	andeq	r0, r1, r0, ror #4
    66a8:	b	fe0c96bc <mount@plt+0xfe0c71d4>
    66ac:	submi	r6, r3, r0, lsl r3
    66b0:	tstcs	r0, #536576	; 0x83000
    66b4:	svcmi	0x00f0e92d
    66b8:	sfmmi	f3, 3, [r7], {219}	; 0xdb
    66bc:	ldrmi	fp, [r7], -fp, lsl #1
    66c0:	ldrbtmi	r4, [ip], #-2630	; 0xfffff5ba
    66c4:	bl	10fecc <mount@plt+0x10d9e4>
    66c8:	ldrbtmi	r0, [sl], #-899	; 0xfffffc7d
    66cc:	andls	r4, r7, r8, lsl #13
    66d0:	andvs	r6, lr, ip, lsl r9
    66d4:	sfmcs	f1, 1, [r0], {9}
    66d8:			; <UNDEFINED> instruction: 0xf8dfd07b
    66dc:	ldrtmi	fp, [r1], r4, lsl #2
    66e0:	ldrdge	pc, [r0, -pc]
    66e4:	ldrbtmi	r4, [fp], #2880	; 0xb40
    66e8:			; <UNDEFINED> instruction: 0x960844fa
    66ec:	movwls	r4, #25723	; 0x647b
    66f0:	stmdavs	r4!, {r1, sp, lr, pc}
    66f4:	subsle	r2, r4, r0, lsl #24
    66f8:	bls	1e088c <mount@plt+0x1de3a4>
    66fc:			; <UNDEFINED> instruction: 0xd1f8429a
    6700:	ldrdeq	pc, [r0], -r8
    6704:	streq	lr, [r9, #-2982]	; 0xfffff45a
    6708:	stmdbls	r6, {r2, r3, r4, sp, lr, pc}
    670c:	stmib	sp, {r0, r9, sp}^
    6710:			; <UNDEFINED> instruction: 0xf04fe302
    6714:			; <UNDEFINED> instruction: 0xf8cd33ff
    6718:	tstls	r0, r4
    671c:			; <UNDEFINED> instruction: 0xf7fb4629
    6720:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    6724:	addmi	sp, r5, #1024	; 0x400
    6728:			; <UNDEFINED> instruction: 0xf506dc34
    672c:			; <UNDEFINED> instruction: 0xf8d87600
    6730:			; <UNDEFINED> instruction: 0xf5050000
    6734:	ldrtmi	r7, [r1], -r0, lsl #10
    6738:	ldc	7, cr15, [r2], {251}	; 0xfb
    673c:	eorsle	r2, ip, r0, lsl #16
    6740:	andeq	pc, r0, r8, asr #17
    6744:			; <UNDEFINED> instruction: 0xf8d42f01
    6748:	ldmib	r4, {r4, lr, pc}^
    674c:	strbmi	lr, [r8], #-770	; 0xfffffcfe
    6750:	svccs	0x0002d010
    6754:	stmibvs	r2!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
    6758:	andcc	lr, r4, #3358720	; 0x334000
    675c:	mvnscc	pc, #79	; 0x4f
    6760:	andcs	r6, r1, #1589248	; 0x184000
    6764:			; <UNDEFINED> instruction: 0xac00e9cd
    6768:	smlabt	r2, sp, r9, lr
    676c:			; <UNDEFINED> instruction: 0xf7fb4629
    6770:	ldrb	lr, [r6, r4, lsr #29]
    6774:	ldrtmi	r9, [sl], -r4, lsl #6
    6778:	strtmi	r6, [r9], -r3, ror #18
    677c:	and	pc, r8, sp, asr #17
    6780:	andgt	pc, r4, sp, asr #17
    6784:			; <UNDEFINED> instruction: 0xf04f9303
    6788:			; <UNDEFINED> instruction: 0xf8cd33ff
    678c:			; <UNDEFINED> instruction: 0xf7fbb000
    6790:	bfi	lr, r4, (invalid: 29:6)
    6794:	strmi	r6, [r1], #2084	; 0x824
    6798:	movwcc	r9, #6920	; 0x1b08
    679c:	stccs	3, cr9, [r0], {8}
    67a0:			; <UNDEFINED> instruction: 0xf1b9d1aa
    67a4:	andle	r0, r4, r0, lsl #30
    67a8:	ldrdcc	pc, [r0], -r8
    67ac:			; <UNDEFINED> instruction: 0xf8094499
    67b0:	stmdals	r8, {r0, sl, fp, lr}
    67b4:	pop	{r0, r1, r3, ip, sp, pc}
    67b8:	blmi	32a780 <mount@plt+0x328298>
    67bc:	sfmls	f2, 4, [r9], {28}
    67c0:	stmdami	fp, {r0, r8, sp}
    67c4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    67c8:			; <UNDEFINED> instruction: 0xf7fb681b
    67cc:			; <UNDEFINED> instruction: 0xf7fbec7a
    67d0:	strls	lr, [r8], #-3668	; 0xfffff1ac
    67d4:	svclt	0x0000e7ed
    67d8:	muleq	r2, r2, r6
    67dc:	andeq	r1, r2, lr, lsr #13
    67e0:	andeq	sp, r0, r6, lsl #18
    67e4:	andeq	sp, r0, r8, lsr #18
    67e8:	andeq	sp, r0, r8, ror #17
    67ec:	andeq	r0, r0, r8, lsr r2
    67f0:	andeq	ip, r0, r6, ror r6
    67f4:	stmdbmi	r6!, {r0, r2, r5, r8, r9, fp, lr}
    67f8:	ldrbtmi	r4, [fp], #-2598	; 0xfffff5da
    67fc:	strlt	r4, [r0, #-1145]	; 0xfffffb87
    6800:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    6804:	ldrbtne	pc, [r0], #2259	; 0x8d3	; <UNPREDICTABLE>
    6808:	andls	r6, r1, #1179648	; 0x120000
    680c:	andeq	pc, r0, #79	; 0x4f
    6810:	ldrbtcs	pc, [r4], #2259	; 0x8d3	; <UNPREDICTABLE>
    6814:	tstlt	r2, #3555328	; 0x364000
    6818:	andcs	r6, r1, #0, 16
    681c:	strbtmi	fp, [r9], -r0, ror #2
    6820:			; <UNDEFINED> instruction: 0xff42f7ff
    6824:	stcle	8, cr2, [r7, #-0]
    6828:	stmdbls	r0, {r0, r1, r3, r4, fp, lr}
    682c:			; <UNDEFINED> instruction: 0xf7fe4478
    6830:	stmdals	r0, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
    6834:	bl	fe944828 <mount@plt+0xfe942340>
    6838:	blmi	5990a0 <mount@plt+0x596bb8>
    683c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6840:	blls	608b0 <mount@plt+0x5e3c8>
    6844:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    6848:			; <UNDEFINED> instruction: 0xf85db003
    684c:	stmdavs	r0, {r2, r8, r9, fp, ip, sp, lr, pc}
    6850:	svclt	0x00144211
    6854:	andcs	r2, r1, #536870912	; 0x20000000
    6858:	mvnle	r2, r0, lsl #16
    685c:			; <UNDEFINED> instruction: 0xf8d3e7ec
    6860:	blcs	13c48 <mount@plt+0x11760>
    6864:	stmdavs	r0, {r3, r5, r6, r7, ip, lr, pc}
    6868:	rscle	r2, r5, r0, lsl #16
    686c:			; <UNDEFINED> instruction: 0xf7ff4669
    6870:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    6874:	stmdami	sl, {r5, r6, r7, r8, sl, fp, ip, lr, pc}
    6878:	ldrbtmi	r9, [r8], #-2304	; 0xfffff700
    687c:			; <UNDEFINED> instruction: 0xf97af7fe
    6880:			; <UNDEFINED> instruction: 0xf7fb9800
    6884:			; <UNDEFINED> instruction: 0xe7d7eb7e
    6888:	bl	ff5c487c <mount@plt+0xff5c2394>
    688c:	andeq	r3, r2, sl, asr r5
    6890:	andeq	r1, r2, ip, ror r5
    6894:	andeq	r0, r0, r4, lsr #4
    6898:	andeq	sp, r0, r4, lsl r8
    689c:	andeq	r1, r2, ip, lsr r5
    68a0:	andeq	sp, r0, r6, asr #15
    68a4:	addlt	fp, r2, r0, lsl r5
    68a8:	tstls	r1, r4, lsl #12
    68ac:			; <UNDEFINED> instruction: 0xf9eef7ff
    68b0:			; <UNDEFINED> instruction: 0xf1049b01
    68b4:			; <UNDEFINED> instruction: 0xf8d4000c
    68b8:			; <UNDEFINED> instruction: 0xf8d4223c
    68bc:			; <UNDEFINED> instruction: 0xf7ff121c
    68c0:			; <UNDEFINED> instruction: 0xf504fb7d
    68c4:	blls	62af4 <mount@plt+0x6060c>
    68c8:			; <UNDEFINED> instruction: 0xf8d42200
    68cc:			; <UNDEFINED> instruction: 0xf7ff1220
    68d0:			; <UNDEFINED> instruction: 0xf504fb75
    68d4:	andlt	r7, r2, ip
    68d8:			; <UNDEFINED> instruction: 0x4010e8bd
    68dc:	svclt	0x0000e78a
    68e0:			; <UNDEFINED> instruction: 0xc118f8df
    68e4:	push	{r1, r2, r6, r8, r9, fp, lr}
    68e8:	ldrbtmi	r4, [ip], #4080	; 0xff0
    68ec:	cfstr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
    68f0:	cfmadd32ge	mvax0, mvfx4, mvfx10, mvfx4
    68f4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    68f8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    68fc:	beq	842d38 <mount@plt+0x840850>
    6900:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    6904:	ldrsbtlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    6908:	ldrmi	r4, [r7], -sp, lsl #12
    690c:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    6910:			; <UNDEFINED> instruction: 0x46307216
    6914:	mvnls	r6, #1769472	; 0x1b0000
    6918:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    691c:	stcl	7, cr15, [r6], {251}	; 0xfb
    6920:	strbmi	r4, [r3], -r0, lsr #12
    6924:			; <UNDEFINED> instruction: 0x46494652
    6928:			; <UNDEFINED> instruction: 0xf7fd44fb
    692c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6930:			; <UNDEFINED> instruction: 0xf8d8d15f
    6934:	strmi	r3, [r4], -r0
    6938:	ldmdavc	fp, {r1, r3, r5, r6, fp, sp, lr}^
    693c:	svclt	0x008c2b40
    6940:	blcc	c15624 <mount@plt+0xc1313c>
    6944:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, q1
    6948:	strle	r0, [ip], #-2011	; 0xfffff825
    694c:	blmi	b1920c <mount@plt+0xb16d24>
    6950:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6954:	blls	ff8609c4 <mount@plt+0xff85e4dc>
    6958:	qdaddle	r4, sl, sp
    695c:			; <UNDEFINED> instruction: 0xf50d4620
    6960:	pop	{r0, r1, r5, r6, r8, sl, fp, ip, sp, lr}
    6964:			; <UNDEFINED> instruction: 0xf8da8ff0
    6968:	ldrtmi	r1, [sl], -r0
    696c:	ldrdeq	pc, [r0], -r9
    6970:			; <UNDEFINED> instruction: 0xf7ff4633
    6974:	stmdbvs	r8!, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
    6978:	ldrtmi	fp, [r1], -r0, lsr #2
    697c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    6980:	rscle	r2, r3, r0, lsl #16
    6984:	stmdbmi	r1!, {r0, r5, r7, r8, sl, fp, sp, pc}
    6988:	ldrdeq	pc, [r0], -r8
    698c:	bge	fe5317fc <mount@plt+0xfe52f314>
    6990:	andls	r9, r0, #4, 6	; 0x10000000
    6994:	bge	fe4f17fc <mount@plt+0xfe4ef314>
    6998:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
    699c:			; <UNDEFINED> instruction: 0x2700ab96
    69a0:	strls	r9, [r5, #-770]	; 0xfffffcfe
    69a4:	movwls	sl, #7063	; 0x1b97
    69a8:	mlavc	pc, r5, fp, sl	; <UNPREDICTABLE>
    69ac:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
    69b0:	blmi	619214 <mount@plt+0x616d2c>
    69b4:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    69b8:			; <UNDEFINED> instruction: 0xf8d2447b
    69bc:	stmdacs	r8, {r3, r5, r6, r7, sl, sp}
    69c0:	svclt	0x00d84630
    69c4:	addsmi	r7, sl, #47	; 0x2f
    69c8:	tstcs	r1, #12, 30	; 0x30
    69cc:	rsbsvs	r4, r3, fp, lsl #12
    69d0:			; <UNDEFINED> instruction: 0xff68f7ff
    69d4:			; <UNDEFINED> instruction: 0xf85b4b10
    69d8:	ldmdavs	fp, {r0, r1, ip, sp}
    69dc:	adcsle	r2, r5, r0, lsl #22
    69e0:	blcs	24a94 <mount@plt+0x225ac>
    69e4:	stmdami	sp, {r1, r4, r5, r7, ip, lr, pc}
    69e8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    69ec:			; <UNDEFINED> instruction: 0xf8c2f7fe
    69f0:			; <UNDEFINED> instruction: 0xf04fe7ac
    69f4:			; <UNDEFINED> instruction: 0xe7a934ff
    69f8:	bl	7c49ec <mount@plt+0x7c2504>
    69fc:	andeq	r1, r2, lr, lsl #9
    6a00:	andeq	r0, r0, r4, lsr #4
    6a04:	andeq	r1, r2, r0, asr r4
    6a08:	andeq	r1, r2, r8, lsr #8
    6a0c:			; <UNDEFINED> instruction: 0x0000d6b2
    6a10:	muleq	r2, lr, r3
    6a14:	andeq	lr, r0, r0, lsl r2
    6a18:	andeq	r0, r0, r0, asr #4
    6a1c:	muleq	r0, r2, r6
    6a20:	ldrsbgt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    6a24:	blmi	1f0f2fc <mount@plt+0x1f0ce14>
    6a28:	ldrbmi	lr, [r0, sp, lsr #18]!
    6a2c:			; <UNDEFINED> instruction: 0xf5ad44fc
    6a30:	strcs	r7, [r0], #-3390	; 0xfffff2c2
    6a34:			; <UNDEFINED> instruction: 0xf85cad19
    6a38:	svcge	0x00033003
    6a3c:	beq	e42e78 <mount@plt+0xe40990>
    6a40:	strtmi	sl, [r1], -r8, lsl #28
    6a44:			; <UNDEFINED> instruction: 0xf10d4681
    6a48:			; <UNDEFINED> instruction: 0x46280898
    6a4c:			; <UNDEFINED> instruction: 0x93bd681b
    6a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6a54:	strmi	lr, [r0], #-2503	; 0xfffff639
    6a58:	strmi	lr, [r2], #-2503	; 0xfffff639
    6a5c:			; <UNDEFINED> instruction: 0xf7fb613c
    6a60:	strtmi	lr, [r1], -r6, lsr #24
    6a64:	ldrbmi	r2, [r0], -ip, lsr #4
    6a68:	strmi	lr, [r0], #-2502	; 0xfffff63a
    6a6c:	strmi	lr, [r2], #-2502	; 0xfffff63a
    6a70:	strmi	lr, [r4], #-2502	; 0xfffff63a
    6a74:	ldc	7, cr15, [sl], {251}	; 0xfb
    6a78:	vst1.8	{d20-d22}, [pc :128], r1
    6a7c:			; <UNDEFINED> instruction: 0x46407216
    6a80:			; <UNDEFINED> instruction: 0xf7fb4c66
    6a84:			; <UNDEFINED> instruction: 0x464aec14
    6a88:	blcc	444bd8 <mount@plt+0x4426f0>
    6a8c:	tstcs	sl, r0, asr r6
    6a90:	blcc	417c88 <mount@plt+0x4157a0>
    6a94:	blx	1cc2aca <mount@plt+0x1cc05e2>
    6a98:	ldrdcs	pc, [r8], -sl
    6a9c:			; <UNDEFINED> instruction: 0xf0002a00
    6aa0:			; <UNDEFINED> instruction: 0xf832808a
    6aa4:	tstcs	ip, r4, lsl #22
    6aa8:	blcc	118350 <mount@plt+0x115e68>
    6aac:	blx	19c2ae2 <mount@plt+0x19c05fa>
    6ab0:	tstcs	r4, sl, ror #18
    6ab4:			; <UNDEFINED> instruction: 0xf8324638
    6ab8:	blcc	1156d0 <mount@plt+0x1131e8>
    6abc:	blx	17c2af2 <mount@plt+0x17c060a>
    6ac0:	bvs	1a21170 <mount@plt+0x1a1ec88>
    6ac4:	cdpeq	0, 1, cr15, cr14, cr15, {2}
    6ac8:	strbtmi	r6, [fp], -r9, lsr #20
    6acc:			; <UNDEFINED> instruction: 0xf8a86852
    6ad0:			; <UNDEFINED> instruction: 0xf8c8e012
    6ad4:	stmdavs	r2, {r2, sp}^
    6ad8:			; <UNDEFINED> instruction: 0xf8c86838
    6adc:	stmdavs	sl, {r2, r5, r9, sp}^
    6ae0:			; <UNDEFINED> instruction: 0xf8c86879
    6ae4:	stmibvs	sl!, {r2, r4, r5, r9, sp}^
    6ae8:	ldrdgt	pc, [r4], -r2
    6aec:			; <UNDEFINED> instruction: 0xf8c86aaa
    6af0:	stmdavs	r0, {r4, r5, r9, lr, pc}^
    6af4:	eoreq	pc, r8, #200, 16	; 0xc80000
    6af8:			; <UNDEFINED> instruction: 0xf8c86849
    6afc:			; <UNDEFINED> instruction: 0xf852122c
    6b00:	ldmdavs	r1, {r2, r8, r9, sl, fp}^
    6b04:	strbmi	ip, [r0], -r3, lsl #6
    6b08:	movwcs	lr, #2525	; 0x9dd
    6b0c:	orrscs	lr, r0, #200, 18	; 0x320000
    6b10:			; <UNDEFINED> instruction: 0xf8bcf7ff
    6b14:	ldrdeq	lr, [r1, -r5]
    6b18:	blx	fe7c4b1e <mount@plt+0xfe7c2636>
    6b1c:	blcs	20ed0 <mount@plt+0x1e9e8>
    6b20:			; <UNDEFINED> instruction: 0x461ad056
    6b24:			; <UNDEFINED> instruction: 0xf8322105
    6b28:	ldrtmi	r3, [r0], -r4, lsl #22
    6b2c:			; <UNDEFINED> instruction: 0xf00b3b04
    6b30:	ldmib	r6, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    6b34:			; <UNDEFINED> instruction: 0xf7ff0102
    6b38:	blmi	e8597c <mount@plt+0xe83494>
    6b3c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6b40:	cmple	r1, r0, lsl #22
    6b44:			; <UNDEFINED> instruction: 0xf7ffa8b2
    6b48:	blmi	dc64a4 <mount@plt+0xdc3fbc>
    6b4c:			; <UNDEFINED> instruction: 0xf8d3447b
    6b50:	blcs	13f48 <mount@plt+0x11a60>
    6b54:	bmi	d3ac18 <mount@plt+0xd38730>
    6b58:	ldrdne	pc, [r4], -r8
    6b5c:	stmiapl	r2!, {r0, r1, r4, r5, r8, r9, fp, lr}
    6b60:	bl	d7d54 <mount@plt+0xd586c>
    6b64:	ldmdavs	r2, {r0, r7, r8, r9}
    6b68:	ldrdne	pc, [r0], r3
    6b6c:	teqle	pc, r0, lsl #20
    6b70:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    6b74:			; <UNDEFINED> instruction: 0xfffef7fd
    6b78:	blcs	20e6c <mount@plt+0x1e984>
    6b7c:	pushmi	{r0, r1, r2, r3, r4, r5, ip, lr, pc}
    6b80:	stmdami	sp!, {r0, r3, r4, r5, r6, sl, lr}
    6b84:			; <UNDEFINED> instruction: 0xf7fd4478
    6b88:	ldmdbvs	fp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6b8c:	ldmdavs	r9, {r0, r1, r3, r5, fp, lr}^
    6b90:			; <UNDEFINED> instruction: 0xf7fd4478
    6b94:	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6b98:	stmdami	r9!, {r0, r1, r3, r4, r8, ip, sp, pc}
    6b9c:			; <UNDEFINED> instruction: 0xf7fd4478
    6ba0:	ldmdavs	r3!, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    6ba4:	ldmib	r6, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    6ba8:	stmdami	r6!, {r2, r9, ip, sp}
    6bac:	ldrbtmi	r6, [r8], #-2130	; 0xfffff7ae
    6bb0:			; <UNDEFINED> instruction: 0xf7fd6859
    6bb4:	bmi	946b38 <mount@plt+0x944650>
    6bb8:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    6bbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bc0:	ldrhmi	r9, [sl], #-189	; 0xffffff43
    6bc4:	andcs	sp, r0, r3, lsr #2
    6bc8:	cfldr32vc	mvfx15, [lr, #-52]!	; 0xffffffcc
    6bcc:			; <UNDEFINED> instruction: 0x87f0e8bd
    6bd0:	ldmdbmi	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
    6bd4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6bd8:			; <UNDEFINED> instruction: 0xf7ff4610
    6bdc:	blmi	445318 <mount@plt+0x442e30>
    6be0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6be4:	adcle	r2, sp, r0, lsl #22
    6be8:			; <UNDEFINED> instruction: 0xf7fe4640
    6bec:	sbfx	pc, r9, #16, #10
    6bf0:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    6bf4:			; <UNDEFINED> instruction: 0xffbef7fd
    6bf8:	blcs	20eec <mount@plt+0x1ea04>
    6bfc:	ldmvs	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    6c00:	ldmdbmi	r5, {r0, r1, r4, r8, ip, sp, pc}
    6c04:			; <UNDEFINED> instruction: 0xe7bc4479
    6c08:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    6c0c:			; <UNDEFINED> instruction: 0xf7fbe7b9
    6c10:	svclt	0x0000ea14
    6c14:	andeq	r1, r2, ip, asr #6
    6c18:	andeq	r0, r0, r4, lsr #4
    6c1c:	andeq	r1, r2, r8, ror #5
    6c20:	andeq	r0, r0, r0, asr #4
    6c24:	andeq	r3, r2, r8, lsl #4
    6c28:	andeq	r0, r0, ip, asr r2
    6c2c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    6c30:	andeq	sp, r0, r6, lsr r5
    6c34:	andeq	pc, r0, ip, ror #25
    6c38:	andeq	sp, r0, r0, lsr r5
    6c3c:	andeq	sp, r0, r0, lsr r5
    6c40:	andeq	sp, r0, r0, lsr r5
    6c44:	andeq	sp, r0, r6, lsr #10
    6c48:			; <UNDEFINED> instruction: 0x000211be
    6c4c:	andeq	pc, r0, r0, lsr #26
    6c50:	andeq	sp, r0, r2, asr #9
    6c54:	andeq	sp, r0, sl, lsr #9
    6c58:	andeq	sp, r0, r4, lsl #9
    6c5c:	andeq	sp, r0, r6, lsl #9
    6c60:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    6c64:	ldmib	r0, {r2, r9, sl, lr}^
    6c68:	ldrbtmi	r2, [fp], #-150	; 0xffffff6a
    6c6c:	bl	f2e7c <mount@plt+0xf0994>
    6c70:			; <UNDEFINED> instruction: 0xf8d30382
    6c74:	swpls	r1, r8, [r1]	; <UNPREDICTABLE>
    6c78:	mcr2	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    6c7c:	tstcc	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    6c80:	strmi	r9, [r2], -r1, lsl #18
    6c84:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    6c88:	pop	{r1, ip, sp, pc}
    6c8c:			; <UNDEFINED> instruction: 0xf7fd4010
    6c90:	svclt	0x0000bf71
    6c94:	andeq	r0, r2, r6, ror #21
    6c98:	andeq	sp, r0, lr, asr r4
    6c9c:	svcmi	0x00f0e92d
    6ca0:	cfstr32	mvfx2, [sp, #-0]
    6ca4:	strmi	r8, [pc], -r4, lsl #22
    6ca8:	rsb	pc, r4, #14614528	; 0xdf0000
    6cac:			; <UNDEFINED> instruction: 0xf8df4629
    6cb0:	ldrbtmi	ip, [lr], #612	; 0x264
    6cb4:	rsbhi	pc, r0, #14614528	; 0xdf0000
    6cb8:	sfmpl	f7, 1, [r4, #-692]	; 0xfffffd4c
    6cbc:	vmovge.32	sl, d6[0]
    6cc0:	ldcge	3, cr9, [sl], {16}
    6cc4:			; <UNDEFINED> instruction: 0x46039611
    6cc8:	stmib	sp, {r1, r2, r4, r9, sl, lr}^
    6ccc:	blls	41451c <mount@plt+0x412034>
    6cd0:	rsbvc	pc, r4, #1325400064	; 0x4f000000
    6cd4:			; <UNDEFINED> instruction: 0x46209e11
    6cd8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6cdc:			; <UNDEFINED> instruction: 0xf8dc44f8
    6ce0:			; <UNDEFINED> instruction: 0xf8cdc000
    6ce4:			; <UNDEFINED> instruction: 0xf04fc4fc
    6ce8:	andsvs	r0, sp, r0, lsl #24
    6cec:			; <UNDEFINED> instruction: 0xf7fb6035
    6cf0:	bmi	fe2c1870 <mount@plt+0xfe2bf388>
    6cf4:			; <UNDEFINED> instruction: 0xf8589b12
    6cf8:	ldmdavs	r5!, {r1, sp, lr}
    6cfc:			; <UNDEFINED> instruction: 0xf0002d00
    6d00:			; <UNDEFINED> instruction: 0xf10d80d3
    6d04:			; <UNDEFINED> instruction: 0xf10d0964
    6d08:			; <UNDEFINED> instruction: 0xf10d0b60
    6d0c:			; <UNDEFINED> instruction: 0x46180a5c
    6d10:			; <UNDEFINED> instruction: 0x464b465a
    6d14:			; <UNDEFINED> instruction: 0xf7fd4651
    6d18:	strmi	pc, [r6], -r5, lsl #16
    6d1c:			; <UNDEFINED> instruction: 0xf0402800
    6d20:			; <UNDEFINED> instruction: 0xf8d980eb
    6d24:	ldmdavs	sl!, {ip, sp}^
    6d28:	blcs	1024e9c <mount@plt+0x10229b4>
    6d2c:	blcc	df6b64 <mount@plt+0xdf467c>
    6d30:	blx	10959f8 <mount@plt+0x1093510>
    6d34:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    6d38:	bmi	1e7bd80 <mount@plt+0x1e79898>
    6d3c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    6d40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d44:	ldrbtcc	pc, [ip], #2269	; 0x8dd	; <UNPREDICTABLE>
    6d48:			; <UNDEFINED> instruction: 0xf040405a
    6d4c:			; <UNDEFINED> instruction: 0x463080d8
    6d50:	sfmpl	f7, 1, [r4, #-52]	; 0xffffffcc
    6d54:	blhi	142050 <mount@plt+0x13fb68>
    6d58:	svchi	0x00f0e8bd
    6d5c:			; <UNDEFINED> instruction: 0x46239a13
    6d60:	ldrdne	pc, [r0], -fp
    6d64:	ldrdeq	pc, [r0], -sl
    6d68:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    6d6c:			; <UNDEFINED> instruction: 0xb1206938
    6d70:			; <UNDEFINED> instruction: 0xf7ff4621
    6d74:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    6d78:	blls	47b0fc <mount@plt+0x478c14>
    6d7c:	stmibge	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
    6d80:	movwls	sl, #43696	; 0xaab0
    6d84:	movwls	r9, #39696	; 0x9b10
    6d88:			; <UNDEFINED> instruction: 0xf8d9abc1
    6d8c:			; <UNDEFINED> instruction: 0xf04f0000
    6d90:	tstls	r0, r0, lsl #18
    6d94:	movwls	r4, #55651	; 0xd963
    6d98:	andls	sl, r1, #204, 22	; 0x33000
    6d9c:	movwls	r4, #50297	; 0xc479
    6da0:	blge	ff031834 <mount@plt+0xff02f34c>
    6da4:	movwls	r9, #46862	; 0xb70e
    6da8:	movwls	sl, #35754	; 0x8baa
    6dac:	movwls	sl, #31656	; 0x7ba8
    6db0:	movwls	sl, #27558	; 0x6ba6
    6db4:	movwls	sl, #23474	; 0x5bb2
    6db8:	movwls	sl, #19367	; 0x4ba7
    6dbc:	movwls	sl, #15327	; 0x3bdf
    6dc0:	movwls	sl, #11185	; 0x2bb1
    6dc4:			; <UNDEFINED> instruction: 0xf887aba5
    6dc8:			; <UNDEFINED> instruction: 0xf7fb9000
    6dcc:	ldmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    6dd0:	bls	47e398 <mount@plt+0x47beb0>
    6dd4:	addscc	pc, r8, #212, 16	; 0xd40000
    6dd8:	addsls	pc, ip, #212, 16	; 0xd40000
    6ddc:	bhi	4242c <mount@plt+0x3ff44>
    6de0:	bl	ed628 <mount@plt+0xeb140>
    6de4:	b	13e3d38 <mount@plt+0x13e1850>
    6de8:			; <UNDEFINED> instruction: 0xf8d20b63
    6dec:	cdp	0, 11, cr10, cr8, cr0, {0}
    6df0:	vmls.f64	d8, d23, d8
    6df4:			; <UNDEFINED> instruction: 0xeeb8aa90
    6df8:			; <UNDEFINED> instruction: 0xf8d49be7
    6dfc:			; <UNDEFINED> instruction: 0x46293258
    6e00:	subseq	pc, ip, #212, 16	; 0xd40000
    6e04:			; <UNDEFINED> instruction: 0xf44f2b01
    6e08:	blx	e3bfa <mount@plt+0xe1712>
    6e0c:	svclt	0x00145000
    6e10:	rsbcs	pc, r0, #212, 16	; 0xd40000
    6e14:	tstcs	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    6e18:			; <UNDEFINED> instruction: 0xf8c43801
    6e1c:			; <UNDEFINED> instruction: 0xf00b2314
    6e20:	vmla.f32	s30, s14, s14
    6e24:			; <UNDEFINED> instruction: 0xf1b95a90
    6e28:	bl	156e2c <mount@plt+0x154944>
    6e2c:			; <UNDEFINED> instruction: 0xf04f0545
    6e30:	frde	f0, f0, f0
    6e34:	svclt	0x00087be7
    6e38:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6e3c:			; <UNDEFINED> instruction: 0xf04f4555
    6e40:	stmib	r4, {r1, r2, r8, r9}^
    6e44:	rsbvs	fp, r3, r6, lsr #19
    6e48:	blvs	202870 <mount@plt+0x200388>
    6e4c:	subseq	pc, ip, #196, 16	; 0xc40000
    6e50:	stc	6, cr4, [r4, #128]	; 0x80
    6e54:	vldr	d6, [pc, #640]	; 70dc <mount@plt+0x4bf4>
    6e58:	svclt	0x00186b2c
    6e5c:	blvs	202888 <mount@plt+0x2003a0>
    6e60:	blvs	fe7c2478 <mount@plt+0xfe7bff90>
    6e64:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    6e68:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    6e6c:	strcc	pc, [r0, #-2259]	; 0xfffff72d
    6e70:			; <UNDEFINED> instruction: 0xf8d4b153
    6e74:	teqlt	fp, r8, asr r2
    6e78:	strtmi	r2, [r0], -r4, lsl #22
    6e7c:	movwcs	fp, #24452	; 0x5f84
    6e80:	subscc	pc, r8, #196, 16	; 0xc40000
    6e84:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    6e88:			; <UNDEFINED> instruction: 0xf8584b28
    6e8c:	ldmdavs	fp, {r0, r1, ip, sp}
    6e90:	blmi	9f5b64 <mount@plt+0x9f367c>
    6e94:			; <UNDEFINED> instruction: 0xf8d3447b
    6e98:	blcs	142b0 <mount@plt+0x11dc8>
    6e9c:	svcge	0x004df43f
    6ea0:			; <UNDEFINED> instruction: 0xf7fe4620
    6ea4:	strb	pc, [r8, -r1, ror #19]	; <UNPREDICTABLE>
    6ea8:	blx	1fc2ec4 <mount@plt+0x1fc09dc>
    6eac:			; <UNDEFINED> instruction: 0x46059b12
    6eb0:			; <UNDEFINED> instruction: 0xe7266030
    6eb4:			; <UNDEFINED> instruction: 0xf887280b
    6eb8:	stcle	0, cr9, [sl], {0}
    6ebc:			; <UNDEFINED> instruction: 0x46ca9b10
    6ec0:	blls	482544 <mount@plt+0x48005c>
    6ec4:			; <UNDEFINED> instruction: 0xf8c346cb
    6ec8:	blls	46aed0 <mount@plt+0x4689e8>
    6ecc:	blhi	1282994 <mount@plt+0x12804ac>
    6ed0:	andls	pc, r0, r3, asr #17
    6ed4:			; <UNDEFINED> instruction: 0xf04f2302
    6ed8:			; <UNDEFINED> instruction: 0xf8c439ff
    6edc:	str	r3, [ip, r8, asr #5]
    6ee0:			; <UNDEFINED> instruction: 0xf7fd4620
    6ee4:	ldmdavc	fp!, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6ee8:	sbcsle	r2, r2, r0, lsl #22
    6eec:			; <UNDEFINED> instruction: 0x46394811
    6ef0:			; <UNDEFINED> instruction: 0xf7fd4478
    6ef4:			; <UNDEFINED> instruction: 0xe7ccfe3f
    6ef8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6efc:			; <UNDEFINED> instruction: 0xf7fbe71d
    6f00:	svclt	0x0000e89c
    6f04:	andhi	pc, r0, pc, lsr #7
	...
    6f10:	andeq	r1, r2, r6, asr #1
    6f14:	andeq	r0, r0, r4, lsr #4
    6f18:	muleq	r2, ip, r0
    6f1c:	andeq	r0, r0, r8, ror r2
    6f20:	andeq	r1, r2, sl, lsr r0
    6f24:	andeq	sp, r0, ip, asr r3
    6f28:	andeq	r2, r2, sl, ror #29
    6f2c:	andeq	r0, r0, r0, asr #4
    6f30:	andeq	r2, r2, r0, asr #29
    6f34:	andeq	sp, r0, ip, lsl #3
    6f38:	bmi	3d9b78 <mount@plt+0x3d7690>
    6f3c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    6f40:	ldmpl	fp, {r2, r3, r9, sl, lr}
    6f44:	ldmdavs	fp, {r0, r9, sl, lr}
    6f48:	stmdami	ip, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    6f4c:			; <UNDEFINED> instruction: 0xf7fd4478
    6f50:	stmdami	fp, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    6f54:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    6f58:	mcr2	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    6f5c:	pop	{r0, r3, fp, lr}
    6f60:	ldrbtmi	r4, [r8], #-16
    6f64:	mcrlt	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    6f68:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    6f6c:	mcr2	7, 0, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    6f70:	svclt	0x0000e7ef
    6f74:	andeq	r0, r2, ip, lsr lr
    6f78:	andeq	r0, r0, ip, asr r2
    6f7c:	andeq	sp, r0, r8, ror #3
    6f80:	andeq	sp, r0, lr, ror #3
    6f84:	ldrdeq	sp, [r0], -lr
    6f88:	ldrdeq	sp, [r0], -r2
    6f8c:	ldrdcs	r4, [r7, -r7]
    6f90:	ldrbtmi	r4, [sl], #-3031	; 0xfffff429
    6f94:	mvnsmi	lr, sp, lsr #18
    6f98:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    6f9c:	strmi	sl, [r6], -r0, lsl #30
    6fa0:	rsbsvs	r6, fp, fp, lsl r8
    6fa4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fa8:	mcr2	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    6fac:	tstlt	sp, #54272	; 0xd400
    6fb0:			; <UNDEFINED> instruction: 0xf1054628
    6fb4:			; <UNDEFINED> instruction: 0xf8300484
    6fb8:			; <UNDEFINED> instruction: 0xf7ff8b04
    6fbc:			; <UNDEFINED> instruction: 0x4601fb5f
    6fc0:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
    6fc4:	ldc2l	7, cr15, [r6, #1012]	; 0x3f4
    6fc8:	orreq	pc, r4, #168, 2	; 0x2a
    6fcc:	vldrle	d2, [r3, #-0]
    6fd0:	orreq	pc, r5, #168, 2	; 0x2a
    6fd4:	msrhi	CPSR_, #14614528	; 0xdf0000
    6fd8:	cmneq	pc, #35	; 0x23	; <UNPREDICTABLE>
    6fdc:	orrvc	pc, r2, #12582912	; 0xc00000
    6fe0:	ldrmi	r4, [sp], #-1272	; 0xfffffb08
    6fe4:	strcc	r4, [r0], #1568	; 0x620
    6fe8:	blx	1244fee <mount@plt+0x1242b06>
    6fec:	strbmi	r4, [r0], -r1, lsl #12
    6ff0:	stc2l	7, cr15, [r0, #1012]	; 0x3f4
    6ff4:	mvnsle	r4, ip, lsr #5
    6ff8:	tstlt	sp, #119808	; 0x1d400
    6ffc:			; <UNDEFINED> instruction: 0xf1054628
    7000:			; <UNDEFINED> instruction: 0xf8300484
    7004:			; <UNDEFINED> instruction: 0xf7ff8b04
    7008:			; <UNDEFINED> instruction: 0x4601fb39
    700c:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    7010:	ldc2	7, cr15, [r0, #1012]!	; 0x3f4
    7014:	orreq	pc, r4, #168, 2	; 0x2a
    7018:	vldrle	d2, [r3, #-0]
    701c:	orreq	pc, r5, #168, 2	; 0x2a
    7020:	sbcshi	pc, ip, #14614528	; 0xdf0000
    7024:	cmneq	pc, #35	; 0x23	; <UNPREDICTABLE>
    7028:	orrvc	pc, r2, #12582912	; 0xc00000
    702c:	ldrmi	r4, [sp], #-1272	; 0xfffffb08
    7030:	strcc	r4, [r0], #1568	; 0x620
    7034:	blx	8c503a <mount@plt+0x8c2b52>
    7038:	strbmi	r4, [r0], -r1, lsl #12
    703c:	ldc2	7, cr15, [sl, #1012]	; 0x3f4
    7040:	mvnsle	r4, ip, lsr #5
    7044:	stccs	8, cr6, [r0], {180}	; 0xb4
    7048:			; <UNDEFINED> instruction: 0xf834d05d
    704c:	vstrcc	d5, [r4, #-16]
    7050:	svcvc	0x00b8f5b5
    7054:	teqhi	r3, r0, asr #1	; <UNPREDICTABLE>
    7058:	stmdbcs	r0, {r0, r5, fp, sp, lr}
    705c:	msrhi	CPSR_sx, r0, asr #32
    7060:	blcs	211f4 <mount@plt+0x1ed0c>
    7064:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    7068:	stmdbcs	r0, {r0, r5, r7, fp, sp, lr}
    706c:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    7070:	stmdbcs	r0, {r0, r5, r7, r8, fp, pc}
    7074:	rscshi	pc, fp, r0, asr #32
    7078:	stmdbcs	r0, {r0, r5, r6, r7, r8, fp, pc}
    707c:	rschi	pc, lr, r0, asr #32
    7080:	stmdbcs	r0, {r0, r5, r9, fp, pc}
    7084:	rschi	pc, r1, r0, asr #32
    7088:	stmdbcs	r0, {r0, r5, r6, r9, fp, pc}
    708c:	sbcshi	pc, r4, r0, asr #32
    7090:	stmdbcs	r0, {r0, r5, r7, r8, fp, sp, lr}
    7094:	sbchi	pc, r7, r0, asr #32
    7098:	stmdbcs	r0, {r0, r5, r6, r7, r8, fp, sp, lr}
    709c:	adcshi	pc, sl, r0, asr #32
    70a0:	stmdbcs	r0, {r0, r5, r9, fp, sp, lr}
    70a4:	adchi	pc, sp, r0, asr #32
    70a8:	stmdbcs	r0, {r0, r5, r6, r9, fp, sp, lr}
    70ac:	adchi	pc, r0, r0, asr #32
    70b0:	stmdbcs	r0, {r0, r5, r7, r9, fp, sp, lr}
    70b4:	addshi	pc, r3, r0, asr #32
    70b8:	stmdbcs	r0, {r0, r5, r6, r7, r9, fp, sp, lr}
    70bc:	addhi	pc, r6, r0, asr #32
    70c0:	stmdbcs	r0, {r0, r5, r8, r9, fp, sp, lr}
    70c4:			; <UNDEFINED> instruction: 0xf894d179
    70c8:	stmdbcs	r0, {r2, r4, r5, ip}
    70cc:			; <UNDEFINED> instruction: 0xf894d16c
    70d0:	stmdbcs	r0, {r0, r2, r4, r5, ip}
    70d4:			; <UNDEFINED> instruction: 0xf8d4d15f
    70d8:	stmdbcs	r0, {r3, r4, r6, r8, ip}
    70dc:			; <UNDEFINED> instruction: 0xf8d4d152
    70e0:	stmdbcs	r0, {r2, r3, r4, r6, r8, ip}
    70e4:			; <UNDEFINED> instruction: 0xf8d4d145
    70e8:	stmdbcs	r0, {r5, r6, r8, ip}
    70ec:			; <UNDEFINED> instruction: 0xf894d138
    70f0:	bllt	184b688 <mount@plt+0x18491a0>
    70f4:	msrne	SPSR_sc, r4	; <illegal shifter operand>
    70f8:			; <UNDEFINED> instruction: 0xf894bb01
    70fc:	stmiblt	r1!, {r1, r2, r5, r6, r8, ip}
    7100:	msrne	SPSR_sxc, r4	; <illegal shifter operand>
    7104:	bmi	1ff5690 <mount@plt+0x1ff31a8>
    7108:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
    710c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7110:	subsmi	r6, sl, fp, ror r8
    7114:	rschi	pc, r8, r0, asr #32
    7118:	ldrtmi	r3, [sp], r8, lsl #14
    711c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7120:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    7124:	stc2	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    7128:	ldmdami	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    712c:			; <UNDEFINED> instruction: 0xf7fd4478
    7130:			; <UNDEFINED> instruction: 0xf894fd21
    7134:	stmdbcs	r0, {r0, r1, r2, r5, r6, r8, ip}
    7138:	ldrb	sp, [r1, r5, ror #1]!
    713c:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    7140:	ldc2	7, cr15, [r8, #-1012]	; 0xfffffc0c
    7144:	msrne	SPSR_sx, r4	; <illegal shifter operand>
    7148:	sbcsle	r2, r9, r0, lsl #18
    714c:	ldmdami	r1!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7150:			; <UNDEFINED> instruction: 0xf7fd4478
    7154:			; <UNDEFINED> instruction: 0xf894fd0f
    7158:	stmdbcs	r0, {r0, r2, r5, r6, r8, ip}
    715c:	strb	sp, [sp, sp, asr #1]!
    7160:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    7164:	stc2	7, cr15, [r6, #-1012]	; 0xfffffc0c
    7168:	msrne	SPSR_s, r4	; <illegal shifter operand>
    716c:	sbcle	r2, r1, r0, lsl #18
    7170:	stmdami	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7174:			; <UNDEFINED> instruction: 0xf7fd4478
    7178:			; <UNDEFINED> instruction: 0xf8d4fcfd
    717c:	stmdbcs	r0, {r5, r6, r8, ip}
    7180:			; <UNDEFINED> instruction: 0xe7edd0b5
    7184:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
    7188:	ldc2l	7, cr15, [r4], #1012	; 0x3f4
    718c:	ldrsbne	pc, [ip, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    7190:	adcle	r2, r8, r0, lsl #18
    7194:	stmdami	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7198:			; <UNDEFINED> instruction: 0xf7fd4478
    719c:			; <UNDEFINED> instruction: 0xf8d4fceb
    71a0:	stmdbcs	r0, {r3, r4, r6, r8, ip}
    71a4:			; <UNDEFINED> instruction: 0xe7edd09b
    71a8:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    71ac:	stc2l	7, cr15, [r2], #1012	; 0x3f4
    71b0:	mlasne	r5, r4, r8, pc	; <UNPREDICTABLE>
    71b4:	addle	r2, lr, r0, lsl #18
    71b8:	ldmdami	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    71bc:			; <UNDEFINED> instruction: 0xf7fd4478
    71c0:			; <UNDEFINED> instruction: 0xf894fcd9
    71c4:	stmdbcs	r0, {r2, r4, r5, ip}
    71c8:	strb	sp, [sp, r1, lsl #1]!
    71cc:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    71d0:	ldc2l	7, cr15, [r0], {253}	; 0xfd
    71d4:	stmdbcs	r0, {r0, r5, r8, r9, fp, sp, lr}
    71d8:	svcge	0x0075f43f
    71dc:	ldmdami	r5, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    71e0:			; <UNDEFINED> instruction: 0xf7fd4478
    71e4:	bvs	ff886508 <mount@plt+0xff884020>
    71e8:			; <UNDEFINED> instruction: 0xf43f2900
    71ec:	strb	sl, [sp, r9, ror #30]!
    71f0:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    71f4:	ldc2	7, cr15, [lr], #1012	; 0x3f4
    71f8:	stmdbcs	r0, {r0, r5, r7, r9, fp, sp, lr}
    71fc:	svcge	0x005cf43f
    7200:	stmdami	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7204:			; <UNDEFINED> instruction: 0xf7fd4478
    7208:	bvs	18864e4 <mount@plt+0x1883ffc>
    720c:			; <UNDEFINED> instruction: 0xf43f2900
    7210:	strb	sl, [sp, pc, asr #30]!
    7214:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    7218:	stc2	7, cr15, [ip], #1012	; 0x3f4
    721c:	stmdbcs	r0, {r0, r5, r9, fp, sp, lr}
    7220:	svcge	0x0042f43f
    7224:	stmdami	r7, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7228:			; <UNDEFINED> instruction: 0xf7fd4478
    722c:	stmibvs	r1!, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}^
    7230:			; <UNDEFINED> instruction: 0xf43f2900
    7234:			; <UNDEFINED> instruction: 0xe7edaf35
    7238:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    723c:	ldc2	7, cr15, [sl], {253}	; 0xfd
    7240:	stmdbcs	r0, {r0, r5, r7, r8, fp, sp, lr}
    7244:	svcge	0x0028f43f
    7248:	stmdami	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    724c:			; <UNDEFINED> instruction: 0xf7fd4478
    7250:	bhi	188649c <mount@plt+0x1883fb4>
    7254:			; <UNDEFINED> instruction: 0xf43f2900
    7258:			; <UNDEFINED> instruction: 0xe7edaf1b
    725c:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    7260:	stc2	7, cr15, [r8], {253}	; 0xfd
    7264:	stmdbcs	r0, {r0, r5, r9, fp, pc}
    7268:	svcge	0x000ef43f
    726c:	ldmdami	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7270:			; <UNDEFINED> instruction: 0xf7fd4478
    7274:	stmibhi	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    7278:			; <UNDEFINED> instruction: 0xf43f2900
    727c:	strb	sl, [sp, r1, lsl #30]!
    7280:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    7284:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
    7288:	stmdbcs	r0, {r0, r5, r7, r8, fp, pc}
    728c:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
    7290:	bmi	cc124c <mount@plt+0xcbed64>
    7294:	ldrbtmi	r4, [sl], #-2098	; 0xfffff7ce
    7298:			; <UNDEFINED> instruction: 0xf8524478
    729c:			; <UNDEFINED> instruction: 0xf7fd1023
    72a0:	stmiavs	r1!, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    72a4:			; <UNDEFINED> instruction: 0xf43f2900
    72a8:	strb	sl, [r9, r3, ror #29]!
    72ac:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    72b0:	stc2l	7, cr15, [r0], #-1012	; 0xfffffc0c
    72b4:	blcs	21448 <mount@plt+0x1ef60>
    72b8:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
    72bc:	sbcslt	lr, ip, r9, ror #15
    72c0:	vst1.8	{d20-d22}, [pc :128], r1
    72c4:			; <UNDEFINED> instruction: 0x462a73b8
    72c8:	ldrtmi	r4, [r0], -lr, ror #12
    72cc:			; <UNDEFINED> instruction: 0xf7fa4634
    72d0:	smlattcs	r0, ip, lr, lr
    72d4:			; <UNDEFINED> instruction: 0xf5c51970
    72d8:			; <UNDEFINED> instruction: 0xf7fa72b8
    72dc:	stmdavs	r1!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    72e0:			; <UNDEFINED> instruction: 0xf43f2900
    72e4:			; <UNDEFINED> instruction: 0xe7e1aebd
    72e8:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    72ec:	andeq	r0, r2, r6, ror #27
    72f0:	andeq	r0, r0, r4, lsr #4
    72f4:	andeq	sp, r0, lr, lsl #3
    72f8:	andeq	sp, r0, ip, ror r1
    72fc:	andeq	sp, r0, r2, asr r1
    7300:	andeq	sp, r0, r0, lsr r1
    7304:	andeq	r0, r2, lr, ror #24
    7308:	andeq	sp, r0, lr, ror #2
    730c:	andeq	sp, r0, r4, asr r1
    7310:	andeq	sp, r0, r6, lsr r1
    7314:	andeq	sp, r0, r8, lsl r1
    7318:	strdeq	sp, [r0], -sl
    731c:	ldrdeq	sp, [r0], -ip
    7320:	strheq	sp, [r0], -sl
    7324:	muleq	r0, ip, r0
    7328:	andeq	sp, r0, sl, ror r0
    732c:	andeq	sp, r0, ip, asr r0
    7330:	andeq	sp, r0, lr, lsr r0
    7334:	andeq	sp, r0, r0, lsr #32
    7338:	strdeq	ip, [r0], -lr
    733c:	andeq	ip, r0, r0, ror #31
    7340:			; <UNDEFINED> instruction: 0x0000cfbe
    7344:	andeq	ip, r0, r0, lsr #31
    7348:	andeq	ip, r0, lr, ror pc
    734c:	andeq	ip, r0, r0, ror #30
    7350:	andeq	ip, r0, lr, lsr pc
    7354:	andeq	ip, r0, ip, lsl pc
    7358:	strdeq	ip, [r0], -lr
    735c:			; <UNDEFINED> instruction: 0x000204ba
    7360:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    7364:			; <UNDEFINED> instruction: 0x0000cebe
    7368:	svcmi	0x00f0e92d
    736c:	rsbvc	pc, r4, #1325400064	; 0x4f000000
    7370:	blhi	c282c <mount@plt+0xc0344>
    7374:			; <UNDEFINED> instruction: 0xf8df460e
    7378:			; <UNDEFINED> instruction: 0x4604c410
    737c:	strcc	pc, [ip], #-2271	; 0xfffff721
    7380:	ldrbtmi	r2, [ip], #256	; 0x100
    7384:	cfldr64vc	mvdx15, [r1, #-692]!	; 0xfffffd4c
    7388:			; <UNDEFINED> instruction: 0xf85caf00
    738c:			; <UNDEFINED> instruction: 0xf1073003
    7390:	ldmdavs	fp, {r3, r5, r8, sl}
    7394:			; <UNDEFINED> instruction: 0x33bcf8c7
    7398:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    739c:			; <UNDEFINED> instruction: 0xf7fa4628
    73a0:	ldrtmi	lr, [r0], -r6, lsl #31
    73a4:			; <UNDEFINED> instruction: 0xf8c52107
    73a8:			; <UNDEFINED> instruction: 0xf7fd4224
    73ac:	ldmvs	r4!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
    73b0:			; <UNDEFINED> instruction: 0xf0002c00
    73b4:			; <UNDEFINED> instruction: 0xf834818a
    73b8:			; <UNDEFINED> instruction: 0xf1abbb04
    73bc:			; <UNDEFINED> instruction: 0xf1bb0b04
    73c0:	vmax.f32	q8, q8, <illegal reg q11.5>
    73c4:	blmi	ffca7c38 <mount@plt+0xffca5750>
    73c8:			; <UNDEFINED> instruction: 0xf8d3447b
    73cc:			; <UNDEFINED> instruction: 0xb1a33500
    73d0:			; <UNDEFINED> instruction: 0xf0037963
    73d4:	vaddw.u8	q8, <illegal reg q1.5>, d1
    73d8:			; <UNDEFINED> instruction: 0xf8850240
    73dc:	vsubw.u8	<illegal reg q8.5>, <illegal reg q9.5>, d0
    73e0:			; <UNDEFINED> instruction: 0xf88501c0
    73e4:	vsubw.u8	q9, <illegal reg q9.5>, d1
    73e8:			; <UNDEFINED> instruction: 0xf8851200
    73ec:	vsubw.u8	<illegal reg q8.5>, <illegal reg q9.5>, d2
    73f0:			; <UNDEFINED> instruction: 0xf8851340
    73f4:			; <UNDEFINED> instruction: 0xf8852383
    73f8:	ldmdbvs	r1!, {r2, r7, r8, r9, ip, sp}
    73fc:	tstcc	r4, r9, lsr #2
    7400:	eorvc	pc, r3, r7, lsl #10
    7404:			; <UNDEFINED> instruction: 0xf7fa220f
    7408:	stmdbvc	r3!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    740c:	strle	r0, [r9, #-1883]	; 0xfffff8a5
    7410:	smlatbcs	r1, r2, r9, r7
    7414:	orrne	pc, r5, #8716288	; 0x850000
    7418:	ldmdbeq	r2, {r0, r1, r4, r9, sl, lr}
    741c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    7420:	adccc	lr, ip, #3227648	; 0x314000
    7424:	vadd.i8	d22, d28, d19
    7428:	vmlal.s<illegal width 8>	q11, d16, d0[0]
    742c:	blcs	7ce8 <mount@plt+0x5800>
    7430:	addsmi	fp, r3, #24, 30	; 0x60
    7434:	cdp	0, 0, cr13, cr7, cr9, {0}
    7438:	vldr	s6, [pc, #576]	; 7680 <mount@plt+0x5198>
    743c:	vcvt.f64.s32	d5, s30
    7440:			; <UNDEFINED> instruction: 0xee877b67
    7444:	vstr	d6, [r5, #20]
    7448:	stmdbvc	r3!, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr}
    744c:	rscsvc	pc, lr, #82837504	; 0x4f00000
    7450:	ldcl	13, cr6, [r4, #388]	; 0x184
    7454:	vldr	s14, [r4, #68]	; 0x44
    7458:	vldr	s8, [r4, #72]	; 0x48
    745c:	vldr	s10, [r4, #12]
    7460:			; <UNDEFINED> instruction: 0xf8c56a17
    7464:	stmdbvs	r3!, {r5, r7, r9, ip, sp}
    7468:	blhi	1a02f50 <mount@plt+0x1a00a68>
    746c:	blvc	ff0c2af0 <mount@plt+0xff0c0608>
    7470:	adcscc	pc, r8, #12910592	; 0xc50000
    7474:			; <UNDEFINED> instruction: 0xf8c56963
    7478:	mrc	2, 5, r3, cr8, cr12, {5}
    747c:	vnmulvs.f64	d4, d3, d4
    7480:	sbcne	pc, r0, #12910592	; 0xc50000
    7484:			; <UNDEFINED> instruction: 0xf8c56ae1
    7488:	ldmib	r4, {r4, r6, r8, r9, ip, sp}^
    748c:	cdp	3, 11, cr0, cr8, cr13, {0}
    7490:	stmib	r5, {r0, r2, r6, r8, r9, fp, ip, lr}^
    7494:	stmibvs	r1!, {r0, r1, r4, r5, r7, ip}
    7498:	sbcscc	pc, r4, #12910592	; 0xc50000
    749c:			; <UNDEFINED> instruction: 0xf8c56a63
    74a0:	mcrvs	3, 3, r1, cr1, cr0, {0}
    74a4:	tstcc	r4, #12910592	; 0xc50000	; <UNPREDICTABLE>
    74a8:	blvs	11c2f90 <mount@plt+0x11c0aa8>
    74ac:	stmib	r5, {r0, r1, r5, r9, fp, sp, lr}^
    74b0:	cdp	3, 8, cr1, cr4, cr6, {6}
    74b4:	vdiv.f64	d3, d8, d7
    74b8:	vdiv.f64	d2, d5, d7
    74bc:	vdiv.f64	d4, d6, d7
    74c0:	vstr	d5, [r5, #28]
    74c4:	vstr	d3, [r5, #656]	; 0x290
    74c8:	vstr	d2, [r5, #648]	; 0x288
    74cc:	vstr	d4, [r5, #640]	; 0x280
    74d0:	stmibvs	r0!, {r4, r6, r7, r8, r9, fp, ip, lr}^
    74d4:			; <UNDEFINED> instruction: 0x6c236aa1
    74d8:	ldrsbgt	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    74dc:	msreq	CPSR_, #12910592	; 0xc50000
    74e0:			; <UNDEFINED> instruction: 0xf8c56d20
    74e4:	blvs	ff84c17c <mount@plt+0xff849c94>
    74e8:	cmpcc	r4, #12910592	; 0xc50000	; <UNPREDICTABLE>
    74ec:			; <UNDEFINED> instruction: 0xf8c56ce3
    74f0:	addsmi	ip, r3, #40, 6	; 0xa0000000
    74f4:	adcsne	lr, r1, r5, asr #19
    74f8:			; <UNDEFINED> instruction: 0xf8c5bf98
    74fc:	ldmvs	r3!, {r2, r3, r4, r7, r9, ip, sp}^
    7500:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    7504:	ldmvs	fp, {r1, r4, r6, r8, ip, sp, pc}^
    7508:	andmi	pc, r0, #111	; 0x6f
    750c:	svclt	0x00184293
    7510:	svclt	0x001c2b00
    7514:	bcc	fe442d38 <mount@plt+0xfe440850>
    7518:	blhi	1a03000 <mount@plt+0x1a00b18>
    751c:	ldrdge	pc, [r4], -r6	; <UNPREDICTABLE>
    7520:	svceq	0x0000f1ba
    7524:	andscs	sp, r4, r4, lsl r0
    7528:	mcr	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    752c:			; <UNDEFINED> instruction: 0x2006f8ba
    7530:			; <UNDEFINED> instruction: 0x3004f8ba
    7534:	ldrdgt	pc, [r8], -sl
    7538:	svclt	0x00183b00
    753c:	andvs	r2, r2, r1, lsl #6
    7540:	andne	lr, r3, #3571712	; 0x368000
    7544:			; <UNDEFINED> instruction: 0xf8c57403
    7548:	stmib	r0, {r3, r7, r8, r9}^
    754c:	sbcvs	ip, r2, r1, lsl #2
    7550:			; <UNDEFINED> instruction: 0xb1ab6c33
    7554:			; <UNDEFINED> instruction: 0x2114469a
    7558:			; <UNDEFINED> instruction: 0xf83a2001
    755c:			; <UNDEFINED> instruction: 0xf7fabb04
    7560:			; <UNDEFINED> instruction: 0xf1abecae
    7564:			; <UNDEFINED> instruction: 0xf1bb0b04
    7568:	svclt	0x00280f14
    756c:	bleq	5436b0 <mount@plt+0x5411c8>
    7570:	orreq	pc, ip, #12910592	; 0xc50000
    7574:	ldrbmi	fp, [sl], -r0, lsr #2
    7578:	tstcs	r4, #84934656	; 0x5100000
    757c:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    7580:	blhi	ff04305c <mount@plt+0xff040b74>
    7584:	blx	443150 <mount@plt+0x440c68>
    7588:	stmdbvs	r3!, {r0, r2, r4, r8, sl, fp, ip, lr, pc}
    758c:	stfvsd	f3, [r2, #-620]!	; 0xfffffd94
    7590:	mvfd	f3, #2.0
    7594:	vldr	s4, [pc, #576]	; 77dc <mount@plt+0x52f4>
    7598:	vmov.u16	r5, d8[3]
    759c:	vmls.f64	d6, d7, d23
    75a0:			; <UNDEFINED> instruction: 0xeeb83a90
    75a4:	vnmul.f64	d7, d6, d23
    75a8:	vmul.f64	d7, d7, d7
    75ac:	vdiv.f64	d7, d7, d5
    75b0:	vstr	d6, [r5, #32]
    75b4:	vfmavs.f64	d6, d16, d26
    75b8:	blcc	36fc <mount@plt+0x1214>
    75bc:			; <UNDEFINED> instruction: 0xf06f6ee1
    75c0:			; <UNDEFINED> instruction: 0xf1100a02
    75c4:			; <UNDEFINED> instruction: 0xf14138ff
    75c8:	strbmi	r3, [fp, #2559]	; 0x9ff
    75cc:	strbmi	fp, [r2, #3848]	; 0xf08
    75d0:			; <UNDEFINED> instruction: 0xf00bd321
    75d4:	vcvtb.f32.f16	s30, s14
    75d8:	ldmib	r4, {r8, r9, fp, pc}^
    75dc:	sfm	f3, 2, [r1], {28}
    75e0:			; <UNDEFINED> instruction: 0xf1130b17
    75e4:	ldrshtvs	r3, [r9], -pc
    75e8:	mvnscc	pc, r2, asr #2
    75ec:	blvc	242e90 <mount@plt+0x2409a8>
    75f0:	ldmib	r7, {r0, r3, r4, r5, r6, sp, lr}^
    75f4:	strmi	r0, [fp, #256]	; 0x100
    75f8:	strmi	fp, [r2, #3848]	; 0xf08
    75fc:	blvc	fedc2c18 <mount@plt+0xfedc0730>
    7600:	ldrmi	sp, [r8], -r9, lsl #6
    7604:			; <UNDEFINED> instruction: 0xf00b4611
    7608:	mcrr	10, 2, pc, r1, cr13	; <UNPREDICTABLE>
    760c:	vmov.32	d7[1], r0
    7610:	vstr	d8, [r5, #32]
    7614:	ldmib	r4, {r3, r4, r5, r7, r8, r9, fp, pc}^
    7618:			; <UNDEFINED> instruction: 0xf8d40120
    761c:			; <UNDEFINED> instruction: 0xf8d43088
    7620:			; <UNDEFINED> instruction: 0xf8d4209c
    7624:	ldmib	r4, {r2, r3, r7, lr, pc}^
    7628:	stmib	r5, {r1, r2, r3, r4, r8, fp, pc}^
    762c:			; <UNDEFINED> instruction: 0xf8d401be
    7630:			; <UNDEFINED> instruction: 0xf8d40098
    7634:			; <UNDEFINED> instruction: 0xf8c51090
    7638:			; <UNDEFINED> instruction: 0xf8d43300
    763c:	stmib	r5, {r2, r4, r7, ip, sp}^
    7640:	cdpne	2, 5, cr12, cr10, cr1, {6}
    7644:	ldmibhi	ip!, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
    7648:			; <UNDEFINED> instruction: 0xf8c53203
    764c:			; <UNDEFINED> instruction: 0xf8c5030c
    7650:	vcgt.s8	d17, d0, d28
    7654:	ldmib	r4, {r3, r6, r7, pc}^
    7658:			; <UNDEFINED> instruction: 0xf00b0128
    765c:	vmov.f32	s30, #35	; 0x41180000  9.5
    7660:	ldmib	r4, {r8, r9, fp, sp, lr}^
    7664:	ldmib	r4, {r1, r3, r5, r8, r9, fp, sp, pc}^
    7668:	stmibvc	r3!, {r4, r5, r9, pc}^
    766c:	movweq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    7670:	bleq	60277c <mount@plt+0x600294>
    7674:	teqgt	r6, r4	; <illegal shifter operand>
    7678:	blge	ff5c1d94 <mount@plt+0xff5bf8ac>
    767c:	cfmadda32	mvax1, mvax4, mvfx7, mvfx8
    7680:	ldmib	r4, {r1, r2, r8, r9, fp, ip, sp, lr}^
    7684:			; <UNDEFINED> instruction: 0xf885ab2c
    7688:	stmib	r5, {r1, r2, r7, r8, r9, ip, sp}^
    768c:	ldmib	r4, {r3, r4, r6, r7, r8, r9, fp, sp, pc}^
    7690:	stmib	r5, {r1, r2, r3, r5, r8, r9, fp, sp, pc}^
    7694:	ldmib	r4, {r2, r3, r6, r7, r9, pc}^
    7698:	ldmib	r4, {r1, r4, r5, r8, r9, sp}^
    769c:			; <UNDEFINED> instruction: 0xf8c58934
    76a0:			; <UNDEFINED> instruction: 0xf8c5c338
    76a4:	stmib	r5, {r2, r3, r4, r5, r8, r9, ip}^
    76a8:	stmib	r5, {r2, r3, r4, r6, r7, r8, r9, sp}^
    76ac:	stmib	r5, {r1, r3, r4, r6, r7, r8, r9, fp, sp, pc}^
    76b0:	vstr.16	s16, [r5, #444]	; 0x1bc
    76b4:			; <UNDEFINED> instruction: 0xf7fd7bba
    76b8:			; <UNDEFINED> instruction: 0xf8d5fdd7
    76bc:			; <UNDEFINED> instruction: 0xf7fa0388
    76c0:			; <UNDEFINED> instruction: 0xf8d5ec60
    76c4:			; <UNDEFINED> instruction: 0xf7fa038c
    76c8:	ldcvs	12, cr14, [r5], #368	; 0x170
    76cc:	ldmdami	r1!, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    76d0:			; <UNDEFINED> instruction: 0xf834462c
    76d4:	ldrbtmi	r9, [r8], #-2920	; 0xfffff498
    76d8:	blx	13456d4 <mount@plt+0x13431ec>
    76dc:			; <UNDEFINED> instruction: 0xf7fd1d28
    76e0:			; <UNDEFINED> instruction: 0xf1a9fba9
    76e4:	blcs	848c <mount@plt+0x5fa4>
    76e8:			; <UNDEFINED> instruction: 0xf8dfdd0d
    76ec:	strbmi	r8, [sp], #-172	; 0xffffff54
    76f0:			; <UNDEFINED> instruction: 0x464044f8
    76f4:	blx	fc56f0 <mount@plt+0xfc3208>
    76f8:	strbtcc	r4, [r4], #-1568	; 0xfffff9e0
    76fc:	blx	fe6c56fa <mount@plt+0xfe6c3212>
    7700:	blcs	e3b4 <mount@plt+0xbecc>
    7704:	ldclvs	12, cr13, [r2], #980	; 0x3d4
    7708:	subsle	r2, ip, r0, lsl #20
    770c:	blcc	1457dc <mount@plt+0x1432f4>
    7710:	streq	pc, [r8], #-263	; 0xfffffef9
    7714:	strcs	r2, [r0, #-258]	; 0xfffffefe
    7718:	strtmi	r3, [r0], -r4, lsl #22
    771c:	strpl	lr, [r0, #-2500]	; 0xfffff63c
    7720:			; <UNDEFINED> instruction: 0xf00a60a5
    7724:	stmdavs	r1!, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    7728:	ldmdami	ip, {r0, r5, r8, ip, sp, pc}
    772c:	ldrbtmi	r3, [r8], #-260	; 0xfffffefc
    7730:	blx	84572c <mount@plt+0x843244>
    7734:	bcs	219c4 <mount@plt+0x1f4dc>
    7738:			; <UNDEFINED> instruction: 0xf832d045
    773c:			; <UNDEFINED> instruction: 0xf1073b04
    7740:	tstcs	r4, r4, lsl r4
    7744:	blcc	110b4c <mount@plt+0x10e664>
    7748:	stmib	r4, {r5, r9, sl, lr}^
    774c:	stmib	r4, {r8, sl, ip, lr}^
    7750:			; <UNDEFINED> instruction: 0x61255502
    7754:	ldc2	0, cr15, [r2, #-40]	; 0xffffffd8
    7758:	tstlt	fp, #6488064	; 0x630000
    775c:	vtst.8	d24, d16, d9
    7760:	addsmi	r3, r9, #201326592	; 0xc000000
    7764:			; <UNDEFINED> instruction: 0xf5b1d06a
    7768:	subsle	r7, sp, r1, asr #30
    776c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    7770:	blx	4576c <mount@plt+0x43284>
    7774:	svclt	0x0000e016
    7778:	andeq	r0, r0, r0
    777c:	addmi	r4, pc, r0
    7780:	andeq	r0, r0, r0
    7784:	cmpmi	lr, r0, lsl #9
    7788:	strdeq	r0, [r2], -r6
    778c:	andeq	r0, r0, r4, lsr #4
    7790:	andeq	r2, r2, ip, lsl #19
    7794:	andeq	ip, r0, r6, asr #23
    7798:	strdeq	ip, [r0], -r0
    779c:	andeq	ip, r0, sl, ror fp
    77a0:	andeq	ip, r0, r6, ror #22
    77a4:			; <UNDEFINED> instruction: 0xb12368a3
    77a8:	blcs	ce9a1c <mount@plt+0xce7534>
    77ac:	blcs	d3b8b8 <mount@plt+0xd393d0>
    77b0:	stmdami	r9!, {r0, r2, r4, r5, ip, lr, pc}
    77b4:	ldrbtmi	r6, [r8], #-2337	; 0xfffff6df
    77b8:	blx	ff9c57b4 <mount@plt+0xff9c32cc>
    77bc:	stmiavs	r1!, {r0, r1, r2, r5, fp, lr}^
    77c0:			; <UNDEFINED> instruction: 0xf7fd4478
    77c4:	bmi	9c6350 <mount@plt+0x9c3e68>
    77c8:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    77cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77d0:			; <UNDEFINED> instruction: 0x33bcf8d7
    77d4:	teqle	r6, sl, asr r0
    77d8:	ldrbvc	pc, [r1, -r7, lsl #10]!	; <UNPREDICTABLE>
    77dc:	ldc	6, cr4, [sp], #756	; 0x2f4
    77e0:	pop	{r1, r8, r9, fp, pc}
    77e4:	mcr	15, 0, r8, cr7, cr0, {7}
    77e8:	vldr	s6, [pc, #576]	; 7a30 <mount@plt+0x5548>
    77ec:	vmov.32	r5, d8[1]
    77f0:			; <UNDEFINED> instruction: 0xee877b67
    77f4:	vstr	d6, [r5, #20]
    77f8:			; <UNDEFINED> instruction: 0xe72c6bd2
    77fc:			; <UNDEFINED> instruction: 0x4621b0ba
    7800:	mvncs	r4, #94371840	; 0x5a00000
    7804:	ldrbmi	r4, [r0], -sl, ror #13
    7808:			; <UNDEFINED> instruction: 0xf7fa4654
    780c:	bl	2c294c <mount@plt+0x2c0464>
    7810:			; <UNDEFINED> instruction: 0xf1cb000b
    7814:	smlattcs	r0, r8, r2, r0
    7818:	stcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    781c:	ldmdami	r2, {r0, r1, r4, r6, r7, r8, sl, sp, lr, pc}
    7820:			; <UNDEFINED> instruction: 0xf7fd4478
    7824:	strb	pc, [r4, r7, lsr #19]	; <UNPREDICTABLE>
    7828:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    782c:			; <UNDEFINED> instruction: 0xf9a2f7fd
    7830:	stmdami	pc, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7834:			; <UNDEFINED> instruction: 0xf7fd4478
    7838:			; <UNDEFINED> instruction: 0xe7baf99d
    783c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    7840:			; <UNDEFINED> instruction: 0xf998f7fd
    7844:			; <UNDEFINED> instruction: 0xf7fae7ae
    7848:	svclt	0x0000ebf8
    784c:	andhi	pc, r0, pc, lsr #7
    7850:	andeq	r0, r0, r0
    7854:	addmi	r4, pc, r0
    7858:	andeq	ip, r0, r6, ror #22
    785c:	andeq	ip, r0, r4, ror #22
    7860:	andeq	r0, r2, lr, lsr #11
    7864:	andeq	r0, r0, r4, lsr #4
    7868:	andeq	ip, r0, r4, ror #21
    786c:	muleq	r0, sl, sl
    7870:			; <UNDEFINED> instruction: 0x0000cab8
    7874:	andeq	ip, r0, r6, ror sl
    7878:			; <UNDEFINED> instruction: 0xc1b4f8df
    787c:	push	{r1, r9, sl, lr}
    7880:	ldrbtmi	r4, [ip], #1008	; 0x3f0
    7884:			; <UNDEFINED> instruction: 0xf5ad4f6b
    7888:			; <UNDEFINED> instruction: 0xf8527d7b
    788c:			; <UNDEFINED> instruction: 0x46063b58
    7890:	strmi	r4, [ip], -sp, ror #12
    7894:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    7898:			; <UNDEFINED> instruction: 0x46283b58
    789c:	ldmdavs	pc!, {r0, r1, r4, r8, sp}	; <UNPREDICTABLE>
    78a0:			; <UNDEFINED> instruction: 0xf04f97f9
    78a4:			; <UNDEFINED> instruction: 0xf00a0700
    78a8:	bvs	feb06a54 <mount@plt+0xfeb0456c>
    78ac:	ldrbtmi	r4, [pc], #-3938	; 78b4 <mount@plt+0x53cc>
    78b0:	ldmdbvc	fp, {r0, r1, r3, r8, ip, sp, pc}
    78b4:	bhi	18dfa48 <mount@plt+0x18dd560>
    78b8:	svclt	0x001c2b0a
    78bc:	strmi	r2, [r9], r0, lsl #2
    78c0:			; <UNDEFINED> instruction: 0x4620d071
    78c4:			; <UNDEFINED> instruction: 0xffeef7fe
    78c8:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    78cc:	strcc	pc, [r0, #-2259]	; 0xfffff72d
    78d0:			; <UNDEFINED> instruction: 0xf10db1a3
    78d4:	vst2.16	{d16-d17}, [pc :64], r0
    78d8:	tstcs	r0, r4, ror #4
    78dc:			; <UNDEFINED> instruction: 0xf7fa4640
    78e0:	stmdavs	r2!, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}^
    78e4:	ldcvc	12, cr7, [r3], #964	; 0x3c4
    78e8:			; <UNDEFINED> instruction: 0x6c702a84
    78ec:	tstne	r4, #200, 16	; 0xc80000	; <UNPREDICTABLE>
    78f0:	addscc	lr, r6, r8, asr #19
    78f4:	addhi	pc, r4, r0
    78f8:	cmnle	r8, r0, lsl #22
    78fc:	ldmpl	fp!, {r4, r6, r8, r9, fp, lr}^
    7900:	blcs	21974 <mount@plt+0x1f48c>
    7904:	blmi	13fbe74 <mount@plt+0x13f998c>
    7908:			; <UNDEFINED> instruction: 0xf8d3447b
    790c:			; <UNDEFINED> instruction: 0xb1a33508
    7910:			; <UNDEFINED> instruction: 0xb123696b
    7914:	ldmdbvc	r9, {r2, r3, r6, fp, lr}
    7918:			; <UNDEFINED> instruction: 0xf7fd4478
    791c:	stmibvs	fp!, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    7920:	stmdami	sl, {r0, r1, r5, r8, ip, sp, pc}^
    7924:	ldrbtmi	r7, [r8], #-2329	; 0xfffff6e7
    7928:			; <UNDEFINED> instruction: 0xf924f7fd
    792c:			; <UNDEFINED> instruction: 0xb1236c6b
    7930:	ldmdavs	r9, {r0, r1, r2, r6, fp, lr}^
    7934:			; <UNDEFINED> instruction: 0xf7fd4478
    7938:	blmi	11c5db4 <mount@plt+0x11c38cc>
    793c:			; <UNDEFINED> instruction: 0xf8d3447b
    7940:	stmiblt	r2, {r2, r3, r8, sl, sp}^
    7944:	strcc	pc, [r4, #-2259]	; 0xfffff72d
    7948:	blmi	10f5f9c <mount@plt+0x10f3ab4>
    794c:	eorscs	pc, r0, #212, 16	; 0xd40000
    7950:			; <UNDEFINED> instruction: 0xf8c3447b
    7954:	bmi	1050aec <mount@plt+0x104e604>
    7958:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    795c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7960:	ldrshmi	r9, [sl], #-185	; 0xffffff47
    7964:	andcs	sp, r0, r2, ror #2
    7968:	cfldr64vc	mvdx15, [fp, #-52]!	; 0xffffffcc
    796c:	mvnshi	lr, #12386304	; 0xbd0000
    7970:	blcs	461b04 <mount@plt+0x45f61c>
    7974:	blmi	ebbd20 <mount@plt+0xeb9838>
    7978:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    797c:	stmdavs	r3!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    7980:	andle	r2, r4, r4, lsl #23
    7984:			; <UNDEFINED> instruction: 0x46297c70
    7988:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    798c:			; <UNDEFINED> instruction: 0x4628e7dd
    7990:	blx	fff45994 <mount@plt+0xfff434ac>
    7994:	ldmdami	r3!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7998:			; <UNDEFINED> instruction: 0xf7fd4478
    799c:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
    79a0:	mvnle	r2, r4, lsl #23
    79a4:	bvs	ffa81978 <mount@plt+0xffa7f490>
    79a8:	stmdbcs	r0, {r0, r3, r7, r9, sl, lr}
    79ac:			; <UNDEFINED> instruction: 0xf891d089
    79b0:			; <UNDEFINED> instruction: 0xf1b99004
    79b4:	svclt	0x00180100
    79b8:	str	r2, [r2, r1, lsl #2]
    79bc:			; <UNDEFINED> instruction: 0xf7fd4620
    79c0:	bhi	1905f84 <mount@plt+0x1903a9c>
    79c4:	eorle	r2, r8, sl, lsl #22
    79c8:	blcs	2227c <mount@plt+0x1fd94>
    79cc:	ldmdbvc	fp, {r0, r1, r3, r4, r7, ip, lr, pc}
    79d0:			; <UNDEFINED> instruction: 0xf0134825
    79d4:	ldrbtmi	r0, [r8], #-3841	; 0xfffff0ff
    79d8:			; <UNDEFINED> instruction: 0x212dbf14
    79dc:			; <UNDEFINED> instruction: 0xf013213c
    79e0:	svclt	0x00140f02
    79e4:	eorscs	r2, lr, #-805306366	; 0xd0000002
    79e8:			; <UNDEFINED> instruction: 0xf8c4f7fd
    79ec:	blcs	141820 <mount@plt+0x13f338>
    79f0:	svclt	0x00844640
    79f4:			; <UNDEFINED> instruction: 0xf8c82305
    79f8:			; <UNDEFINED> instruction: 0xf7ff3258
    79fc:			; <UNDEFINED> instruction: 0xe77df931
    7a00:			; <UNDEFINED> instruction: 0xf43f2b00
    7a04:			; <UNDEFINED> instruction: 0xf7fdaf7b
    7a08:			; <UNDEFINED> instruction: 0xf8d8f803
    7a0c:			; <UNDEFINED> instruction: 0x46012314
    7a10:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    7a14:			; <UNDEFINED> instruction: 0xf8aef7fd
    7a18:	bvs	ffb017e0 <mount@plt+0xffaff2f8>
    7a1c:	sbcsle	r2, r3, r0, lsl #22
    7a20:			; <UNDEFINED> instruction: 0x46494813
    7a24:			; <UNDEFINED> instruction: 0xf7fd4478
    7a28:	strb	pc, [sp, r5, lsr #17]	; <UNPREDICTABLE>
    7a2c:	bl	145a1c <mount@plt+0x143534>
    7a30:	strdeq	r0, [r2], -r6
    7a34:	andeq	r0, r0, r4, lsr #4
    7a38:	andeq	r0, r2, sl, asr #9
    7a3c:	andeq	r2, r2, sl, lsl #9
    7a40:	andeq	r0, r0, r0, asr #4
    7a44:	andeq	r2, r2, ip, asr #8
    7a48:	andeq	ip, r0, r0, asr #20
    7a4c:	andeq	ip, r0, lr, lsr sl
    7a50:	andeq	ip, r0, ip, lsr sl
    7a54:	andeq	r2, r2, r8, lsl r4
    7a58:	andeq	r2, r2, r4, lsl #8
    7a5c:	andeq	r0, r2, lr, lsl r4
    7a60:	andeq	r0, r0, ip, asr r2
    7a64:	andeq	ip, r0, r8, ror #19
    7a68:	andeq	ip, r0, sl, ror r9
    7a6c:	andeq	ip, r0, sl, lsl r9
    7a70:	andeq	ip, r0, r0, lsr #18
    7a74:	svcmi	0x00f0e92d
    7a78:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    7a7c:	cdpge	15, 1, cr4, cr4, cr15, {2}
    7a80:	strmi	r4, [ip], -pc, asr #22
    7a84:			; <UNDEFINED> instruction: 0x4605447f
    7a88:	andsvc	pc, r6, #1325400064	; 0x4f000000
    7a8c:	ldmpl	fp!, {r8, sp}^
    7a90:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    7a94:			; <UNDEFINED> instruction: 0xf04f93ab
    7a98:			; <UNDEFINED> instruction: 0xf7fa0300
    7a9c:	stmdavs	r2!, {r3, sl, fp, sp, lr, pc}
    7aa0:			; <UNDEFINED> instruction: 0xf8952100
    7aa4:			; <UNDEFINED> instruction: 0xf8d2c010
    7aa8:			; <UNDEFINED> instruction: 0xf1cce00c
    7aac:	ldmvs	r3, {r5, r8, r9, sl}
    7ab0:	eoreq	pc, r0, #172, 2	; 0x2b
    7ab4:			; <UNDEFINED> instruction: 0xf707fa0e
    7ab8:	vpmax.s8	d15, d2, d30
    7abc:	vpmax.u8	d15, d12, d19
    7ac0:	tstmi	r3, #-335544320	; 0xec000000
    7ac4:	andeq	pc, r1, r3
    7ac8:	movweq	lr, #6736	; 0x1a50
    7acc:	andcs	sp, r0, ip, lsl #2
    7ad0:	blmi	eda3c8 <mount@plt+0xed7ee0>
    7ad4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ad8:	blls	feae1b48 <mount@plt+0xfeadf660>
    7adc:	qdsuble	r4, sl, sl
    7ae0:	cfstr32vc	mvfx15, [sp, #-52]!	; 0xffffffcc
    7ae4:	svchi	0x00f0e8bd
    7ae8:	ldrtmi	r4, [r1], -r8, lsr #12
    7aec:			; <UNDEFINED> instruction: 0xff0ef7fc
    7af0:	andcc	lr, r0, #212, 18	; 0x350000
    7af4:	rsbsvs	r6, r2, r8, lsl r9
    7af8:	ldrtmi	fp, [r1], -r8, lsr #2
    7afc:	ldc2l	7, cr15, [r6], {254}	; 0xfe
    7b00:	rscle	r2, r4, r0, lsl #16
    7b04:	ldcvc	8, cr6, [fp, #-140]	; 0xffffff74
    7b08:	suble	r2, sp, r0, lsl #22
    7b0c:	ldfeqd	f7, [r4], {5}
    7b10:	ldrdge	pc, [r8], -r4
    7b14:			; <UNDEFINED> instruction: 0xf10daf08
    7b18:	ldm	ip!, {r3, r9, sl, fp}
    7b1c:			; <UNDEFINED> instruction: 0xf04f000f
    7b20:			; <UNDEFINED> instruction: 0xf8da0b00
    7b24:			; <UNDEFINED> instruction: 0xf04f901c
    7b28:			; <UNDEFINED> instruction: 0xf8cd0815
    7b2c:	vmov.i32	d27, #8	; 0x00000008
    7b30:			; <UNDEFINED> instruction: 0xf1090805
    7b34:			; <UNDEFINED> instruction: 0xf8cd0901
    7b38:			; <UNDEFINED> instruction: 0xf8cab01c
    7b3c:	smladgt	pc, ip, r0, r9	; <UNPREDICTABLE>
    7b40:			; <UNDEFINED> instruction: 0x000fe8bc
    7b44:			; <UNDEFINED> instruction: 0xf8ce6864
    7b48:			; <UNDEFINED> instruction: 0xf8959008
    7b4c:			; <UNDEFINED> instruction: 0xf8cd9010
    7b50:	strls	fp, [r1], #-20	; 0xffffffec
    7b54:	andsmi	pc, r1, lr, lsl #17
    7b58:	strgt	r2, [pc, -r8, asr #8]
    7b5c:	andmi	pc, r0, lr, asr #17
    7b60:	andsls	pc, r0, lr, lsl #17
    7b64:	andhi	pc, r4, lr, asr #17
    7b68:	muleq	pc, ip, r8	; <UNPREDICTABLE>
    7b6c:	ldclcs	12, cr9, [pc], #4	; 7b78 <mount@plt+0x5690>
    7b70:	andeq	lr, pc, r7, lsl #17
    7b74:	svclt	0x00084671
    7b78:			; <UNDEFINED> instruction: 0x46508973
    7b7c:	andeq	pc, r0, #79	; 0x4f
    7b80:			; <UNDEFINED> instruction: 0xf88ebf08
    7b84:			; <UNDEFINED> instruction: 0xf0093013
    7b88:	msrlt	(UNDEF: 104), r7
    7b8c:	bl	1645b7c <mount@plt+0x1643694>
    7b90:	blcs	a1ba4 <mount@plt+0x9f6bc>
    7b94:	blcs	17f77fc <mount@plt+0x17f5314>
    7b98:	stmdami	fp, {r0, r3, r4, r7, ip, lr, pc}
    7b9c:			; <UNDEFINED> instruction: 0xf7fa4478
    7ba0:			; <UNDEFINED> instruction: 0xf04fea78
    7ba4:			; <UNDEFINED> instruction: 0xe79330ff
    7ba8:			; <UNDEFINED> instruction: 0x46284631
    7bac:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    7bb0:	rscvc	lr, r0, r0, lsl #20
    7bb4:			; <UNDEFINED> instruction: 0xf7fae78c
    7bb8:	svclt	0x0000ea40
    7bbc:	strdeq	r0, [r2], -r4
    7bc0:	andeq	r0, r0, r4, lsr #4
    7bc4:	andeq	r0, r2, r4, lsr #5
    7bc8:	andeq	ip, r0, r8, ror #15
    7bcc:	blmi	99a468 <mount@plt+0x997f80>
    7bd0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    7bd4:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
    7bd8:	andcs	r4, r0, #4, 12	; 0x400000
    7bdc:	movwls	r6, #38939	; 0x981b
    7be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7be4:	stmib	sp, {r0, r1, r9, ip, pc}^
    7be8:	stmib	sp, {r0, r9, sp}^
    7bec:	stmib	sp, {r2, r9, sp}^
    7bf0:			; <UNDEFINED> instruction: 0xf8ad2206
    7bf4:			; <UNDEFINED> instruction: 0xf7fe2020
    7bf8:			; <UNDEFINED> instruction: 0xf8d4f849
    7bfc:	movtlt	r5, #53832	; 0xd248
    7c00:			; <UNDEFINED> instruction: 0xf8d4ae01
    7c04:			; <UNDEFINED> instruction: 0x4631021c
    7c08:			; <UNDEFINED> instruction: 0xf93af005
    7c0c:	movwcs	r4, #2327	; 0x917
    7c10:			; <UNDEFINED> instruction: 0x46024479
    7c14:			; <UNDEFINED> instruction: 0xf7fe4628
    7c18:			; <UNDEFINED> instruction: 0xf8d4f9af
    7c1c:	mvnlt	r5, ip, asr #4
    7c20:			; <UNDEFINED> instruction: 0xf8d44631
    7c24:			; <UNDEFINED> instruction: 0xf0050220
    7c28:	ldmdbmi	r1, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    7c2c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    7c30:	strtmi	r4, [r8], -r2, lsl #12
    7c34:			; <UNDEFINED> instruction: 0xf9a0f7fe
    7c38:	andvc	pc, ip, r4, lsl #10
    7c3c:	ldc2l	7, cr15, [sl, #1016]	; 0x3f8
    7c40:	blmi	25a478 <mount@plt+0x257f90>
    7c44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7c48:	blls	261cb8 <mount@plt+0x25f7d0>
    7c4c:	qaddle	r4, sl, r7
    7c50:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    7c54:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    7c58:	stcmi	7, cr14, [r8, #-840]	; 0xfffffcb8
    7c5c:			; <UNDEFINED> instruction: 0xe7df447d
    7c60:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c64:	andeq	r0, r2, r8, lsr #3
    7c68:	andeq	r0, r0, r4, lsr #4
    7c6c:			; <UNDEFINED> instruction: 0x0000c4b8
    7c70:	muleq	r0, sl, r4
    7c74:	andeq	r0, r2, r4, lsr r1
    7c78:	andeq	ip, r0, r6, asr #14
    7c7c:	andeq	ip, r0, r0, asr #14
    7c80:	ldrbmi	lr, [r0, sp, lsr #18]!
    7c84:	cfstr64vc	mvdx15, [r0, #-692]	; 0xfffffd4c
    7c88:	stcge	14, cr4, [r8], {100}	; 0x64
    7c8c:	strmi	r4, [r5], -r4, ror #22
    7c90:			; <UNDEFINED> instruction: 0x460f447e
    7c94:	andsvc	pc, r6, #1325400064	; 0x4f000000
    7c98:	ldmpl	r3!, {r8, sp}^
    7c9c:	strbtmi	r4, [lr], -r0, lsr #12
    7ca0:	ldrdhi	pc, [r0, pc]
    7ca4:			; <UNDEFINED> instruction: 0x93bf681b
    7ca8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7cac:	b	fffc5c9c <mount@plt+0xfffc37b4>
    7cb0:	ldmdami	sp, {r1, r3, r5, r9, sl, lr}^
    7cb4:	blcc	845e04 <mount@plt+0x84391c>
    7cb8:	ldrbtmi	r2, [r8], #-263	; 0xfffffef9
    7cbc:	addseq	lr, r2, r4, asr #19
    7cc0:	ldrtmi	r3, [r0], -r0, lsr #22
    7cc4:	blx	16c3cf4 <mount@plt+0x16c180c>
    7cc8:			; <UNDEFINED> instruction: 0x7c68696a
    7ccc:			; <UNDEFINED> instruction: 0xf8954639
    7cd0:	movwcs	ip, #4114	; 0x1012
    7cd4:			; <UNDEFINED> instruction: 0xf8c444f8
    7cd8:	rsbvs	r2, r0, ip, lsl r2
    7cdc:	eorgt	pc, r4, #196, 16	; 0xc40000
    7ce0:	eorscs	pc, r0, #196, 16	; 0xc40000
    7ce4:	tstcc	sl, r4, lsr #17	; <UNPREDICTABLE>
    7ce8:			; <UNDEFINED> instruction: 0xf7fd8263
    7cec:	stmdacs	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    7cf0:	ldmdbvs	r3!, {r0, r1, r6, r8, ip, lr, pc}
    7cf4:	ldmib	r3, {r0, r1, r3, r4, r8, ip, sp, pc}^
    7cf8:	stmib	r4, {r0, r8, r9, sp}^
    7cfc:	ldmdavs	r1!, {r1, r3, r7, r8, r9, sp}
    7d00:			; <UNDEFINED> instruction: 0xf831b311
    7d04:	vldrge	d9, [pc, #16]	; 7d1c <mount@plt+0x5834>
    7d08:			; <UNDEFINED> instruction: 0xf1a92380
    7d0c:	strtmi	r0, [r8], -r4, lsl #20
    7d10:			; <UNDEFINED> instruction: 0xf7fa4652
    7d14:	blge	ff042444 <mount@plt+0xff03ff5c>
    7d18:	andcs	r4, r0, #1392508928	; 0x53000000
    7d1c:	stccs	8, cr15, [r4], {3}
    7d20:	rsbsne	pc, ip, #10289152	; 0x9d0000
    7d24:	ldrmi	fp, [r2, #2409]	; 0x969
    7d28:	vadd.f32	d13, d13, d11
    7d2c:			; <UNDEFINED> instruction: 0x462b2277
    7d30:	subcs	r4, r0, #-1862270976	; 0x91000000
    7d34:	andsvc	fp, sl, r1, lsl #18
    7d38:	andle	r4, r2, fp, asr #10
    7d3c:	svcne	0x0001f813
    7d40:			; <UNDEFINED> instruction: 0xf8c4e7f8
    7d44:	cmnvs	r5, r8, asr #4
    7d48:			; <UNDEFINED> instruction: 0xb11368b3
    7d4c:			; <UNDEFINED> instruction: 0xf8c4685b
    7d50:	ldmdbvs	r8!, {r5, r9, ip, sp}
    7d54:			; <UNDEFINED> instruction: 0x4621b118
    7d58:	blx	fea45d5a <mount@plt+0xfea43872>
    7d5c:	strtmi	fp, [r0], -r8, ror #2
    7d60:			; <UNDEFINED> instruction: 0xff34f7ff
    7d64:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    7d68:	strcc	pc, [ip, #-2259]	; 0xfffff72d
    7d6c:	cmple	r8, r0, lsl #22
    7d70:			; <UNDEFINED> instruction: 0xf8584b2f
    7d74:	ldmdavs	fp, {r0, r1, ip, sp}
    7d78:	bmi	bb630c <mount@plt+0xbb3e24>
    7d7c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    7d80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d84:	ldrhmi	r9, [sl], #-191	; 0xffffff41
    7d88:	andcs	sp, r0, r6, asr #2
    7d8c:	cfstr64vc	mvdx15, [r0, #-52]	; 0xffffffcc
    7d90:			; <UNDEFINED> instruction: 0x87f0e8bd
    7d94:	ldrhlt	r6, [r3, #-147]!	; 0xffffff6d
    7d98:	stmdami	r7!, {r0, r1, r3, r4, r8, fp, ip, sp, lr}
    7d9c:	svceq	0x0001f013
    7da0:	svclt	0x00144478
    7da4:	teqcs	ip, sp, lsr #2
    7da8:	svceq	0x0002f013
    7dac:	eorcs	fp, sp, #20, 30	; 0x50
    7db0:			; <UNDEFINED> instruction: 0xf7fc223e
    7db4:	ldmdavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    7db8:	ldmib	r2, {r1, r5, r6, r8, ip, sp, pc}^
    7dbc:	ldmdami	pc, {r0, r8, r9, ip}	; <UNPREDICTABLE>
    7dc0:	andcs	pc, fp, #201326595	; 0xc000003
    7dc4:	sbcslt	r0, fp, #28, 22	; 0x7000
    7dc8:	ldrbteq	pc, [pc], #36	; 7dd0 <mount@plt+0x58e8>	; <UNPREDICTABLE>
    7dcc:			; <UNDEFINED> instruction: 0x43234478
    7dd0:	mrc2	7, 6, pc, cr0, cr12, {7}
    7dd4:	stccs	8, cr6, [r0], {244}	; 0xf4
    7dd8:	stmdahi	r5!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    7ddc:	stccc	8, cr4, [r4, #-96]	; 0xffffffa0
    7de0:			; <UNDEFINED> instruction: 0xf7fc4478
    7de4:	stmiaeq	sp!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7de8:	cdpmi	0, 1, cr13, cr6, cr7, {6}
    7dec:	streq	lr, [r5, #2820]	; 0xb04
    7df0:			; <UNDEFINED> instruction: 0xf854447e
    7df4:	ldrtmi	r1, [r0], -r4, lsl #30
    7df8:	mrc2	7, 5, pc, cr12, cr12, {7}
    7dfc:	mvnsle	r4, r5, lsr #5
    7e00:			; <UNDEFINED> instruction: 0x2105e7bb
    7e04:			; <UNDEFINED> instruction: 0xf7fc4630
    7e08:	blmi	287bdc <mount@plt+0x2856f4>
    7e0c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7e10:	blcs	21e84 <mount@plt+0x1f99c>
    7e14:			; <UNDEFINED> instruction: 0xe7bdd0b1
    7e18:	stmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e1c:	andeq	r0, r2, r8, ror #1
    7e20:	andeq	r0, r0, r4, lsr #4
    7e24:	andeq	r0, r2, r4, lsr #1
    7e28:	andeq	ip, r0, r2, ror #13
    7e2c:	andeq	r1, r2, lr, ror #31
    7e30:	andeq	r0, r0, r0, asr #4
    7e34:	strdeq	pc, [r1], -sl
    7e38:			; <UNDEFINED> instruction: 0x0000c5b0
    7e3c:	ldrdeq	ip, [r0], -r4
    7e40:	ldrdeq	ip, [r0], -r4
    7e44:	andeq	ip, r0, ip, asr #11
    7e48:	blmi	d5a720 <mount@plt+0xd58238>
    7e4c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7e50:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    7e54:	ldcmi	6, cr4, [r3, #-16]!
    7e58:	movwls	r6, #22555	; 0x581b
    7e5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e60:	ldrbtmi	r2, [sp], #-785	; 0xfffffcef
    7e64:	tstcc	sl, r0, lsr #17	; <UNPREDICTABLE>
    7e68:	teqlt	r9, r3, asr #4
    7e6c:	strmi	r8, [r8], -r3, lsr #18
    7e70:	cmnvs	r3, r1, lsr #12
    7e74:	blx	6c5e76 <mount@plt+0x6c398e>
    7e78:	suble	r2, r2, r0, lsl #16
    7e7c:			; <UNDEFINED> instruction: 0xf7fd4620
    7e80:	stmdbhi	r0!, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    7e84:			; <UNDEFINED> instruction: 0xd12e2803
    7e88:	eorsvc	pc, ip, #212, 16	; 0xd40000
    7e8c:	ldrbtmi	r4, [lr], #-3622	; 0xfffff1da
    7e90:	eorsle	r2, r3, r0, lsl #30
    7e94:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    7e98:	blcs	21f0c <mount@plt+0x1fa24>
    7e9c:			; <UNDEFINED> instruction: 0x4638d038
    7ea0:	ldc2	0, cr15, [r2], #24
    7ea4:	stmdbmi	r2!, {r1, r9, sl, lr}
    7ea8:	movwcs	r4, #1584	; 0x630
    7eac:			; <UNDEFINED> instruction: 0xf7fe4479
    7eb0:	bmi	846044 <mount@plt+0x843b5c>
    7eb4:	movwcs	r4, #2336	; 0x920
    7eb8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7ebc:			; <UNDEFINED> instruction: 0xf7fe4610
    7ec0:			; <UNDEFINED> instruction: 0xf504f85b
    7ec4:			; <UNDEFINED> instruction: 0xf7fe700c
    7ec8:	blmi	747124 <mount@plt+0x744c3c>
    7ecc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7ed0:	bmi	6f65f8 <mount@plt+0x6f4110>
    7ed4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    7ed8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7edc:	subsmi	r9, sl, r5, lsl #22
    7ee0:	andlt	sp, r7, r9, lsl r1
    7ee4:	blt	10376ac <mount@plt+0x10351c4>
    7ee8:	andscs	sl, r0, #16384	; 0x4000
    7eec:			; <UNDEFINED> instruction: 0xf006b280
    7ef0:			; <UNDEFINED> instruction: 0xf8d4fda9
    7ef4:			; <UNDEFINED> instruction: 0x4606723c
    7ef8:	bicle	r2, fp, r0, lsl #30
    7efc:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    7f00:	ldrdcs	lr, [r1], -r1
    7f04:	strtmi	lr, [r0], -r5, ror #15
    7f08:	mcr2	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    7f0c:	strb	r2, [r0, r0]!
    7f10:	mrc2	7, 6, pc, cr6, cr11, {7}
    7f14:			; <UNDEFINED> instruction: 0xf7fae7c3
    7f18:	svclt	0x0000e890
    7f1c:	andeq	pc, r1, ip, lsr #30
    7f20:	andeq	r0, r0, r4, lsr #4
    7f24:	andeq	pc, r1, r6, lsl pc	; <UNPREDICTABLE>
    7f28:	andeq	ip, r0, lr, lsl #10
    7f2c:			; <UNDEFINED> instruction: 0x00021ebe
    7f30:	andeq	sl, r0, r4, lsl #29
    7f34:	andeq	lr, r0, ip, lsr sl
    7f38:	andeq	ip, r0, r2, ror #9
    7f3c:	andeq	r0, r0, r0, asr #4
    7f40:	andeq	pc, r1, r2, lsr #29
    7f44:	muleq	r0, lr, r4
    7f48:	svcmi	0x00f0e92d
    7f4c:	cfstr32vc	mvfx15, [r5, #-692]!	; 0xfffffd4c
    7f50:	stcge	13, cr4, [ip], {198}	; 0xc6
    7f54:	strmi	r4, [r6], -r6, asr #23
    7f58:	vst3.16	{d20-d22}, [pc :256]!
    7f5c:	pkhbtmi	r7, r8, r6, lsl #4
    7f60:	stmiapl	fp!, {r5, r9, sl, lr}^
    7f64:	stfges	f2, [r4, #-0]
    7f68:	movwlt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    7f6c:			; <UNDEFINED> instruction: 0x93a3681b
    7f70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f74:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f78:	tstcs	r7, r2, lsr r6
    7f7c:	blcc	8460cc <mount@plt+0x843be4>
    7f80:	ldrbtmi	r4, [fp], #1576	; 0x628
    7f84:			; <UNDEFINED> instruction: 0xf00a3b20
    7f88:	stmibvs	fp!, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    7f8c:			; <UNDEFINED> instruction: 0xf0002b00
    7f90:	ldfvcp	f0, [r1], #-416	; 0xfffffe60
    7f94:	ldmdbvs	r2!, {r0, r1, r2, sp}^
    7f98:	eoreq	pc, r4, #196, 16	; 0xc40000
    7f9c:			; <UNDEFINED> instruction: 0xf8c46061
    7fa0:	bhi	1c50868 <mount@plt+0x1c4e380>
    7fa4:	ldmib	r6, {r3, r4, r6, fp, sp, lr}^
    7fa8:	stmdavs	lr!, {r1, r2, r8, r9, sp}
    7fac:	eoreq	pc, r8, #196, 16	; 0xc40000
    7fb0:	stmib	r4, {r0, r5, r8, pc}^
    7fb4:			; <UNDEFINED> instruction: 0xb12e2390
    7fb8:			; <UNDEFINED> instruction: 0x36046873
    7fbc:	eorscc	pc, ip, #196, 16	; 0xc40000
    7fc0:	andscc	pc, ip, #196, 16	; 0xc40000
    7fc4:	tstlt	r3, fp, ror #18
    7fc8:			; <UNDEFINED> instruction: 0xf8c4685b
    7fcc:			; <UNDEFINED> instruction: 0xf8d53234
    7fd0:			; <UNDEFINED> instruction: 0xf1baa008
    7fd4:	andle	r0, r1, r0, lsl #30
    7fd8:	beq	144408 <mount@plt+0x141f20>
    7fdc:	ldrdls	pc, [ip], -r5
    7fe0:	svceq	0x0000f1b9
    7fe4:			; <UNDEFINED> instruction: 0xf109d001
    7fe8:	stmdbvs	pc!, {r2, r8, fp}	; <UNPREDICTABLE>
    7fec:			; <UNDEFINED> instruction: 0xf0002f00
    7ff0:	ldmdavs	fp!, {r0, r5, r6, r7, pc}^
    7ff4:	movwls	r2, #14081	; 0x3701
    7ff8:			; <UNDEFINED> instruction: 0xf8d84620
    7ffc:			; <UNDEFINED> instruction: 0xf00a1010
    8000:	strmi	pc, [r4], -pc, ror #28
    8004:			; <UNDEFINED> instruction: 0xf0402800
    8008:	blmi	fe6e8318 <mount@plt+0xfe6e5e30>
    800c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8010:	blcs	22084 <mount@plt+0x1fb9c>
    8014:	addhi	pc, pc, r0
    8018:	blmi	fe634d98 <mount@plt+0xfe6328b0>
    801c:			; <UNDEFINED> instruction: 0xf85b6871
    8020:	ldmdavs	fp, {r0, r1, ip, sp}
    8024:			; <UNDEFINED> instruction: 0xf0402b00
    8028:	ldmmi	r5, {r0, r4, r6, r7, pc}
    802c:			; <UNDEFINED> instruction: 0xf7fc4478
    8030:	ldmmi	r4, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    8034:	ldrbtmi	r6, [r8], #-2289	; 0xfffff70f
    8038:	ldc2	7, cr15, [ip, #1008]	; 0x3f0
    803c:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    8040:	ldc2	7, cr15, [r8, #1008]	; 0x3f0
    8044:			; <UNDEFINED> instruction: 0x07d96973
    8048:	sbcshi	pc, fp, r0, lsl #2
    804c:			; <UNDEFINED> instruction: 0xf100079a
    8050:	ldrbeq	r8, [r8, -r9, ror #1]
    8054:	rschi	pc, r0, r0, lsl #2
    8058:			; <UNDEFINED> instruction: 0xf1000719
    805c:	ldrbeq	r8, [sl], ip, asr #1
    8060:	adcshi	pc, lr, r0, lsl #2
    8064:			; <UNDEFINED> instruction: 0xf0002b00
    8068:	stmmi	r8, {r1, r4, r6, r7, pc}
    806c:			; <UNDEFINED> instruction: 0xf7fc4478
    8070:			; <UNDEFINED> instruction: 0xf1bafd81
    8074:	andsle	r0, r1, r0, lsl #30
    8078:			; <UNDEFINED> instruction: 0xf85b4b80
    807c:	ldmdavs	fp, {r0, r1, ip, sp}
    8080:			; <UNDEFINED> instruction: 0xf0402b00
    8084:	stmmi	r2, {r1, r2, r3, r4, r7, pc}
    8088:			; <UNDEFINED> instruction: 0xf7fc4478
    808c:			; <UNDEFINED> instruction: 0x4650fd73
    8090:	mcr2	7, 5, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    8094:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
    8098:	stc2l	7, cr15, [ip, #-1008]!	; 0xfffffc10
    809c:	svceq	0x0000f1b9
    80a0:	blmi	1dbc0ec <mount@plt+0x1db9c04>
    80a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    80a8:	blcs	2211c <mount@plt+0x1fc34>
    80ac:	addhi	pc, r4, r0, asr #32
    80b0:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    80b4:	ldc2l	7, cr15, [lr, #-1008]	; 0xfffffc10
    80b8:			; <UNDEFINED> instruction: 0xf7fc4648
    80bc:	ldmdami	r7!, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    80c0:			; <UNDEFINED> instruction: 0xf7fc4478
    80c4:	svccs	0x0000fd57
    80c8:	blmi	1b3c1a4 <mount@plt+0x1b39cbc>
    80cc:			; <UNDEFINED> instruction: 0xf85b9a03
    80d0:	ldceq	0, cr3, [r6], {3}
    80d4:	blcs	22148 <mount@plt+0x1fc60>
    80d8:	addhi	pc, r8, r0
    80dc:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    80e0:	stc2l	7, cr15, [r8, #-1008]	; 0xfffffc10
    80e4:			; <UNDEFINED> instruction: 0xf8bd486f
    80e8:	ldrbtmi	r1, [r8], #-12
    80ec:	stc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
    80f0:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    80f4:	ldc2	7, cr15, [lr, #-1008]!	; 0xfffffc10
    80f8:	mvfcsdp	f3, #0.5
    80fc:			; <UNDEFINED> instruction: 0xf000b2b3
    8100:	blcs	a8378 <mount@plt+0xa5e90>
    8104:	addshi	pc, lr, r0
    8108:			; <UNDEFINED> instruction: 0xf0002b03
    810c:	blcs	1283a8 <mount@plt+0x125ec0>
    8110:	addhi	pc, lr, r0
    8114:			; <UNDEFINED> instruction: 0xf0002b05
    8118:	stmdami	r4!, {r1, r3, r4, r7, pc}^
    811c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    8120:	stc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    8124:	stmdami	r2!, {r0, r1, sp, lr, pc}^
    8128:			; <UNDEFINED> instruction: 0xf7fc4478
    812c:	stmdami	r1!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}^
    8130:			; <UNDEFINED> instruction: 0xf7fc4478
    8134:	blmi	18475b8 <mount@plt+0x18450d0>
    8138:			; <UNDEFINED> instruction: 0xf8d3447b
    813c:	movwlt	r3, #46352	; 0xb510
    8140:	mvnslt	r6, lr, ror #19
    8144:	ldmdahi	r7!, {r0, r2, r3, r6, r8, r9, fp, lr}
    8148:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    814c:	ldmeq	pc!, {r2, r8, r9, sl, fp, ip, sp}^	; <UNPREDICTABLE>
    8150:			; <UNDEFINED> instruction: 0x4639681b
    8154:	eorsle	r2, lr, r0, lsl #22
    8158:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    815c:	stc2	7, cr15, [sl, #-1008]	; 0xfffffc10
    8160:			; <UNDEFINED> instruction: 0xf8dfb187
    8164:	bl	1a86dc <mount@plt+0x1a61f4>
    8168:	ldrbtmi	r0, [r8], #1991	; 0x7c7
    816c:			; <UNDEFINED> instruction: 0x464079f3
    8170:	ldmhi	r1!, {r1, r4, r5, r7, r8, fp, ip, sp, lr}
    8174:	svcgt	0x0008f856
    8178:	andgt	pc, r0, sp, asr #17
    817c:	ldc2l	7, cr15, [sl], #1008	; 0x3f0
    8180:	ldrhle	r4, [r3, #46]!	; 0x2e
    8184:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    8188:	strcc	pc, [ip, #-2259]	; 0xfffff72d
    818c:	strcs	fp, [r0], #-2411	; 0xfffff695
    8190:	blmi	ddaacc <mount@plt+0xdd85e4>
    8194:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8198:	blls	fe8e2208 <mount@plt+0xfe8dfd20>
    819c:	qdsuble	r4, sl, r3
    81a0:			; <UNDEFINED> instruction: 0xf50d4620
    81a4:	pop	{r0, r2, r5, r8, sl, fp, ip, sp, lr}
    81a8:	qsub8mi	r8, r8, r0
    81ac:			; <UNDEFINED> instruction: 0xf7fc2106
    81b0:			; <UNDEFINED> instruction: 0xe7edfd9f
    81b4:	ldr	r9, [pc, -r3, lsl #14]
    81b8:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    81bc:	ldc2l	7, cr15, [sl], {252}	; 0xfc
    81c0:	stmdami	r3, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    81c4:			; <UNDEFINED> instruction: 0xf7fc4478
    81c8:			; <UNDEFINED> instruction: 0xe760fcd5
    81cc:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    81d0:	ldc2l	7, cr15, [r0], {252}	; 0xfc
    81d4:	stmdami	r0, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    81d8:			; <UNDEFINED> instruction: 0xf7fc4478
    81dc:	ldr	pc, [pc, fp, asr #25]!
    81e0:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    81e4:	stc2l	7, cr15, [r6], {252}	; 0xfc
    81e8:			; <UNDEFINED> instruction: 0xe73b6973
    81ec:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    81f0:	stc2l	7, cr15, [r0], {252}	; 0xfc
    81f4:	ldmdami	fp!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    81f8:			; <UNDEFINED> instruction: 0xf7fc4478
    81fc:	ldmdbvs	r3!, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    8200:	ldmdami	r9!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    8204:			; <UNDEFINED> instruction: 0xf7fc4478
    8208:	ldmdbvs	r3!, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    820c:	ldmdami	r7!, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    8210:			; <UNDEFINED> instruction: 0xf7fc4478
    8214:	str	pc, [r8, -pc, lsr #25]!
    8218:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    821c:	stc2	7, cr15, [sl], #1008	; 0x3f0
    8220:			; <UNDEFINED> instruction: 0xe7196973
    8224:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    8228:	stc2	7, cr15, [r4], #1008	; 0x3f0
    822c:			; <UNDEFINED> instruction: 0xe7106973
    8230:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    8234:	ldc2	7, cr15, [lr], {252}	; 0xfc
    8238:	ldmdami	r0!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    823c:			; <UNDEFINED> instruction: 0xf7fc4478
    8240:			; <UNDEFINED> instruction: 0xe774fc99
    8244:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    8248:	ldc2	7, cr15, [r4], {252}	; 0xfc
    824c:	stmdami	sp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    8250:			; <UNDEFINED> instruction: 0xf7fc4478
    8254:	strb	pc, [sl, -pc, lsl #25]!	; <UNPREDICTABLE>
    8258:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    825c:	stc2	7, cr15, [sl], {252}	; 0xfc
    8260:			; <UNDEFINED> instruction: 0xf04fe765
    8264:			; <UNDEFINED> instruction: 0xe79334ff
    8268:	mcr	7, 7, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    826c:	andeq	pc, r1, r0, lsr #28
    8270:	andeq	r0, r0, r4, lsr #4
    8274:	strdeq	pc, [r1], -r6
    8278:	andeq	r0, r0, r0, asr #4
    827c:	andeq	r0, r0, ip, asr r2
    8280:	muleq	r0, ip, r3
    8284:	muleq	r0, lr, r3
    8288:	andeq	ip, r0, r6, lsr #7
    828c:			; <UNDEFINED> instruction: 0x0000c3bc
    8290:			; <UNDEFINED> instruction: 0x0000c3b0
    8294:	andeq	ip, r0, sl, lsr #5
    8298:	muleq	r0, lr, r3
    829c:	andeq	ip, r0, r0, lsl #5
    82a0:	andeq	ip, r0, lr, ror r3
    82a4:	andeq	ip, r0, sl, lsl #7
    82a8:	andeq	ip, r0, sl, lsl #7
    82ac:			; <UNDEFINED> instruction: 0x0000adbe
    82b0:	andeq	ip, r0, ip, asr r3
    82b4:	andeq	ip, r0, r0, lsl r2
    82b8:	andeq	r1, r2, ip, lsl ip
    82bc:	andeq	ip, r0, lr, asr #6
    82c0:	andeq	ip, r0, r6, ror #6
    82c4:	andeq	r1, r2, lr, asr #23
    82c8:	andeq	pc, r1, r4, ror #23
    82cc:	andeq	ip, r0, sl, lsl #5
    82d0:	andeq	ip, r0, r8, ror #4
    82d4:	strdeq	ip, [r0], -r2
    82d8:	andeq	ip, r0, r4, ror #5
    82dc:	andeq	ip, r0, sl, lsr r2
    82e0:	andeq	ip, r0, sl, ror r2
    82e4:	andeq	ip, r0, r8, lsl r2
    82e8:	andeq	ip, r0, ip, ror #3
    82ec:	andeq	ip, r0, r4, lsl r2
    82f0:	andeq	ip, r0, sl, ror #3
    82f4:	ldrdeq	ip, [r0], -r2
    82f8:	andeq	ip, r0, sl, ror #4
    82fc:	andeq	ip, r0, r0, asr r2
    8300:	andeq	ip, r0, sl, asr #4
    8304:	andeq	ip, r0, r4, asr r2
    8308:	andeq	ip, r0, sl, lsr r2
    830c:	svcmi	0x00f0e92d
    8310:	cfstr32vc	mvfx15, [r9, #-692]!	; 0xfffffd4c
    8314:	ldcge	15, cr4, [r0], {48}	; 0x30
    8318:			; <UNDEFINED> instruction: 0x46064b30
    831c:	vst3.16	{d20-d22}, [pc :256]
    8320:			; <UNDEFINED> instruction: 0x460d7216
    8324:	ldmpl	fp!, {r5, r9, sl, lr}^
    8328:			; <UNDEFINED> instruction: 0xf10d2100
    832c:			; <UNDEFINED> instruction: 0xf10d091c
    8330:	ldmdavs	fp, {r4, r5, fp}
    8334:			; <UNDEFINED> instruction: 0xf04f93a7
    8338:			; <UNDEFINED> instruction: 0xf7f90300
    833c:	stmdbmi	r8!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    8340:	ldrtmi	sl, [r0], -sl, lsl #20
    8344:	andls	r4, r2, #78643200	; 0x4b00000
    8348:			; <UNDEFINED> instruction: 0xf10dae0b
    834c:			; <UNDEFINED> instruction: 0xf10d0a24
    8350:	bge	38afd8 <mount@plt+0x388af0>
    8354:			; <UNDEFINED> instruction: 0x96034479
    8358:	stmib	sp, {r0, r2, r3, r8, r9, sl, fp, sp, pc}^
    835c:	stmib	sp, {r9, fp, ip, sp, pc}^
    8360:			; <UNDEFINED> instruction: 0xf7f98704
    8364:	stmdavs	r3!, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    8368:	eorle	r2, lr, r3, lsl #22
    836c:	tstle	r2, r2, lsl #22
    8370:	ldreq	r6, [fp], -fp, lsr #16
    8374:			; <UNDEFINED> instruction: 0xf8d9d51c
    8378:	strtmi	r2, [r0], -r0
    837c:	ldrdcc	pc, [r0], -sl
    8380:	ldrdls	pc, [r0], -r6
    8384:	ldrd	pc, [r0], -fp
    8388:	ldrdgt	pc, [r0], -r8
    838c:	stmdbvs	r9!, {r1, r2, r3, r4, r5, fp, sp, lr}
    8390:	andcs	r6, r7, #98	; 0x62
    8394:	and	pc, r8, r4, lsr #17
    8398:	eorscc	pc, ip, #196, 16	; 0xc40000
    839c:	andscc	pc, ip, #196, 16	; 0xc40000
    83a0:	eorls	pc, r8, #196, 16	; 0xc40000
    83a4:			; <UNDEFINED> instruction: 0x6c8ce9c4
    83a8:	eorcs	pc, r4, #196, 16	; 0xc40000
    83ac:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    83b0:	blmi	29abe8 <mount@plt+0x298700>
    83b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    83b8:	blls	fe9e2428 <mount@plt+0xfe9dff40>
    83bc:	qaddle	r4, sl, r8
    83c0:			; <UNDEFINED> instruction: 0xf50d2000
    83c4:	pop	{r0, r3, r5, r8, sl, fp, ip, sp, lr}
    83c8:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    83cc:	ldrble	r0, [r2], #1498	; 0x5da
    83d0:			; <UNDEFINED> instruction: 0xf7f9e7ee
    83d4:	svclt	0x0000ee32
    83d8:	andeq	pc, r1, ip, asr sl	; <UNPREDICTABLE>
    83dc:	andeq	r0, r0, r4, lsr #4
    83e0:	muleq	r0, r0, r1
    83e4:	andeq	pc, r1, r4, asr #19
    83e8:	eorgt	pc, r8, #14614528	; 0xdf0000
    83ec:	blmi	ffc428a8 <mount@plt+0xffc403c0>
    83f0:	blmi	fe259e64 <mount@plt+0xfe25797c>
    83f4:	cfstr64vc	mvdx15, [lr, #-692]	; 0xfffffd4c
    83f8:	cfstrsge	mvf4, [r6], {252}	; 0xfc
    83fc:	strmi	r4, [pc], -r1, lsl #13
    8400:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8404:	ldrmi	r2, [r5], -r0, lsl #2
    8408:	vst1.8	{d20-d22}, [pc :128], r0
    840c:	pkhbtmi	r7, r8, r6, lsl #4
    8410:	ldmdavs	fp, {r1, r3, r4, r6, r7, r9, sl, fp, ip, pc}
    8414:			; <UNDEFINED> instruction: 0xf04f93cd
    8418:			; <UNDEFINED> instruction: 0xf7f90300
    841c:	blls	ff684144 <mount@plt+0xff681c5c>
    8420:	eorscs	r4, ip, #68157440	; 0x4100000
    8424:			; <UNDEFINED> instruction: 0xf8cda8ae
    8428:	stmib	r4, {r2, r4, r5, r7, r9, pc}^
    842c:	strcs	r3, [r7], -sl, lsl #13
    8430:	eorvs	pc, r4, #196, 16	; 0xc40000
    8434:	mrcmi	3, 3, r2, cr9, cr0, {0}
    8438:			; <UNDEFINED> instruction: 0xf8a48263
    843c:			; <UNDEFINED> instruction: 0xf7f9311a
    8440:	ldmge	lr!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    8444:	eorscs	r4, ip, #68157440	; 0x4100000
    8448:	rscshi	pc, r4, #13434880	; 0xcd0000
    844c:			; <UNDEFINED> instruction: 0xf7f9447e
    8450:			; <UNDEFINED> instruction: 0xf1b9ef2e
    8454:	andle	r0, ip, r0, lsl #30
    8458:	strtmi	r4, [r1], -r8, asr #12
    845c:	mvnscc	pc, #79	; 0x4f
    8460:	andspl	pc, ip, #196, 16	; 0xc40000
    8464:			; <UNDEFINED> instruction: 0xf8c46167
    8468:			; <UNDEFINED> instruction: 0xf7fe3220
    846c:	stmdacs	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
    8470:			; <UNDEFINED> instruction: 0x4620d03b
    8474:	stc2	7, cr15, [sl], {253}	; 0xfd
    8478:	ldrtmi	sl, [r8], -sp, lsr #19
    847c:			; <UNDEFINED> instruction: 0xf0052240
    8480:	stclne	14, cr15, [fp], #-988	; 0xfffffc24
    8484:			; <UNDEFINED> instruction: 0xf0004604
    8488:	blmi	19686c8 <mount@plt+0x19661e0>
    848c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8490:	teqle	r8, r0, lsl #22
    8494:			; <UNDEFINED> instruction: 0xf0002d00
    8498:	ldcle	0, cr8, [r4, #-612]!	; 0xfffffd9c
    849c:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    84a0:	mrc	7, 2, APSR_nzcv, cr12, cr9, {7}
    84a4:			; <UNDEFINED> instruction: 0xf0002800
    84a8:	svcge	0x00bd809d
    84ac:	movtcs	r4, #2654	; 0xa5e
    84b0:	streq	lr, [r1, #-2509]	; 0xfffff633
    84b4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    84b8:	andls	r4, r0, #56, 12	; 0x3800000
    84bc:			; <UNDEFINED> instruction: 0xf7f92201
    84c0:	ldmdbmi	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    84c4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    84c8:	svc	0x00aaf7f9
    84cc:	bicslt	r4, r8, r0, lsl #13
    84d0:			; <UNDEFINED> instruction: 0x463a4957
    84d4:			; <UNDEFINED> instruction: 0xf7f94479
    84d8:	stmdacs	r1, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    84dc:			; <UNDEFINED> instruction: 0xf0004681
    84e0:	strbmi	r8, [r0], -r4, lsl #1
    84e4:	svc	0x002cf7f9
    84e8:	andcs	lr, r1, lr
    84ec:	blmi	129ae38 <mount@plt+0x1298950>
    84f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    84f4:	blls	ff362564 <mount@plt+0xff36007c>
    84f8:			; <UNDEFINED> instruction: 0xf040405a
    84fc:			; <UNDEFINED> instruction: 0xf50d8089
    8500:	pop	{r1, r2, r3, r6, r8, sl, fp, ip, sp, lr}
    8504:	svcge	0x00bd8bf0
    8508:			; <UNDEFINED> instruction: 0x46284639
    850c:	ldc2	0, cr15, [r8], #16
    8510:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    8514:	ldrtmi	r2, [sl], -r0, lsl #6
    8518:	ldrbtmi	r4, [r8], #1568	; 0x620
    851c:			; <UNDEFINED> instruction: 0xf7fd4641
    8520:	blls	ff5c79d4 <mount@plt+0xff5c54ec>
    8524:	eorle	r2, lr, r1, lsl #22
    8528:	movwcs	r4, #2628	; 0xa44
    852c:	ldrbtmi	r4, [sl], #-2372	; 0xfffff6bc
    8530:			; <UNDEFINED> instruction: 0x46104479
    8534:	stc2	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    8538:			; <UNDEFINED> instruction: 0xac054b42
    853c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8540:			; <UNDEFINED> instruction: 0xf8d36022
    8544:	ldrshlt	r3, [fp, #-64]	; 0xffffffc0
    8548:	mlasle	r9, r5, r2, r4
    854c:	ldmdbmi	lr!, {r4, r5, sl, fp, ip, lr, pc}
    8550:	ldmdami	lr!, {r0, r3, r4, r5, r6, sl, lr}
    8554:			; <UNDEFINED> instruction: 0xf7fc4478
    8558:	stmdavs	r0!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    855c:	ldc	7, cr15, [r0, #-996]	; 0xfffffc1c
    8560:	ldmpl	r3!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    8564:	stmdacs	r0, {r3, r4, fp, sp, lr}
    8568:	ldmib	sp, {r6, r7, ip, lr, pc}^
    856c:	ldmib	sp, {r1, r2, r3, r4, r6, r7, r8}^
    8570:			; <UNDEFINED> instruction: 0xf8cd23dc
    8574:	stmib	sp, {r3, ip, sp, pc}^
    8578:	ldmdami	r6!, {r8}
    857c:			; <UNDEFINED> instruction: 0xf7fc4478
    8580:	strdcs	pc, [r0], -r9
    8584:	ldmibge	sp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8588:			; <UNDEFINED> instruction: 0xf00498d8
    858c:	stmibge	r5!, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    8590:	ldmls	r7, {r2, r9, sl, lr}^
    8594:	ldc2l	0, cr15, [r4], #-16
    8598:	movwcs	r4, #1601	; 0x641
    859c:	strtmi	r4, [r0], -r2, lsl #12
    85a0:	stc2l	7, cr15, [sl], #1012	; 0x3f4
    85a4:			; <UNDEFINED> instruction: 0x232ae7c8
    85a8:			; <UNDEFINED> instruction: 0xf88dafbd
    85ac:			; <UNDEFINED> instruction: 0xe7af32f4
    85b0:	strtmi	r4, [r1], -r8, lsr #12
    85b4:	svc	0x0054f7f9
    85b8:	stmdbcs	r0, {r0, r5, fp, sp, lr}
    85bc:	strb	sp, [r6, r9, asr #3]
    85c0:	strtmi	r4, [r1], -r5, lsr #16
    85c4:			; <UNDEFINED> instruction: 0xf7f94478
    85c8:	ubfx	lr, r4, #29, #22
    85cc:	svcge	0x00bd4b23
    85d0:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    85d4:	stceq	0, cr0, [fp], {3}
    85d8:			; <UNDEFINED> instruction: 0xf8ad90bd
    85dc:			; <UNDEFINED> instruction: 0xf88d12f8
    85e0:			; <UNDEFINED> instruction: 0xe79532fa
    85e4:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    85e8:			; <UNDEFINED> instruction: 0x4638e75f
    85ec:	mrc	7, 0, APSR_nzcv, cr12, cr9, {7}
    85f0:			; <UNDEFINED> instruction: 0x464a4b1c
    85f4:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    85f8:			; <UNDEFINED> instruction: 0xf04f9300
    85fc:			; <UNDEFINED> instruction: 0xf1c033ff
    8600:	ldrtmi	r0, [r8], #-320	; 0xfffffec0
    8604:	svc	0x0058f7f9
    8608:			; <UNDEFINED> instruction: 0xf7f94640
    860c:			; <UNDEFINED> instruction: 0xe77fee9a
    8610:	ldc	7, cr15, [r2, #-996]	; 0xfffffc1c
    8614:	andeq	pc, r1, r0, lsl #19
    8618:	andeq	r0, r0, r4, lsr #4
    861c:	andeq	pc, r1, ip, lsr #18
    8620:	andeq	r0, r0, r4, lsr r2
    8624:	ldrdeq	sl, [r0], -lr
    8628:	andeq	sl, r0, lr, ror #18
    862c:	andeq	ip, r0, lr, lsr r9
    8630:	andeq	sl, r0, ip, asr r9
    8634:	andeq	pc, r1, r8, lsl #17
    8638:	andeq	sl, r0, r6, lsl r8
    863c:	andeq	lr, r0, r6, asr #7
    8640:	andeq	fp, r0, ip, ror #28
    8644:	andeq	r1, r2, r6, lsl r8
    8648:	muleq	r0, ip, r8
    864c:			; <UNDEFINED> instruction: 0x0000bfbc
    8650:	andeq	r0, r0, r0, asr #4
    8654:	andeq	fp, r0, r4, lsr #31
    8658:	andeq	fp, r0, r0, asr #30
    865c:	andeq	fp, r0, r4, lsr pc
    8660:	andeq	sl, r0, lr, lsl #15
    8664:	andeq	fp, r0, r6, lsl pc
    8668:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    866c:	ldrblt	r4, [r0, #1538]!	; 0x602
    8670:	svcmi	0x002844fc
    8674:			; <UNDEFINED> instruction: 0xf852b091
    8678:	vstrge	d3, [sl, #-176]	; 0xffffff50
    867c:	strmi	r4, [lr], -r4, lsl #12
    8680:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    8684:	strtmi	r3, [r8], -ip, lsr #22
    8688:	ldmdavs	pc!, {r2, r8, sp}	; <UNPREDICTABLE>
    868c:			; <UNDEFINED> instruction: 0xf04f970f
    8690:			; <UNDEFINED> instruction: 0xf0090700
    8694:	blls	307c68 <mount@plt+0x305780>
    8698:	ldmdahi	sl, {r0, r1, r5, r8, ip, sp, pc}
    869c:	svclt	0x00142a04
    86a0:	movwcs	r6, #2139	; 0x85b
    86a4:	ldrmi	r9, [r0], -sl, lsl #20
    86a8:	ldmdavs	r0, {r1, r3, r8, ip, sp, pc}^
    86ac:	ldmib	r4, {r1, r4, r6, r7, fp, sp, lr}^
    86b0:	andls	r1, r4, #1572864	; 0x180000
    86b4:	andls	r7, r3, r2, ror #25
    86b8:			; <UNDEFINED> instruction: 0x26006930
    86bc:	strcs	r9, [r0, -r2, lsl #14]
    86c0:	smlabtcs	r0, sp, r9, lr
    86c4:	strvs	lr, [r8, -sp, asr #19]
    86c8:	strvs	lr, [r6, -sp, asr #19]
    86cc:			; <UNDEFINED> instruction: 0x7ca16962
    86d0:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    86d4:	stmdblt	r0!, {r2, r9, sl, lr}
    86d8:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    86dc:	strcc	pc, [ip, #-2259]	; 0xfffff72d
    86e0:	bmi	3b6c34 <mount@plt+0x3b474c>
    86e4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    86e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    86ec:	subsmi	r9, sl, pc, lsl #22
    86f0:	andcs	sp, r0, fp, lsl #2
    86f4:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    86f8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    86fc:	blx	ec66f4 <mount@plt+0xec420c>
    8700:	strtmi	r4, [r8], -r1, lsr #12
    8704:	blx	ffd466fc <mount@plt+0xffd44214>
    8708:			; <UNDEFINED> instruction: 0xf7f9e7eb
    870c:	svclt	0x0000ec96
    8710:	andeq	pc, r1, r8, lsl #14
    8714:	andeq	r0, r0, r4, lsr #4
    8718:	andeq	r1, r2, sl, ror r6
    871c:	muleq	r1, r2, r6
    8720:	andeq	fp, r0, r6, asr #28
    8724:			; <UNDEFINED> instruction: 0x460cb570
    8728:	addlt	r4, sl, r0, lsr #18
    872c:	ldrbtmi	r4, [r9], #-2848	; 0xfffff4e0
    8730:	stmiapl	fp, {r1, r7, fp, sp, lr}^
    8734:	svclt	0x00081c51
    8738:	ldmdavs	fp, {r0, r1, r8, sl, fp, sp, pc}
    873c:			; <UNDEFINED> instruction: 0xf04f9309
    8740:	svclt	0x00040300
    8744:			; <UNDEFINED> instruction: 0xf8ad232a
    8748:	andle	r3, sl, ip
    874c:	stcge	14, cr4, [r3, #-100]	; 0xffffff9c
    8750:	andls	r2, r1, #738197504	; 0x2c000000
    8754:			; <UNDEFINED> instruction: 0x4628447e
    8758:	andcs	r4, r1, #26214400	; 0x1900000
    875c:			; <UNDEFINED> instruction: 0xf7f99600
    8760:	stclne	14, cr14, [r3], #-688	; 0xfffffd50
    8764:	cdpge	15, 0, cr11, cr6, cr2, {0}
    8768:			; <UNDEFINED> instruction: 0xf8ad232a
    876c:	andle	r3, sl, r8, lsl r0
    8770:			; <UNDEFINED> instruction: 0xae064a11
    8774:	strls	r2, [r1], #-779	; 0xfffffcf5
    8778:			; <UNDEFINED> instruction: 0x4630447a
    877c:	ldrmi	r9, [r9], -r0, lsl #4
    8780:			; <UNDEFINED> instruction: 0xf7f92201
    8784:	stmdbmi	sp, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    8788:	movwcs	r4, #1586	; 0x632
    878c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8790:	blx	ffcc678e <mount@plt+0xffcc42a6>
    8794:	blmi	19afc4 <mount@plt+0x198adc>
    8798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    879c:	blls	26280c <mount@plt+0x260324>
    87a0:	qaddle	r4, sl, r1
    87a4:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    87a8:	mcrr	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    87ac:	andeq	pc, r1, sl, asr #12
    87b0:	andeq	r0, r0, r4, lsr #4
    87b4:	andeq	sp, r0, r0, lsl #29
    87b8:	andeq	sp, r0, ip, asr lr
    87bc:	andeq	sl, r0, r2, lsr #11
    87c0:	andeq	pc, r1, r0, ror #11
    87c4:	svcmi	0x00f0e92d
    87c8:	cfldr32vc	mvfx15, [fp, #-692]	; 0xfffffd4c
    87cc:	stcge	15, cr4, [r2], {58}	; 0x3a
    87d0:			; <UNDEFINED> instruction: 0x46054b3a
    87d4:	vst3.16	{d20-d22}, [pc :256]
    87d8:			; <UNDEFINED> instruction: 0x460e7216
    87dc:	ldmpl	fp!, {r5, r9, sl, lr}^
    87e0:			; <UNDEFINED> instruction: 0xf10d2100
    87e4:			; <UNDEFINED> instruction: 0xf50d0914
    87e8:	ldmdavs	fp, {r1, r2, r3, r7, r9, fp, ip, sp, lr}
    87ec:			; <UNDEFINED> instruction: 0xf04f9399
    87f0:			; <UNDEFINED> instruction: 0xf7f90300
    87f4:	stcvc	13, cr14, [fp], #368	; 0x170
    87f8:	addvc	pc, r4, #1325400064	; 0x4f000000
    87fc:	smlatbcs	r0, pc, r9, r6	; <UNPREDICTABLE>
    8800:	mulshi	r1, r5, r8
    8804:			; <UNDEFINED> instruction: 0xf8c44648
    8808:			; <UNDEFINED> instruction: 0xf04f3224
    880c:	bvs	1acb424 <mount@plt+0x1ac8f3c>
    8810:	andsvc	pc, ip, #196, 16	; 0xc40000
    8814:			; <UNDEFINED> instruction: 0xf8c46a2f
    8818:	stmdbvs	fp!, {r4, r5, r9, ip, sp}^
    881c:	eorvc	pc, r0, #196, 16	; 0xc40000
    8820:			; <UNDEFINED> instruction: 0xf8c42728
    8824:	movwls	r8, #4100	; 0x1004
    8828:	stcl	7, cr15, [r0, #-996]	; 0xfffffc1c
    882c:	ldrbmi	r9, [r0], -r1, lsl #22
    8830:	vst2.<illegal width 64>	{d22,d24}, [pc :128]!
    8834:	smlabbcs	r0, r4, r2, r7
    8838:	andlt	pc, lr, r4, lsr #17
    883c:	rsbhi	r6, r7, #-1073741800	; 0xc0000018
    8840:	ldc	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8844:	svceq	0x0001f1b8
    8848:	tstpl	ip, r4, asr #17	; <UNPREDICTABLE>
    884c:	tstlt	r6, r4, lsr #17	; <UNPREDICTABLE>
    8850:	tstvc	sl, r4, lsr #17	; <UNPREDICTABLE>
    8854:			; <UNDEFINED> instruction: 0xf1b8d029
    8858:	eorle	r0, r2, r2, lsl #30
    885c:	tstlt	r8, r0, lsr r9
    8860:			; <UNDEFINED> instruction: 0xf7fd4621
    8864:	cmnlt	r8, r3, lsr #28	; <UNPREDICTABLE>
    8868:			; <UNDEFINED> instruction: 0xf7fd4620
    886c:			; <UNDEFINED> instruction: 0xf8d4fa0f
    8870:			; <UNDEFINED> instruction: 0x4648121c
    8874:			; <UNDEFINED> instruction: 0xff56f7ff
    8878:			; <UNDEFINED> instruction: 0xf8d44650
    887c:			; <UNDEFINED> instruction: 0xf7ff1220
    8880:	stmge	lr, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8884:			; <UNDEFINED> instruction: 0xffb6f7fd
    8888:	blmi	31b0c4 <mount@plt+0x318bdc>
    888c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8890:	blls	fe662900 <mount@plt+0xfe660418>
    8894:	qaddle	r4, sl, ip
    8898:			; <UNDEFINED> instruction: 0xf50d2000
    889c:	pop	{r0, r1, r3, r4, r8, sl, fp, ip, sp, lr}
    88a0:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    88a4:	strble	r0, [pc, #1243]!	; 8d87 <mount@plt+0x689f>
    88a8:	ldmdavs	r3!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    88ac:	ldrble	r0, [r5], #1306	; 0x51a
    88b0:			; <UNDEFINED> instruction: 0xf7f9e7ea
    88b4:	svclt	0x0000ebc2
    88b8:	andeq	pc, r1, r4, lsr #11
    88bc:	andeq	r0, r0, r4, lsr #4
    88c0:	andeq	pc, r1, ip, ror #9
    88c4:	svcmi	0x00f0e92d
    88c8:	andsvc	pc, r6, #1325400064	; 0x4f000000
    88cc:	blhi	c3d88 <mount@plt+0xc18a0>
    88d0:	ldcmi	6, cr4, [sl, #24]
    88d4:	blmi	fe69a308 <mount@plt+0xfe697e20>
    88d8:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    88dc:			; <UNDEFINED> instruction: 0xf5ad4f99
    88e0:	stcge	13, cr7, [lr], {43}	; 0x2b
    88e4:	stcge	8, cr5, [r5, #-940]	; 0xfffffc54
    88e8:			; <UNDEFINED> instruction: 0x4620447f
    88ec:			; <UNDEFINED> instruction: 0x93a9681b
    88f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    88f4:	ldcl	7, cr15, [sl], {249}	; 0xf9
    88f8:			; <UNDEFINED> instruction: 0xf8524632
    88fc:	tstcs	r8, r0, lsr #22
    8900:	strls	r4, [r2, -r8, lsr #12]
    8904:			; <UNDEFINED> instruction: 0xf0093b20
    8908:			; <UNDEFINED> instruction: 0xf896fc39
    890c:	ldmdbvs	r7!, {r0, r4, lr, pc}^
    8910:	ldmib	r6, {r0, r1, r2, sp}^
    8914:	stmdavs	fp!, {r1, r2, r9, ip}^
    8918:	andgt	pc, r4, r4, asr #17
    891c:	eorsvc	pc, r0, #196, 16	; 0xc40000
    8920:	eoreq	pc, r4, #196, 16	; 0xc40000
    8924:	addsne	lr, r0, #196, 18	; 0x310000
    8928:	ldmib	r3, {r0, r1, r3, r5, r8, ip, sp, pc}^
    892c:			; <UNDEFINED> instruction: 0xf8c42301
    8930:			; <UNDEFINED> instruction: 0xf8c4223c
    8934:	stmiavs	fp!, {r2, r3, r4, r9, ip, sp}
    8938:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}^
    893c:	eorscc	pc, r4, #196, 16	; 0xc40000
    8940:	ldrdhi	pc, [ip], -r5
    8944:	svceq	0x0000f1b8
    8948:			; <UNDEFINED> instruction: 0xf108d001
    894c:	stmdbvs	pc!, {r2, fp}	; <UNPREDICTABLE>
    8950:	strcc	fp, [r4, -r7, lsl #2]
    8954:	tstlt	r6, lr, ror #18
    8958:			; <UNDEFINED> instruction: 0xf8d53604
    895c:			; <UNDEFINED> instruction: 0xf1baa018
    8960:	andle	r0, r1, r0, lsl #30
    8964:	beq	144d94 <mount@plt+0x1428ac>
    8968:			; <UNDEFINED> instruction: 0x901cf8d5
    896c:	svceq	0x0000f1b9
    8970:			; <UNDEFINED> instruction: 0xf109d001
    8974:	bvs	acad8c <mount@plt+0xac88a4>
    8978:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}^
    897c:	eorcc	pc, r8, #196, 16	; 0xc40000
    8980:			; <UNDEFINED> instruction: 0x0010f8db
    8984:			; <UNDEFINED> instruction: 0xf8a4232c
    8988:	rsbhi	r3, r3, #-2147483642	; 0x80000006
    898c:	strtmi	fp, [r1], -r0, lsr #2
    8990:	stc2	7, cr15, [ip, #1012]	; 0x3f4
    8994:	suble	r2, r0, r0, lsl #16
    8998:			; <UNDEFINED> instruction: 0xf7fd4620
    899c:			; <UNDEFINED> instruction: 0xf8d4f977
    89a0:	stmdacs	r0, {r2, r3, r4, r5, r9}
    89a4:	adcshi	pc, r4, r0
    89a8:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    89ac:	blcs	22a20 <mount@plt+0x20538>
    89b0:	adcshi	pc, r7, r0
    89b4:			; <UNDEFINED> instruction: 0xff28f005
    89b8:	andscs	pc, ip, #212, 16	; 0xd40000
    89bc:	blvc	985df8 <mount@plt+0x983910>
    89c0:	ldrdgt	pc, [r8, pc]
    89c4:			; <UNDEFINED> instruction: 0x46192310
    89c8:	andls	r4, r1, #252, 8	; 0xfc000000
    89cc:			; <UNDEFINED> instruction: 0xf8cd2201
    89d0:	cdp	0, 0, cr12, cr8, cr0, {0}
    89d4:			; <UNDEFINED> instruction: 0x46580a10
    89d8:	stcl	7, cr15, [lr, #-996]!	; 0xfffffc1c
    89dc:			; <UNDEFINED> instruction: 0xee18495c
    89e0:			; <UNDEFINED> instruction: 0x465a0a10
    89e4:	movwcs	r4, #1145	; 0x479
    89e8:	blx	ff1c69e4 <mount@plt+0xff1c44fc>
    89ec:	movwcs	r4, #2649	; 0xa59
    89f0:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
    89f4:			; <UNDEFINED> instruction: 0x46104479
    89f8:	blx	fefc69f4 <mount@plt+0xfefc450c>
    89fc:			; <UNDEFINED> instruction: 0xf7fda89a
    8a00:	blmi	15c85ec <mount@plt+0x15c6104>
    8a04:			; <UNDEFINED> instruction: 0xf8529a02
    8a08:			; <UNDEFINED> instruction: 0xf8dbb003
    8a0c:	stmiblt	fp, {ip, sp}^
    8a10:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
    8a14:	strcc	pc, [ip, #-2259]	; 0xfffff72d
    8a18:	bmi	14b700c <mount@plt+0x14b4b24>
    8a1c:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    8a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a24:	subsmi	r9, sl, r9, lsr #23
    8a28:	addhi	pc, r5, r0, asr #32
    8a2c:			; <UNDEFINED> instruction: 0xf50d2000
    8a30:	ldc	13, cr7, [sp], #172	; 0xac
    8a34:	pop	{r1, r8, r9, fp, pc}
    8a38:	qsub8mi	r8, r8, r0
    8a3c:			; <UNDEFINED> instruction: 0xf7fc2108
    8a40:	ubfx	pc, r7, #18, #11
    8a44:			; <UNDEFINED> instruction: 0xf7fc4620
    8a48:			; <UNDEFINED> instruction: 0xf8dbf92b
    8a4c:	blcs	14a54 <mount@plt+0x1256c>
    8a50:			; <UNDEFINED> instruction: 0xf1b8d0de
    8a54:	andle	r0, r4, r0, lsl #30
    8a58:	strbmi	r4, [r1], -r3, asr #16
    8a5c:			; <UNDEFINED> instruction: 0xf7fe4478
    8a60:	msrlt	(UNDEF: 39), fp
    8a64:	ldrtmi	r4, [r9], -r1, asr #16
    8a68:			; <UNDEFINED> instruction: 0xf7fe4478
    8a6c:	vmlscs.f32	s30, s0, s11
    8a70:	blmi	ffcdb0 <mount@plt+0xffa8c8>
    8a74:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    8a78:	blcs	22aec <mount@plt+0x20604>
    8a7c:	ldmdami	sp!, {r1, r2, r4, r6, ip, lr, pc}
    8a80:			; <UNDEFINED> instruction: 0xf7fc4478
    8a84:	ldmdami	ip!, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    8a88:	ldrbtmi	r6, [r8], #-2225	; 0xfffff74f
    8a8c:			; <UNDEFINED> instruction: 0xf872f7fc
    8a90:	ldmib	r6, {r1, r3, r4, r5, fp, lr}^
    8a94:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    8a98:			; <UNDEFINED> instruction: 0xf86cf7fc
    8a9c:	ldmvs	r1!, {r3, r4, r5, fp, lr}^
    8aa0:			; <UNDEFINED> instruction: 0xf7fc4478
    8aa4:	ldmdami	r7!, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
    8aa8:	ldrbtmi	r6, [r8], #-2353	; 0xfffff6cf
    8aac:			; <UNDEFINED> instruction: 0xf862f7fc
    8ab0:	ldmdbvs	r1!, {r0, r2, r4, r5, fp, lr}^
    8ab4:			; <UNDEFINED> instruction: 0xf7fc4478
    8ab8:	ldmdami	r4!, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
    8abc:	ldrbtmi	r6, [r8], #-2481	; 0xfffff64f
    8ac0:			; <UNDEFINED> instruction: 0xf858f7fc
    8ac4:	ldmibvs	r1!, {r1, r4, r5, fp, lr}^
    8ac8:			; <UNDEFINED> instruction: 0xf7fc4478
    8acc:	bvs	c86c20 <mount@plt+0xc84738>
    8ad0:			; <UNDEFINED> instruction: 0xf0014830
    8ad4:	ldrbtmi	r0, [r8], #-257	; 0xfffffeff
    8ad8:			; <UNDEFINED> instruction: 0xf84cf7fc
    8adc:	bvs	1c5ab9c <mount@plt+0x1c586b4>
    8ae0:			; <UNDEFINED> instruction: 0xf7fc4478
    8ae4:	stmdami	sp!, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
    8ae8:			; <UNDEFINED> instruction: 0xf7fc4478
    8aec:			; <UNDEFINED> instruction: 0xf1baf843
    8af0:	andle	r0, r4, r0, lsl #30
    8af4:	ldrbmi	r4, [r1], -sl, lsr #16
    8af8:			; <UNDEFINED> instruction: 0xf7fe4478
    8afc:			; <UNDEFINED> instruction: 0xf1b9fa1d
    8b00:	addle	r0, r5, r0, lsl #30
    8b04:	strbmi	r4, [r9], -r7, lsr #16
    8b08:			; <UNDEFINED> instruction: 0xf7fe4478
    8b0c:			; <UNDEFINED> instruction: 0xe77ffa15
    8b10:	strmi	r4, [r3], -r5, lsr #20
    8b14:	ldrbtmi	r4, [sl], #-2341	; 0xfffff6db
    8b18:			; <UNDEFINED> instruction: 0x46104479
    8b1c:	blx	b46b18 <mount@plt+0xb44630>
    8b20:	andls	lr, r3, r4, ror #14
    8b24:			; <UNDEFINED> instruction: 0xf8ccf7fb
    8b28:	strb	r9, [r3, -r3, lsl #16]
    8b2c:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    8b30:			; <UNDEFINED> instruction: 0xf820f7fc
    8b34:			; <UNDEFINED> instruction: 0xf7f9e7a7
    8b38:	svclt	0x0000ea80
    8b3c:	muleq	r1, lr, r4
    8b40:	andeq	r0, r0, r4, lsr #4
    8b44:	muleq	r1, r0, r4
    8b48:	andeq	r1, r2, sl, lsr #7
    8b4c:	andeq	fp, r0, ip, ror fp
    8b50:	andeq	sl, r0, ip, asr #6
    8b54:	andeq	sp, r0, r2, lsl #30
    8b58:	andeq	fp, r0, r8, lsr #19
    8b5c:	andeq	r0, r0, r0, asr #4
    8b60:	andeq	r1, r2, r2, asr #6
    8b64:	andeq	pc, r1, sl, asr r3	; <UNPREDICTABLE>
    8b68:	andeq	fp, r0, ip, ror #21
    8b6c:	andeq	fp, r0, r4, ror #21
    8b70:	andeq	r0, r0, ip, asr r2
    8b74:	ldrdeq	fp, [r0], -r0
    8b78:	ldrdeq	fp, [r0], -r6
    8b7c:	ldrdeq	fp, [r0], -r2
    8b80:	ldrdeq	fp, [r0], -r4
    8b84:	ldrdeq	fp, [r0], -sl
    8b88:	andeq	fp, r0, r0, ror #21
    8b8c:	andeq	fp, r0, r6, ror #21
    8b90:	andeq	fp, r0, r8, ror #21
    8b94:	andeq	fp, r0, r2, ror #21
    8b98:	andeq	fp, r0, r0, ror #21
    8b9c:	andeq	fp, r0, r8, asr r8
    8ba0:	ldrdeq	fp, [r0], -r4
    8ba4:	andeq	fp, r0, r8, asr #21
    8ba8:	ldrdeq	sp, [r0], -lr
    8bac:	andeq	fp, r0, r4, lsl #17
    8bb0:	andeq	fp, r0, sl, lsr #20
    8bb4:	addlt	fp, r4, r0, lsl r5
    8bb8:	bmi	adbc68 <mount@plt+0xad9780>
    8bbc:	cfstrsvc	mvf4, [r3], {124}	; 0x7c
    8bc0:	blcc	5ee50 <mount@plt+0x5c968>
    8bc4:	andls	r6, r3, #1179648	; 0x120000
    8bc8:	andeq	pc, r0, #79	; 0x4f
    8bcc:	mrsls	r2, R8_usr
    8bd0:	vst1.8	{d25-d28}, [pc], r2
    8bd4:	andls	r7, r1, #128, 4
    8bd8:	ldmdale	r7, {r0, r1, r3, r5, r8, r9, fp, sp}
    8bdc:			; <UNDEFINED> instruction: 0xf003e8df
    8be0:			; <UNDEFINED> instruction: 0x1616253c
    8be4:			; <UNDEFINED> instruction: 0x16161616
    8be8:			; <UNDEFINED> instruction: 0x16162516
    8bec:	ldccs	6, cr1, [r6], {22}
    8bf0:			; <UNDEFINED> instruction: 0x16161630
    8bf4:			; <UNDEFINED> instruction: 0x16161616
    8bf8:			; <UNDEFINED> instruction: 0x16161616
    8bfc:			; <UNDEFINED> instruction: 0x16161616
    8c00:			; <UNDEFINED> instruction: 0x16161616
    8c04:	ldrcc	r1, [r6], #-1558	; 0xfffff9ea
    8c08:	ldmdacc	r6, {r1, r2, r4, r9, sl, ip}
    8c0c:	ldrbtcc	pc, [pc], #79	; 8c14 <mount@plt+0x672c>	; <UNPREDICTABLE>
    8c10:			; <UNDEFINED> instruction: 0xf92ef7fc
    8c14:	blmi	51b470 <mount@plt+0x518f88>
    8c18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c1c:	blls	e2c8c <mount@plt+0xe07a4>
    8c20:	tstle	sp, sl, asr r0
    8c24:	andlt	r4, r4, r0, lsr #12
    8c28:	stmibvs	fp, {r4, r8, sl, fp, ip, sp, pc}
    8c2c:	movwls	r4, #9833	; 0x2669
    8c30:			; <UNDEFINED> instruction: 0xff20f7fe
    8c34:	strb	r4, [fp, r4, lsl #12]!
    8c38:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    8c3c:	strb	r4, [r7, r4, lsl #12]!
    8c40:			; <UNDEFINED> instruction: 0xf982f7ff
    8c44:	strb	r4, [r3, r4, lsl #12]!
    8c48:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    8c4c:	ldrb	r4, [pc, r4, lsl #12]
    8c50:	mrc2	7, 1, pc, cr8, cr15, {7}
    8c54:	ldrb	r4, [fp, r4, lsl #12]
    8c58:			; <UNDEFINED> instruction: 0xf812f7ff
    8c5c:	ldrb	r4, [r7, r4, lsl #12]
    8c60:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c64:			; <UNDEFINED> instruction: 0x0001f1bc
    8c68:	andeq	r0, r0, r4, lsr #4
    8c6c:	andeq	pc, r1, r0, ror #2
    8c70:	blmi	f9b56c <mount@plt+0xf99084>
    8c74:	ldmdbmi	lr!, {r1, r3, r4, r5, r6, sl, lr}
    8c78:	svcmi	0x00f0e92d
    8c7c:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    8c80:	pkhtbmi	r5, r2, r3, asr #17
    8c84:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    8c88:	strcc	pc, [r4], #-2253	; 0xfffff733
    8c8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c90:	andvs	r2, r3, r0, lsl #6
    8c94:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    8c98:			; <UNDEFINED> instruction: 0xf966f7fb
    8c9c:	subsle	r2, lr, r0, lsl #16
    8ca0:			; <UNDEFINED> instruction: 0xf2464e35
    8ca4:	svcge	0x00013954
    8ca8:	ldmdbcs	r0!, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}^
    8cac:	sxtab16mi	r4, r0, lr, ror #8
    8cb0:	vst1.16	{d20-d22}, [pc], r2
    8cb4:	ldrtmi	r6, [r8], -r0, lsl #3
    8cb8:	stmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cbc:	suble	r2, r4, r0, lsl #16
    8cc0:	strbmi	r6, [fp, #-2107]	; 0xfffff7c5
    8cc4:	strcs	fp, [r0, #-3844]	; 0xfffff0fc
    8cc8:	ldrhle	r4, [r1, #107]!	; 0x6b
    8ccc:			; <UNDEFINED> instruction: 0x21204658
    8cd0:	b	fec46cbc <mount@plt+0xfec447d4>
    8cd4:	cmnlt	r0, r4, lsl #12
    8cd8:	bleq	850f0 <mount@plt+0x82c08>
    8cdc:	ldrtmi	r2, [r1], -r9, lsl #4
    8ce0:	ldrbmi	r3, [r8], -r1, lsl #10
    8ce4:	ldmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ce8:	mvnle	r2, r0, lsl #16
    8cec:	blcs	2a7780 <mount@plt+0x2a5298>
    8cf0:	blcs	838958 <mount@plt+0x836470>
    8cf4:	strbmi	sp, [r2], -sl, ror #3
    8cf8:	orrvs	pc, r0, pc, asr #8
    8cfc:			; <UNDEFINED> instruction: 0xf7f94638
    8d00:	tstlt	r0, #76, 18	; 0x130000
    8d04:	strbmi	r6, [fp, #-2107]	; 0xfffff7c5
    8d08:			; <UNDEFINED> instruction: 0x4638d11f
    8d0c:			; <UNDEFINED> instruction: 0xf7f92120
    8d10:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    8d14:	stccc	0, cr13, [r1, #-816]	; 0xfffffcd0
    8d18:	andeq	pc, r1, r0, lsl #2
    8d1c:	ldmdbmi	r7, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8d20:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    8d24:	b	fec46d10 <mount@plt+0xfec44828>
    8d28:			; <UNDEFINED> instruction: 0xf7f94640
    8d2c:	bmi	54395c <mount@plt+0x541474>
    8d30:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    8d34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d38:	strcc	pc, [r4], #-2269	; 0xfffff723
    8d3c:	tstle	r1, sl, asr r0
    8d40:	vmax.s8	d4, d13, d24
    8d44:	pop	{r2, r3, r8, sl, fp, lr}
    8d48:			; <UNDEFINED> instruction: 0x46408ff0
    8d4c:	ldrbcc	pc, [pc, #79]!	; 8da3 <mount@plt+0x68bb>	; <UNPREDICTABLE>
    8d50:	b	ffdc6d3c <mount@plt+0xffdc4854>
    8d54:	b	1d46d40 <mount@plt+0x1d44858>
    8d58:	andvs	r2, r3, r3, lsl #6
    8d5c:			; <UNDEFINED> instruction: 0xf04fe7e7
    8d60:			; <UNDEFINED> instruction: 0xe7e435ff
    8d64:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d68:	andeq	pc, r1, r4, lsl #2
    8d6c:	andeq	r0, r0, r4, lsr #4
    8d70:	andeq	fp, r0, r0, asr r9
    8d74:	andeq	fp, r0, sl, asr #18
    8d78:	andeq	fp, r0, r4, asr #18
    8d7c:	andeq	sp, r0, r2, lsr #15
    8d80:	andeq	pc, r1, r6, asr #32
    8d84:	tstcs	r0, ip, asr r8
    8d88:	eorscs	r4, ip, #92, 22	; 0x17000
    8d8c:	ldrbtmi	fp, [r8], #-1520	; 0xfffffa10
    8d90:	stcge	0, cr11, [r6], {215}	; 0xd7
    8d94:	strtmi	r5, [r0], -r3, asr #17
    8d98:	cmpls	r5, #1769472	; 0x1b0000
    8d9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8da0:	b	fe146d8c <mount@plt+0xfe1448a4>
    8da4:	ldmdami	r7, {r1, r2, r4, r6, r8, fp, lr}^
    8da8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8dac:			; <UNDEFINED> instruction: 0xf8dcf7fb
    8db0:			; <UNDEFINED> instruction: 0xf0002800
    8db4:	mrcge	0, 0, r8, cr5, cr4, {4}
    8db8:	and	r4, r3, r5, lsl #12
    8dbc:	ldrtmi	r4, [r0], -r1, lsr #12
    8dc0:			; <UNDEFINED> instruction: 0xffd0f7fa
    8dc4:	vst1.8	{d20-d22}, [pc :128], sl
    8dc8:	ldrtmi	r7, [r0], -r0, lsl #3
    8dcc:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8dd0:	mvnsle	r2, r0, lsl #16
    8dd4:			; <UNDEFINED> instruction: 0xf7f94628
    8dd8:	stmdbmi	fp, {r2, r4, r5, r7, r9, fp, sp, lr, pc}^
    8ddc:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
    8de0:			; <UNDEFINED> instruction: 0xf7fb4478
    8de4:	strmi	pc, [r5], -r1, asr #17
    8de8:	and	fp, lr, r0, lsr #18
    8dec:	ldrtmi	r4, [r0], -r1, lsr #12
    8df0:			; <UNDEFINED> instruction: 0xffb8f7fa
    8df4:	vst1.8	{d20-d22}, [pc :128], sl
    8df8:	ldrtmi	r7, [r0], -r0, lsl #3
    8dfc:	stmia	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e00:	mvnsle	r2, r0, lsl #16
    8e04:			; <UNDEFINED> instruction: 0xf7f94628
    8e08:	svcge	0x0005ea9c
    8e0c:			; <UNDEFINED> instruction: 0xf7ff4638
    8e10:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8e14:	ldmdbmi	lr!, {r3, r5, r6, r8, r9, fp, ip, lr, pc}
    8e18:	stmdavs	r2!, {r0, sp}
    8e1c:			; <UNDEFINED> instruction: 0xf7f94479
    8e20:	stmdbvs	r3!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}^
    8e24:	andcs	r6, r1, r1, lsr #21
    8e28:	strvs	lr, [r2, #-2516]	; 0xfffff62c
    8e2c:	ldrmi	r6, [r9], #-2338	; 0xfffff6de
    8e30:	bne	fe262f24 <mount@plt+0xfe260a3c>
    8e34:	stmib	sp, {r0, r4, r5, r6, r9, fp, ip}^
    8e38:	ldmdbmi	r6!, {r8, sl, ip}
    8e3c:	ldrtmi	r9, [r2], #-514	; 0xfffffdfe
    8e40:			; <UNDEFINED> instruction: 0xf7f94479
    8e44:	andcs	lr, sl, r4, asr sl
    8e48:	b	dc6e34 <mount@plt+0xdc494c>
    8e4c:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    8e50:	stmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e54:	stmibvs	r3!, {r0, r2, r5, r8, r9, fp, sp, lr}^
    8e58:	ldmdbmi	r0!, {r0, sp}
    8e5c:	strls	r1, [r0, #-2394]	; 0xfffff6a6
    8e60:			; <UNDEFINED> instruction: 0xf7f94479
    8e64:	bvs	ff98377c <mount@plt+0xff981294>
    8e68:	andcs	r6, r1, r3, lsr #19
    8e6c:	ldmdbne	sl, {r2, r3, r5, r8, fp, lr}^
    8e70:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    8e74:	b	ec6e60 <mount@plt+0xec4978>
    8e78:	stmdbvs	r3!, {r0, r2, r5, r7, r9, fp, sp, lr}^
    8e7c:	stmdbmi	r9!, {r0, sp}
    8e80:	strls	r1, [r0, #-2394]	; 0xfffff6a6
    8e84:			; <UNDEFINED> instruction: 0xf7f94479
    8e88:	ldmib	r4, {r1, r4, r5, r9, fp, sp, lr, pc}^
    8e8c:	stmdbvs	r5!, {r1, r2, r9, ip, sp}^
    8e90:	blvs	850e9c <mount@plt+0x84e9b4>
    8e94:	bvs	ff999ee8 <mount@plt+0xff997a00>
    8e98:	bvs	fe959f4c <mount@plt+0xfe957a64>
    8e9c:	ldrtmi	r1, [r1], #-2138	; 0xfffff7a6
    8ea0:	strtmi	r4, [r9], #-1074	; 0xfffffbce
    8ea4:	stmdbmi	r0!, {r8, ip, pc}
    8ea8:	ldrbtmi	r4, [r9], #-1066	; 0xfffffbd6
    8eac:	b	7c6e98 <mount@plt+0x7c49b0>
    8eb0:	blvs	1923744 <mount@plt+0x192125c>
    8eb4:	ldmdbmi	sp, {r0, sp}
    8eb8:	ldrbtmi	r1, [r9], #-2330	; 0xfffff6e6
    8ebc:			; <UNDEFINED> instruction: 0xf7f99400
    8ec0:	andcs	lr, sl, r6, lsl sl
    8ec4:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ec8:	blmi	31b734 <mount@plt+0x31924c>
    8ecc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ed0:	blls	1562f40 <mount@plt+0x1560a58>
    8ed4:	qaddle	r4, sl, ip
    8ed8:	subslt	r2, r7, r0
    8edc:	ldmdami	r5, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8ee0:			; <UNDEFINED> instruction: 0xf7f94478
    8ee4:			; <UNDEFINED> instruction: 0xe790e8d6
    8ee8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    8eec:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ef0:			; <UNDEFINED> instruction: 0xf7f9e791
    8ef4:	svclt	0x0000e8a2
    8ef8:	andeq	lr, r1, sl, ror #31
    8efc:	andeq	r0, r0, r4, lsr #4
    8f00:	andeq	fp, r0, r4, asr r8
    8f04:	andeq	fp, r0, r2, ror #16
    8f08:	andeq	fp, r0, r6, asr r8
    8f0c:	andeq	fp, r0, r4, ror #16
    8f10:	andeq	fp, r0, r0, asr r8
    8f14:	andeq	fp, r0, r8, lsr r8
    8f18:	andeq	fp, r0, r6, ror #16
    8f1c:	andeq	fp, r0, r8, ror r8
    8f20:	andeq	fp, r0, lr, ror r8
    8f24:	andeq	fp, r0, r4, lsl #17
    8f28:	andeq	fp, r0, r6, ror r8
    8f2c:	andeq	fp, r0, lr, ror r8
    8f30:	andeq	lr, r1, ip, lsr #29
    8f34:	andeq	fp, r0, r0, asr #14
    8f38:	andeq	fp, r0, lr, ror #14
    8f3c:	mvnsmi	lr, sp, lsr #18
    8f40:	stcmi	0, cr11, [r1], #-568	; 0xfffffdc8
    8f44:	blmi	874350 <mount@plt+0x871e68>
    8f48:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    8f4c:	ldrmi	r4, [r0], pc, lsl #12
    8f50:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    8f54:	tstcs	r0, r4, lsl #4
    8f58:	movwls	r6, #55323	; 0xd81b
    8f5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8f60:	stc2l	0, cr15, [r8, #28]!
    8f64:			; <UNDEFINED> instruction: 0x4604bb58
    8f68:			; <UNDEFINED> instruction: 0x4631463a
    8f6c:	vmax.s8	d20, d14, d24
    8f70:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
    8f74:	movwls	r0, #37633	; 0x9301
    8f78:			; <UNDEFINED> instruction: 0xf9f6f008
    8f7c:	svclt	0x00b82800
    8f80:	ldrbtcc	pc, [pc], #79	; 8f88 <mount@plt+0x6aa0>	; <UNPREDICTABLE>
    8f84:	vnmlsmi.f64	d13, d2, d12
    8f88:	strbmi	r4, [r1], -r3, lsr #12
    8f8c:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    8f90:	adcvs	pc, r3, #25165824	; 0x1800000
    8f94:	blx	ff7c4fbc <mount@plt+0xff7c2ad4>
    8f98:	svclt	0x00183800
    8f9c:	submi	r2, r4, #1
    8fa0:			; <UNDEFINED> instruction: 0xf0074628
    8fa4:	bmi	308698 <mount@plt+0x3061b0>
    8fa8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8fac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fb0:	subsmi	r9, sl, sp, lsl #22
    8fb4:	strtmi	sp, [r0], -r6, lsl #2
    8fb8:	pop	{r1, r2, r3, ip, sp, pc}
    8fbc:			; <UNDEFINED> instruction: 0xf04f81f0
    8fc0:	udf	#847	; 0x34f
    8fc4:	ldmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fc8:	andeq	lr, r1, lr, lsr #28
    8fcc:	andeq	r0, r0, r4, lsr #4
    8fd0:	andeq	r0, r2, r6, asr #27
    8fd4:	andeq	lr, r1, lr, asr #27
    8fd8:	svcmi	0x00f0e92d
    8fdc:			; <UNDEFINED> instruction: 0xed2d4958
    8fe0:	bmi	162bbf0 <mount@plt+0x1629708>
    8fe4:	blmi	161a1d0 <mount@plt+0x1617ce8>
    8fe8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    8fec:	ldmdavs	r2, {r0, r1, r2, r3, r4, r6, r7, ip, sp, pc}
    8ff0:			; <UNDEFINED> instruction: 0xf04f925d
    8ff4:			; <UNDEFINED> instruction: 0xf8b30200
    8ff8:	ldrbeq	r2, [r2, r2, lsr #10]
    8ffc:			; <UNDEFINED> instruction: 0xf8d3d503
    9000:			; <UNDEFINED> instruction: 0x061b351c
    9004:	andcs	sp, r0, lr, lsl #8
    9008:	blmi	139b950 <mount@plt+0x1399468>
    900c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9010:	blls	1763080 <mount@plt+0x1760b98>
    9014:			; <UNDEFINED> instruction: 0xf040405a
    9018:			; <UNDEFINED> instruction: 0xb05f8090
    901c:	blhi	c4318 <mount@plt+0xc1e30>
    9020:	svchi	0x00f0e8bd
    9024:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    9028:	ldm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    902c:	subsle	r2, r7, r0, lsl #16
    9030:	stmdami	r9, {r3, r6, r8, fp, lr}^
    9034:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9038:			; <UNDEFINED> instruction: 0xff96f7fa
    903c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    9040:			; <UNDEFINED> instruction: 0xf10dd072
    9044:			; <UNDEFINED> instruction: 0x46020974
    9048:	orrvc	pc, r0, pc, asr #8
    904c:			; <UNDEFINED> instruction: 0xf7f84648
    9050:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9054:	blmi	107d208 <mount@plt+0x107ad20>
    9058:	ldrdlt	pc, [r4, -pc]
    905c:	ldrbtmi	r4, [fp], #1147	; 0x47b
    9060:	bcc	444888 <mount@plt+0x4423a0>
    9064:	stcge	0, cr14, [sl], {46}	; 0x2e
    9068:	svcge	0x000dad0b
    906c:	bne	4448d4 <mount@plt+0x4423ec>
    9070:			; <UNDEFINED> instruction: 0xf10d4623
    9074:	bge	3cb15c <mount@plt+0x3c8c74>
    9078:	strls	sl, [r2, -ip, lsl #28]
    907c:	andls	r4, r5, #72, 12	; 0x4800000
    9080:	strls	sl, [r0, #-2578]	; 0xfffff5ee
    9084:	bge	42d89c <mount@plt+0x42b3b4>
    9088:	andhi	pc, ip, sp, asr #17
    908c:			; <UNDEFINED> instruction: 0xf7f99601
    9090:	stmdavs	sl!, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    9094:	ldmib	sp, {r0, r5, fp, sp, lr}^
    9098:			; <UNDEFINED> instruction: 0xf8d74512
    909c:	strcs	lr, [r0, -r0]
    90a0:	ldrdgt	pc, [r0], -r8
    90a4:	streq	pc, [r8, #-2267]!	; 0xfffff725
    90a8:	stmib	sp, {r0, r1, r4, r5, fp, sp, lr}^
    90ac:	ldmib	sp, {r3, r8, sl, lr}^
    90b0:	stmib	sp, {r4, r8, sl, lr}^
    90b4:	stmib	sp, {r0, r1, sl, fp, sp, lr, pc}^
    90b8:	stmib	sp, {r0, r8, r9, sl, ip, sp, lr}^
    90bc:	strls	r4, [r0, -r6, lsl #10]
    90c0:			; <UNDEFINED> instruction: 0xf992f7ff
    90c4:	vst1.16	{d20-d22}, [pc :64], r2
    90c8:	strbmi	r7, [r8], -r0, lsl #3
    90cc:	svc	0x0064f7f8
    90d0:	bicle	r2, r8, r0, lsl #16
    90d4:	ldrbmi	r4, [r0], -r4, lsl #12
    90d8:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90dc:	ldr	r4, [r3, r0, lsr #12]
    90e0:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    90e4:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90e8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    90ec:	ldmdage	r4, {r5, r7, r8, ip, lr, pc}
    90f0:	stmib	sp, {r0, r2, r3, r4, r9, fp, lr}^
    90f4:			; <UNDEFINED> instruction: 0x21243317
    90f8:	ldrbtmi	r9, [sl], #-793	; 0xfffffce7
    90fc:	tstcc	fp, #3358720	; 0x334000
    9100:	vorr.i32	d18, #1024	; 0x00000400
    9104:	subvs	r3, r3, r1, lsl #6
    9108:	movtcs	pc, #590	; 0x24e	; <UNPREDICTABLE>
    910c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    9110:			; <UNDEFINED> instruction: 0xf64f6083
    9114:	andhi	r7, r3, #16, 6	; 0x40000000
    9118:	andvs	r2, r1, r3, lsl #6
    911c:			; <UNDEFINED> instruction: 0xf7ff6183
    9120:	stmdacs	r0, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    9124:	strb	sp, [lr, -r4, lsl #3]!
    9128:	rscscc	pc, pc, pc, asr #32
    912c:	ldrbmi	lr, [r0], -ip, ror #14
    9130:	stmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9134:	rscscc	pc, pc, pc, asr #32
    9138:			; <UNDEFINED> instruction: 0xf7f8e766
    913c:	svclt	0x0000ef7e
    9140:	muleq	r1, r4, sp
    9144:	andeq	r0, r0, r4, lsr #4
    9148:	andeq	r0, r2, sl, ror #26
    914c:	andeq	lr, r1, ip, ror #26
    9150:	andeq	fp, r0, sl, lsr #14
    9154:	andeq	fp, r0, r0, lsr r7
    9158:	andeq	fp, r0, sl, lsl r7
    915c:	andeq	fp, r0, r4, lsl r7
    9160:	strdeq	r0, [r2], -r6
    9164:	muleq	r0, sl, ip
    9168:			; <UNDEFINED> instruction: 0xfffff56b
    916c:	bmi	1adb71c <mount@plt+0x1ad9234>
    9170:	svcmi	0x00f0e92d
    9174:			; <UNDEFINED> instruction: 0xf5ad4479
    9178:	stmdami	r9!, {r2, r7, r8, sl, fp, lr}^
    917c:	stmpl	sl, {r0, r1, r3, r4, r7, ip, sp, pc}
    9180:	orrmi	pc, r4, #54525952	; 0x3400000
    9184:	cmncc	r4, #120, 8	; 0x78000000
    9188:	andsvs	r6, sl, r2, lsl r8
    918c:	andeq	pc, r0, #79	; 0x4f
    9190:	svc	0x00e4f7f8
    9194:			; <UNDEFINED> instruction: 0xf8df4963
    9198:	ldrbtmi	fp, [r9], #-400	; 0xfffffe70
    919c:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91a0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    91a4:	adchi	pc, lr, r0
    91a8:	ldrdge	pc, [r0, pc]
    91ac:			; <UNDEFINED> instruction: 0xf50dae02
    91b0:	vldrge.16	s14, [r9, #52]	; 0x34	; <UNPREDICTABLE>
    91b4:			; <UNDEFINED> instruction: 0x468044fa
    91b8:	andsvc	pc, r6, #1325400064	; 0x4f000000
    91bc:	ldrtmi	r2, [r0], -r0, lsl #2
    91c0:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91c4:	andscs	r4, r0, #70254592	; 0x4300000
    91c8:	strtmi	r2, [r8], -r1, lsl #2
    91cc:	svc	0x00a2f7f8
    91d0:			; <UNDEFINED> instruction: 0x46072810
    91d4:	stmdavs	ip!, {r2, r3, r4, r5, r8, ip, lr, pc}
    91d8:	andeq	pc, ip, r9, lsl #2
    91dc:			; <UNDEFINED> instruction: 0xf6432201
    91e0:	stfccs	f7, [sp], {240}	; 0xf0
    91e4:	andhi	pc, r0, sp, asr #17
    91e8:	streq	pc, [r3], #-36	; 0xffffffdc
    91ec:			; <UNDEFINED> instruction: 0xf7f94623
    91f0:	addmi	lr, r4, #12976128	; 0xc60000
    91f4:	stmiahi	fp!, {r0, r3, r4, r5, r8, ip, lr, pc}
    91f8:	suble	r2, sp, r3, lsl #22
    91fc:	suble	r2, sp, r2, lsl #22
    9200:	ldrtmi	r4, [r1], -r8, lsr #12
    9204:	blx	fe0c71fa <mount@plt+0xfe0c4d12>
    9208:	streq	pc, [r8, #-2266]!	; 0xfffff726
    920c:	rsbsvs	r2, r3, r6, lsl #6
    9210:	ldrtmi	fp, [r1], -r0, lsr #2
    9214:			; <UNDEFINED> instruction: 0xf94af7fd
    9218:	sbcle	r2, sp, r0, lsl #16
    921c:			; <UNDEFINED> instruction: 0x46284631
    9220:	blx	ac7222 <mount@plt+0xac4d3a>
    9224:	ble	ff1d0a3c <mount@plt+0xff1ce554>
    9228:			; <UNDEFINED> instruction: 0xf7f94640
    922c:	stmdbmi	r0, {r1, r3, r7, fp, sp, lr, pc}^
    9230:	orrmi	pc, r4, #54525952	; 0x3400000
    9234:	cmncc	r4, #233472	; 0x39000
    9238:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    923c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9240:	qdsuble	r4, r1, r6
    9244:			; <UNDEFINED> instruction: 0xf50d4620
    9248:	andslt	r4, fp, r4, lsl #27
    924c:	svchi	0x00f0e8bd
    9250:			; <UNDEFINED> instruction: 0xf7f84640
    9254:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    9258:	strbmi	sp, [r0], -sl, asr #2
    925c:	svc	0x00d2f7f8
    9260:	teqle	r8, r0, lsl #16
    9264:	ldrbtcc	pc, [pc], #79	; 926c <mount@plt+0x6d84>	; <UNPREDICTABLE>
    9268:			; <UNDEFINED> instruction: 0x4640e7de
    926c:	mrc	7, 4, APSR_nzcv, cr10, cr8, {7}
    9270:	cmple	r2, r0, lsl #16
    9274:			; <UNDEFINED> instruction: 0xf7f84640
    9278:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    927c:	blmi	b7d64c <mount@plt+0xb7b164>
    9280:	stmdami	sp!, {r2, r5, r9, sp}
    9284:			; <UNDEFINED> instruction: 0xf04f2101
    9288:			; <UNDEFINED> instruction: 0xf85b34ff
    928c:	ldrbtmi	r3, [r8], #-3
    9290:			; <UNDEFINED> instruction: 0xf7f8681b
    9294:	bfi	lr, r6, (invalid: 30:7)
    9298:	strb	r2, [r5, r0, lsl #8]
    929c:	blcs	8e3350 <mount@plt+0x8e0e68>
    92a0:	blmi	93f2d8 <mount@plt+0x93cdf0>
    92a4:	stmdami	r5!, {r1, r3, r4, r5, r9, sl, lr}
    92a8:			; <UNDEFINED> instruction: 0xf04f2101
    92ac:			; <UNDEFINED> instruction: 0xf85b34ff
    92b0:	ldrbtmi	r3, [r8], #-3
    92b4:			; <UNDEFINED> instruction: 0xf7f8681b
    92b8:	ldr	lr, [r5, r4, lsl #30]!
    92bc:	svc	0x00c0f7f8
    92c0:	rsbmi	r6, r4, #44, 18	; 0xb0000
    92c4:	ldmdami	lr, {r0, r1, r9, sl, lr}
    92c8:			; <UNDEFINED> instruction: 0xf04f601c
    92cc:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    92d0:	mrc	7, 6, APSR_nzcv, cr14, cr8, {7}
    92d4:	blmi	60317c <mount@plt+0x600c94>
    92d8:	ldmdami	sl, {r2, r5, r9, sp}
    92dc:			; <UNDEFINED> instruction: 0xf04f2101
    92e0:			; <UNDEFINED> instruction: 0xf85b34ff
    92e4:	ldrbtmi	r3, [r8], #-3
    92e8:			; <UNDEFINED> instruction: 0xf7f8681b
    92ec:	ldr	lr, [fp, sl, ror #29]
    92f0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    92f4:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    92f8:	ldmdami	r4, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    92fc:			; <UNDEFINED> instruction: 0xf7f84478
    9300:	ldr	lr, [r7, r8, asr #29]!
    9304:			; <UNDEFINED> instruction: 0xf04f4812
    9308:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    930c:	mcr	7, 6, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    9310:			; <UNDEFINED> instruction: 0xf7f8e78d
    9314:	svclt	0x0000ee92
    9318:	andeq	lr, r1, r4, lsl #24
    931c:	andeq	r0, r0, r4, lsr #4
    9320:	andeq	fp, r0, ip, asr r6
    9324:	andeq	fp, r0, sl, ror #24
    9328:	ldrdeq	lr, [r1], -r8
    932c:	andeq	r0, r2, r0, lsr #23
    9330:	andeq	lr, r1, r0, asr #22
    9334:	andeq	r0, r0, r8, lsr r2
    9338:	andeq	fp, r0, sl, lsr r5
    933c:	andeq	fp, r0, r6, asr r5
    9340:	andeq	fp, r0, lr, asr #10
    9344:	andeq	fp, r0, r2, ror #9
    9348:			; <UNDEFINED> instruction: 0x0000b4b2
    934c:	strdeq	fp, [r0], -r4
    9350:	andeq	fp, r0, r2, lsl #9
    9354:	svcmi	0x00f0e92d
    9358:	stc	6, cr4, [sp, #-40]!	; 0xffffffd8
    935c:	ldrmi	r8, [r4], r2, lsl #22
    9360:			; <UNDEFINED> instruction: 0xe3bcf8df
    9364:	stclmi	3, cr2, [pc]	; 936c <mount@plt+0x6e84>
    9368:	ldrbtmi	r4, [lr], #1561	; 0x619
    936c:	sbcslt	r4, pc, r4, lsl #12
    9370:	mcrge	4, 0, r4, cr10, cr13, {3}
    9374:	andls	sl, r4, #26, 30	; 0x68
    9378:	ldrtmi	r4, [r8], -fp, ror #21
    937c:	andcs	pc, r2, lr, asr r8	; <UNPREDICTABLE>
    9380:	subsls	r6, sp, #1179648	; 0x120000
    9384:	andeq	pc, r0, #79	; 0x4f
    9388:	andls	r4, r1, #52428800	; 0x3200000
    938c:	andcs	r6, r4, #147	; 0x93
    9390:			; <UNDEFINED> instruction: 0xf8c69b01
    9394:			; <UNDEFINED> instruction: 0xf505c004
    9398:	andsvs	r6, lr, r3, lsr #13
    939c:	blx	ff2c53c2 <mount@plt+0xff2c2eda>
    93a0:			; <UNDEFINED> instruction: 0xf0402800
    93a4:			; <UNDEFINED> instruction: 0xf89581af
    93a8:	blcs	16860 <mount@plt+0x14378>
    93ac:	orrhi	pc, r7, r0, asr #32
    93b0:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    93b4:	movwls	sl, #2823	; 0xb07
    93b8:	ldrbtmi	sl, [r9], #3597	; 0xe0d
    93bc:	subcs	pc, r0, #-536870908	; 0xe0000004
    93c0:	andeq	pc, r1, #192, 4
    93c4:			; <UNDEFINED> instruction: 0xf8d9623a
    93c8:	movwcs	r8, #1336	; 0x538
    93cc:	andscs	r9, r0, sl, lsr r2
    93d0:			; <UNDEFINED> instruction: 0xf1b89a00
    93d4:	stmib	r6, {r1, r3, r8, r9, sl, fp}^
    93d8:	ldrmi	r3, [sp], -r0, lsl #6
    93dc:			; <UNDEFINED> instruction: 0xf10d8030
    93e0:			; <UNDEFINED> instruction: 0xf89d0b5c
    93e4:	mcr	0, 0, r0, cr8, cr0, {0}
    93e8:			; <UNDEFINED> instruction: 0xf8d77a10
    93ec:	svclt	0x0018a000
    93f0:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    93f4:	lfmge	f6, 4, [r3], {188}	; 0xbc
    93f8:	ldrhcs	r6, [r4, -r3]
    93fc:	vbic.i32	d25, #2816	; 0x00000b00
    9400:	andsvs	r3, r3, r1, lsl #2
    9404:	movwls	sl, #11082	; 0x2b4a
    9408:	teqls	r9, ip, lsr fp
    940c:	adfem	f2, f0, #0.0
    9410:	mulls	r3, r0, sl
    9414:	teqls	r8, r8, lsr fp
    9418:	eorscs	r9, r8, #335544320	; 0x14000000
    941c:	mufe	f2, f0, f0
    9420:			; <UNDEFINED> instruction: 0xf7f80a90
    9424:			; <UNDEFINED> instruction: 0xf8d9ef44
    9428:	stmdbls	r3, {r2, r3, r4, r8, sl, sp}
    942c:	strcc	pc, [ip, #-2265]	; 0xfffff727
    9430:	rscshi	pc, r0, sp, lsl #17
    9434:	rscsne	pc, r1, sp, lsl #17
    9438:	tstlt	r3, sp, lsr r2
    943c:			; <UNDEFINED> instruction: 0xf88d2341
    9440:	blmi	feed5810 <mount@plt+0xfeed3328>
    9444:			; <UNDEFINED> instruction: 0xf8d3447b
    9448:			; <UNDEFINED> instruction: 0xb12b3504
    944c:	smlalscc	pc, r2, sp, r8	; <UNPREDICTABLE>
    9450:	movweq	pc, #57411	; 0xe043	; <UNPREDICTABLE>
    9454:	rscscc	pc, r2, sp, lsl #17
    9458:	ldrbtmi	r4, [fp], #-2998	; 0xfffff44a
    945c:	strcc	pc, [r8, #-2259]	; 0xfffff72d
    9460:			; <UNDEFINED> instruction: 0xf89db12b
    9464:			; <UNDEFINED> instruction: 0xf04330f2
    9468:			; <UNDEFINED> instruction: 0xf88d0330
    946c:	blmi	fec9583c <mount@plt+0xfec93354>
    9470:	stmdbls	r5, {r3, r6, r9, sp}
    9474:			; <UNDEFINED> instruction: 0xf8d3447b
    9478:	stmib	sp, {r3, r5, r8, sl}^
    947c:	stmdacs	r0, {r1, r3, r6, r9, ip}
    9480:	rscshi	pc, r5, r0
    9484:	ldrtmi	r9, [r9], -r0, lsl #30
    9488:			; <UNDEFINED> instruction: 0xffd8f7fa
    948c:			; <UNDEFINED> instruction: 0xf0002800
    9490:	blls	e29850 <mount@plt+0xe27368>
    9494:	ldmdavs	sl!, {r4, r8, fp, sp, pc}
    9498:	subls	r3, pc, r4, lsl #6
    949c:	teqls	r8, #50331648	; 0x3000000
    94a0:	andcc	r2, r4, r3, lsl #6
    94a4:	tstcs	r4, ip, asr #2
    94a8:	subeq	pc, r0, sp, lsr #17
    94ac:	stmib	sp, {r0, sp}^
    94b0:			; <UNDEFINED> instruction: 0xf8ad124d
    94b4:	svcls	0x00020042
    94b8:	strtmi	r2, [r1], -r0, lsl #4
    94bc:	stmib	fp, {r4, r6, r9, sl, lr}^
    94c0:			; <UNDEFINED> instruction: 0xf8cb5500
    94c4:	stmib	r4, {r3, ip, lr}^
    94c8:	movwcs	r7, #49922	; 0xc302
    94cc:	rsbvs	r6, r3, r6, lsr #32
    94d0:	stc	7, cr15, [lr, #992]	; 0x3e0
    94d4:	vmlal.s8	q9, d0, d0
    94d8:	ldmibmi	r8, {r8, pc}
    94dc:	cdp	3, 1, cr2, cr8, cr0, {0}
    94e0:	bls	4bd28 <mount@plt+0x49840>
    94e4:			; <UNDEFINED> instruction: 0xf0084479
    94e8:	stmdacs	r0, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
    94ec:	sbchi	pc, r1, r0
    94f0:	bvc	444d58 <mount@plt+0x442870>
    94f4:			; <UNDEFINED> instruction: 0xf8df223c
    94f8:	tstcs	r0, r8, asr #4
    94fc:	blge	2335f0 <mount@plt+0x231108>
    9500:			; <UNDEFINED> instruction: 0xf04f44fa
    9504:	eorsvs	r0, r5, r0, lsl r9
    9508:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    950c:	andls	pc, r0, r6, lsr #17
    9510:	adcsvs	r6, r5, r5, ror r0
    9514:	ldmdavs	lr!, {r0, r1, r8, r9, ip, pc}
    9518:	mcr	7, 6, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    951c:	ldrne	pc, [ip, #-2266]	; 0xfffff726
    9520:	stmdals	r0, {r3, r6, r9, sp}
    9524:	stmib	r8, {r2, r4, r8, r9, sp}^
    9528:	vabal.s8	<illegal reg q10.5>, d0, d0
    952c:	tstls	r5, r1, lsl #6
    9530:	andvs	r2, r5, r0, lsl #2
    9534:	stmib	sp, {r0, r1, r3, r6, fp, sp, pc}^
    9538:			; <UNDEFINED> instruction: 0xf8a82338
    953c:	vhadd.s8	d25, d14, d0
    9540:			; <UNDEFINED> instruction: 0xf8c82940
    9544:	vaddl.s8	<illegal reg q10.5>, d0, d8
    9548:			; <UNDEFINED> instruction: 0xf8cd0901
    954c:			; <UNDEFINED> instruction: 0xf7f890e8
    9550:	movtcs	lr, #52910	; 0xceae
    9554:	movwcs	r9, #9034	; 0x234a
    9558:	teqcc	r8, sp, lsl #17	; <UNPREDICTABLE>
    955c:	bls	f0174 <mount@plt+0xedc8c>
    9560:	blcs	46f97c <mount@plt+0x46d494>
    9564:	teqls	r0, sp, asr #17	; <UNPREDICTABLE>
    9568:	vqadd.s8	d22, d0, d5
    956c:	cmpls	fp, r1, lsl #4
    9570:	msrcs	CPSR_fsx, sp, lsr #17
    9574:	adcshi	pc, fp, r0
    9578:			; <UNDEFINED> instruction: 0xf8da9a04
    957c:	bcs	1969b4 <mount@plt+0x1944cc>
    9580:	andscs	fp, r2, #12, 30	; 0x30
    9584:			; <UNDEFINED> instruction: 0xf8ad2213
    9588:	tstlt	r3, ip, lsr #2
    958c:			; <UNDEFINED> instruction: 0xf88d2341
    9590:	blmi	1b15a84 <mount@plt+0x1b1359c>
    9594:			; <UNDEFINED> instruction: 0xf8d3447b
    9598:			; <UNDEFINED> instruction: 0xb12b3504
    959c:	teqcc	fp, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    95a0:	movweq	pc, #57411	; 0xe043	; <UNPREDICTABLE>
    95a4:	teqcc	fp, sp, lsl #17	; <UNPREDICTABLE>
    95a8:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    95ac:	strcc	pc, [r8, #-2259]	; 0xfffff72d
    95b0:			; <UNDEFINED> instruction: 0xf89db12b
    95b4:			; <UNDEFINED> instruction: 0xf043313b
    95b8:			; <UNDEFINED> instruction: 0xf88d0330
    95bc:	blmi	18d5ab0 <mount@plt+0x18d35c8>
    95c0:	stmdbls	r2, {r2, r3, r6, r9, sp}
    95c4:			; <UNDEFINED> instruction: 0xf8d3447b
    95c8:	stmib	sp, {r3, r5, r8, sl}^
    95cc:	stmdacs	r0, {r1, r4, r5, r9, ip}
    95d0:	stcls	0, cr13, [r3, #-456]	; 0xfffffe38
    95d4:			; <UNDEFINED> instruction: 0xf7fa4629
    95d8:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    95dc:	stmdavs	sl!, {r2, r3, r5, r6, ip, lr, pc}
    95e0:	stceq	0, cr15, [r3], {79}	; 0x4f
    95e4:	eorsls	r9, r7, sl, asr #22
    95e8:	eorsls	r3, r6, #4, 6	; 0x10000000
    95ec:	andcs	r4, r1, #50331648	; 0x3000000
    95f0:	movtls	r3, #40964	; 0xa004
    95f4:	eoreq	pc, r4, sp, lsr #17
    95f8:			; <UNDEFINED> instruction: 0xf8adab09
    95fc:	teqls	r4, #38	; 0x26
    9600:	teqls	r5, #4, 6	; 0x10000000
    9604:	strtmi	r2, [r1], -r0, lsl #10
    9608:	ldrtmi	r4, [r0], -sl, lsr #12
    960c:	andhi	pc, r0, r4, asr #17
    9610:			; <UNDEFINED> instruction: 0xf8c4230c
    9614:	stmib	fp, {r2, r3, lr, pc}^
    9618:			; <UNDEFINED> instruction: 0xf8cb5500
    961c:	rsbvs	r5, r3, r8
    9620:	adcvs	sl, r3, r2, lsr fp
    9624:	stcl	7, cr15, [r4], #992	; 0x3e0
    9628:	blle	18da0d0 <mount@plt+0x18d7be8>
    962c:	strtmi	r4, [fp], -r8, asr #18
    9630:	ldrtmi	r9, [r8], -r1, lsl #20
    9634:			; <UNDEFINED> instruction: 0xf0074479
    9638:	strmi	pc, [r3], -sp, lsl #31
    963c:	movwls	r4, #1592	; 0x638
    9640:	blx	1b45664 <mount@plt+0x1b4317c>
    9644:	ldmvs	r8, {r0, r8, r9, fp, ip, pc}
    9648:	tstlt	r0, r0, lsl #22
    964c:	blx	19c5670 <mount@plt+0x19c3188>
    9650:	stmdbmi	r0, {r8, r9, fp, ip, pc}^
    9654:	ldrbtmi	r4, [r9], #-2612	; 0xfffff5cc
    9658:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    965c:	subsmi	r9, r1, sp, asr sl
    9660:			; <UNDEFINED> instruction: 0x4618d15b
    9664:	ldc	0, cr11, [sp], #380	; 0x17c
    9668:	pop	{r1, r8, r9, fp, pc}
    966c:	movwcs	r8, #8176	; 0x1ff0
    9670:			; <UNDEFINED> instruction: 0xf1b8e721
    9674:			; <UNDEFINED> instruction: 0xd12c0f02
    9678:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    967c:	ldrcc	pc, [r8, #-2259]!	; 0xfffff72d
    9680:	eorle	r2, r6, r2, lsl #22
    9684:	movtcs	pc, #590	; 0x24e	; <UNPREDICTABLE>
    9688:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    968c:	andscs	r9, r4, #-402653184	; 0xe8000000
    9690:	bcc	444ef8 <mount@plt+0x442a10>
    9694:	andcc	pc, r1, #192, 4
    9698:	tstcs	r0, r9, lsr r2
    969c:			; <UNDEFINED> instruction: 0xf04f9a00
    96a0:	eorsvs	r0, r0, sl, lsl #16
    96a4:	andsvs	r6, r0, r0, ror r0
    96a8:	adcsvs	r2, r0, r8, asr #4
    96ac:	eorshi	r9, r1, fp, lsr r0
    96b0:			; <UNDEFINED> instruction: 0xf8d39238
    96b4:	ldrt	sl, [r0], r0
    96b8:	stceq	0, cr15, [r1], {79}	; 0x4f
    96bc:	stcge	7, cr14, [r6, #-648]!	; 0xfffffd78
    96c0:	andcs	r4, r4, #1048576	; 0x100000
    96c4:			; <UNDEFINED> instruction: 0xf0074628
    96c8:	ldmiblt	r0!, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}^
    96cc:	addsvs	r9, sp, r1, lsl #22
    96d0:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx14
    96d4:			; <UNDEFINED> instruction: 0x46037a10
    96d8:			; <UNDEFINED> instruction: 0x4650e7b0
    96dc:	mvnscc	pc, #79	; 0x4f
    96e0:	bvc	444f48 <mount@plt+0x442a60>
    96e4:			; <UNDEFINED> instruction: 0xf7f89300
    96e8:	blls	45240 <mount@plt+0x42d58>
    96ec:			; <UNDEFINED> instruction: 0xf04fe7a6
    96f0:			; <UNDEFINED> instruction: 0xe7a333ff
    96f4:			; <UNDEFINED> instruction: 0xf04f4630
    96f8:	movwls	r3, #1023	; 0x3ff
    96fc:	mcr	7, 6, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    9700:	ldr	r9, [fp, r0, lsl #22]
    9704:	mvnscc	pc, #79	; 0x4f
    9708:	ldrtmi	lr, [r8], -r3, lsr #15
    970c:	mvnscc	pc, #79	; 0x4f
    9710:			; <UNDEFINED> instruction: 0xf0079300
    9714:	blls	47f28 <mount@plt+0x45a40>
    9718:			; <UNDEFINED> instruction: 0xf7f8e79b
    971c:	svclt	0x0000ec8e
    9720:	andeq	lr, r1, lr, lsl #20
    9724:	andeq	r0, r2, r4, ror #19
    9728:	andeq	r0, r0, r4, lsr #4
    972c:	muleq	r2, sl, r9
    9730:	andeq	r0, r2, r0, lsl r9
    9734:	strdeq	r0, [r2], -sl
    9738:	andeq	r0, r2, r0, ror #17
    973c:			; <UNDEFINED> instruction: 0xffffe58d
    9740:	andeq	r0, r2, r4, asr r8
    9744:	andeq	r0, r2, r0, asr #15
    9748:	andeq	r0, r2, sl, lsr #15
    974c:	muleq	r2, r0, r7
    9750:			; <UNDEFINED> instruction: 0xffffe43d
    9754:	andeq	lr, r1, r2, lsr #14
    9758:	ldrdeq	r0, [r2], -sl
    975c:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    9760:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    9764:	ldrbtmi	r4, [ip], #1008	; 0x3f0
    9768:	strmi	fp, [r5], -r3, asr #1
    976c:			; <UNDEFINED> instruction: 0xf85cac01
    9770:	strmi	r3, [lr], -r3
    9774:			; <UNDEFINED> instruction: 0x46204617
    9778:	vst1.8	{d20-d22}, [pc :128], sl
    977c:	ldmdavs	fp, {r7, r8, ip, sp, lr}
    9780:			; <UNDEFINED> instruction: 0xf04f9341
    9784:			; <UNDEFINED> instruction: 0xf7f80300
    9788:	mvnslt	lr, r8, lsl #24
    978c:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    9790:			; <UNDEFINED> instruction: 0xf50844f8
    9794:	ands	r6, r1, r3, lsr #17
    9798:			; <UNDEFINED> instruction: 0xf7f84620
    979c:	teqlt	r8, #4480	; 0x1180
    97a0:	stclpl	14, cr1, [r2], #268	; 0x10c
    97a4:			; <UNDEFINED> instruction: 0xd1232a0a
    97a8:			; <UNDEFINED> instruction: 0x4641463a
    97ac:			; <UNDEFINED> instruction: 0xf04f4620
    97b0:			; <UNDEFINED> instruction: 0xf8040900
    97b4:	ldrmi	r9, [r0, r3]!
    97b8:	blle	89ace0 <mount@plt+0x8987f8>
    97bc:	vst1.8	{d20-d22}, [pc :128], sl
    97c0:	strtmi	r7, [r0], -r0, lsl #3
    97c4:	bl	ffa477ac <mount@plt+0xffa452c4>
    97c8:	mvnle	r2, r0, lsl #16
    97cc:			; <UNDEFINED> instruction: 0xf7f84628
    97d0:	stmdacc	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    97d4:	andcs	fp, r1, r8, lsl pc
    97d8:	bmi	3da0e0 <mount@plt+0x3d7bf8>
    97dc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    97e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97e4:	subsmi	r9, sl, r1, asr #22
    97e8:	sublt	sp, r3, sp, lsl #2
    97ec:	mvnshi	lr, #12386304	; 0xbd0000
    97f0:	stc	7, cr15, [r6, #-992]!	; 0xfffffc20
    97f4:	andseq	pc, r5, #111	; 0x6f
    97f8:			; <UNDEFINED> instruction: 0xf04f4603
    97fc:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    9800:	strbmi	lr, [r8], -fp, ror #15
    9804:			; <UNDEFINED> instruction: 0xf7f8e7e9
    9808:	svclt	0x0000ec18
    980c:	andeq	lr, r1, r2, lsl r6
    9810:	andeq	r0, r0, r4, lsr #4
    9814:	andeq	r0, r2, r4, asr #11
    9818:	muleq	r1, sl, r5
    981c:	svcmi	0x00f0e92d
    9820:	lfmvs	f7, 3, [ip, #692]!	; 0x2b4
    9824:	blmi	feddb040 <mount@plt+0xfedd8b58>
    9828:	cfstr32ge	mvfx9, [r3], {1}
    982c:			; <UNDEFINED> instruction: 0xf44f4db6
    9830:			; <UNDEFINED> instruction: 0xf8df62dd
    9834:	ldrdcs	r8, [r0, -r8]
    9838:			; <UNDEFINED> instruction: 0x4620447d
    983c:	ldrbtmi	r2, [r8], #1794	; 0x702
    9840:	strcs	r5, [r3], -fp, ror #17
    9844:	sbclt	pc, r8, #14614528	; 0xdf0000
    9848:	ldmdavs	fp, {r1, r2, r3, r8, sl, sp}
    984c:	ldrbtcc	pc, [r4], sp, asr #17	; <UNPREDICTABLE>
    9850:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9854:	adcsge	pc, ip, #14614528	; 0xdf0000
    9858:	stc	7, cr15, [r8, #-992]!	; 0xfffffc20
    985c:	adcsls	pc, r8, #14614528	; 0xdf0000
    9860:	sbchi	pc, ip, r4, asr #17
    9864:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9868:	andcs	r6, r5, r7, rrx
    986c:	smlatbcs	r4, r7, r4, r6
    9870:	addvc	pc, ip, r4, asr #17
    9874:			; <UNDEFINED> instruction: 0xf8c42701
    9878:	andcs	r8, r6, #84	; 0x54
    987c:	movwcs	r6, #32935	; 0x80a7
    9880:	ldrbtmi	r6, [fp], #1255	; 0x4e7
    9884:	sbcsvc	pc, r0, r4, asr #17
    9888:			; <UNDEFINED> instruction: 0xf8c42709
    988c:	ldrbtmi	r8, [sl], #344	; 0x158
    9890:	stmdavc	sl, {r2, r6, r7, r8, fp, sp, lr, pc}
    9894:			; <UNDEFINED> instruction: 0xf8df44f9
    9898:	strcs	lr, [pc, -r4, lsl #5]
    989c:	addgt	pc, r0, #14614528	; 0xdf0000
    98a0:	addhi	pc, r0, #14614528	; 0xdf0000
    98a4:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    98a8:	ldrbtmi	r0, [ip], #261	; 0x105
    98ac:	movwcs	lr, #31172	; 0x79c4
    98b0:	stmib	r4, {r3, r4, r5, r6, r7, sl, lr}^
    98b4:	strcs	r5, [r9, #-1806]	; 0xfffff8f2
    98b8:	andlt	pc, r0, r4, asr #17
    98bc:	subge	pc, r4, r4, asr #17
    98c0:	beq	205a04 <mount@plt+0x20351c>
    98c4:	addls	pc, r8, r4, asr #17
    98c8:	tst	r0, r4, asr #17	; <UNPREDICTABLE>
    98cc:	cdpeq	0, 0, cr15, cr11, cr15, {2}
    98d0:	cmpgt	r4, r4, asr #17	; <UNPREDICTABLE>
    98d4:	stceq	0, cr15, [ip], {79}	; 0x4f
    98d8:	strvs	r6, [r6, #294]!	; 0x126
    98dc:	eorge	pc, r4, r4, asr #17
    98e0:			; <UNDEFINED> instruction: 0xec0ce9c4
    98e4:			; <UNDEFINED> instruction: 0xf8c465e7
    98e8:			; <UNDEFINED> instruction: 0xf8c47090
    98ec:			; <UNDEFINED> instruction: 0xf8c470d4
    98f0:			; <UNDEFINED> instruction: 0xf8c47118
    98f4:	stmib	r4, {r2, r3, r4, r6, r8, ip, sp, lr}^
    98f8:	stmib	r4, {r1, r2, r5, r6, r9, sl, pc}^
    98fc:	stmib	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp}^
    9900:			; <UNDEFINED> instruction: 0xf8c427cd
    9904:	bmi	fe2126ec <mount@plt+0xfe210204>
    9908:	cmneq	r8, r4, asr #19
    990c:			; <UNDEFINED> instruction: 0xf8c4447a
    9910:	bmi	fe192088 <mount@plt+0xfe18fba0>
    9914:	streq	lr, [r9, r4, asr #19]
    9918:			; <UNDEFINED> instruction: 0xf8c4447a
    991c:	bmi	fe1121a4 <mount@plt+0xfe10fcbc>
    9920:	strne	lr, [fp, r4, asr #19]!
    9924:			; <UNDEFINED> instruction: 0xf8c4447a
    9928:			; <UNDEFINED> instruction: 0xf8c40268
    992c:			; <UNDEFINED> instruction: 0xf8c412f0
    9930:	cdpmi	2, 8, cr2, cr0, cr4, {3}
    9934:	andhi	pc, r0, #14614528	; 0xdf0000
    9938:	andls	pc, r0, #14614528	; 0xdf0000
    993c:			; <UNDEFINED> instruction: 0xf8df447e
    9940:	ldrbtmi	fp, [r8], #512	; 0x200
    9944:	ldrbtmi	r4, [r9], #2175	; 0x87f
    9948:	ldrbtmi	r4, [fp], #2431	; 0x97f
    994c:	ldrbtmi	r4, [r8], #-2687	; 0xfffff581
    9950:	bcc	ffc04068 <mount@plt+0xffc01b80>
    9954:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9958:	asrvc	pc, r4, #17	; <UNPREDICTABLE>
    995c:	rsbvc	pc, ip, #196, 16	; 0xc40000
    9960:	rscsvc	pc, r4, #196, 16	; 0xc40000
    9964:	cmnvc	ip, #196, 16	; 0xc40000	; <UNPREDICTABLE>
    9968:	bicvc	pc, r4, #196, 16	; 0xc40000
    996c:	strcc	pc, [r0], #-2244	; 0xfffff73c
    9970:	strvc	pc, [r4], #-2244	; 0xfffff73c
    9974:	adcvs	pc, r8, #196, 16	; 0xc40000
    9978:	rschi	pc, ip, #196, 16	; 0xc40000
    997c:	teqls	r0, #196, 16	; 0xc40000	; <UNPREDICTABLE>
    9980:	cmnlt	r4, #196, 16	; 0xc40000	; <UNPREDICTABLE>
    9984:			; <UNDEFINED> instruction: 0x03b8f8c4
    9988:	mvnsne	pc, #196, 16	; 0xc40000
    998c:	strbcs	pc, [r0], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
    9990:	ldrpl	pc, [r0, #-2244]	; 0xfffff73c
    9994:			; <UNDEFINED> instruction: 0xf8c49d01
    9998:			; <UNDEFINED> instruction: 0xf8c4e554
    999c:			; <UNDEFINED> instruction: 0xf8c4e598
    99a0:			; <UNDEFINED> instruction: 0xf895e5dc
    99a4:	strcs	lr, [lr, #-0]
    99a8:	strbcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
    99ac:	svceq	0x0021f1be
    99b0:	strge	pc, [r8], #2244	; 0x8c4
    99b4:	strbge	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
    99b8:			; <UNDEFINED> instruction: 0xf8df4e65
    99bc:			; <UNDEFINED> instruction: 0xf8df8198
    99c0:	ldrbtmi	r9, [lr], #-408	; 0xfffffe68
    99c4:	ldrbtmi	r4, [r8], #2149	; 0x865
    99c8:	ldrbtmi	r4, [r9], #2405	; 0x965
    99cc:			; <UNDEFINED> instruction: 0xb194f8df
    99d0:	bmi	195abb8 <mount@plt+0x19586d0>
    99d4:	blmi	195abc0 <mount@plt+0x19586d8>
    99d8:			; <UNDEFINED> instruction: 0xf8df44fb
    99dc:	ldrbtmi	sl, [sl], #-404	; 0xfffffe6c
    99e0:			; <UNDEFINED> instruction: 0xf8c4447b
    99e4:			; <UNDEFINED> instruction: 0xf8c46484
    99e8:	ldrbtmi	r7, [sl], #1096	; 0x448
    99ec:	strvc	pc, [ip], #2244	; 0x8c4
    99f0:	strcs	fp, [r0], -r8, lsl #30
    99f4:	ldrbvc	pc, [r0], #2244	; 0x8c4	; <UNPREDICTABLE>
    99f8:			; <UNDEFINED> instruction: 0x2601bf18
    99fc:	ldrvc	pc, [r4, #-2244]	; 0xfffff73c
    9a00:	ldrbvc	pc, [ip, #-2244]	; 0xfffff73c	; <UNPREDICTABLE>
    9a04:	ldrvc	pc, [ip, #2244]	; 0x8c4
    9a08:	strbvc	pc, [r0, #2244]!	; 0x8c4	; <UNPREDICTABLE>
    9a0c:	strtvc	pc, [r4], -r4, asr #17
    9a10:	strbtvc	pc, [r8], -r4, asr #17	; <UNPREDICTABLE>
    9a14:	strtpl	pc, [r8], r4, asr #17
    9a18:	strtvc	pc, [ip], r4, asr #17
    9a1c:	streq	pc, [r0, -pc, asr #32]
    9a20:	strbhi	pc, [r8], #2244	; 0x8c4	; <UNPREDICTABLE>
    9a24:			; <UNDEFINED> instruction: 0xf8c446a0
    9a28:			; <UNDEFINED> instruction: 0xf8c43660
    9a2c:			; <UNDEFINED> instruction: 0xf8c4c558
    9a30:			; <UNDEFINED> instruction: 0xf8c4c620
    9a34:			; <UNDEFINED> instruction: 0xf8c4c664
    9a38:			; <UNDEFINED> instruction: 0xf8c4950c
    9a3c:			; <UNDEFINED> instruction: 0xf8c40550
    9a40:			; <UNDEFINED> instruction: 0xf8c41594
    9a44:			; <UNDEFINED> instruction: 0xf8c4b5d8
    9a48:			; <UNDEFINED> instruction: 0xf8c4261c
    9a4c:	svclt	0x0002a6a4
    9a50:	movwcc	r9, #6913	; 0x1b01
    9a54:	stcls	3, cr9, [r1, #-4]
    9a58:	ldrdne	pc, [r0], -r8
    9a5c:			; <UNDEFINED> instruction: 0xf7f84628
    9a60:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
    9a64:	movtcs	sp, #16708	; 0x4144
    9a68:	vqrdmulh.s<illegal width 8>	d15, d7, d3
    9a6c:	stmiane	r1!, {r2, r8, r9, ip, sp}^
    9a70:	blcs	3dfe04 <mount@plt+0x3dd91c>
    9a74:	bmi	ffdb38 <mount@plt+0xffb650>
    9a78:			; <UNDEFINED> instruction: 0xf8df4684
    9a7c:			; <UNDEFINED> instruction: 0x2701e0fc
    9a80:	ldrbtmi	r4, [lr], #1146	; 0x47a
    9a84:	ldrpl	pc, [ip, #-2258]	; 0xfffff72e
    9a88:	ldrcs	pc, [r8, #-2258]	; 0xfffff72e
    9a8c:	bl	3c1abc <mount@plt+0x3bf5d4>
    9a90:			; <UNDEFINED> instruction: 0x43221343
    9a94:			; <UNDEFINED> instruction: 0xf8d346b4
    9a98:	tstmi	sp, #156	; 0x9c
    9a9c:	svccc	0x0004f851
    9aa0:	andle	r2, r9, pc, lsl #22
    9aa4:	vst1.8	{d15-d16}, [r3], r7
    9aa8:	mvnsle	r2, r0, lsl #28
    9aac:	svccc	0x0004f851
    9ab0:	andeq	lr, r4, #139264	; 0x22000
    9ab4:	mvnsle	r2, pc, lsl #22
    9ab8:	tstcs	r0, r0, lsr fp
    9abc:	andsvs	r4, r9, fp, ror r4
    9ac0:	svceq	0x0000f1bc
    9ac4:	blmi	bbdad8 <mount@plt+0xbbb5f0>
    9ac8:			; <UNDEFINED> instruction: 0xf8c3447b
    9acc:	blmi	b5ef44 <mount@plt+0xb5ca5c>
    9ad0:			; <UNDEFINED> instruction: 0xf8c3447b
    9ad4:	bmi	b12f3c <mount@plt+0xb10a54>
    9ad8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9adc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9ae0:	usatcc	pc, #20, sp, asr #17	; <UNPREDICTABLE>
    9ae4:	qaddle	r4, sl, fp
    9ae8:	lfmvs	f7, 3, [ip, #52]!	; 0x34
    9aec:	svchi	0x00f0e8bd
    9af0:			; <UNDEFINED> instruction: 0xf1083701
    9af4:	svccs	0x001a0844
    9af8:			; <UNDEFINED> instruction: 0xf04fd1ae
    9afc:			; <UNDEFINED> instruction: 0xe7ea30ff
    9b00:	b	fe6c7ae8 <mount@plt+0xfe6c5600>
    9b04:	andeq	r0, r0, r4, lsr #4
    9b08:	andeq	lr, r1, r0, asr #10
    9b0c:	muleq	r0, r6, r6
    9b10:	strdeq	sl, [r0], -r6
    9b14:	andeq	sl, r0, r2, lsr #31
    9b18:	andeq	fp, r0, r4, lsr r3
    9b1c:	andeq	fp, r0, r8, asr r3
    9b20:	andeq	r9, r0, r6, ror #11
    9b24:	andeq	fp, r0, r4, ror #5
    9b28:	andeq	sl, r0, r8, lsr #31
    9b2c:	andeq	sl, r0, r0, lsr #30
    9b30:	andeq	sl, r0, r4, ror #11
    9b34:	andeq	sl, r0, r8, lsl #30
    9b38:	andeq	sl, r0, r6, ror r5
    9b3c:	andeq	sl, r0, sl, lsl #30
    9b40:	muleq	r0, sl, r5
    9b44:	andeq	fp, r0, sl, lsr #4
    9b48:	andeq	sl, r0, ip, lsl #30
    9b4c:	andeq	sl, r0, r6, lsl #11
    9b50:	andeq	sl, r0, sl, lsr #29
    9b54:	andeq	sl, r0, r2, lsl #10
    9b58:	muleq	r0, lr, sp
    9b5c:	andeq	sl, r0, ip, lsr #29
    9b60:			; <UNDEFINED> instruction: 0x0000aeb0
    9b64:	andeq	sl, r0, r8, ror #9
    9b68:			; <UNDEFINED> instruction: 0x0000aeb6
    9b6c:	andeq	sl, r0, r8, lsl r5
    9b70:	andeq	sl, r0, r6, ror #9
    9b74:	ldrdeq	r0, [r2], -r4
    9b78:	andeq	fp, r0, sl, ror #8
    9b7c:	andeq	lr, r1, r8, asr #10
    9b80:	andeq	r0, r2, ip, lsl #5
    9b84:	andeq	r0, r2, r4, lsl #5
    9b88:	muleq	r1, lr, r2
    9b8c:	blmi	ffa9c338 <mount@plt+0xffa99e50>
    9b90:	ldrbtmi	r4, [r9], #-2794	; 0xfffff516
    9b94:	svcmi	0x00f0e92d
    9b98:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    9b9c:	mcrge	4, 0, r4, cr12, cr11, {3}
    9ba0:	tstvc	lr, #12582912	; 0xc00000	; <UNPREDICTABLE>
    9ba4:	stmpl	sl, {r0, r3, r9, sl, ip, pc}
    9ba8:	stclmi	15, cr10, [r5], #40	; 0x28
    9bac:	ldmdavs	r2, {r8, sl, sp}
    9bb0:	ldrcs	pc, [ip], #-2253	; 0xfffff733
    9bb4:	andeq	pc, r0, #79	; 0x4f
    9bb8:	blgt	3e1cb4 <mount@plt+0x3df7cc>
    9bbc:			; <UNDEFINED> instruction: 0xf8d4447c
    9bc0:	stm	r6, {r5, r8, sl, ip, lr}
    9bc4:	streq	r0, [r9, pc]!
    9bc8:	ldrbtmi	r4, [lr], #-3806	; 0xfffff122
    9bcc:	andcs	sp, r0, lr, lsl #8
    9bd0:	blmi	ff69c74c <mount@plt+0xff69a264>
    9bd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9bd8:			; <UNDEFINED> instruction: 0xf8dd681a
    9bdc:	subsmi	r3, sl, ip, lsl r4
    9be0:			; <UNDEFINED> instruction: 0x81a6f040
    9be4:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    9be8:	svchi	0x00f0e8bd
    9bec:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    9bf0:	b	fed47bd8 <mount@plt+0xfed456f0>
    9bf4:			; <UNDEFINED> instruction: 0xf0002800
    9bf8:	ldmibmi	r5, {r2, r3, r4, r6, r8, pc}^
    9bfc:	ldrbtmi	r4, [r9], #-2261	; 0xfffff72b
    9c00:			; <UNDEFINED> instruction: 0xf7fa4478
    9c04:			; <UNDEFINED> instruction: 0x4681f9b1
    9c08:			; <UNDEFINED> instruction: 0xf0002800
    9c0c:			; <UNDEFINED> instruction: 0xf50d8188
    9c10:	strmi	r7, [r2], -r7, asr #16
    9c14:	orrvc	pc, r0, pc, asr #8
    9c18:			; <UNDEFINED> instruction: 0xf7f84640
    9c1c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    9c20:	orrhi	pc, r0, r0
    9c24:	teqlt	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    9c28:	cmppl	r0, #1610612740	; 0x60000004	; <UNPREDICTABLE>
    9c2c:	ldrdcs	pc, [r0], -r8
    9c30:	msrcs	SPSR_sc, #1879048204	; 0x7000000c
    9c34:	movwls	r4, #34043	; 0x84fb
    9c38:	bvs	fe90706c <mount@plt+0xfe904b84>
    9c3c:			; <UNDEFINED> instruction: 0xf8cd2300
    9c40:			; <UNDEFINED> instruction: 0x46d3b018
    9c44:	andls	r4, r7, #161480704	; 0x9a00000
    9c48:	vst1.16	{d20-d22}, [pc], sl
    9c4c:	strbmi	r7, [r0], -r0, lsl #3
    9c50:	stmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c54:			; <UNDEFINED> instruction: 0xf0002800
    9c58:	vst4.32	{d24-d27}, [pc :256]
    9c5c:	andcs	r7, r1, r6, lsl r1
    9c60:	stmdb	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c64:	stmdacs	r0, {r2, r9, sl, lr}
    9c68:	adcshi	pc, r6, r0
    9c6c:			; <UNDEFINED> instruction: 0xf50049bb
    9c70:			; <UNDEFINED> instruction: 0xf500730c
    9c74:	cdpge	2, 10, cr7, cr7, cr9, {0}
    9c78:	ldrbtmi	sl, [r9], #-3339	; 0xfffff2f5
    9c7c:	stcne	3, cr9, [r3, #-16]
    9c80:			; <UNDEFINED> instruction: 0xf5009203
    9c84:	movwls	r7, #8715	; 0x220b
    9c88:	movwvc	pc, #42240	; 0xa500	; <UNPREDICTABLE>
    9c8c:			; <UNDEFINED> instruction: 0xf5009200
    9c90:	strls	r7, [r5], -r8, lsl #4
    9c94:	strls	r4, [r1, #-1600]	; 0xfffff9c0
    9c98:	b	ffdc7c80 <mount@plt+0xffdc5798>
    9c9c:			; <UNDEFINED> instruction: 0xf8d4682a
    9ca0:			; <UNDEFINED> instruction: 0xf8c41230
    9ca4:	stmdacs	r7, {r2, r3, r4, r9, ip}
    9ca8:	svclt	0x00dc6860
    9cac:	eorsvc	r2, r3, r0, lsl #6
    9cb0:			; <UNDEFINED> instruction: 0xf04f03d2
    9cb4:			; <UNDEFINED> instruction: 0xf8a40301
    9cb8:	rsbhi	r3, r3, #-2147483642	; 0x80000006
    9cbc:	movwcs	fp, #44868	; 0xaf44
    9cc0:	eorcc	pc, r4, #196, 16	; 0xc40000
    9cc4:			; <UNDEFINED> instruction: 0xf8d4d40e
    9cc8:	bcc	52560 <mount@plt+0x50078>
    9ccc:	stmdale	r9, {r0, r1, r9, fp, sp}
    9cd0:			; <UNDEFINED> instruction: 0xf8519909
    9cd4:	bcs	1d1d64 <mount@plt+0x1cf87c>
    9cd8:	stmdacs	r2, {r3, r8, r9, sl, fp, ip, sp, pc}
    9cdc:	eorcs	pc, r4, #196, 16	; 0xc40000
    9ce0:	sbcshi	pc, sp, r0
    9ce4:			; <UNDEFINED> instruction: 0xf7fb4659
    9ce8:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    9cec:	addhi	pc, pc, r0, asr #32
    9cf0:			; <UNDEFINED> instruction: 0xf8d49b06
    9cf4:			; <UNDEFINED> instruction: 0xf8d32224
    9cf8:	tstmi	r3, ip, lsl r5
    9cfc:			; <UNDEFINED> instruction: 0xf14007db
    9d00:	ldmib	sp, {r1, r2, r7, pc}^
    9d04:	ldmdavc	r3!, {r0, r1, r2, r8, sp}
    9d08:			; <UNDEFINED> instruction: 0xf000428a
    9d0c:			; <UNDEFINED> instruction: 0xf8c48084
    9d10:	stmib	r4, {r5, r9}^
    9d14:	blcs	9f44 <mount@plt+0x7a5c>
    9d18:	adchi	pc, lr, r0, asr #32
    9d1c:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
    9d20:	strpl	pc, [r8, #-2259]!	; 0xfffff72d
    9d24:	blge	436520 <mount@plt+0x434038>
    9d28:	andsvc	pc, r6, #1325400064	; 0x4f000000
    9d2c:			; <UNDEFINED> instruction: 0xf8d42100
    9d30:	ldrmi	r6, [r8], -ip, asr #4
    9d34:	b	feec7d1c <mount@plt+0xfeec5834>
    9d38:	subne	pc, r8, #212, 16	; 0xd40000
    9d3c:	strmi	r2, [r3], -r1, lsl #4
    9d40:			; <UNDEFINED> instruction: 0xf8a08242
    9d44:	cmpvs	r1, sl, lsl r1
    9d48:	ldmdavc	r2!, {r1, r2, r3, r4, r5, r8, ip, sp, pc}
    9d4c:			; <UNDEFINED> instruction: 0xf0402a2a
    9d50:	ldmdavc	r2!, {r4, r7, pc}^
    9d54:			; <UNDEFINED> instruction: 0xf0402a00
    9d58:	ldrmi	r8, [r9], -ip, lsl #1
    9d5c:			; <UNDEFINED> instruction: 0xf7fc4628
    9d60:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    9d64:	ldmdavs	fp!, {r0, r1, r2, r3, r6, ip, lr, pc}
    9d68:			; <UNDEFINED> instruction: 0xf0002b00
    9d6c:	stmdavs	r6!, {r5, r7, pc}^
    9d70:	and	r4, r2, r9, lsr r6
    9d74:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    9d78:	ldmdavs	sl, {r0, r1, r3, r6, r8, ip, sp, pc}^
    9d7c:	movwle	r4, #25238	; 0x6296
    9d80:			; <UNDEFINED> instruction: 0xf8d4d1f8
    9d84:			; <UNDEFINED> instruction: 0xf8d30230
    9d88:	addsmi	r2, r0, #48, 4
    9d8c:			; <UNDEFINED> instruction: 0xf10ad2f2
    9d90:	eorvs	r0, r3, r1, lsl #20
    9d94:	bicsvs	pc, r3, #64, 4
    9d98:	mulvs	ip, sl, r5
    9d9c:	svcge	0x0054f77f
    9da0:	cmnlt	r4, ip, lsr r8
    9da4:	strtmi	r4, [r5], -r0, lsr #12
    9da8:			; <UNDEFINED> instruction: 0xff10f7fd
    9dac:			; <UNDEFINED> instruction: 0xf8d56824
    9db0:	eorsvs	r0, ip, r8, asr #4
    9db4:	stmia	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9db8:			; <UNDEFINED> instruction: 0xf7f84628
    9dbc:	stccs	8, cr14, [r0], {226}	; 0xe2
    9dc0:			; <UNDEFINED> instruction: 0x464ad1f0
    9dc4:	orrvc	pc, r0, pc, asr #8
    9dc8:			; <UNDEFINED> instruction: 0xf04f4640
    9dcc:			; <UNDEFINED> instruction: 0xf7f80a00
    9dd0:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
    9dd4:	svcge	0x0041f47f
    9dd8:			; <UNDEFINED> instruction: 0xf7f84648
    9ddc:	ldmdavs	ip!, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    9de0:			; <UNDEFINED> instruction: 0xf43f2c00
    9de4:			; <UNDEFINED> instruction: 0x4620aef4
    9de8:			; <UNDEFINED> instruction: 0xf7fd4625
    9dec:	stmdavs	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    9df0:	subeq	pc, r8, #13959168	; 0xd50000
    9df4:			; <UNDEFINED> instruction: 0xf7f8603c
    9df8:	strtmi	lr, [r8], -r4, asr #17
    9dfc:	stmia	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e00:	mvnsle	r2, r0, lsl #24
    9e04:			; <UNDEFINED> instruction: 0xf8d4e6e3
    9e08:			; <UNDEFINED> instruction: 0xf7f80248
    9e0c:			; <UNDEFINED> instruction: 0x4620e8ba
    9e10:	ldm	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e14:	bllt	1f03a7c <mount@plt+0x1f01594>
    9e18:	eoreq	pc, r0, #212, 16	; 0xd40000
    9e1c:			; <UNDEFINED> instruction: 0xf43f2800
    9e20:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    9e24:			; <UNDEFINED> instruction: 0x461ab39b
    9e28:	ldmdavs	r2, {r0, sp, lr, pc}
    9e2c:			; <UNDEFINED> instruction: 0xf8d2b37a
    9e30:	addmi	r1, r8, #28, 4	; 0xc0000001
    9e34:			; <UNDEFINED> instruction: 0xf8d2d1f9
    9e38:	cmnlt	lr, #72, 4	; 0x80000004
    9e3c:			; <UNDEFINED> instruction: 0xf8c44a49
    9e40:	ldrbtmi	r6, [sl], #-588	; 0xfffffdb4
    9e44:	strpl	pc, [r8, #-2258]!	; 0xfffff72e
    9e48:	addsle	r2, r0, r0, lsl #26
    9e4c:			; <UNDEFINED> instruction: 0xf44fab10
    9e50:	tstcs	r0, r6, lsl r2
    9e54:			; <UNDEFINED> instruction: 0xf7f84618
    9e58:			; <UNDEFINED> instruction: 0xf8d4ea2a
    9e5c:	tstcs	r1, r8, asr #4
    9e60:	strmi	r6, [r3], -r2, asr #2
    9e64:			; <UNDEFINED> instruction: 0xf8a08241
    9e68:	ldmdavc	r2!, {r1, r3, r4, r8, ip}
    9e6c:			; <UNDEFINED> instruction: 0xf43f2a2a
    9e70:			; <UNDEFINED> instruction: 0xf8c3af70
    9e74:			; <UNDEFINED> instruction: 0xe770611c
    9e78:			; <UNDEFINED> instruction: 0xf7f84630
    9e7c:			; <UNDEFINED> instruction: 0xf8c4e8d8
    9e80:	stmdacs	r0, {r3, r6, r9}
    9e84:	strtmi	sp, [r0], -r8, asr #3
    9e88:	ldmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e8c:	blmi	dc3d24 <mount@plt+0xdc183c>
    9e90:			; <UNDEFINED> instruction: 0xf8c4447b
    9e94:	strb	r3, [r1, -ip, asr #4]
    9e98:	ldrbtmi	r4, [lr], #-3636	; 0xfffff1cc
    9e9c:			; <UNDEFINED> instruction: 0xf8d4e7ce
    9ea0:	bcs	12728 <mount@plt+0x10240>
    9ea4:	svcge	0x001ef43f
    9ea8:	eorcc	pc, r4, #196, 16	; 0xc40000
    9eac:			; <UNDEFINED> instruction: 0x4639e71a
    9eb0:	stmdami	pc!, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    9eb4:			; <UNDEFINED> instruction: 0xf7f84478
    9eb8:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
    9ebc:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
    9ec0:	ldrpl	pc, [ip, #-2260]	; 0xfffff72c
    9ec4:			; <UNDEFINED> instruction: 0xf8d4ab10
    9ec8:	andscs	r1, r4, #12, 10	; 0x3000000
    9ecc:	andseq	lr, r3, sp, asr #19
    9ed0:	andcc	pc, r1, #192, 4
    9ed4:	stmib	sp, {r1, r2, r4, ip, pc}^
    9ed8:	subsvs	r0, sl, r8, lsl r0
    9edc:	cmpvs	sp, r8, lsr #4
    9ee0:	vqadd.s8	d22, d14, d10
    9ee4:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    9ee8:	addsvs	r0, sl, r1, lsl #4
    9eec:	ldrvc	r2, [sl], #-513	; 0xfffffdff
    9ef0:	bicsvs	r2, sl, r5, lsl r2
    9ef4:	eorscs	fp, r5, #1073741826	; 0x40000002
    9ef8:	bmi	7a2668 <mount@plt+0x7a0180>
    9efc:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    9f00:	ldmibvs	sl, {r1, r3, r4, r8, ip, sp, pc}^
    9f04:	andeq	pc, sl, #66	; 0x42
    9f08:	bmi	6e2678 <mount@plt+0x6e0190>
    9f0c:			; <UNDEFINED> instruction: 0x21284618
    9f10:			; <UNDEFINED> instruction: 0xf7ff447a
    9f14:	stmdacs	r0, {r0, r1, r4, fp, ip, sp, lr, pc}
    9f18:	mcrge	4, 3, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    9f1c:			; <UNDEFINED> instruction: 0xf04fe657
    9f20:			; <UNDEFINED> instruction: 0xe65530ff
    9f24:			; <UNDEFINED> instruction: 0xf7f84648
    9f28:			; <UNDEFINED> instruction: 0xf04fea0c
    9f2c:			; <UNDEFINED> instruction: 0xe64f30ff
    9f30:	stm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f34:	andeq	lr, r1, r6, ror #3
    9f38:	andeq	fp, r0, r0, asr r3
    9f3c:	andeq	r0, r0, r4, lsr #4
    9f40:	muleq	r2, r8, r1
    9f44:	andeq	lr, r1, lr, lsr #3
    9f48:	andeq	lr, r1, r4, lsr #3
    9f4c:			; <UNDEFINED> instruction: 0x0000acb2
    9f50:			; <UNDEFINED> instruction: 0x0000acb2
    9f54:	andeq	sl, r0, r0, lsr #25
    9f58:	andeq	r0, r2, r0, lsr #2
    9f5c:	andeq	sl, r0, r2, asr #24
    9f60:	andeq	r0, r2, r6, lsr r0
    9f64:	andeq	pc, r1, r2, lsl pc	; <UNPREDICTABLE>
    9f68:	andeq	sl, r0, r8, asr #20
    9f6c:	andeq	sl, r0, r2, lsl #10
    9f70:	andeq	r8, r0, r8, asr #29
    9f74:	andeq	r0, r0, r0, asr #4
    9f78:			; <UNDEFINED> instruction: 0xffffdd6d
    9f7c:	sbclt	fp, sl, r0, ror r5
    9f80:	cdpge	12, 0, cr4, cr2, cr2, {1}
    9f84:	strmi	r4, [r5], -r2, lsr #22
    9f88:	vst3.16	{d20-d22}, [pc :256], ip
    9f8c:	smlabbcs	r0, lr, r2, r7
    9f90:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    9f94:	movtls	r6, #38939	; 0x981b
    9f98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f9c:	stmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fa0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    9fa4:	movtlt	r6, #47131	; 0xb81b
    9fa8:			; <UNDEFINED> instruction: 0xf0044628
    9fac:	strmi	pc, [r4], -r3, lsr #25
    9fb0:			; <UNDEFINED> instruction: 0xac01b968
    9fb4:	strtmi	r4, [r8], -r2, lsl #12
    9fb8:			; <UNDEFINED> instruction: 0xf7f84621
    9fbc:	stmdavs	r3!, {r4, r5, r8, fp, sp, lr, pc}
    9fc0:	svclt	0x001842ab
    9fc4:	strmi	r2, [r4], -r0, lsl #22
    9fc8:	ldmdavc	fp, {r0, r1, r3, r4, ip, lr, pc}
    9fcc:	vst2.<illegal width 64>	{d27,d29}, [pc], fp
    9fd0:			; <UNDEFINED> instruction: 0xf7f8708e
    9fd4:			; <UNDEFINED> instruction: 0x4631e8d6
    9fd8:	addvc	pc, lr, #1325400064	; 0x4f000000
    9fdc:	smlabtmi	ip, r6, r8, pc	; <UNPREDICTABLE>
    9fe0:			; <UNDEFINED> instruction: 0xf7f74604
    9fe4:	bmi	345fbc <mount@plt+0x343ad4>
    9fe8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    9fec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9ff0:	subsmi	r9, sl, r9, asr #22
    9ff4:	strtmi	sp, [r0], -r7, lsl #2
    9ff8:	ldcllt	0, cr11, [r0, #-296]!	; 0xfffffed8
    9ffc:	mcr2	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    a000:	strcs	lr, [r0], #-2002	; 0xfffff82e
    a004:			; <UNDEFINED> instruction: 0xf7f8e7ef
    a008:	svclt	0x0000e818
    a00c:	strdeq	sp, [r1], -r0
    a010:	andeq	r0, r0, r4, lsr #4
    a014:			; <UNDEFINED> instruction: 0x0001fdb2
    a018:	andeq	sp, r1, lr, lsl #27
    a01c:	svcmi	0x00f0e92d
    a020:			; <UNDEFINED> instruction: 0xf8dfb0cf
    a024:	stcge	6, cr6, [r6, #-128]	; 0xffffff80
    a028:			; <UNDEFINED> instruction: 0x361cf8df
    a02c:	addvc	pc, lr, #1325400064	; 0x4f000000
    a030:			; <UNDEFINED> instruction: 0x4604447e
    a034:	strtmi	r4, [r8], -pc, lsl #12
    a038:	strdcs	r5, [r0, -r3]
    a03c:			; <UNDEFINED> instruction: 0x860cf8df
    a040:	movtls	r6, #55323	; 0xd81b
    a044:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a048:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a04c:			; <UNDEFINED> instruction: 0x3600f8df
    a050:			; <UNDEFINED> instruction: 0xf04f44f8
    a054:			; <UNDEFINED> instruction: 0xf8c532ff
    a058:	ldrbtmi	r2, [fp], #-264	; 0xfffffef8
    a05c:	ldrvs	pc, [r8, #-2259]!	; 0xfffff72d
    a060:			; <UNDEFINED> instruction: 0xf0002e01
    a064:			; <UNDEFINED> instruction: 0xf8df80bc
    a068:	andcs	r1, r5, #236, 10	; 0x3b000000
    a06c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a070:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a074:			; <UNDEFINED> instruction: 0xf0002800
    a078:	mrccs	0, 0, r8, cr1, cr2, {5}
    a07c:			; <UNDEFINED> instruction: 0xf8dfd066
    a080:	andcs	r1, r5, #216, 10	; 0x36000000
    a084:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a088:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a08c:	subsle	r2, sp, r0, lsl #16
    a090:			; <UNDEFINED> instruction: 0xf0002e10
    a094:			; <UNDEFINED> instruction: 0xf8df80f7
    a098:	andcs	r1, r8, #196, 10	; 0x31000000
    a09c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a0a0:	stmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0a4:			; <UNDEFINED> instruction: 0xf0002800
    a0a8:	cdpcs	0, 2, cr8, cr8, cr13, {7}
    a0ac:	msrhi	CPSR_fsc, r0
    a0b0:	strne	pc, [ip, #2271]!	; 0x8df
    a0b4:	strtmi	r2, [r0], -r6, lsl #4
    a0b8:			; <UNDEFINED> instruction: 0xf7f84479
    a0bc:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    a0c0:	msrhi	CPSR_xc, r0
    a0c4:	ldrne	pc, [ip, #2271]	; 0x8df
    a0c8:	strtmi	r2, [r0], -r5, lsl #4
    a0cc:			; <UNDEFINED> instruction: 0xf7f84479
    a0d0:	vmlscs.f16	s28, s5, s28	; <UNPREDICTABLE>
    a0d4:	andhi	pc, lr, #0
    a0d8:			; <UNDEFINED> instruction: 0xf0402800
    a0dc:	strcc	r8, [r5], #-527	; 0xfffffdf1
    a0e0:	stmdavc	r3!, {r1, r9, sl, sp}
    a0e4:			; <UNDEFINED> instruction: 0xf0002b5b
    a0e8:	blcs	aaa8b4 <mount@plt+0xaa83cc>
    a0ec:	andshi	pc, r2, #0
    a0f0:	strtmi	r2, [r0], -pc, lsr #2
    a0f4:	ldm	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0f8:	stmdacs	r0, {r1, r3, r4, r5, r8, sp}
    a0fc:	strtmi	fp, [r0], -r8, lsl #30
    a100:	stmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a104:			; <UNDEFINED> instruction: 0xf0402f00
    a108:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, pc}
    a10c:	mvnhi	pc, r0, asr #32
    a110:	blcs	281a4 <mount@plt+0x25cbc>
    a114:	blcs	ab9d7c <mount@plt+0xab7894>
    a118:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
    a11c:			; <UNDEFINED> instruction: 0xf0002e00
    a120:			; <UNDEFINED> instruction: 0xf8df808d
    a124:	ldrbtmi	r3, [fp], #-1348	; 0xfffffabc
    a128:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    a12c:	eoreq	pc, r0, r6, lsr #3
    a130:	eoreq	pc, r0, #-2147483599	; 0x80000031
    a134:	movtne	lr, #27395	; 0x6b03
    a138:			; <UNDEFINED> instruction: 0xf000fa0e
    a13c:	vpmax.s8	d15, d2, d30
    a140:	addgt	pc, ip, #13828096	; 0xd30000
    a144:	vseleq.f32	s30, s12, s28
    a148:	rsb	r4, r2, r0, lsl r3
    a14c:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    a150:	orrne	pc, r8, #1325400064	; 0x4f000000
    a154:	strtmi	r2, [r0], -r5, lsl #4
    a158:	rsbvs	r4, fp, r9, ror r4
    a15c:	stmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a160:			; <UNDEFINED> instruction: 0xf0002800
    a164:	teqcs	sl, sp, lsl #1
    a168:			; <UNDEFINED> instruction: 0xf7f84620
    a16c:	mvnlt	lr, r4, ror #16
    a170:	andcs	r7, r0, #4390912	; 0x430000
    a174:	biclt	r7, fp, r2
    a178:			; <UNDEFINED> instruction: 0xf1002b2a
    a17c:			; <UNDEFINED> instruction: 0xf0000601
    a180:	stmdage	r8, {r0, r1, r2, r3, r4, r5, r7, pc}^
    a184:	ldrtmi	r2, [r1], -r0, lsl #4
    a188:			; <UNDEFINED> instruction: 0xf9d0f001
    a18c:			; <UNDEFINED> instruction: 0xf8dfb170
    a190:	ldrbtmi	r3, [fp], #-1248	; 0xfffffb20
    a194:	blcs	24208 <mount@plt+0x21d20>
    a198:	orrshi	pc, r5, r0
    a19c:			; <UNDEFINED> instruction: 0xf0044630
    a1a0:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    a1a4:	smlabteq	r8, r5, r8, pc	; <UNPREDICTABLE>
    a1a8:	adchi	pc, r1, r0, asr #6
    a1ac:	stmdacs	r0, {r5, fp, ip, sp, lr}
    a1b0:	stmdacs	sl!, {r5, r6, ip, lr, pc}
    a1b4:	mcrge	0, 0, sp, cr5, cr11, {2}
    a1b8:			; <UNDEFINED> instruction: 0x23204621
    a1bc:	ldrtmi	r8, [r0], -fp, lsr #1
    a1c0:	ldc2l	0, cr15, [r6], #-16
    a1c4:			; <UNDEFINED> instruction: 0xf0402800
    a1c8:	ldmdahi	r3!, {r1, r4, r7, pc}
    a1cc:	cdpcc	4, 0, cr15, cr0, cr15, {2}
    a1d0:	stceq	0, cr15, [r0], {79}	; 0x4f
    a1d4:	blt	16d3a20 <mount@plt+0x16d1538>
    a1d8:	umlalvs	fp, fp, fp, r2	; <UNPREDICTABLE>
    a1dc:			; <UNDEFINED> instruction: 0xf8dfe019
    a1e0:	andcs	r1, r5, #148, 8	; 0x94000000
    a1e4:	movwcs	r4, #5664	; 0x1620
    a1e8:	rschi	r4, fp, r9, ror r4
    a1ec:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1f0:	strcc	fp, [r5], #-2304	; 0xfffff700
    a1f4:	strcs	r4, [r1], -r0, lsr #12
    a1f8:	svc	0x0018f7f7
    a1fc:			; <UNDEFINED> instruction: 0xf7f84604
    a200:			; <UNDEFINED> instruction: 0xf04fe814
    a204:			; <UNDEFINED> instruction: 0xf6400e02
    a208:	adcvs	r3, ip, r7, lsr ip
    a20c:	adchi	r0, r8, r0, asr #1
    a210:			; <UNDEFINED> instruction: 0xf8df2000
    a214:	strcs	r3, [r0, -r4, ror #8]
    a218:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a21c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a220:	ldrcs	pc, [ip, #-2259]	; 0xfffff72d
    a224:	ldrvs	pc, [r8, #-2243]!	; 0xfffff73d
    a228:	svclt	0x000842ba
    a22c:			; <UNDEFINED> instruction: 0xf8c34662
    a230:			; <UNDEFINED> instruction: 0xf8c3e520
    a234:			; <UNDEFINED> instruction: 0xf8c30524
    a238:	andvs	r2, pc, ip, lsl r5	; <UNPREDICTABLE>
    a23c:	addvc	pc, lr, pc, asr #8
    a240:	svc	0x009ef7f7
    a244:			; <UNDEFINED> instruction: 0xb1204604
    a248:	vst1.8	{d20-d22}, [pc :128], r9
    a24c:			; <UNDEFINED> instruction: 0xf7f7728e
    a250:			; <UNDEFINED> instruction: 0xf8dfeebe
    a254:	blmi	fff1330c <mount@plt+0xfff10e24>
    a258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a25c:	blls	13642cc <mount@plt+0x1361de4>
    a260:			; <UNDEFINED> instruction: 0xf040405a
    a264:	strtmi	r8, [r0], -r0, ror #2
    a268:	pop	{r0, r1, r2, r3, r6, ip, sp, pc}
    a26c:	stmdavc	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    a270:	lslle	r2, r0, #16
    a274:	cdpcc	4, 0, cr15, cr0, cr15, {2}
    a278:	stceq	0, cr15, [r0], {79}	; 0x4f
    a27c:	bfi	r2, r1, (invalid: 12:8)
    a280:	ldrb	r3, [r0, -r5, lsl #8]!
    a284:	vst2.<illegal width 64>	{d20,d22}, [pc :256]
    a288:	andcs	r1, r8, #128, 6
    a28c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a290:			; <UNDEFINED> instruction: 0xf7f8606b
    a294:	stmdblt	r0, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    a298:	teqcs	sl, r8, lsl #8
    a29c:			; <UNDEFINED> instruction: 0xf7f74620
    a2a0:	asrslt	lr, sl, #31
    a2a4:	andcs	r7, r0, #4390912	; 0x430000
    a2a8:	orrslt	r7, r3, r2
    a2ac:			; <UNDEFINED> instruction: 0xf1002b2a
    a2b0:			; <UNDEFINED> instruction: 0xf0000601
    a2b4:	stmdage	r8, {r1, r4, r7, pc}^
    a2b8:	ldrtmi	r2, [r1], -r0, lsl #4
    a2bc:			; <UNDEFINED> instruction: 0xf936f001
    a2c0:	ldmibmi	r1!, {r3, r4, r5, r8, ip, sp, pc}^
    a2c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    a2c8:	mrc	7, 0, APSR_nzcv, cr6, cr7, {7}
    a2cc:			; <UNDEFINED> instruction: 0xf8c5b978
    a2d0:	stmdavc	r3!, {r3, r8}
    a2d4:	blcs	ab6888 <mount@plt+0xab43a0>
    a2d8:	stmdavc	r3!, {r0, r8, ip, lr, pc}^
    a2dc:	stmdage	r8, {r0, r1, r3, r6, r8, ip, sp, pc}
    a2e0:			; <UNDEFINED> instruction: 0x23204621
    a2e4:			; <UNDEFINED> instruction: 0xf00480ab
    a2e8:	andcc	pc, r1, r9, lsl #16
    a2ec:	strcs	sp, [r0], #-257	; 0xfffffeff
    a2f0:	vst1.32	{d30}, [pc :128]
    a2f4:	andcs	r3, r0, r0, lsl #29
    a2f8:	stceq	0, cr15, [r0], {79}	; 0x4f
    a2fc:	usada8	r8, r0, r6, r2
    a300:	blcs	284d4 <mount@plt+0x25fec>
    a304:	svcge	0x0052f43f
    a308:	stmibmi	r0!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    a30c:	andcs	sl, r6, #5, 28	; 0x50
    a310:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a314:	mvnscc	pc, #79	; 0x4f
    a318:			; <UNDEFINED> instruction: 0x23286033
    a31c:			; <UNDEFINED> instruction: 0xf7f880eb
    a320:	stmdblt	r0, {r1, r2, r5, r7, fp, sp, lr, pc}
    a324:	svccs	0x00003406
    a328:	teqcs	sl, ip, asr r1
    a32c:			; <UNDEFINED> instruction: 0xf7f74620
    a330:	cmplt	r8, r2, lsl #31
    a334:			; <UNDEFINED> instruction: 0xf8014601
    a338:	stmdavc	fp, {r0, r8, r9, fp, ip, sp, lr}
    a33c:	subsle	r2, r3, sl, lsr #22
    a340:	andcs	sl, r0, #72, 16	; 0x480000
    a344:	blx	1ec6350 <mount@plt+0x1ec3e68>
    a348:	bicsle	r2, r0, r0, lsl #16
    a34c:			; <UNDEFINED> instruction: 0xb1237823
    a350:	cmple	sp, sl, lsr #22
    a354:	blcs	284e8 <mount@plt+0x26000>
    a358:	ldmdavs	r4!, {r1, r3, r6, r8, ip, lr, pc}
    a35c:	addvc	pc, r4, #1325400064	; 0x4f000000
    a360:	strtmi	r2, [r8], -r0, lsl #2
    a364:	svc	0x00a2f7f7
    a368:	ldrmi	r2, [lr], -r8, lsr #6
    a36c:			; <UNDEFINED> instruction: 0xf04f80eb
    a370:	movwcs	r0, #19968	; 0x4e00
    a374:	addvc	pc, r0, pc, asr #8
    a378:	ldccc	6, cr15, [r7], #-256	; 0xffffff00
    a37c:	rsbhi	r6, fp, ip, lsr #1
    a380:	ldrtmi	lr, [r2], -r7, asr #14
    a384:	strtmi	r4, [r8], -r1, lsr #12
    a388:	stc2l	0, cr15, [r6, #-4]
    a38c:			; <UNDEFINED> instruction: 0xf43f2800
    a390:	svcmi	0x00bfaec5
    a394:	adchi	r2, fp, r0, lsl #6
    a398:			; <UNDEFINED> instruction: 0xf8d7447f
    a39c:			; <UNDEFINED> instruction: 0xb1ab353c
    a3a0:			; <UNDEFINED> instruction: 0xf0002e00
    a3a4:	ldrtmi	r8, [r1], -r2, asr #1
    a3a8:			; <UNDEFINED> instruction: 0xf7f74620
    a3ac:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    a3b0:	sbcshi	pc, r1, r0
    a3b4:			; <UNDEFINED> instruction: 0xf1006902
    a3b8:	strtmi	r0, [r8], -r8, lsl #2
    a3bc:	blx	11c83b2 <mount@plt+0x11c5eca>
    a3c0:			; <UNDEFINED> instruction: 0xf0002800
    a3c4:	blmi	fecea6ec <mount@plt+0xfece8204>
    a3c8:	sxtab	r4, sp, fp, ror #8
    a3cc:			; <UNDEFINED> instruction: 0xf7f72001
    a3d0:	movwcs	lr, #7794	; 0x1e72
    a3d4:	ldrcc	pc, [ip, #-2247]!	; 0xfffff739
    a3d8:	ldmdavc	r3!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a3dc:			; <UNDEFINED> instruction: 0xf43f2b00
    a3e0:			; <UNDEFINED> instruction: 0xe768af78
    a3e4:	str	r4, [r8, r1, lsr #12]!
    a3e8:	blcs	2851c <mount@plt+0x26034>
    a3ec:	str	sp, [r7, lr, lsr #1]!
    a3f0:	andcs	r4, r0, #34603008	; 0x2100000
    a3f4:			; <UNDEFINED> instruction: 0x23204630
    a3f8:			; <UNDEFINED> instruction: 0xf00180ab
    a3fc:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    a400:	ldrb	sp, [r4, -fp, lsr #1]!
    a404:	blcs	28498 <mount@plt+0x25fb0>
    a408:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    a40c:	blcs	e9be98 <mount@plt+0xe999b0>
    a410:	movwcs	fp, #3844	; 0xf04
    a414:	blcc	8842c <mount@plt+0x85f44>
    a418:	blcs	284ac <mount@plt+0x25fc4>
    a41c:	blcs	aba084 <mount@plt+0xab7b9c>
    a420:	svccs	0x0000d104
    a424:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
    a428:	ldrbt	r4, [r1], -ip, asr #12
    a42c:	andcs	sl, r0, #72, 16	; 0x480000
    a430:			; <UNDEFINED> instruction: 0xf0014621
    a434:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    a438:			; <UNDEFINED> instruction: 0xf8dfd0f3
    a43c:	ldrbtmi	fp, [fp], #604	; 0x25c
    a440:	ldrcc	pc, [r8, #-2267]	; 0xfffff725
    a444:			; <UNDEFINED> instruction: 0xf1000759
    a448:	bfieq	r8, r2, #1, #26
    a44c:	rschi	pc, ip, r0, lsl #2
    a450:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
    a454:	strtcc	pc, [r0], #-2258	; 0xfffff72e
    a458:			; <UNDEFINED> instruction: 0xf0002b00
    a45c:			; <UNDEFINED> instruction: 0xf8d280b7
    a460:			; <UNDEFINED> instruction: 0xf8df1518
    a464:			; <UNDEFINED> instruction: 0xf8dfb23c
    a468:			; <UNDEFINED> instruction: 0xf001a23c
    a46c:			; <UNDEFINED> instruction: 0xf8cd0204
    a470:	ldrbtmi	r8, [fp], #4
    a474:	andls	r4, r2, #184, 12	; 0xb800000
    a478:			; <UNDEFINED> instruction: 0xf0014637
    a47c:	strtmi	r0, [lr], -r1, lsl #4
    a480:			; <UNDEFINED> instruction: 0x461d44fa
    a484:	and	r9, r5, r3, lsl #4
    a488:	suble	r4, r8, r3, asr r5
    a48c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    a490:	addshi	pc, r7, r0
    a494:	ldrbmi	r6, [fp, #-2283]	; 0xfffff715
    a498:	bls	bec78 <mount@plt+0xbc790>
    a49c:	rscsle	r2, r3, r0, lsl #20
    a4a0:	stmdacs	r0, {r3, r5, r7, fp, sp, lr}
    a4a4:			; <UNDEFINED> instruction: 0x4621d0f2
    a4a8:	stc	7, cr15, [r6, #-988]!	; 0xfffffc24
    a4ac:	mvnle	r2, r0, lsl #16
    a4b0:	ldrdcs	pc, [r8, -r6]
    a4b4:	bcs	24668 <mount@plt+0x22180>
    a4b8:	addsmi	sp, sl, #2, 26	; 0x80
    a4bc:	adchi	pc, r6, r0, asr #32
    a4c0:	smlabtcc	r8, r6, r8, pc	; <UNPREDICTABLE>
    a4c4:			; <UNDEFINED> instruction: 0xf7f9e7e2
    a4c8:			; <UNDEFINED> instruction: 0xe667fbfb
    a4cc:	cmpcs	sp, r1, lsl #8
    a4d0:			; <UNDEFINED> instruction: 0xf7f74620
    a4d4:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    a4d8:	svcge	0x0009f43f
    a4dc:			; <UNDEFINED> instruction: 0xf8002300
    a4e0:	svccs	0x00003b01
    a4e4:	stmdavc	r3, {r1, r2, r3, r7, r8, ip, lr, pc}
    a4e8:			; <UNDEFINED> instruction: 0xf43f2b00
    a4ec:	ssatmi	sl, #2, r1, lsl #28
    a4f0:	str	r4, [ip, r4, lsl #12]
    a4f4:			; <UNDEFINED> instruction: 0xf47f2800
    a4f8:	ldrb	sl, [r0, #3572]!	; 0xdf4
    a4fc:	andcs	r4, r6, #1736704	; 0x1a8000
    a500:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a504:	svc	0x00b2f7f7
    a508:			; <UNDEFINED> instruction: 0xf47f2800
    a50c:	strcc	sl, [r6], #-3562	; 0xfffff216
    a510:	strb	r2, [r6, #1546]!	; 0x60a
    a514:	svccs	0x00001c60
    a518:	strtmi	sp, [r1], r5, ror #1
    a51c:	blls	104314 <mount@plt+0x101e2c>
    a520:	adcsle	r2, r3, r0, lsl #22
    a524:			; <UNDEFINED> instruction: 0xf7f7e7bc
    a528:	smlabbcs	r2, r8, sp, lr
    a52c:			; <UNDEFINED> instruction: 0xf7f74620
    a530:	stmdacs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    a534:			; <UNDEFINED> instruction: 0xf100d054
    a538:	stmdbvs	r2, {r3, r8}
    a53c:			; <UNDEFINED> instruction: 0xf7fb4628
    a540:	smlabbcs	sl, r5, sl, pc	; <UNPREDICTABLE>
    a544:	strtmi	r4, [r0], -r6, lsl #12
    a548:	stcl	7, cr15, [r6, #-988]	; 0xfffffc24
    a54c:	cmple	sp, r0, lsl #16
    a550:			; <UNDEFINED> instruction: 0xf47f2e00
    a554:	bmi	1575f28 <mount@plt+0x1573a40>
    a558:	ldmdami	r5, {r0, r1, r5, r9, sl, lr}^
    a55c:			; <UNDEFINED> instruction: 0xf858447a
    a560:	mrscs	r0, (UNDEF: 1)
    a564:	stmdavs	r0, {sl, sp}
    a568:	mrc	7, 6, APSR_nzcv, cr8, cr7, {7}
    a56c:	ldmdbmi	r1, {r0, r4, r5, r6, r9, sl, sp, lr, pc}^
    a570:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a574:	mrc	7, 3, APSR_nzcv, cr6, cr7, {7}
    a578:	ldrcc	pc, [r8, #-2267]	; 0xfffff725
    a57c:	pkhtbmi	r0, r2, fp, asr #15
    a580:	stmdacs	r0, {r0, r3, sl, ip, lr, pc}
    a584:	svcge	0x0064f43f
    a588:	ldrdcc	pc, [r8], -sl
    a58c:	addslt	fp, fp, #372736	; 0x5b000
    a590:	smlabtcc	r8, r5, r8, pc	; <UNPREDICTABLE>
    a594:	stmdbmi	r8, {r0, r2, r6, r8, r9, sl, sp, lr, pc}^
    a598:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a59c:	mcr	7, 3, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    a5a0:	svclt	0x00181e03
    a5a4:			; <UNDEFINED> instruction: 0xf1ba2301
    a5a8:	eorle	r0, sl, r0, lsl #30
    a5ac:	stmvs	r3, {r0, r1, r4, r5, r8, r9, ip, sp, pc}
    a5b0:	ldrdcs	pc, [r8], -sl
    a5b4:	smlalle	r4, r7, sl, r2
    a5b8:	strtmi	r4, [r3], -r0, asr #20
    a5bc:	ldrbtmi	r4, [sl], #-2108	; 0xfffff7c4
    a5c0:	ldrtmi	lr, [r5], -sp, asr #15
    a5c4:			; <UNDEFINED> instruction: 0x4647463e
    a5c8:	ldrdhi	pc, [r4], -sp
    a5cc:	ldrdcc	pc, [r8, -r5]
    a5d0:			; <UNDEFINED> instruction: 0xf73f2b00
    a5d4:	bmi	eb6274 <mount@plt+0xeb3d8c>
    a5d8:	ldmdami	r5!, {r0, r1, r5, r9, sl, lr}
    a5dc:			; <UNDEFINED> instruction: 0xe7be447a
    a5e0:	strtmi	r2, [r0], -sl, lsl #2
    a5e4:	ldcl	7, cr15, [r8], #988	; 0x3dc
    a5e8:	adcsle	r2, r4, r0, lsl #16
    a5ec:			; <UNDEFINED> instruction: 0xf1006902
    a5f0:	strtmi	r0, [r8], -r8, lsl #2
    a5f4:	blx	ac85e8 <mount@plt+0xac6100>
    a5f8:	str	r4, [r9, r6, lsl #8]!
    a5fc:	svceq	0x0000f1ba
    a600:	strmi	sp, [r2], r2, asr #3
    a604:			; <UNDEFINED> instruction: 0xf43f2b00
    a608:	ldr	sl, [sp, r3, lsr #30]!
    a60c:	ldrdhi	pc, [r4], -sp
    a610:	stcmi	6, cr4, [r7, #-140]!	; 0xffffff74
    a614:	bmi	adbe2c <mount@plt+0xad9944>
    a618:			; <UNDEFINED> instruction: 0xf8582101
    a61c:	ldrbtmi	r0, [sl], #-5
    a620:			; <UNDEFINED> instruction: 0xf7f76800
    a624:			; <UNDEFINED> instruction: 0xe614ee7c
    a628:	strtmi	r4, [r0], -r7, lsr #18
    a62c:			; <UNDEFINED> instruction: 0xf7f74479
    a630:	mcrne	14, 0, lr, cr3, cr10, {0}
    a634:	svclt	0x00184682
    a638:	blcs	13244 <mount@plt+0x10d5c>
    a63c:	svcge	0x0008f43f
    a640:	svclt	0x0000e7a2
    a644:	andeq	sp, r1, r8, asr #26
    a648:	andeq	r0, r0, r4, lsr #4
    a64c:	andeq	sp, r1, r8, lsr #26
    a650:	strdeq	pc, [r1], -sl
    a654:	andeq	sl, r0, lr, ror #16
    a658:	andeq	sl, r0, lr, asr r8
    a65c:	andeq	sl, r0, lr, asr #16
    a660:	andeq	sl, r0, r0, asr #16
    a664:	andeq	sl, r0, r4, lsr r8
    a668:	andeq	sl, r0, r6, asr #27
    a66c:	andeq	sl, r0, ip, lsl #15
    a670:	andeq	pc, r1, r2, asr #23
    a674:	strdeq	sl, [r0], -r4
    a678:	andeq	pc, r1, r8, lsr fp	; <UNPREDICTABLE>
    a67c:	andeq	sp, r1, r6, ror #27
    a680:	andeq	sp, r1, r0, lsr #22
    a684:	andeq	sl, r0, lr, asr r6
    a688:	andeq	sl, r0, lr, lsr r2
    a68c:	andeq	sl, r0, r6, ror #11
    a690:			; <UNDEFINED> instruction: 0x0001f9bc
    a694:	andeq	sl, r0, r4, lsr #22
    a698:	andeq	pc, r1, r6, lsl r9	; <UNPREDICTABLE>
    a69c:	andeq	pc, r1, r2, lsl #18
    a6a0:	andeq	sl, r0, r6, asr r7
    a6a4:	andeq	sl, r0, ip, ror r7
    a6a8:	andeq	sl, r0, r6, lsl #8
    a6ac:	strdeq	sl, [r0], -ip
    a6b0:	andeq	r0, r0, r8, lsr r2
    a6b4:	andeq	sl, r0, r6, asr r6
    a6b8:	andeq	sl, r0, r2, ror #12
    a6bc:	andeq	sl, r0, r2, asr r3
    a6c0:	andeq	sl, r0, r4, asr r3
    a6c4:	strdeq	sl, [r0], -r2
    a6c8:	ldrdeq	sl, [r0], -r0
    a6cc:			; <UNDEFINED> instruction: 0x212f4a1e
    a6d0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    a6d4:	sbclt	fp, r8, r0, lsl r5
    a6d8:			; <UNDEFINED> instruction: 0x460458d3
    a6dc:	movtls	r6, #30747	; 0x781b
    a6e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a6e4:	stc	7, cr15, [r6, #988]!	; 0x3dc
    a6e8:	ldmdbmi	r9, {r4, r5, r6, r7, r8, ip, sp, pc}
    a6ec:	bge	1135408 <mount@plt+0x1132f20>
    a6f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a6f4:	stcl	7, cr15, [r8, #988]	; 0x3dc
    a6f8:			; <UNDEFINED> instruction: 0xd1202802
    a6fc:	addvc	pc, lr, pc, asr #8
    a700:	ldc	7, cr15, [lr, #-988]!	; 0xfffffc24
    a704:			; <UNDEFINED> instruction: 0xb1204604
    a708:	addvc	pc, lr, #1325400064	; 0x4f000000
    a70c:			; <UNDEFINED> instruction: 0xf7f74669
    a710:	bmi	445890 <mount@plt+0x4433a8>
    a714:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a718:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a71c:	subsmi	r9, sl, r7, asr #22
    a720:	strtmi	sp, [r0], -pc, lsl #2
    a724:	ldclt	0, cr11, [r0, #-288]	; 0xfffffee0
    a728:	bge	111cb5c <mount@plt+0x111a674>
    a72c:			; <UNDEFINED> instruction: 0xf04f4620
    a730:	ldrbtmi	r3, [r9], #-1023	; 0xfffffc01
    a734:			; <UNDEFINED> instruction: 0xf7f79345
    a738:	stmdacs	r1, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    a73c:	strcs	sp, [r0], #-222	; 0xffffff22
    a740:			; <UNDEFINED> instruction: 0xf7f7e7e7
    a744:	svclt	0x0000ec7a
    a748:	andeq	sp, r1, r6, lsr #13
    a74c:	andeq	r0, r0, r4, lsr #4
    a750:	muleq	r0, lr, r2
    a754:	andeq	sp, r1, r2, ror #12
    a758:	andeq	sl, r0, r6, ror #4
    a75c:			; <UNDEFINED> instruction: 0x4605b538
    a760:	strmi	r2, [ip], -ip
    a764:	stc	7, cr15, [ip, #-988]	; 0xfffffc24
    a768:	andcs	fp, r0, #32, 2
    a76c:	stmib	r0, {r0, r2, sp, lr}^
    a770:	cfldrslt	mvf2, [r8, #-4]!
    a774:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    a778:	ldmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a77c:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a780:	svcmi	0x00f0e92d
    a784:			; <UNDEFINED> instruction: 0xf2ad447a
    a788:			; <UNDEFINED> instruction: 0xf8df4d24
    a78c:			; <UNDEFINED> instruction: 0xf8df09e8
    a790:	vldrge.16	s3, [r5, #464]	; 0x1d0	; <UNPREDICTABLE>
    a794:	andls	r4, r7, r8, ror r4
    a798:			; <UNDEFINED> instruction: 0xf10d58d3
    a79c:			; <UNDEFINED> instruction: 0xf8df0834
    a7a0:	ldmdavs	fp, {r2, r3, r4, r6, r7, r8, fp, sp}
    a7a4:	ldrcc	pc, [ip], #-2253	; 0xfffff733
    a7a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a7ac:	strls	r2, [r6, #-768]	; 0xfffffd00
    a7b0:	movwls	r4, #22171	; 0x569b
    a7b4:	stmdapl	r4, {r1, r3, r4, r6, r7, r9, sl, lr}^
    a7b8:			; <UNDEFINED> instruction: 0xf8df46ab
    a7bc:			; <UNDEFINED> instruction: 0xf06f69c4
    a7c0:			; <UNDEFINED> instruction: 0xf8cd0101
    a7c4:	eorvs	r8, r3, r0, lsl r0
    a7c8:	strls	r4, [r9], #-1150	; 0xfffffb82
    a7cc:	strls	r2, [r3], #-1224	; 0xfffffb38
    a7d0:			; <UNDEFINED> instruction: 0xf88d5882
    a7d4:			; <UNDEFINED> instruction: 0xf8df3354
    a7d8:	andls	r3, r2, #172, 18	; 0x2b0000
    a7dc:	andsvs	r4, r1, fp, ror r4
    a7e0:			; <UNDEFINED> instruction: 0xf8df9308
    a7e4:	ldrbtmi	r3, [fp], #-2468	; 0xfffff65c
    a7e8:	andmi	pc, sl, r3, lsl r9	; <UNPREDICTABLE>
    a7ec:	svceq	0x0012f114
    a7f0:			; <UNDEFINED> instruction: 0xf0009401
    a7f4:	blls	aaa98 <mount@plt+0xa85b0>
    a7f8:	ldcne	8, cr6, [r9], {27}
    a7fc:	subshi	pc, r3, #0
    a800:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    a804:			; <UNDEFINED> instruction: 0xf5b380fc
    a808:	vpmax.f32	d23, d16, d7
    a80c:	sfmne	f0, 1, [r3], #248	; 0xf8
    a810:	movwcs	r9, #8961	; 0x2301
    a814:	ldmdbcs	r4, {r0, r8, fp, ip, pc}^
    a818:	addshi	pc, r4, r0, lsl #4
    a81c:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a820:	ldrmi	r4, [r1], #-1146	; 0xfffffb86
    a824:			; <UNDEFINED> instruction: 0x214cf991
    a828:			; <UNDEFINED> instruction: 0xf040429a
    a82c:			; <UNDEFINED> instruction: 0xf991808b
    a830:			; <UNDEFINED> instruction: 0xf1baa1a4
    a834:	svclt	0x00d80f00
    a838:	streq	pc, [r0, -sl, asr #3]
    a83c:	ldclle	6, cr4, [r6, #-320]	; 0xfffffec0
    a840:	tstlt	fp, r5, lsl #22
    a844:	movwls	r3, #23297	; 0x5b01
    a848:			; <UNDEFINED> instruction: 0xf06f9907
    a84c:			; <UNDEFINED> instruction: 0xf8df0201
    a850:			; <UNDEFINED> instruction: 0xf1083940
    a854:	stmiapl	fp, {r2, fp}^
    a858:	ldmdavs	fp, {r1, r8, fp, ip, pc}
    a85c:			; <UNDEFINED> instruction: 0xf8c8600a
    a860:	bls	d6868 <mount@plt+0xd4380>
    a864:	eorvc	r3, r8, r1, lsl #10
    a868:	ldrbmi	r1, [fp], #-3667	; 0xfffff1ad
    a86c:	teqle	r7, #-805306359	; 0xd0000009
    a870:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
    a874:	bl	fe95b2e4 <mount@plt+0xfe958dfc>
    a878:			; <UNDEFINED> instruction: 0xf105050b
    a87c:	vmls.i8	d0, d0, d1
    a880:	subseq	r8, r2, r9, lsr #7
    a884:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    a888:			; <UNDEFINED> instruction: 0x4614429a
    a88c:	ldrmi	fp, [ip], -r8, lsr #31
    a890:	bl	12f8a4 <mount@plt+0x12d3bc>
    a894:	andcc	r0, r3, r4, lsl #1
    a898:	ldcl	7, cr15, [r2], #-988	; 0xfffffc24
    a89c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    a8a0:	orrshi	pc, r8, #0
    a8a4:	b	13d0cbc <mount@plt+0x13ce7d4>
    a8a8:	strbmi	r0, [sl], -r9, lsl #17
    a8ac:			; <UNDEFINED> instruction: 0xf7f74659
    a8b0:	stmdbls	r4, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    a8b4:	strtmi	r4, [r0], -r2, asr #12
    a8b8:	bl	fe24889c <mount@plt+0xfe2463b4>
    a8bc:	ldrmi	r9, [fp, #2822]	; 0xb06
    a8c0:	ldrbmi	sp, [r8], -r2
    a8c4:	bl	17488a8 <mount@plt+0x17463c0>
    a8c8:	ldrtmi	r9, [sp], #-2819	; 0xfffff4fd
    a8cc:	stmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    a8d0:	strtmi	r3, [r0], #2817	; 0xb01
    a8d4:	addsmi	r4, sp, #989855744	; 0x3b000000
    a8d8:	orrhi	pc, sl, #128	; 0x80
    a8dc:	strls	r4, [r4], #-1723	; 0xfffff945
    a8e0:	svceq	0x0023f1ba
    a8e4:	svcge	0x007df47f
    a8e8:	strcs	r4, [r0], #-1754	; 0xfffff926
    a8ec:			; <UNDEFINED> instruction: 0xf8dfe06b
    a8f0:	cdpne	8, 11, cr3, cr10, cr4, {5}
    a8f4:	ldrtmi	r4, [fp], #-1147	; 0xfffffb85
    a8f8:	eorsmi	pc, r8, #2408448	; 0x24c000
    a8fc:	blcs	75c150 <mount@plt+0x759c68>
    a900:	adcshi	pc, r5, #0, 4
    a904:			; <UNDEFINED> instruction: 0xf013e8df
    a908:	adcseq	r0, r3, #335544321	; 0x14000001
    a90c:	adcseq	r0, r3, #1946157057	; 0x74000001
    a910:	sbcseq	r0, pc, #232, 4	; 0x8000000e
    a914:	adcseq	r0, r3, #1610612749	; 0x6000000d
    a918:	sbcseq	r0, r3, #805306379	; 0x3000000b
    a91c:	rsbseq	r0, sp, #-805306356	; 0xd000000c
    a920:	adcseq	r0, r8, #-1879048182	; 0x9000000a
    a924:	movweq	r0, #21263	; 0x530f
    a928:	rsbseq	r0, sp, #-1342177265	; 0xb000000f
    a92c:			; <UNDEFINED> instruction: 0x0325032b
    a930:	tsteq	r5, #2080374784	; 0x7c000000
    a934:	adceq	r0, r9, #268435471	; 0x1000000f
    a938:	teqeq	r5, #-335544320	; 0xec000000
    a93c:	movteq	r0, #54099	; 0xd353
    a940:	sbceq	r0, r8, #-536870901	; 0xe000000b
    a944:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a948:	ldrbmi	r4, [r3], #-1147	; 0xfffffb85
    a94c:			; <UNDEFINED> instruction: 0x71fcf993
    a950:	bicle	r2, ip, r0, lsl #30
    a954:	blcs	31570 <mount@plt+0x2f088>
    a958:	subhi	pc, r0, #0
    a95c:	blcs	f1578 <mount@plt+0xef090>
    a960:	blls	bed7c <mount@plt+0xbc894>
    a964:	blcs	249d8 <mount@plt+0x224f0>
    a968:	orrshi	pc, r8, r0, lsl #6
    a96c:			; <UNDEFINED> instruction: 0xf8dfd029
    a970:			; <UNDEFINED> instruction: 0xf8df182c
    a974:	ldrbtmi	r2, [r9], #-2092	; 0xfffff7d4
    a978:	and	r4, r6, sl, ror r4
    a97c:	eorle	r4, r0, sp, asr r5
    a980:	vstrcc.16	s30, [r1, #-42]	; 0xffffffd6	; <UNPREDICTABLE>
    a984:	stmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    a988:			; <UNDEFINED> instruction: 0xf11456d4
    a98c:	rscsle	r0, r5, r2, lsl pc
    a990:	cfldrdcs	mvd3, [r4], {1}
    a994:	strmi	sp, [ip], #-2290	; 0xfffff70e
    a998:			; <UNDEFINED> instruction: 0x314cf994
    a99c:	mvnle	r2, r1, lsl #22
    a9a0:			; <UNDEFINED> instruction: 0x01a4f994
    a9a4:	strmi	r2, [r2], r0, lsl #16
    a9a8:	andcs	sp, r3, #232, 26	; 0x3a00
    a9ac:	ubfxcc	pc, pc, #17, #1
    a9b0:			; <UNDEFINED> instruction: 0xf1089205
    a9b4:	bls	1cc9cc <mount@plt+0x1ca4e4>
    a9b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9bc:	andcc	pc, r0, r8, asr #17
    a9c0:	ldrbmi	lr, [sl], pc, asr #14
    a9c4:	blls	1939d0 <mount@plt+0x1914e8>
    a9c8:	mulle	r2, sl, r5
    a9cc:			; <UNDEFINED> instruction: 0xf7f74650
    a9d0:			; <UNDEFINED> instruction: 0xf8dfead8
    a9d4:			; <UNDEFINED> instruction: 0xf8df27d0
    a9d8:	ldrbtmi	r3, [sl], #-1944	; 0xfffff868
    a9dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9e0:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    a9e4:			; <UNDEFINED> instruction: 0xf040405a
    a9e8:			; <UNDEFINED> instruction: 0x4620831a
    a9ec:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    a9f0:	svchi	0x00f0e8bd
    a9f4:			; <UNDEFINED> instruction: 0xf8dd4634
    a9f8:	strtmi	sl, [lr], -r8, lsr #32
    a9fc:	bls	b1e30 <mount@plt+0xaf948>
    aa00:	andsvs	r2, r3, r0, lsl #6
    aa04:			; <UNDEFINED> instruction: 0xf8dfe706
    aa08:	ldrtmi	r1, [r8], -r0, lsr #15
    aa0c:			; <UNDEFINED> instruction: 0xf7f74479
    aa10:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    aa14:			; <UNDEFINED> instruction: 0x81aaf000
    aa18:			; <UNDEFINED> instruction: 0x1790f8df
    aa1c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aa20:	b	1ac8a04 <mount@plt+0x1ac651c>
    aa24:			; <UNDEFINED> instruction: 0xf0002800
    aa28:			; <UNDEFINED> instruction: 0xf8df839c
    aa2c:	ldrtmi	r1, [r8], -r4, lsl #15
    aa30:			; <UNDEFINED> instruction: 0xf7f74479
    aa34:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    aa38:	orrshi	pc, r3, #0
    aa3c:			; <UNDEFINED> instruction: 0x1774f8df
    aa40:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aa44:	b	1648a28 <mount@plt+0x1646540>
    aa48:			; <UNDEFINED> instruction: 0xf0002800
    aa4c:			; <UNDEFINED> instruction: 0xf8df838a
    aa50:	ldrtmi	r1, [r8], -r8, ror #14
    aa54:			; <UNDEFINED> instruction: 0xf7f74479
    aa58:	stmdacs	r0, {r4, r6, r9, fp, sp, lr, pc}
    aa5c:	cmnhi	sp, #0	; <UNPREDICTABLE>
    aa60:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    aa64:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aa68:	b	11c8a4c <mount@plt+0x11c6564>
    aa6c:			; <UNDEFINED> instruction: 0xf0002800
    aa70:			; <UNDEFINED> instruction: 0xf8df8374
    aa74:	ldrtmi	r1, [r8], -ip, asr #14
    aa78:			; <UNDEFINED> instruction: 0xf7f74479
    aa7c:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    aa80:	msrhi	SPSR_fxc, #0
    aa84:			; <UNDEFINED> instruction: 0x173cf8df
    aa88:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aa8c:	b	d48a70 <mount@plt+0xd46588>
    aa90:			; <UNDEFINED> instruction: 0xf0002800
    aa94:			; <UNDEFINED> instruction: 0xf8df835e
    aa98:			; <UNDEFINED> instruction: 0x46381730
    aa9c:			; <UNDEFINED> instruction: 0xf7f74479
    aaa0:	stmdacs	r0, {r2, r3, r5, r9, fp, sp, lr, pc}
    aaa4:	cmphi	r1, #0	; <UNPREDICTABLE>
    aaa8:			; <UNDEFINED> instruction: 0x1720f8df
    aaac:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aab0:	b	8c8a94 <mount@plt+0x8c65ac>
    aab4:			; <UNDEFINED> instruction: 0xf0002800
    aab8:			; <UNDEFINED> instruction: 0xf8df833f
    aabc:			; <UNDEFINED> instruction: 0x46381714
    aac0:			; <UNDEFINED> instruction: 0xf7f74479
    aac4:	stmdacs	r0, {r1, r3, r4, r9, fp, sp, lr, pc}
    aac8:	msrhi	CPSR_fsc, #0
    aacc:			; <UNDEFINED> instruction: 0x1704f8df
    aad0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aad4:	b	448ab8 <mount@plt+0x4465d0>
    aad8:			; <UNDEFINED> instruction: 0xf0002800
    aadc:			; <UNDEFINED> instruction: 0xf8df831b
    aae0:			; <UNDEFINED> instruction: 0x463816f8
    aae4:			; <UNDEFINED> instruction: 0xf7f74479
    aae8:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
    aaec:	movwhi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    aaf0:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    aaf4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    aaf8:	ldmib	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aafc:			; <UNDEFINED> instruction: 0xf0002800
    ab00:			; <UNDEFINED> instruction: 0xf8df82f7
    ab04:			; <UNDEFINED> instruction: 0x463816dc
    ab08:			; <UNDEFINED> instruction: 0xf7f74479
    ab0c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    ab10:	rschi	pc, r5, #0
    ab14:			; <UNDEFINED> instruction: 0x16ccf8df
    ab18:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ab1c:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab20:			; <UNDEFINED> instruction: 0xf0002800
    ab24:			; <UNDEFINED> instruction: 0xf8df82d7
    ab28:	ldrtmi	r1, [r8], -r0, asr #13
    ab2c:			; <UNDEFINED> instruction: 0xf7f74479
    ab30:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    ab34:	sbchi	pc, lr, #0
    ab38:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    ab3c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ab40:	ldmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab44:			; <UNDEFINED> instruction: 0xf0002800
    ab48:			; <UNDEFINED> instruction: 0xf8df82c5
    ab4c:	ldrtmi	r1, [r8], -r4, lsr #13
    ab50:			; <UNDEFINED> instruction: 0xf7f74479
    ab54:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    ab58:	adcshi	pc, r7, #0
    ab5c:			; <UNDEFINED> instruction: 0x1694f8df
    ab60:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ab64:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab68:			; <UNDEFINED> instruction: 0xf0002800
    ab6c:			; <UNDEFINED> instruction: 0xf8df82ae
    ab70:	ldrtmi	r1, [r8], -r8, lsl #13
    ab74:			; <UNDEFINED> instruction: 0xf7f74479
    ab78:	stmdacs	r0, {r6, r7, r8, fp, sp, lr, pc}
    ab7c:	adchi	pc, r5, #0
    ab80:			; <UNDEFINED> instruction: 0x1678f8df
    ab84:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ab88:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab8c:			; <UNDEFINED> instruction: 0xf0002800
    ab90:			; <UNDEFINED> instruction: 0xf8df8297
    ab94:	ldrtmi	r1, [r8], -ip, ror #12
    ab98:			; <UNDEFINED> instruction: 0xf7f74479
    ab9c:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    aba0:	addhi	pc, lr, #0
    aba4:			; <UNDEFINED> instruction: 0x165cf8df
    aba8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    abac:	stmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abb0:			; <UNDEFINED> instruction: 0xf0002800
    abb4:			; <UNDEFINED> instruction: 0xf8df8285
    abb8:			; <UNDEFINED> instruction: 0x46381650
    abbc:			; <UNDEFINED> instruction: 0xf7f74479
    abc0:	stmdacs	r0, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
    abc4:	rsbshi	pc, r8, #0
    abc8:			; <UNDEFINED> instruction: 0x1640f8df
    abcc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    abd0:	ldmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abd4:			; <UNDEFINED> instruction: 0xf0002800
    abd8:			; <UNDEFINED> instruction: 0xf8df826f
    abdc:			; <UNDEFINED> instruction: 0x46381634
    abe0:			; <UNDEFINED> instruction: 0xf7f74479
    abe4:	stmdacs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
    abe8:	rsbhi	pc, r6, #0
    abec:			; <UNDEFINED> instruction: 0x1624f8df
    abf0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    abf4:	stmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abf8:			; <UNDEFINED> instruction: 0xf0002800
    abfc:			; <UNDEFINED> instruction: 0xf8df8259
    ac00:			; <UNDEFINED> instruction: 0x46381618
    ac04:			; <UNDEFINED> instruction: 0xf7f74479
    ac08:	stmdacs	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    ac0c:	subshi	pc, r0, #0
    ac10:			; <UNDEFINED> instruction: 0x1608f8df
    ac14:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ac18:	stmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac1c:			; <UNDEFINED> instruction: 0xf0002800
    ac20:			; <UNDEFINED> instruction: 0xf8df8243
    ac24:			; <UNDEFINED> instruction: 0x463815fc
    ac28:			; <UNDEFINED> instruction: 0xf7f74479
    ac2c:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    ac30:	eorshi	pc, sl, #0
    ac34:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ac38:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ac3c:	ldmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac40:			; <UNDEFINED> instruction: 0xf0002800
    ac44:			; <UNDEFINED> instruction: 0xf8df8215
    ac48:	ldrbtmi	r3, [fp], #-1504	; 0xfffffa20
    ac4c:			; <UNDEFINED> instruction: 0xf5b3681b
    ac50:			; <UNDEFINED> instruction: 0xf0007f86
    ac54:			; <UNDEFINED> instruction: 0xf5b38200
    ac58:			; <UNDEFINED> instruction: 0xf0007f87
    ac5c:	vld4.<illegal width 64>	{d24,d26,d28,d30}, [pc :128]
    ac60:	ldrmi	r7, [r3], #-642	; 0xfffffd7e
    ac64:	ldrtmi	r2, [r8], -r1, lsl #22
    ac68:	smlabbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
    ac6c:			; <UNDEFINED> instruction: 0xf7ff2101
    ac70:			; <UNDEFINED> instruction: 0xf8dff9d5
    ac74:	bls	1d80ec <mount@plt+0x1d5c04>
    ac78:			; <UNDEFINED> instruction: 0x601858d3
    ac7c:			; <UNDEFINED> instruction: 0xf0002800
    ac80:	bls	ab3c8 <mount@plt+0xa8ee0>
    ac84:	orrvc	pc, r1, #1325400064	; 0x4f000000
    ac88:			; <UNDEFINED> instruction: 0xf8df6013
    ac8c:	ldrbtmi	r2, [sl], #-1440	; 0xfffffa60
    ac90:			; <UNDEFINED> instruction: 0xf9934413
    ac94:	stmiane	r2!, {r2, r3, r4, r5, ip, sp}^
    ac98:	ldr	r9, [fp, #513]!	; 0x201
    ac9c:			; <UNDEFINED> instruction: 0xf06f9a02
    aca0:	andsvs	r0, r3, r1, lsl #6
    aca4:			; <UNDEFINED> instruction: 0xf8dfe663
    aca8:	stmib	sp, {r3, r7, r8, sl, ip, sp}^
    acac:	ldrtmi	sl, [r5], -sl, lsl #10
    acb0:			; <UNDEFINED> instruction: 0xf8dd447b
    acb4:	strtmi	sl, [r6], -r0, lsr #32
    acb8:	ldmdavc	sl!, {r0, r1, r2, r3, r4, fp, sp, lr}
    acbc:			; <UNDEFINED> instruction: 0xf8dfb9c2
    acc0:	smlsdxcs	r0, r4, r5, r3
    acc4:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    acc8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    accc:	strcs	pc, [r0], #-2259	; 0xfffff72d
    acd0:	strne	pc, [r4], #-2259	; 0xfffff72d
    acd4:	addmi	r6, sl, #7
    acd8:			; <UNDEFINED> instruction: 0xf8d3da4c
    acdc:	cfldrdne	mvd1, [r4], {8}
    ace0:	strmi	pc, [r0], #-2243	; 0xfffff73d
    ace4:	eorvc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    ace8:	ldmdavc	sl!, {r0, r1, r2, sp, lr}
    acec:	rscle	r2, r6, r0, lsl #20
    acf0:	svclt	0x00182a09
    acf4:	tstle	r8, r0, lsr #20
    acf8:	svccs	0x0001f817
    acfc:	svclt	0x00182a09
    ad00:	rscsle	r2, r9, r0, lsr #20
    ad04:			; <UNDEFINED> instruction: 0xf0002a00
    ad08:	ldrmi	r8, [r3], -lr, lsr #1
    ad0c:	svceq	0x00dff013
    ad10:			; <UNDEFINED> instruction: 0xf8dd4634
    ad14:	strtmi	sl, [lr], -r8, lsr #32
    ad18:	stcls	6, cr4, [fp, #-232]	; 0xffffff18
    ad1c:	cmp	r5, r9, lsl #2
    ad20:	andcc	r7, r1, #5439488	; 0x530000
    ad24:	bicseq	pc, pc, r3
    ad28:	svclt	0x00182b09
    ad2c:			; <UNDEFINED> instruction: 0xf0002900
    ad30:	blcs	172b260 <mount@plt+0x1728d78>
    ad34:	adcsmi	sp, sl, #244, 2	; 0x3d
    ad38:	sadd16mi	fp, r3, r8
    ad3c:			; <UNDEFINED> instruction: 0xf813d005
    ad40:			; <UNDEFINED> instruction: 0xf8031c01
    ad44:	adcsmi	r1, fp, #16384	; 0x4000
    ad48:	ldmdavc	r3, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ad4c:	andcc	r3, r1, #262144	; 0x40000
    ad50:	mvnle	r2, r0, lsl #22
    ad54:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    ad58:	andsvs	r4, sl, fp, ror r4
    ad5c:	blcs	868e50 <mount@plt+0x866968>
    ad60:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {3}
    ad64:	blcs	28f58 <mount@plt+0x26a70>
    ad68:	mcrge	4, 2, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    ad6c:			; <UNDEFINED> instruction: 0x23219a02
    ad70:	usada8	sl, r3, r0, r6
    ad74:	strcc	pc, [ip], #-2259	; 0xfffff72d
    ad78:			; <UNDEFINED> instruction: 0xf43f2b00
    ad7c:			; <UNDEFINED> instruction: 0xf8dfae3b
    ad80:			; <UNDEFINED> instruction: 0xf8df44c0
    ad84:	ldrbtmi	r9, [ip], #-1216	; 0xfffffb40
    ad88:	svccs	0x000044f9
    ad8c:			; <UNDEFINED> instruction: 0xf8d5d195
    ad90:	vst3.8	{d18-d20}, [pc], ip
    ad94:	strtmi	r6, [r8], -r0, lsl #3
    ad98:	ldm	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad9c:			; <UNDEFINED> instruction: 0xf43f2800
    ada0:			; <UNDEFINED> instruction: 0xf44fae29
    ada4:	strtmi	r6, [r8], -r0, lsl #3
    ada8:	b	ff748d8c <mount@plt+0xff7468a4>
    adac:			; <UNDEFINED> instruction: 0xf0002800
    adb0:	vand	d24, d0, d16
    adb4:	addsmi	r3, r8, #-134217725	; 0xf8000003
    adb8:	tsthi	sp, r0, lsl #4	; <UNPREDICTABLE>
    adbc:	stcpl	8, cr3, [fp], #-4
    adc0:	svclt	0x00082b0a
    adc4:	stmdavc	r3!, {r0, r1, r2, r3, r5, sl, ip, lr}
    adc8:	svclt	0x00182b30
    adcc:	svclt	0x00162b23
    add0:	andmi	pc, r0, r9, asr #17
    add4:	ldrdvc	pc, [r0], -sl
    add8:	ldrb	r4, [r6, r7, lsr #12]
    addc:	tstcs	r1, r9, lsl #30
    ade0:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ade4:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ade8:	ldrbtmi	r6, [fp], #-2104	; 0xfffff7c8
    adec:	eorsvs	r4, r8, r8, lsl #8
    adf0:	stmpl	r0, {r0, r1, r2, fp, ip, pc}
    adf4:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    adf8:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    adfc:	b	fe3c8de0 <mount@plt+0xfe3c68f8>
    ae00:			; <UNDEFINED> instruction: 0xf8d8e5b5
    ae04:	andcs	r1, r0, r0
    ae08:	stc2	7, cr15, [r8], #1020	; 0x3fc
    ae0c:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ae10:	addeq	lr, r4, #168, 22	; 0x2a000
    ae14:	stmdaeq	r4, {r1, r8, ip, sp, lr, pc}
    ae18:	ldrbtmi	r1, [fp], #-2861	; 0xfffff4d3
    ae1c:	ldrmi	r6, [pc], #-80	; ae24 <mount@plt+0x893c>
    ae20:	mulne	r0, r5, r9
    ae24:	subscs	pc, r8, #2473984	; 0x25c000
    ae28:	ldmne	r8, {r3, r4, r9, fp, ip, sp}
    ae2c:	rsbseq	pc, r8, #144, 18	; 0x240000
    ae30:	ldmdacs	r4, {r3, sl, lr}^
    ae34:	strmi	sp, [r3], #-2057	; 0xfffff7f7
    ae38:			; <UNDEFINED> instruction: 0x014cf993
    ae3c:	svclt	0x00044288
    ae40:			; <UNDEFINED> instruction: 0x01a4f993
    ae44:			; <UNDEFINED> instruction: 0xf43f4682
    ae48:			; <UNDEFINED> instruction: 0xf8dfad0c
    ae4c:	ldrbtmi	r3, [fp], #-1036	; 0xfffffbf4
    ae50:			; <UNDEFINED> instruction: 0xf992441a
    ae54:	strmi	r0, [r2], r0, lsl #5
    ae58:			; <UNDEFINED> instruction: 0xf8d8e503
    ae5c:	andcs	r1, r1, r0
    ae60:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    ae64:	bmi	fff84db4 <mount@plt+0xfff828cc>
    ae68:	andsvs	r4, r7, sl, ror r4
    ae6c:			; <UNDEFINED> instruction: 0xf1c4e725
    ae70:			; <UNDEFINED> instruction: 0xf8580301
    ae74:	strb	r0, [r9, r3, lsr #32]
    ae78:	ldrdne	pc, [r0], -r8
    ae7c:			; <UNDEFINED> instruction: 0xf7ff2005
    ae80:	strb	pc, [r3, sp, ror #24]	; <UNPREDICTABLE>
    ae84:	ldrdne	pc, [r0], -r8
    ae88:			; <UNDEFINED> instruction: 0xf7ff200b
    ae8c:	strmi	pc, [r1], -r7, ror #24
    ae90:			; <UNDEFINED> instruction: 0xf7ff2004
    ae94:	ldr	pc, [r9, r3, ror #24]!
    ae98:	andcs	r2, r9, r0, lsl #2
    ae9c:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    aea0:			; <UNDEFINED> instruction: 0xf8d8e7b4
    aea4:	andcs	r1, r4, r0
    aea8:	mrrc2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    aeac:			; <UNDEFINED> instruction: 0xf858e7ae
    aeb0:	str	r0, [fp, r4, lsl #24]!
    aeb4:	stcne	8, cr15, [r4], {88}	; 0x58
    aeb8:			; <UNDEFINED> instruction: 0xf7ff2003
    aebc:			; <UNDEFINED> instruction: 0xf8d8fc4f
    aec0:	subvs	r3, r3, r0
    aec4:			; <UNDEFINED> instruction: 0xf858e7a2
    aec8:	andcs	r1, r3, r8, lsl #24
    aecc:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    aed0:	ldrdcc	pc, [r0], -r8
    aed4:	ldr	r6, [r9, r3, asr #32]
    aed8:	stcne	8, cr15, [r8], {88}	; 0x58
    aedc:			; <UNDEFINED> instruction: 0xf7ff2002
    aee0:			; <UNDEFINED> instruction: 0xf8d8fc3d
    aee4:	subvs	r3, r3, r0
    aee8:			; <UNDEFINED> instruction: 0xf8d8e790
    aeec:	andcs	r1, r7, r0
    aef0:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
    aef4:	andcs	r4, r4, r1, lsl #12
    aef8:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
    aefc:			; <UNDEFINED> instruction: 0xf8d8e786
    af00:	andcs	r1, r5, r0
    af04:	stc2	7, cr15, [sl], #-1020	; 0xfffffc04
    af08:	andcs	r4, r4, r1, lsl #12
    af0c:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    af10:			; <UNDEFINED> instruction: 0xf8d8e77c
    af14:	andcs	r1, r6, r0
    af18:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    af1c:	andcs	r4, r4, r1, lsl #12
    af20:	ldc2	7, cr15, [ip], {255}	; 0xff
    af24:			; <UNDEFINED> instruction: 0xf8d8e772
    af28:	andcs	r1, r6, r0
    af2c:	ldc2	7, cr15, [r6], {255}	; 0xff
    af30:			; <UNDEFINED> instruction: 0xf8d8e76c
    af34:	andcs	r1, r8, r0
    af38:	ldc2	7, cr15, [r0], {255}	; 0xff
    af3c:	andcs	r4, r4, r1, lsl #12
    af40:	stc2	7, cr15, [ip], {255}	; 0xff
    af44:			; <UNDEFINED> instruction: 0xf8d8e762
    af48:	andcs	r1, r8, r0
    af4c:	stc2	7, cr15, [r6], {255}	; 0xff
    af50:			; <UNDEFINED> instruction: 0xf8d8e75c
    af54:	andcs	r1, r7, r0
    af58:	stc2	7, cr15, [r0], {255}	; 0xff
    af5c:			; <UNDEFINED> instruction: 0xf8d8e756
    af60:	andcs	r1, r0, r0
    af64:	blx	ffec8f6a <mount@plt+0xffec6a82>
    af68:	andcs	r4, r4, r1, lsl #12
    af6c:	blx	ffdc8f72 <mount@plt+0xffdc6a8a>
    af70:			; <UNDEFINED> instruction: 0xf8d8e74c
    af74:	andcs	r1, sl, r0
    af78:	blx	ffc48f7e <mount@plt+0xffc46a96>
    af7c:			; <UNDEFINED> instruction: 0xf8d8e746
    af80:	andcs	r1, r1, r0
    af84:	blx	ffac8f8a <mount@plt+0xffac6aa2>
    af88:	andcs	r4, r4, r1, lsl #12
    af8c:	blx	ff9c8f92 <mount@plt+0xff9c6aaa>
    af90:	blmi	fed04c88 <mount@plt+0xfed027a0>
    af94:	ldrdeq	pc, [r0], -r8
    af98:			; <UNDEFINED> instruction: 0xf8d3447b
    af9c:	andsvs	r3, r8, r0, lsl r4
    afa0:			; <UNDEFINED> instruction: 0xf8d8e734
    afa4:	andcs	r1, fp, r0
    afa8:	blx	ff648fae <mount@plt+0xff646ac6>
    afac:			; <UNDEFINED> instruction: 0xf8d8e72e
    afb0:	andcs	r1, sl, r0
    afb4:	blx	ff4c8fba <mount@plt+0xff4c6ad2>
    afb8:	andcs	r4, r4, r1, lsl #12
    afbc:	blx	ff3c8fc2 <mount@plt+0xff3c6ada>
    afc0:	andcs	lr, r0, r4, lsr #14
    afc4:	blcs	44c54 <mount@plt+0x4276c>
    afc8:	mcrge	4, 6, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    afcc:			; <UNDEFINED> instruction: 0xf8022300
    afd0:	ldrt	r3, [pc], r1, lsl #22
    afd4:			; <UNDEFINED> instruction: 0x21014a9c
    afd8:	ldrbmi	r9, [sl], r7, lsl #16
    afdc:	strcs	r4, [r2], #-2977	; 0xfffff45f
    afe0:	ldrbtmi	r5, [fp], #-2176	; 0xfffff780
    afe4:	stmdavs	r0, {r5, r7, r9, fp, lr}
    afe8:			; <UNDEFINED> instruction: 0xf7f7447a
    afec:	strbt	lr, [sl], #2456	; 0x998
    aff0:	strcs	r4, [r1], #-1722	; 0xfffff946
    aff4:	ldmmi	sp, {r1, r3, r5, r6, r7, sl, sp, lr, pc}
    aff8:	blmi	fe4d3860 <mount@plt+0xfe4d1378>
    affc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b000:	stmiapl	r3!, {r0, r1, r2, sl, fp, ip, pc}^
    b004:			; <UNDEFINED> instruction: 0xf7f7681b
    b008:			; <UNDEFINED> instruction: 0xf04fe85c
    b00c:			; <UNDEFINED> instruction: 0xf7f730ff
    b010:	ldmmi	r7, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    b014:	blmi	fe313850 <mount@plt+0xfe311368>
    b018:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b01c:			; <UNDEFINED> instruction: 0xf7f7e7f0
    b020:	ldmmi	r4, {r2, r3, fp, sp, lr, pc}
    b024:	blmi	fe2138a4 <mount@plt+0xfe2113bc>
    b028:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b02c:	stmiapl	r3!, {r0, r1, r2, sl, fp, ip, pc}^
    b030:			; <UNDEFINED> instruction: 0xf7f7681b
    b034:	andcs	lr, r1, r6, asr #16
    b038:	ldm	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b03c:			; <UNDEFINED> instruction: 0xf7ff4638
    b040:	blmi	1509d5c <mount@plt+0x1507874>
    b044:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    b048:	bicslt	r6, r0, r8, lsl r0
    b04c:	vpmax.s8	d25, d0, d2
    b050:	andsvs	r1, r3, sp, lsl #6
    b054:			; <UNDEFINED> instruction: 0x4638e619
    b058:			; <UNDEFINED> instruction: 0xff90f7fe
    b05c:	bls	1ddd94 <mount@plt+0x1db8ac>
    b060:			; <UNDEFINED> instruction: 0x601858d3
    b064:	bls	b77ac <mount@plt+0xb52c4>
    b068:	movwne	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    b06c:			; <UNDEFINED> instruction: 0xe60c6013
    b070:	vst1.32	{d20-d21}, [pc], r1
    b074:	blls	a7690 <mount@plt+0xa51a8>
    b078:	andsvs	r4, r9, sl, ror r4
    b07c:	andsvs	r4, r1, fp, lsl #12
    b080:	stcls	6, cr14, [r7], {3}
    b084:	ldmdami	r0!, {r0, r1, r3, r4, r5, r9, sl, lr}^
    b088:	bmi	1f13494 <mount@plt+0x1f10fac>
    b08c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    b090:			; <UNDEFINED> instruction: 0xf7f76800
    b094:	andcs	lr, r1, r4, asr #18
    b098:	stmia	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b09c:	andscs	r4, r5, #120, 16	; 0x780000
    b0a0:	tstcs	r1, r9, ror #22
    b0a4:			; <UNDEFINED> instruction: 0xe7c14478
    b0a8:	teqcs	ip, #8192	; 0x2000
    b0ac:	strb	r6, [ip, #19]!
    b0b0:	teqcs	lr, #8192	; 0x2000
    b0b4:	strb	r6, [r8, #19]!
    b0b8:	teqcs	sp, #8192	; 0x2000
    b0bc:	strb	r6, [r4, #19]!
    b0c0:	vpmax.s8	d25, d0, d2
    b0c4:	andsvs	r1, r3, r9, lsl #6
    b0c8:	bls	c484c <mount@plt+0xc2364>
    b0cc:	movwne	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    b0d0:	ldrb	r6, [sl, #19]
    b0d4:	vst1.8	{d25-d26}, [pc], r2
    b0d8:	andsvs	r7, r3, r4, lsl #7
    b0dc:	bmi	1a84838 <mount@plt+0x1a82350>
    b0e0:	orrvc	pc, r7, pc, asr #8
    b0e4:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    b0e8:			; <UNDEFINED> instruction: 0x460b6019
    b0ec:	strb	r6, [ip, #17]
    b0f0:	vst1.16	{d20-d21}, [pc :128], r5
    b0f4:	blls	a7714 <mount@plt+0xa522c>
    b0f8:	andsvs	r4, r9, sl, ror r4
    b0fc:	andsvs	r4, r1, fp, lsl #12
    b100:	bmi	18c4814 <mount@plt+0x18c232c>
    b104:	orrvc	pc, r3, pc, asr #8
    b108:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    b10c:			; <UNDEFINED> instruction: 0x460b6019
    b110:	ldr	r6, [sl, #17]!
    b114:	vpmin.s8	q10, q0, q7
    b118:	blls	8f534 <mount@plt+0x8d04c>
    b11c:	andsvs	r4, r9, sl, ror r4
    b120:	andsvs	r4, r1, fp, lsl #12
    b124:	bmi	17047f0 <mount@plt+0x1702308>
    b128:	orrvc	pc, r2, pc, asr #8
    b12c:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    b130:			; <UNDEFINED> instruction: 0x460b6019
    b134:	str	r6, [r8, #17]!
    b138:	vpmin.s8	q10, q0, <illegal reg q3.5>
    b13c:	blls	8f550 <mount@plt+0x8d068>
    b140:	andsvs	r4, r9, sl, ror r4
    b144:	andsvs	r4, r1, fp, lsl #12
    b148:	bls	c47cc <mount@plt+0xc22e4>
    b14c:	andsvs	r2, r3, r9, lsr #6
    b150:	bls	c47c4 <mount@plt+0xc22dc>
    b154:	andsvs	r2, r3, r8, lsr #6
    b158:	bls	c47bc <mount@plt+0xc22d4>
    b15c:	andsvs	r2, r3, ip, ror r3
    b160:	bls	c47b4 <mount@plt+0xc22cc>
    b164:	andsvs	r2, r3, r6, lsr #6
    b168:	svclt	0x0000e58f
    b16c:	strdeq	sp, [r1], -r4
    b170:	andeq	r0, r0, r4, lsr #4
    b174:	andeq	sp, r1, r4, ror #11
    b178:	andeq	r0, r0, r8, lsl r2
    b17c:	andeq	r0, r0, r0, asr r2
    b180:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    b184:	andeq	sp, r1, r8, lsr #18
    b188:	muleq	r0, r6, r0
    b18c:	andeq	fp, r0, ip, asr r0
    b190:	andeq	r0, r0, r0, ror r2
    b194:	andeq	sl, r0, r8, lsl #31
    b198:	andeq	sl, r0, r4, lsr pc
    b19c:	andeq	sl, r0, r6, lsl #30
    b1a0:	andeq	sl, r0, r4, lsl #30
    b1a4:	muleq	r1, lr, r3
    b1a8:	andeq	sl, r0, ip, lsr sp
    b1ac:	andeq	sl, r0, lr, lsr #26
    b1b0:	andeq	sl, r0, r0, lsr #26
    b1b4:	andeq	sl, r0, r2, lsl sp
    b1b8:	andeq	sl, r0, r4, lsl #26
    b1bc:	strdeq	sl, [r0], -r6
    b1c0:	muleq	r0, r0, fp
    b1c4:			; <UNDEFINED> instruction: 0x000096b6
    b1c8:	andeq	r9, r0, r4, lsr #17
    b1cc:			; <UNDEFINED> instruction: 0x0000acb2
    b1d0:	andeq	sl, r0, r4, lsr #25
    b1d4:	muleq	r0, r6, ip
    b1d8:	andeq	sl, r0, ip, lsl #25
    b1dc:	andeq	sl, r0, r2, lsl #25
    b1e0:	andeq	sl, r0, r4, ror ip
    b1e4:	andeq	sl, r0, sl, ror #24
    b1e8:	andeq	fp, r0, r8, lsl #5
    b1ec:	andeq	sl, r0, sl, asr #24
    b1f0:	andeq	sl, r0, ip, lsr ip
    b1f4:	andeq	sl, r0, lr, lsr #24
    b1f8:	andeq	sl, r0, r0, lsr #24
    b1fc:	andeq	sl, r0, r2, lsl ip
    b200:	andeq	sl, r0, r4, lsl #24
    b204:	strdeq	sl, [r0], -r6
    b208:	andeq	sl, r0, r8, ror #23
    b20c:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b210:	andeq	sl, r0, ip, asr #23
    b214:			; <UNDEFINED> instruction: 0x0000abbe
    b218:			; <UNDEFINED> instruction: 0x0000abb0
    b21c:	andeq	sl, r0, r2, lsr #23
    b220:	muleq	r0, r4, fp
    b224:	andeq	sl, r0, r6, lsl #23
    b228:			; <UNDEFINED> instruction: 0x0001d4b6
    b22c:	andeq	sl, r0, lr, ror #23
    b230:	andeq	sp, r1, r4, asr r4
    b234:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    b238:	andeq	sp, r1, sl, lsr r4
    b23c:	andeq	sp, r1, ip, lsr #7
    b240:	andeq	r0, r2, r2, lsl r5
    b244:	andeq	sp, r1, ip, ror r3
    b248:	andeq	r0, r0, r8, lsr r2
    b24c:	andeq	sl, r0, r2, lsr sl
    b250:	andeq	sl, r0, r2, lsr sl
    b254:	andeq	sl, r0, r2, ror #20
    b258:	andeq	sl, r0, lr, lsr #20
    b25c:	muleq	r1, ip, r2
    b260:	andeq	r0, r2, r0, lsl #6
    b264:	andeq	sl, r0, sl, ror r8
    b268:	andeq	sl, r0, r4, asr #16
    b26c:	andeq	sl, r0, lr, lsr #14
    b270:	andeq	sl, r0, r2, lsl #14
    b274:	ldrdeq	sl, [r0], -r2
    b278:	andeq	sp, r1, r8, lsl #1
    b27c:	andeq	sl, r0, r6, asr r7
    b280:	andeq	sl, r0, r8, lsr #14
    b284:	andeq	sp, r1, sl, lsl r0
    b288:	andeq	sp, r1, r8
    b28c:	strdeq	ip, [r1], -r6
    b290:	andeq	ip, r1, r4, ror #31
    b294:	ldrdeq	ip, [r1], -r2
    b298:	andeq	ip, r1, r0, asr #31
    b29c:	cfstr32mi	mvfx11, [lr], {56}	; 0x38
    b2a0:	ldrbtmi	r4, [ip], #-3342	; 0xfffff2f2
    b2a4:			; <UNDEFINED> instruction: 0xf8c4447d
    b2a8:			; <UNDEFINED> instruction: 0xf8c41404
    b2ac:			; <UNDEFINED> instruction: 0xf8c42408
    b2b0:			; <UNDEFINED> instruction: 0xf8c4340c
    b2b4:			; <UNDEFINED> instruction: 0xf7ff0410
    b2b8:	stmdblt	r0, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    b2bc:	blmi	23a7a4 <mount@plt+0x2382bc>
    b2c0:	stmdami	r8, {r3, r9, sp}
    b2c4:	stmiapl	fp!, {r0, r8, sp}^
    b2c8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b2cc:	mrc	7, 7, APSR_nzcv, cr8, cr6, {7}
    b2d0:	rscscc	pc, pc, pc, asr #32
    b2d4:	svclt	0x0000bd38
    b2d8:	strdeq	pc, [r1], -r6
    b2dc:	ldrdeq	ip, [r1], -r4
    b2e0:	andeq	r0, r0, r8, lsr r2
    b2e4:	andeq	sl, r0, r8, lsr #11
    b2e8:	blcs	ad5fc <mount@plt+0xab114>
    b2ec:	blcs	2bf334 <mount@plt+0x2bce4c>
    b2f0:	stmvs	r2, {r0, r2, r3, r8, ip, lr, pc}
    b2f4:	ldmdblt	sl, {r0, r1, fp, pc}
    b2f8:	stmdblt	sl, {r1, r6, r7, fp, sp, lr}
    b2fc:	orrslt	r6, r2, r2, lsl #18
    b300:	bcs	fffe9b10 <mount@plt+0xfffe7628>
    b304:			; <UNDEFINED> instruction: 0xf043d00b
    b308:	andhi	r0, r3, r2, lsl #6
    b30c:			; <UNDEFINED> instruction: 0x47704770
    b310:	stmdahi	r3, {r1, r7, fp, sp, lr}
    b314:			; <UNDEFINED> instruction: 0xf002b152
    b318:	bcs	ff80bee0 <mount@plt+0xff8099f8>
    b31c:			; <UNDEFINED> instruction: 0xf043d1f3
    b320:	andhi	r0, r3, sl, lsl #6
    b324:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    b328:	mvnle	r2, r0, lsl #20
    b32c:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    b330:	ldrbmi	r8, [r0, -r3]!
    b334:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    b338:	strmi	fp, [r5], -r4, lsl #3
    b33c:			; <UNDEFINED> instruction: 0xf7f6e009
    b340:	stmdavs	r3, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    b344:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    b348:	strle	r0, [r4], #-1179	; 0xfffffb65
    b34c:	svcmi	0x0001f815
    b350:	stfcsd	f3, [pc], #-144	; b2c8 <mount@plt+0x8de0>
    b354:			; <UNDEFINED> instruction: 0xf04fd1f3
    b358:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    b35c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    b360:	mvnsmi	lr, #737280	; 0xb4000
    b364:	mrrcmi	0, 11, fp, sl, cr11
    b368:	ldclmi	15, cr10, [sl, #-100]	; 0xffffff9c
    b36c:	ldrbtmi	r2, [ip], #-896	; 0xfffffc80
    b370:	cfldrdmi	mvd9, [r9], {-0}
    b374:	tstls	r2, sp, ror r4
    b378:	andls	r4, r1, r9, lsl #13
    b37c:	stmdbpl	ip!, {r1, r2, r4, r9, sl, lr}
    b380:			; <UNDEFINED> instruction: 0x46194638
    b384:	stmdavs	r4!, {r0, r9, sp}
    b388:			; <UNDEFINED> instruction: 0xf04f9439
    b38c:			; <UNDEFINED> instruction: 0xf7f70400
    b390:			; <UNDEFINED> instruction: 0xf8dfe894
    b394:	ldrbtmi	r8, [r8], #328	; 0x148
    b398:	ldmdacs	lr!, {r0, fp, ip, sp}^
    b39c:	ldmdbmi	r0, {r0, r3, r4, r6, fp, ip, lr, pc}^
    b3a0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b3a4:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b3a8:	stmdacs	r0, {r2, r9, sl, lr}
    b3ac:	stcge	0, cr13, [r5, #-424]	; 0xfffffe58
    b3b0:	cmpcs	r0, r2, lsl #12
    b3b4:			; <UNDEFINED> instruction: 0xf7f64628
    b3b8:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    b3bc:	tstcs	sl, r7, ror r0
    b3c0:			; <UNDEFINED> instruction: 0xf7f64628
    b3c4:	tstlt	r8, r8, lsr pc
    b3c8:	andvc	r2, r3, r0, lsl #6
    b3cc:			; <UNDEFINED> instruction: 0xf7f64620
    b3d0:	andcs	lr, r0, #184, 30	; 0x2e0
    b3d4:	strtmi	sl, [r8], -r4, lsl #18
    b3d8:	ldc	7, cr15, [sl, #984]	; 0x3d8
    b3dc:	blne	14f1bf4 <mount@plt+0x14ef70c>
    b3e0:			; <UNDEFINED> instruction: 0xf383fab3
    b3e4:	ldmdbeq	fp, {r1, r4, fp, ip, sp, lr}^
    b3e8:	svclt	0x00182a00
    b3ec:	strmi	r2, [r4], -r1, lsl #6
    b3f0:	teqle	fp, r0, lsl #22
    b3f4:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    b3f8:	movwcc	r3, #15105	; 0x3b01
    b3fc:	andcs	sp, r0, ip, lsl #16
    b400:	bmi	e234d8 <mount@plt+0xe20ff0>
    b404:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    b408:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b40c:	subsmi	r9, sl, r9, lsr fp
    b410:	eorslt	sp, fp, ip, asr r1
    b414:	mvnshi	lr, #12386304	; 0xbd0000
    b418:	svc	0x0012f7f6
    b41c:	stmdacs	r2!, {fp, sp, lr}
    b420:	blmi	c7fbdc <mount@plt+0xc7d6f4>
    b424:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    b428:			; <UNDEFINED> instruction: 0xf7f6682c
    b42c:	bmi	c06f0c <mount@plt+0xc04a24>
    b430:	tstcs	r1, fp, lsr r6
    b434:	andls	r4, r0, sl, ror r4
    b438:			; <UNDEFINED> instruction: 0xf7f64620
    b43c:	bmi	b47204 <mount@plt+0xb44d1c>
    b440:	stmdavs	r8!, {r0, r1, r3, r4, r5, r9, sl, lr}
    b444:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    b448:	svc	0x0068f7f6
    b44c:	rscscc	pc, pc, pc, asr #32
    b450:	blmi	9853b4 <mount@plt+0x982ecc>
    b454:	stmdami	r7!, {r1, r2, r5, r9, sp}
    b458:			; <UNDEFINED> instruction: 0xf8582101
    b45c:	ldrbtmi	r3, [r8], #-3
    b460:			; <UNDEFINED> instruction: 0xf7f6681b
    b464:			; <UNDEFINED> instruction: 0xf04fee2e
    b468:			; <UNDEFINED> instruction: 0xe7ca30ff
    b46c:			; <UNDEFINED> instruction: 0x462b481e
    b470:	tstcs	r1, r1, lsr #20
    b474:	andpl	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    b478:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    b47c:			; <UNDEFINED> instruction: 0xf7f69700
    b480:	ldrb	lr, [ip, lr, asr #30]
    b484:			; <UNDEFINED> instruction: 0xf8584b18
    b488:	ldmdavs	ip, {r0, r1, ip, sp}
    b48c:	mrc	7, 6, APSR_nzcv, cr8, cr6, {7}
    b490:			; <UNDEFINED> instruction: 0xf7f66800
    b494:	ldrtmi	lr, [fp], -r2, lsl #29
    b498:	strmi	r2, [r2], -r1, lsl #2
    b49c:	bmi	5efca4 <mount@plt+0x5ed7bc>
    b4a0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b4a4:	svc	0x003af7f6
    b4a8:	rscscc	pc, pc, pc, asr #32
    b4ac:	stmdami	lr, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    b4b0:	bmi	4dcde4 <mount@plt+0x4da8fc>
    b4b4:			; <UNDEFINED> instruction: 0xf8582101
    b4b8:	ldrbtmi	r5, [sl], #-0
    b4bc:	strls	r6, [r0, -r8, lsr #16]
    b4c0:	svc	0x002cf7f6
    b4c4:			; <UNDEFINED> instruction: 0xf7f64620
    b4c8:			; <UNDEFINED> instruction: 0xe7b8ef3c
    b4cc:	ldc	7, cr15, [r4, #984]!	; 0x3d8
    b4d0:	muleq	r0, r6, r7
    b4d4:	andeq	ip, r1, r4, lsl #20
    b4d8:	andeq	r0, r0, r4, lsr #4
    b4dc:	andeq	ip, r1, r2, ror #19
    b4e0:	andeq	r9, r0, r2, ror #20
    b4e4:	andeq	ip, r1, r2, ror r9
    b4e8:	andeq	r0, r0, r8, lsr r2
    b4ec:	andeq	sl, r0, r8, ror r7
    b4f0:	andeq	sl, r0, r6, ror r7
    b4f4:			; <UNDEFINED> instruction: 0x0000a6be
    b4f8:	andeq	sl, r0, ip, lsl #14
    b4fc:	andeq	sl, r0, r2, lsr #13
    b500:	muleq	r0, sl, r6
    b504:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    b508:	stmdble	ip, {r0, r2, r8, r9, fp, sp}
    b50c:	msreq	SPSR_c, #160, 2	; 0x28
    b510:	stmdble	r6, {r0, r2, r8, r9, fp, sp}
    b514:	sbclt	r3, r3, #48, 16	; 0x300000
    b518:	svclt	0x00882b09
    b51c:	rscscc	pc, pc, pc, asr #32
    b520:	ldmdacc	r7, {r4, r5, r6, r8, r9, sl, lr}^
    b524:	ldmdacc	r7!, {r4, r5, r6, r8, r9, sl, lr}
    b528:	svclt	0x00004770
    b52c:			; <UNDEFINED> instruction: 0x4606b570
    b530:	addlt	r4, r2, r9, lsl r8
    b534:	ldrbtmi	r4, [r8], #-2841	; 0xfffff4e7
    b538:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    b53c:			; <UNDEFINED> instruction: 0xf04f9301
    b540:			; <UNDEFINED> instruction: 0xb3210300
    b544:	strmi	r7, [ip], -fp, lsl #16
    b548:	strbtmi	fp, [r9], -fp, lsl #6
    b54c:			; <UNDEFINED> instruction: 0xf7f64620
    b550:	blls	468d8 <mount@plt+0x443f0>
    b554:	svclt	0x00182b00
    b558:	strmi	r4, [r5], -r3, lsr #5
    b55c:	ldmdavc	fp, {r0, r1, r2, r4, ip, lr, pc}
    b560:			; <UNDEFINED> instruction: 0xf100b9ab
    b564:	blcc	5c16c <mount@plt+0x59c84>
    b568:	stmdale	fp, {r0, r1, r8, r9, ip, sp}
    b56c:	eorsvs	r2, r5, r0
    b570:	blmi	29dda4 <mount@plt+0x29b8bc>
    b574:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b578:	blls	655e8 <mount@plt+0x63100>
    b57c:	qaddle	r4, sl, r9
    b580:	ldcllt	0, cr11, [r0, #-8]!
    b584:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    b588:	blcs	8a559c <mount@plt+0x8a30b4>
    b58c:			; <UNDEFINED> instruction: 0xf04fd1ee
    b590:			; <UNDEFINED> instruction: 0xe7ed30ff
    b594:	ldcl	7, cr15, [r0, #-984]	; 0xfffffc28
    b598:	andeq	ip, r1, r2, asr #16
    b59c:	andeq	r0, r0, r4, lsr #4
    b5a0:	andeq	ip, r1, r4, lsl #16
    b5a4:	subsmi	fp, r8, #12288	; 0x3000
    b5a8:			; <UNDEFINED> instruction: 0xd1074398
    b5ac:	subseq	fp, fp, r3, lsr #2
    b5b0:	andeq	pc, r1, r0, lsl #2
    b5b4:			; <UNDEFINED> instruction: 0x4770d1fb
    b5b8:			; <UNDEFINED> instruction: 0x47704618
    b5bc:	rscscc	pc, pc, pc, asr #32
    b5c0:	svclt	0x00004770
    b5c4:			; <UNDEFINED> instruction: 0x4606b570
    b5c8:	addlt	r4, r2, r8, lsl r8
    b5cc:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    b5d0:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    b5d4:			; <UNDEFINED> instruction: 0xf04f9301
    b5d8:	movwlt	r0, #37632	; 0x9300
    b5dc:	strmi	r7, [ip], -fp, lsl #16
    b5e0:			; <UNDEFINED> instruction: 0x4669b1f3
    b5e4:			; <UNDEFINED> instruction: 0xf7f64620
    b5e8:	blls	46e58 <mount@plt+0x44970>
    b5ec:	svclt	0x00182b00
    b5f0:	strmi	r4, [r5], -r3, lsr #5
    b5f4:	ldmdavc	fp, {r2, r4, ip, lr, pc}
    b5f8:	mcrrne	9, 9, fp, r3, cr3	; <UNPREDICTABLE>
    b5fc:	andcs	sp, r0, fp
    b600:	bmi	3236dc <mount@plt+0x3211f4>
    b604:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b608:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b60c:	subsmi	r9, sl, r1, lsl #22
    b610:	andlt	sp, r2, r9, lsl #2
    b614:			; <UNDEFINED> instruction: 0xf7f6bd70
    b618:	stmdavs	r3, {r2, r4, r9, sl, fp, sp, lr, pc}
    b61c:	mvnle	r2, r2, lsr #22
    b620:	rscscc	pc, pc, pc, asr #32
    b624:			; <UNDEFINED> instruction: 0xf7f6e7ed
    b628:	svclt	0x0000ed08
    b62c:	andeq	ip, r1, sl, lsr #15
    b630:	andeq	r0, r0, r4, lsr #4
    b634:	andeq	ip, r1, r2, ror r7
    b638:	mvnsmi	lr, sp, lsr #18
    b63c:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    b640:	strmi	r8, [r0], r2, lsl #22
    b644:			; <UNDEFINED> instruction: 0x460d4a55
    b648:			; <UNDEFINED> instruction: 0x46084b55
    b64c:			; <UNDEFINED> instruction: 0x212e447a
    b650:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    b654:	movwls	r6, #6171	; 0x181b
    b658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b65c:	stcl	7, cr15, [sl, #984]!	; 0x3d8
    b660:	subsle	r2, fp, r0, lsl #16
    b664:	strtmi	r4, [r8], -r9, ror #12
    b668:	mcr	7, 2, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b66c:	bleq	ff047148 <mount@plt+0xff044c60>
    b670:	blhi	1047138 <mount@plt+0x1044c50>
    b674:	blx	447240 <mount@plt+0x444d58>
    b678:	cdpls	4, 0, cr13, cr0, cr1, {2}
    b67c:	svclt	0x001842ae
    b680:	eorsle	r2, ip, r0, lsl #28
    b684:	blvc	1046d08 <mount@plt+0x1044820>
    b688:	bleq	1207160 <mount@plt+0x1204c78>
    b68c:	blx	447258 <mount@plt+0x444d70>
    b690:			; <UNDEFINED> instruction: 0xf7f6d15a
    b694:	stmdavs	r3, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    b698:	eorsle	r2, r0, r2, lsr #22
    b69c:	eorsvs	r2, fp, r1, lsl #6
    b6a0:	ldcl	8, cr7, [pc, #204]	; b774 <mount@plt+0x928c>
    b6a4:	blcs	29fa0 <mount@plt+0x27ab8>
    b6a8:	ldmdbmi	lr!, {r5, r6, ip, lr, pc}
    b6ac:	ldrtmi	r2, [r0], -r0, lsl #6
    b6b0:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
    b6b4:	stcl	7, cr15, [r0], #984	; 0x3d8
    b6b8:	subsle	r2, lr, r0, lsl #16
    b6bc:			; <UNDEFINED> instruction: 0x4630493a
    b6c0:			; <UNDEFINED> instruction: 0xf7f64479
    b6c4:	stmdacs	r0, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    b6c8:	ldmdbmi	r8!, {r0, r1, r2, r4, r6, ip, lr, pc}
    b6cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b6d0:	ldcl	7, cr15, [r2], {246}	; 0xf6
    b6d4:	subsle	r2, r0, r0, lsl #16
    b6d8:			; <UNDEFINED> instruction: 0x46304935
    b6dc:			; <UNDEFINED> instruction: 0xf7f64479
    b6e0:	stmdacs	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    b6e4:	ldmdbmi	r3!, {r0, r2, r4, r5, ip, lr, pc}
    b6e8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b6ec:	stcl	7, cr15, [r4], {246}	; 0xf6
    b6f0:	ldmdbmi	r1!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    b6f4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b6f8:	ldc	7, cr15, [lr], #984	; 0x3d8
    b6fc:			; <UNDEFINED> instruction: 0xf04fb348
    b700:	bmi	b97b04 <mount@plt+0xb9561c>
    b704:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    b708:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b70c:	subsmi	r9, sl, r1, lsl #22
    b710:	andlt	sp, r2, r8, lsr r1
    b714:	blhi	c6a10 <mount@plt+0xc4528>
    b718:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b71c:	strbtmi	r4, [r9], -r2, lsl #12
    b720:			; <UNDEFINED> instruction: 0xf7f64628
    b724:	mcrls	13, 0, lr, cr0, cr12, {3}
    b728:	svclt	0x00182e00
    b72c:	strmi	r4, [r4], -lr, lsr #5
    b730:	mcrrne	0, 14, sp, r3, cr5
    b734:			; <UNDEFINED> instruction: 0xf7f6d104
    b738:	stmdavs	r3, {r2, r7, r8, sl, fp, sp, lr, pc}
    b73c:	sbcsle	r2, lr, r2, lsr #22
    b740:	bmi	fe446f64 <mount@plt+0xfe444a7c>
    b744:	blhi	1a0722c <mount@plt+0x1a04d44>
    b748:	eorsvs	r2, fp, r1, lsl #6
    b74c:	blcs	29820 <mount@plt+0x27338>
    b750:	nrm<illegal precision>p	f5, #3.0
    b754:	vcvt.f64.s32	d7, s16
    b758:	vcmp.f64	d6, d23
    b75c:	vsqrt.f64	d22, d8
    b760:	svclt	0x005cfa10
    b764:	bvc	46e8c <mount@plt+0x449a4>
    b768:	strble	r2, [sl]
    b76c:	cdp	0, 1, cr2, cr7, cr0, {0}
    b770:	movwcc	r3, #6800	; 0x1a90
    b774:	andcc	pc, r0, r8, asr #17
    b778:	ldc	7, cr14, [pc, #780]	; ba8c <mount@plt+0x95a4>
    b77c:	vmul.f64	d7, d8, d5
    b780:	strb	r8, [r6, r7, lsl #22]!
    b784:	mrrc	7, 15, pc, r8, cr6	; <UNPREDICTABLE>
    b788:	andeq	r0, r0, r0
    b78c:	svcvc	0x00f00000	; IMB
    b790:	andeq	r0, r0, r0
    b794:	addmi	r4, pc, r0
    b798:			; <UNDEFINED> instruction: 0xffffffff
    b79c:	andeq	ip, r1, ip, lsr #14
    b7a0:	andeq	r0, r0, r4, lsr #4
    b7a4:	andeq	r8, r0, sl, ror r8
    b7a8:	andeq	r7, r0, r8, ror #15
    b7ac:	andeq	sl, r0, r2, lsl #10
    b7b0:	ldrdeq	r7, [r0], -r8
    b7b4:	andeq	sl, r0, lr, ror #9
    b7b8:	andeq	sl, r0, sl, ror #9
    b7bc:	andeq	ip, r1, r2, ror r6
    b7c0:			; <UNDEFINED> instruction: 0x4605b5f0
    b7c4:	addlt	r4, r3, sl, lsl r8
    b7c8:	ldrbtmi	r4, [r8], #-2842	; 0xfffff4e6
    b7cc:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    b7d0:			; <UNDEFINED> instruction: 0xf04f9301
    b7d4:	teqlt	r1, #0, 6
    b7d8:	strmi	r7, [ip], -fp, lsl #16
    b7dc:			; <UNDEFINED> instruction: 0x4669b31b
    b7e0:			; <UNDEFINED> instruction: 0xf7f64620
    b7e4:	blls	46dc4 <mount@plt+0x448dc>
    b7e8:	svclt	0x00182b00
    b7ec:	strmi	r4, [r6], -r3, lsr #5
    b7f0:	andsle	r4, r8, pc, lsl #12
    b7f4:	ldmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    b7f8:	svclt	0x00081c4b
    b7fc:	svccc	0x00fff1b0
    b800:	andcs	sp, r0, ip
    b804:	strvs	lr, [r0, -r5, asr #19]
    b808:	blmi	29e03c <mount@plt+0x29bb54>
    b80c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b810:	blls	65880 <mount@plt+0x63398>
    b814:	qaddle	r4, sl, r9
    b818:	ldcllt	0, cr11, [r0, #12]!
    b81c:	ldc	7, cr15, [r0, #-984]	; 0xfffffc28
    b820:	blcs	8a5834 <mount@plt+0x8a334c>
    b824:			; <UNDEFINED> instruction: 0xf04fd1ed
    b828:			; <UNDEFINED> instruction: 0xe7ed30ff
    b82c:	stc	7, cr15, [r4], {246}	; 0xf6
    b830:	andeq	ip, r1, lr, lsr #11
    b834:	andeq	r0, r0, r4, lsr #4
    b838:	andeq	ip, r1, ip, ror #10
    b83c:	svclt	0x0000e6c2
    b840:			; <UNDEFINED> instruction: 0x4605b530
    b844:	addlt	r4, r3, r8, lsl r8
    b848:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    b84c:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    b850:			; <UNDEFINED> instruction: 0xf04f9301
    b854:	movwlt	r0, #37632	; 0x9300
    b858:	strmi	r7, [ip], -fp, lsl #16
    b85c:			; <UNDEFINED> instruction: 0x4669b1f3
    b860:			; <UNDEFINED> instruction: 0xf7f64620
    b864:	bls	46bdc <mount@plt+0x446f4>
    b868:	svccc	0x0080f5b0
    b86c:	movwcs	fp, #3892	; 0xf34
    b870:	bcs	1447c <mount@plt+0x11f94>
    b874:	adcmi	fp, r2, #24, 30	; 0x60
    b878:	ldmdavc	r2, {r4, ip, lr, pc}
    b87c:	svclt	0x00182a00
    b880:	ldmdblt	fp, {r0, r8, r9, sp}^
    b884:	stmdbmi	sl, {r3, r5, pc}
    b888:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    b88c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    b890:	subsmi	r9, r1, r1, lsl #20
    b894:	ldrmi	sp, [r8], -r5, lsl #2
    b898:	ldclt	0, cr11, [r0, #-12]!
    b89c:	mvnscc	pc, #79	; 0x4f
    b8a0:			; <UNDEFINED> instruction: 0xf7f6e7f1
    b8a4:	svclt	0x0000ebca
    b8a8:	andeq	ip, r1, lr, lsr #10
    b8ac:	andeq	r0, r0, r4, lsr #4
    b8b0:	andeq	ip, r1, lr, ror #9
    b8b4:			; <UNDEFINED> instruction: 0x4605b530
    b8b8:	addlt	r4, r3, r7, lsl r8
    b8bc:	ldrbtmi	r4, [r8], #-2839	; 0xfffff4e9
    b8c0:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    b8c4:			; <UNDEFINED> instruction: 0xf04f9301
    b8c8:	movwlt	r0, #4864	; 0x1300
    b8cc:	strmi	r7, [ip], -fp, lsl #16
    b8d0:	strbtmi	fp, [r9], -fp, ror #3
    b8d4:			; <UNDEFINED> instruction: 0xf7f64620
    b8d8:	bls	46b68 <mount@plt+0x44680>
    b8dc:	svclt	0x009428ff
    b8e0:	movwcs	r2, #4864	; 0x1300
    b8e4:	svclt	0x00182a00
    b8e8:	andsle	r4, r0, r2, lsr #5
    b8ec:	bcs	2993c <mount@plt+0x27454>
    b8f0:	movwcs	fp, #7960	; 0x1f18
    b8f4:	eorvc	fp, r8, fp, asr r9
    b8f8:	bmi	21dd24 <mount@plt+0x21b83c>
    b8fc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    b900:	bls	6594c <mount@plt+0x63464>
    b904:	qaddle	r4, r1, r5
    b908:	andlt	r4, r3, r8, lsl r6
    b90c:			; <UNDEFINED> instruction: 0xf04fbd30
    b910:	udf	#4927	; 0x133f
    b914:	bl	fe4498f4 <mount@plt+0xfe44740c>
    b918:			; <UNDEFINED> instruction: 0x0001c4ba
    b91c:	andeq	r0, r0, r4, lsr #4
    b920:	andeq	ip, r1, ip, ror r4
    b924:	svcmi	0x00f0e92d
    b928:	bmi	8dd374 <mount@plt+0x8dae8c>
    b92c:	blmi	8f7b40 <mount@plt+0x8f5658>
    b930:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    b934:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    b938:	movwls	r6, #6171	; 0x181b
    b93c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b940:	ldcl	7, cr15, [lr], #-984	; 0xfffffc28
    b944:	andvs	r2, r3, r0, lsl #6
    b948:	stmdavc	r3!, {r2, r7, r8, r9, ip, sp, pc}
    b94c:			; <UNDEFINED> instruction: 0x464ab373
    b950:	strbtmi	r4, [r9], -r0, lsl #13
    b954:			; <UNDEFINED> instruction: 0xf7f64620
    b958:	bls	46890 <mount@plt+0x443a8>
    b95c:	svclt	0x00182a00
    b960:	strmi	r4, [r3], -r2, lsr #5
    b964:	ldmdavc	r2, {r1, r5, ip, lr, pc}
    b968:			; <UNDEFINED> instruction: 0xf04fbb02
    b96c:	stmne	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    b970:	andmi	pc, r0, #111	; 0x6f
    b974:	streq	lr, [r2, -r1, asr #22]
    b978:	blcc	7abc <mount@plt+0x55d4>
    b97c:			; <UNDEFINED> instruction: 0xf06f45bb
    b980:	svclt	0x00080a02
    b984:	movwle	r4, #54706	; 0xd5b2
    b988:	stmib	r5, {sp}^
    b98c:	bmi	317d94 <mount@plt+0x3158ac>
    b990:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b994:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b998:	subsmi	r9, sl, r1, lsl #22
    b99c:	andlt	sp, r3, r9, lsl #2
    b9a0:	svchi	0x00f0e8bd
    b9a4:	ldrdcs	pc, [r0], -r8
    b9a8:	mvnle	r2, r2, lsr #20
    b9ac:	rscscc	pc, pc, pc, asr #32
    b9b0:			; <UNDEFINED> instruction: 0xf7f6e7ed
    b9b4:	svclt	0x0000eb42
    b9b8:	andeq	ip, r1, r6, asr #8
    b9bc:	andeq	r0, r0, r4, lsr #4
    b9c0:	andeq	ip, r1, r6, ror #7
    b9c4:			; <UNDEFINED> instruction: 0x4616b5f0
    b9c8:	addlt	r4, r3, ip, lsl sl
    b9cc:			; <UNDEFINED> instruction: 0x46074b1c
    b9d0:			; <UNDEFINED> instruction: 0x460c447a
    b9d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b9d8:			; <UNDEFINED> instruction: 0xf04f9301
    b9dc:			; <UNDEFINED> instruction: 0xf7f60300
    b9e0:	movwcs	lr, #3120	; 0xc30
    b9e4:	tstlt	ip, #3
    b9e8:	movwlt	r7, #47139	; 0xb823
    b9ec:			; <UNDEFINED> instruction: 0x46054632
    b9f0:	strtmi	r4, [r0], -r9, ror #12
    b9f4:	b	fe3499d4 <mount@plt+0xfe3474ec>
    b9f8:	bcs	32200 <mount@plt+0x2fd18>
    b9fc:	adcmi	fp, r2, #24, 30	; 0x60
    ba00:	andsle	r4, r5, r3, lsl #12
    ba04:	ldmiblt	sl, {r1, r4, fp, ip, sp, lr}
    ba08:	andmi	pc, r0, #0, 2
    ba0c:	andcc	r3, r3, #4096	; 0x1000
    ba10:	andcs	sp, r0, fp, lsl #16
    ba14:	bmi	2e3b08 <mount@plt+0x2e1620>
    ba18:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    ba1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba20:	subsmi	r9, sl, r1, lsl #22
    ba24:	andlt	sp, r3, r7, lsl #2
    ba28:	stmdavs	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    ba2c:	mvnsle	r2, r2, lsr #20
    ba30:	rscscc	pc, pc, pc, asr #32
    ba34:			; <UNDEFINED> instruction: 0xf7f6e7ef
    ba38:	svclt	0x0000eb00
    ba3c:	andeq	ip, r1, r8, lsr #7
    ba40:	andeq	r0, r0, r4, lsr #4
    ba44:	andeq	ip, r1, lr, asr r3
    ba48:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    ba4c:	ldrbtmi	r4, [ip], #2833	; 0xb11
    ba50:	addlt	fp, r4, r0, lsl r5
    ba54:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    ba58:	strbtmi	r4, [r8], -r4, lsl #12
    ba5c:	movwls	r6, #14363	; 0x381b
    ba60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ba64:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    ba68:	ldmib	sp, {r3, r5, r8, fp, ip, sp, pc}^
    ba6c:	blt	494674 <mount@plt+0x49218c>
    ba70:	rsbvs	fp, r2, fp, lsl sl
    ba74:	bmi	223b08 <mount@plt+0x221620>
    ba78:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ba7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba80:	subsmi	r9, sl, r3, lsl #22
    ba84:	andlt	sp, r4, r1, lsl #2
    ba88:			; <UNDEFINED> instruction: 0xf7f6bd10
    ba8c:	svclt	0x0000ead6
    ba90:	andeq	ip, r1, sl, lsr #6
    ba94:	andeq	r0, r0, r4, lsr #4
    ba98:	strdeq	ip, [r1], -lr
    ba9c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    baa0:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    baa4:	addlt	fp, r2, r0, lsl r5
    baa8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    baac:	strbtmi	r4, [r8], -r4, lsl #12
    bab0:	movwls	r6, #6171	; 0x181b
    bab4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bab8:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    babc:	blls	39f04 <mount@plt+0x37a1c>
    bac0:	eorvs	fp, r3, fp, lsl sl
    bac4:	blmi	19e2e8 <mount@plt+0x19be00>
    bac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bacc:	blls	65b3c <mount@plt+0x63654>
    bad0:	qaddle	r4, sl, r1
    bad4:	ldclt	0, cr11, [r0, #-8]
    bad8:	b	febc9ab8 <mount@plt+0xfebc75d0>
    badc:	ldrdeq	ip, [r1], -r6
    bae0:	andeq	r0, r0, r4, lsr #4
    bae4:			; <UNDEFINED> instruction: 0x0001c2b0
    bae8:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    baec:	ldrbtmi	r4, [ip], #2832	; 0xb10
    baf0:	addlt	fp, r2, r0, lsl r5
    baf4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    baf8:			; <UNDEFINED> instruction: 0xf10d4604
    bafc:	ldmdavs	fp, {r1}
    bb00:			; <UNDEFINED> instruction: 0xf04f9301
    bb04:			; <UNDEFINED> instruction: 0xf7ff0300
    bb08:	ldmdblt	r8, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    bb0c:			; <UNDEFINED> instruction: 0x3002f8bd
    bb10:	eorhi	fp, r3, fp, asr sl
    bb14:	blmi	19e338 <mount@plt+0x19be50>
    bb18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bb1c:	blls	65b8c <mount@plt+0x636a4>
    bb20:	qaddle	r4, sl, r1
    bb24:	ldclt	0, cr11, [r0, #-8]
    bb28:	b	fe1c9b08 <mount@plt+0xfe1c7620>
    bb2c:	andeq	ip, r1, sl, lsl #5
    bb30:	andeq	r0, r0, r4, lsr #4
    bb34:	andeq	ip, r1, r0, ror #4
    bb38:	blmi	89e3c4 <mount@plt+0x89bedc>
    bb3c:	push	{r1, r3, r4, r5, r6, sl, lr}
    bb40:	strdlt	r4, [r6], r0
    bb44:	svcge	0x000258d3
    bb48:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    bb4c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    bb50:			; <UNDEFINED> instruction: 0xf04f9305
    bb54:	strmi	r0, [ip], -r0, lsl #6
    bb58:	andscs	r2, r0, #0, 12
    bb5c:	strtmi	r4, [r0], -r1, asr #12
    bb60:	bl	1749b40 <mount@plt+0x1747658>
    bb64:	svccc	0x0080f5b0
    bb68:	bls	803c0 <mount@plt+0x7ded8>
    bb6c:	andsle	r4, r1, r2, lsr #5
    bb70:	blt	10e9bbc <mount@plt+0x10e76d4>
    bb74:	blcc	c9c18 <mount@plt+0xc7730>
    bb78:			; <UNDEFINED> instruction: 0xf1a6b1c9
    bb7c:	blx	feccc790 <mount@plt+0xfecca2a8>
    bb80:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    bb84:	svclt	0x0018293a
    bb88:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bb8c:	mrrcne	9, 1, fp, r4, cr3	; <UNPREDICTABLE>
    bb90:	strb	r3, [r2, r1, lsl #12]!
    bb94:	rscscc	pc, pc, pc, asr #32
    bb98:	blmi	29e3cc <mount@plt+0x29bee4>
    bb9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bba0:	blls	165c10 <mount@plt+0x163728>
    bba4:	qaddle	r4, sl, r8
    bba8:	pop	{r1, r2, ip, sp, pc}
    bbac:	ldmib	sp, {r4, r5, r6, r7, r8, pc}^
    bbb0:	andcs	r2, r1, r2, lsl #6
    bbb4:	movwcs	lr, #2501	; 0x9c5
    bbb8:			; <UNDEFINED> instruction: 0xf7f6e7ee
    bbbc:	svclt	0x0000ea3e
    bbc0:	andeq	ip, r1, ip, lsr r2
    bbc4:	andeq	r0, r0, r4, lsr #4
    bbc8:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    bbcc:	ldmdacs	sl, {r1, fp, ip, sp}
    bbd0:	blmi	101be8 <mount@plt+0xff700>
    bbd4:			; <UNDEFINED> instruction: 0xf853447b
    bbd8:	ldrbmi	r0, [r0, -r0, lsr #32]!
    bbdc:	ldrbmi	r2, [r0, -r0]!
    bbe0:	andeq	sl, r0, ip, ror #7
    bbe4:			; <UNDEFINED> instruction: 0x460eb5f0
    bbe8:	addlt	r4, r3, r8, ror #24
    bbec:	tstcs	r0, r8, ror #22
    bbf0:			; <UNDEFINED> instruction: 0x4615447c
    bbf4:	addvc	pc, r4, #1325400064	; 0x4f000000
    bbf8:	strmi	r5, [r4], -r3, ror #17
    bbfc:	movwls	r6, #6171	; 0x181b
    bc00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc04:	bl	14c9be4 <mount@plt+0x14c76fc>
    bc08:	ldrtmi	r4, [r0], -r2, ror #18
    bc0c:			; <UNDEFINED> instruction: 0xf7f64479
    bc10:	bllt	8461e8 <mount@plt+0x843d00>
    bc14:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    bc18:	rsbsle	r2, sp, ip, lsl #22
    bc1c:	rschi	fp, r5, r8, lsr #5
    bc20:			; <UNDEFINED> instruction: 0xffd4f7ff
    bc24:	rscsvc	pc, lr, #82837504	; 0x4f00000
    bc28:	stclne	0, cr8, [r3, #648]	; 0x288
    bc2c:	eoreq	lr, r0, r0, lsr sl
    bc30:	ldrmi	fp, [r8], -r8, lsr #30
    bc34:	sbcne	r8, r0, r3, lsr #16
    bc38:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bc3c:	eorhi	r8, r3, r0, rrx
    bc40:			; <UNDEFINED> instruction: 0xf7ff4620
    bc44:	andcs	pc, r0, r1, asr fp	; <UNPREDICTABLE>
    bc48:	blmi	145e59c <mount@plt+0x145c0b4>
    bc4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc50:	blls	65cc0 <mount@plt+0x637d8>
    bc54:			; <UNDEFINED> instruction: 0xf040405a
    bc58:	mullt	r3, r6, r0
    bc5c:	stmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    bc60:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    bc64:	stmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc68:			; <UNDEFINED> instruction: 0xf025b950
    bc6c:	blcs	30c8b4 <mount@plt+0x30a3cc>
    bc70:	andcs	sp, r0, #82	; 0x52
    bc74:	mvnsvc	pc, #82837504	; 0x4f00000
    bc78:	rsbhi	r8, r2, r5, ror #1
    bc7c:	ldrb	r8, [pc, r3, lsr #1]
    bc80:	ldrtmi	r4, [r0], -r7, asr #18
    bc84:			; <UNDEFINED> instruction: 0xf7f64479
    bc88:	stmdacs	r0, {r3, r4, r5, r8, fp, sp, lr, pc}
    bc8c:	ldccs	0, cr13, [r1, #-948]	; 0xfffffc4c
    bc90:	teqcs	sl, r5, asr #32
    bc94:			; <UNDEFINED> instruction: 0xf7f64630
    bc98:	strmi	lr, [r7], -lr, asr #21
    bc9c:	mulcs	sl, r0, r1
    bca0:	svclt	0x00182d00
    bca4:	rschi	r4, r0, r5, lsl #5
    bca8:			; <UNDEFINED> instruction: 0xf104d136
    bcac:	ldrtmi	r0, [r1], -r8, lsl #4
    bcb0:	ldmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bcb4:	stcle	8, cr2, [pc, #-0]	; bcbc <mount@plt+0x97d4>
    bcb8:			; <UNDEFINED> instruction: 0xf64f2210
    bcbc:	strdhi	r7, [r2], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    bcc0:	ldr	r8, [sp, r3, lsr #1]!
    bcc4:	eorsle	r2, pc, ip, lsl sp	; <UNPREDICTABLE>
    bcc8:	rschi	r2, r3, r2, lsl #6
    bccc:	movweq	pc, #8245	; 0x2035	; <UNPREDICTABLE>
    bcd0:	strbtmi	sp, [pc], -r2, lsr #2
    bcd4:	ldrtmi	r2, [r9], -r0, lsl #4
    bcd8:			; <UNDEFINED> instruction: 0xf7f64630
    bcdc:			; <UNDEFINED> instruction: 0x1de5eaa0
    bce0:	ldmdale	r9, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
    bce4:	adcsmi	r9, r2, #0, 20
    bce8:	rsbvc	sp, r8, r6, lsl r0
    bcec:	ldmdavc	r3, {r0, r3, r5, r6, sl, fp, ip}
    bcf0:	blcc	bb8984 <mount@plt+0xbb649c>
    bcf4:	streq	pc, [sl, #-421]	; 0xfffffe5b
    bcf8:	movwcs	fp, #7960	; 0x1f18
    bcfc:	svclt	0x000842ac
    bd00:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bd04:	mrrcne	9, 4, fp, r6, cr3	; <UNPREDICTABLE>
    bd08:	andcs	r4, r0, #13631488	; 0xd00000
    bd0c:			; <UNDEFINED> instruction: 0x46304639
    bd10:	b	fe149cf0 <mount@plt+0xfe147808>
    bd14:	stmible	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
    bd18:	rscscc	pc, pc, pc, asr #32
    bd1c:			; <UNDEFINED> instruction: 0xf104e794
    bd20:	ldrtmi	r0, [r2], -r8
    bd24:	orrvc	pc, r0, pc, asr #8
    bd28:			; <UNDEFINED> instruction: 0xff54f002
    bd2c:	blle	ffcd5d34 <mount@plt+0xffcd384c>
    bd30:	rschi	fp, r5, r0, lsl #5
    bd34:	sbceq	r8, r0, r0, rrx
    bd38:	str	r8, [r1, r0, lsr #1]
    bd3c:			; <UNDEFINED> instruction: 0xf64f2204
    bd40:	strdhi	r7, [r2], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    bd44:	ldrb	r8, [fp, -r3, lsr #1]!
    bd48:	andeq	pc, r8, #4, 2
    bd4c:			; <UNDEFINED> instruction: 0x46284631
    bd50:	orrvc	pc, r0, #1325400064	; 0x4f000000
    bd54:			; <UNDEFINED> instruction: 0xf00480e5
    bd58:	stmdacs	r0, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
    bd5c:			; <UNDEFINED> instruction: 0x4621dddc
    bd60:	andscs	r2, r4, #4
    bd64:	ldrtmi	r8, [fp], -r0, rrx
    bd68:	svccs	0x0004f821
    bd6c:	blcs	1043d7c <mount@plt+0x1041894>
    bd70:	svcge	0x0066f43f
    bd74:	svccs	0x0004f851
    bd78:	blt	498984 <mount@plt+0x49649c>
    bd7c:	ldrble	r0, [r6, #1490]!	; 0x5d2
    bd80:	mlshi	r3, fp, r0, r0
    bd84:			; <UNDEFINED> instruction: 0xf7f6e75c
    bd88:	svclt	0x0000e958
    bd8c:	andeq	ip, r1, r8, lsl #3
    bd90:	andeq	r0, r0, r4, lsr #4
    bd94:	ldrdeq	r9, [r0], -ip
    bd98:	andeq	ip, r1, ip, lsr #2
    bd9c:	andeq	r8, r0, r6, lsl r3
    bda0:	andeq	r9, r0, ip, ror #30
    bda4:	andcs	fp, r0, #240, 10	; 0x3c000000
    bda8:	sbclt	r4, r5, r8, lsl ip
    bdac:			; <UNDEFINED> instruction: 0x46064b18
    bdb0:			; <UNDEFINED> instruction: 0x460d447c
    bdb4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    bdb8:			; <UNDEFINED> instruction: 0xf04f9343
    bdbc:			; <UNDEFINED> instruction: 0xf7ff0300
    bdc0:	strmi	pc, [r4], -r1, lsl #24
    bdc4:	bmi	4fa30c <mount@plt+0x4f7e24>
    bdc8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    bdcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bdd0:	subsmi	r9, sl, r3, asr #22
    bdd4:			; <UNDEFINED> instruction: 0x4620d117
    bdd8:	ldcllt	0, cr11, [r0, #276]!	; 0x114
    bddc:	strtmi	sl, [r9], -r1, lsl #30
    bde0:	ldrtmi	r2, [r8], -r2, lsl #4
    bde4:	mrc2	7, 7, pc, cr14, cr15, {7}
    bde8:	stmdblt	r8, {r2, r9, sl, lr}^
    bdec:	blcs	ae1e0 <mount@plt+0xabcf8>
    bdf0:	ldmvs	r8!, {r1, r2, r8, ip, lr, pc}
    bdf4:	blx	ff5c9dfa <mount@plt+0xff5c7912>
    bdf8:	blle	55e00 <mount@plt+0x53918>
    bdfc:			; <UNDEFINED> instruction: 0xe7e26030
    be00:	ldrbtcc	pc, [pc], #79	; be08 <mount@plt+0x9920>	; <UNPREDICTABLE>
    be04:			; <UNDEFINED> instruction: 0xf7f6e7df
    be08:	svclt	0x0000e918
    be0c:	andeq	fp, r1, r8, asr #31
    be10:	andeq	r0, r0, r4, lsr #4
    be14:	andeq	fp, r1, lr, lsr #31
    be18:	addlt	fp, r4, r0, ror r5
    be1c:	strmi	r4, [r4], -fp, lsr #22
    be20:	strmi	r9, [r8], -r1, lsl #4
    be24:	strmi	r4, [lr], -sl, lsr #20
    be28:	ldrbtmi	r2, [sl], #-303	; 0xfffffed1
    be2c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    be30:			; <UNDEFINED> instruction: 0xf04f9303
    be34:			; <UNDEFINED> instruction: 0xf7f60300
    be38:	bls	86638 <mount@plt+0x84150>
    be3c:	movwcs	fp, #872	; 0x368
    be40:	andvc	r4, r3, r5, lsl #12
    be44:			; <UNDEFINED> instruction: 0x46204631
    be48:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    be4c:	eorvc	r2, fp, pc, lsr #6
    be50:	cmplt	r0, r6, lsl #12
    be54:	blmi	75e6d8 <mount@plt+0x75c1f0>
    be58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    be5c:	blls	e5ecc <mount@plt+0xe39e4>
    be60:	teqle	r1, sl, asr r0
    be64:	andlt	r4, r4, r0, lsr r6
    be68:	stmiahi	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    be6c:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    be70:			; <UNDEFINED> instruction: 0x3004f9b4
    be74:	strmi	r3, [r6], -r2, lsl #6
    be78:	stclne	0, cr13, [r9], #-140	; 0xffffff74
    be7c:			; <UNDEFINED> instruction: 0xf7ffa802
    be80:	ldmiblt	r0!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    be84:	adcsmi	r9, r0, #131072	; 0x20000
    be88:	andlt	sp, r0, #1769472	; 0x1b0000
    be8c:	stmdahi	r2!, {r0, r8, r9, sp}
    be90:	adchi	r2, r0, r0, lsl #12
    be94:	eorhi	r4, r3, r3, lsl r3
    be98:			; <UNDEFINED> instruction: 0x4631e7dc
    be9c:			; <UNDEFINED> instruction: 0xf7ff4620
    bea0:	strmi	pc, [r6], -r1, lsr #29
    bea4:	bicsle	r2, r5, r0, lsl #16
    bea8:			; <UNDEFINED> instruction: 0xf7ff88e0
    beac:			; <UNDEFINED> instruction: 0xf9b4fe8f
    beb0:	movwcc	r3, #8196	; 0x2004
    beb4:	andlt	sp, r0, #2
    beb8:			; <UNDEFINED> instruction: 0xe7e84633
    bebc:			; <UNDEFINED> instruction: 0x46334630
    bec0:			; <UNDEFINED> instruction: 0xf04fe7e5
    bec4:			; <UNDEFINED> instruction: 0xe7c536ff
    bec8:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    becc:	andeq	r0, r0, r4, lsr #4
    bed0:	andeq	fp, r1, lr, asr #30
    bed4:	andeq	fp, r1, r0, lsr #30
    bed8:			; <UNDEFINED> instruction: 0x460cb570
    bedc:	blcc	149fb4 <mount@plt+0x147acc>
    bee0:	blcs	39ab00 <mount@plt+0x398618>
    bee4:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    bee8:	ldmdaeq	r6!, {r0, r1, ip, sp, lr, pc}
    beec:	stmdaeq	r8, {r0, r1, r2, r3, r5, fp}
    bef0:	stmdaeq	r4!, {r3, fp}
    bef4:	stmdaeq	r8, {r3, fp}
    bef8:			; <UNDEFINED> instruction: 0xf04f000b
    befc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    bf00:	tstcs	r0, #-2147483646	; 0x80000002
    bf04:	subhi	r8, r3, r1, asr #1
    bf08:	stmdavs	r5!, {r1, r2, r5, fp, sp, lr}^
    bf0c:	stmiavs	r3!, {r0, r5, r7, fp, sp, lr}^
    bf10:	sbcvs	r6, r5, r6, lsl #1
    bf14:	cmpvs	r3, r1, lsl #2
    bf18:	stmiahi	r3, {r1, r4, r8, ip, sp, pc}^
    bf1c:			; <UNDEFINED> instruction: 0xd1214293
    bf20:			; <UNDEFINED> instruction: 0xf64f2100
    bf24:	strdhi	r7, [r1], -pc	; <UNPREDICTABLE>
    bf28:			; <UNDEFINED> instruction: 0xf7ff8083
    bf2c:			; <UNDEFINED> instruction: 0x4608f9dd
    bf30:	tstcs	r4, r0, ror sp
    bf34:	sbchi	r2, r1, sl, lsl #6
    bf38:	stmdavs	r3!, {r0, r1, r6, pc}^
    bf3c:	sbcvs	r6, r3, r1, lsr #16
    bf40:	stmdbhi	r3!, {r0, r7, sp, lr}
    bf44:	strb	r8, [r7, r3, lsl #4]!
    bf48:	strcs	r2, [r2], #-772	; 0xfffffcfc
    bf4c:	sbchi	r8, r4, r3, asr #32
    bf50:	addvs	r6, r3, fp, asr #16
    bf54:	movwcs	lr, #10208	; 0x27e0
    bf58:	subhi	r2, r3, ip, lsl #8
    bf5c:	stmhi	fp, {r2, r6, r7, pc}
    bf60:	ldrb	r8, [r9, r3, lsl #2]
    bf64:	andeq	pc, r1, pc, rrx
    bf68:	svclt	0x0000bd70
    bf6c:	sbclt	fp, r4, r0, ror r5
    bf70:	stcge	14, cr4, [r1, #-84]	; 0xffffffac
    bf74:			; <UNDEFINED> instruction: 0x46014b15
    bf78:			; <UNDEFINED> instruction: 0x4604447e
    bf7c:	strtmi	r2, [r8], -r2, lsl #4
    bf80:	mrcmi	8, 0, r5, cr3, cr3, {7}
    bf84:	movtls	r6, #14363	; 0x381b
    bf88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bf8c:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    bf90:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
    bf94:	blmi	35e7d8 <mount@plt+0x35c2f0>
    bf98:	stmiavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    bf9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bfa0:	subsmi	r9, sl, r3, asr #22
    bfa4:	sublt	sp, r4, sp, lsl #2
    bfa8:	stmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    bfac:	bmi	2dd840 <mount@plt+0x2db358>
    bfb0:	ldmdapl	r0!, {r0, r8, sp}
    bfb4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    bfb8:	ldmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfbc:			; <UNDEFINED> instruction: 0xf7f62001
    bfc0:			; <UNDEFINED> instruction: 0xf7f6e916
    bfc4:	svclt	0x0000e83a
    bfc8:	andeq	fp, r1, r0, lsl #28
    bfcc:	andeq	r0, r0, r4, lsr #4
    bfd0:	andeq	fp, r1, r8, ror #27
    bfd4:	andeq	fp, r1, r0, ror #27
    bfd8:	andeq	r0, r0, r8, lsr r2
    bfdc:	andeq	r9, r0, r0, asr #24
    bfe0:	eorscs	fp, r0, #8, 10	; 0x2000000
    bfe4:	tstcs	r1, r6, lsl #22
    bfe8:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
    bfec:	ldmdbpl	fp, {r1, r2, fp, lr}
    bff0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    bff4:	stmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bff8:	rscscc	pc, pc, pc, asr #32
    bffc:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c000:	andeq	fp, r1, lr, lsl #27
    c004:	andeq	r0, r0, r8, lsr r2
    c008:	andeq	r9, r0, r8, lsr ip
    c00c:	tstcs	r1, r8, lsl #24
    c010:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    c014:	strlt	r4, [r8, #-2568]	; 0xfffff5f8
    c018:	strtmi	r4, [r0], -r3, lsl #12
    c01c:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    c020:			; <UNDEFINED> instruction: 0xf7f66800
    c024:			; <UNDEFINED> instruction: 0xf04fe97c
    c028:			; <UNDEFINED> instruction: 0xf7f630ff
    c02c:	svclt	0x0000e8e0
    c030:	andeq	fp, r1, r6, ror #26
    c034:	andeq	r0, r0, r8, lsr r2
    c038:	andeq	r9, r0, lr, lsr ip
    c03c:	strmi	r4, [fp], -r8, lsl #24
    c040:	tstcs	r1, r8, lsl #26
    c044:	bmi	21d23c <mount@plt+0x21ad54>
    c048:	addlt	fp, r3, r0, lsl #10
    c04c:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
    c050:	stmdavs	r0!, {ip, pc}
    c054:	stmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c058:	rscscc	pc, pc, pc, asr #32
    c05c:	stmia	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c060:	andeq	fp, r1, r4, lsr sp
    c064:	andeq	r0, r0, r8, lsr r2
    c068:	andeq	r9, r0, r2, lsr ip
    c06c:	strmi	r4, [r3], -r9, lsl #24
    c070:	strmi	r4, [lr], -r9, lsl #26
    c074:	bmi	25d26c <mount@plt+0x25ad84>
    c078:	strtmi	fp, [r0], -r0, lsl #10
    c07c:	addlt	r5, r3, r0, ror #18
    c080:	tstcs	r1, sl, ror r4
    c084:	stmdavs	r0, {r9, sl, ip, pc}
    c088:	stmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c08c:	rscscc	pc, pc, pc, asr #32
    c090:	stmia	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c094:	andeq	fp, r1, r4, lsl #26
    c098:	andeq	r0, r0, r8, lsr r2
    c09c:	andeq	r9, r0, r4, lsr #24
    c0a0:	strmi	r4, [r3], -r9, lsl #24
    c0a4:	strmi	r4, [lr], -r9, lsl #26
    c0a8:	bmi	25d2a0 <mount@plt+0x25adb8>
    c0ac:	strtmi	fp, [r0], -r0, lsl #10
    c0b0:	addlt	r5, r3, r0, ror #18
    c0b4:	tstcs	r1, sl, ror r4
    c0b8:	stmdavs	r0, {r9, sl, ip, pc}
    c0bc:	stmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c0c0:	rscscc	pc, pc, pc, asr #32
    c0c4:	ldm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c0c8:	ldrdeq	fp, [r1], -r0
    c0cc:	andeq	r0, r0, r8, lsr r2
    c0d0:	andeq	r9, r0, r4, lsr #24
    c0d4:			; <UNDEFINED> instruction: 0x4603b538
    c0d8:	tstcs	r1, r6, lsl #24
    c0dc:	ldrbtmi	r4, [ip], #-3334	; 0xfffff2fa
    c0e0:	strtmi	r4, [r0], -r6, lsl #20
    c0e4:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    c0e8:			; <UNDEFINED> instruction: 0xf7f66800
    c0ec:			; <UNDEFINED> instruction: 0xf04fe918
    c0f0:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    c0f4:	muleq	r1, sl, ip
    c0f8:	andeq	r0, r0, r8, lsr r2
    c0fc:	andeq	r9, r0, sl, lsr #24
    c100:			; <UNDEFINED> instruction: 0x4604b510
    c104:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c108:	stmdale	r6, {r0, r1, r2, r3, fp, sp}
    c10c:			; <UNDEFINED> instruction: 0xb1237823
    c110:	pop	{r5, r9, sl, lr}
    c114:			; <UNDEFINED> instruction: 0xf7ff4010
    c118:			; <UNDEFINED> instruction: 0xf04fb90d
    c11c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    c120:	tstlt	fp, r3, lsl #16
    c124:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c128:	rscscc	pc, pc, pc, asr #32
    c12c:	svclt	0x00004770
    c130:			; <UNDEFINED> instruction: 0x4606b570
    c134:	strmi	r4, [sp], -r8, lsl #12
    c138:			; <UNDEFINED> instruction: 0xffe2f7ff
    c13c:	tstlt	r8, r4, lsl #12
    c140:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    c144:	ldrtmi	r4, [r0], -r9, lsr #12
    c148:			; <UNDEFINED> instruction: 0xf7f62210
    c14c:			; <UNDEFINED> instruction: 0x4620e8bc
    c150:	svclt	0x0000bd70
    c154:			; <UNDEFINED> instruction: 0x4604b538
    c158:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    c15c:	stfned	f3, [ip, #-260]	; 0xfffffefc
    c160:			; <UNDEFINED> instruction: 0xf7ff4620
    c164:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c168:	strtmi	fp, [r0], -ip, lsl #30
    c16c:	ldclt	0, cr2, [r8, #-0]
    c170:	strtmi	r4, [r3], -r7, lsl #26
    c174:	tstcs	r1, r7, lsl #20
    c178:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
    c17c:			; <UNDEFINED> instruction: 0xf7f66800
    c180:	strtmi	lr, [r0], -lr, asr #17
    c184:	blx	ac8196 <mount@plt+0xac5cae>
    c188:	strb	r4, [r9, r4, lsl #12]!
    c18c:	andeq	fp, r1, lr, lsl ip
    c190:	andeq	r0, r0, r8, lsr r2
    c194:			; <UNDEFINED> instruction: 0x00009bb2
    c198:	cmnlt	sl, r2, lsl #16
    c19c:	stmdblt	fp!, {r0, r1, r3, fp, ip, sp, lr}
    c1a0:			; <UNDEFINED> instruction: 0xf811e006
    c1a4:			; <UNDEFINED> instruction: 0xf8103f01
    c1a8:	tstlt	fp, r1, lsl #30
    c1ac:	smlalsle	r4, r8, sl, r2
    c1b0:	svclt	0x00181e10
    c1b4:	ldrbmi	r2, [r0, -r1]!
    c1b8:	ldrbmi	r2, [r0, -r1]!
    c1bc:	ldrshne	fp, [r4, #-88]	; 0xffffffa8
    c1c0:	streq	pc, [r8, -r0, lsl #2]
    c1c4:	ldreq	pc, [pc, #-2]	; c1ca <mount@plt+0x9ce2>
    c1c8:	streq	pc, [r8], -r1, lsl #2
    c1cc:	adceq	sp, r2, r5
    c1d0:			; <UNDEFINED> instruction: 0x46384631
    c1d4:	svc	0x0018f7f5
    c1d8:			; <UNDEFINED> instruction: 0xb17db990
    c1dc:	eorcs	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    c1e0:	streq	pc, [r0, #-453]!	; 0xfffffe3b
    c1e4:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    c1e8:	mvnscc	pc, #79	; 0x4f
    c1ec:			; <UNDEFINED> instruction: 0xf505fa03
    c1f0:	submi	fp, sl, sp, lsr #20
    c1f4:	svclt	0x0014422a
    c1f8:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    c1fc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    c200:	ldrbcc	pc, [pc, #79]!	; c257 <mount@plt+0x9d6f>	; <UNPREDICTABLE>
    c204:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    c208:	blmi	61ea6c <mount@plt+0x61c584>
    c20c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    c210:	ldmpl	r3, {r0, r2, r6, r7, ip, sp, pc}^
    c214:	movtls	r6, #14363	; 0x381b
    c218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c21c:	stmiahi	r2, {r0, r3, r5, r6, r7, r8, ip, sp, pc}^
    c220:	cmnlt	sl, r4, lsl #12
    c224:			; <UNDEFINED> instruction: 0x3004f9b0
    c228:	vstrle	d2, [fp, #-0]
    c22c:	strtmi	sl, [r8], -r1, lsl #26
    c230:	mrc2	7, 2, pc, cr2, cr15, {7}
    c234:			; <UNDEFINED> instruction: 0xf9b4b998
    c238:	strtmi	r2, [r8], -r4
    c23c:			; <UNDEFINED> instruction: 0xf7ff4621
    c240:			; <UNDEFINED> instruction: 0xe000ffbd
    c244:	bmi	29424c <mount@plt+0x291d64>
    c248:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    c24c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c250:	subsmi	r9, sl, r3, asr #22
    c254:	sublt	sp, r5, r6, lsl #2
    c258:			; <UNDEFINED> instruction: 0x4608bd30
    c25c:			; <UNDEFINED> instruction: 0xf04fe7f3
    c260:	udf	#783	; 0x30f
    c264:	mcr	7, 7, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    c268:	andeq	fp, r1, ip, ror #22
    c26c:	andeq	r0, r0, r4, lsr #4
    c270:	andeq	fp, r1, lr, lsr #22
    c274:	ldrblt	r4, [r0, #-2625]!	; 0xfffff5bf
    c278:	cfstrdmi	mvd4, [r1], {122}	; 0x7a
    c27c:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
    c280:	ldrbtmi	r4, [ip], #-2880	; 0xfffff4c0
    c284:			; <UNDEFINED> instruction: 0x462058d3
    c288:			; <UNDEFINED> instruction: 0xf8cd681b
    c28c:			; <UNDEFINED> instruction: 0xf04f3414
    c290:			; <UNDEFINED> instruction: 0xf7f50300
    c294:			; <UNDEFINED> instruction: 0xb320ef64
    c298:			; <UNDEFINED> instruction: 0xf7f54620
    c29c:	andcs	lr, sl, #96, 30	; 0x180
    c2a0:			; <UNDEFINED> instruction: 0xf7f52100
    c2a4:			; <UNDEFINED> instruction: 0x4604ee36
    c2a8:	bmi	df89d0 <mount@plt+0xdf64e8>
    c2ac:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    c2b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c2b4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    c2b8:	cmple	ip, sl, asr r0
    c2bc:			; <UNDEFINED> instruction: 0xf50d4620
    c2c0:	ldcllt	13, cr6, [r0, #-524]!	; 0xfffffdf4
    c2c4:	vadd.i8	d22, d4, d18
    c2c8:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
    c2cc:	addsmi	r0, sl, #1006632960	; 0x3c000000
    c2d0:	ldmdavs	r4!, {r0, r1, r3, r5, r8, ip, lr, pc}
    c2d4:			; <UNDEFINED> instruction: 0xf7f64628
    c2d8:	stccs	8, cr14, [r0], {52}	; 0x34
    c2dc:	strbtcs	sp, [r4], #-485	; 0xfffffe1b
    c2e0:	stcmi	7, cr14, [sl], #-908	; 0xfffffc74
    c2e4:			; <UNDEFINED> instruction: 0x4620447c
    c2e8:	svc	0x0038f7f5
    c2ec:			; <UNDEFINED> instruction: 0x4620b310
    c2f0:			; <UNDEFINED> instruction: 0xf7f5ac05
    c2f4:	bmi	9c7fcc <mount@plt+0x9c5ae4>
    c2f8:	mvnscc	pc, r0, asr #4
    c2fc:			; <UNDEFINED> instruction: 0x4603447a
    c300:			; <UNDEFINED> instruction: 0xf7f54620
    c304:	stmdbmi	r3!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    c308:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c30c:	stm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c310:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c314:	stmdbmi	r0!, {r0, r1, r5, r6, r7, ip, lr, pc}
    c318:	stcge	14, cr10, [r3], {4}
    c31c:			; <UNDEFINED> instruction: 0x46334479
    c320:			; <UNDEFINED> instruction: 0xf7f54622
    c324:	stmdacs	r2, {r3, r9, sl, fp, sp, lr, pc}
    c328:	strtmi	sp, [r8], -ip, asr #1
    c32c:			; <UNDEFINED> instruction: 0xf7f62464
    c330:	ldr	lr, [sl, r8, lsl #16]!
    c334:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    c338:			; <UNDEFINED> instruction: 0xf7f54620
    c33c:	orrlt	lr, r8, r0, lsl pc
    c340:	ldcmi	6, cr4, [r7, #-128]	; 0xffffff80
    c344:	svc	0x000af7f5
    c348:	ldrbtmi	sl, [sp], #-3077	; 0xfffff3fb
    c34c:	vhsub.s8	d18, d0, d1
    c350:	strls	r3, [r0, #-511]	; 0xfffffe01
    c354:	strtmi	r4, [r0], -r3, lsl #12
    c358:	vst2.8	{d25-d28}, [pc], r1
    c35c:			; <UNDEFINED> instruction: 0xf7f66380
    c360:	ldrb	lr, [r0, ip, lsr #17]
    c364:	stcge	14, cr4, [r5], {15}
    c368:			; <UNDEFINED> instruction: 0x4625447e
    c36c:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    c370:	eorvc	ip, lr, pc, lsl #10
    c374:			; <UNDEFINED> instruction: 0xf7f5e7c7
    c378:	svclt	0x0000ee60
    c37c:	andeq	fp, r1, r0, lsl #22
    c380:	ldrdeq	r9, [r0], -r6
    c384:	andeq	r0, r0, r4, lsr #4
    c388:	andeq	fp, r1, sl, asr #21
    c38c:	andeq	r9, r0, r8, ror sl
    c390:	muleq	r0, r8, r4
    c394:	strdeq	r8, [r0], -sl
    c398:	andeq	r9, r0, r4, ror sl
    c39c:	andeq	r6, r0, r6, asr #20
    c3a0:	andeq	r9, r0, r2, lsr #20
    c3a4:	andeq	r9, r0, r4, lsl sl
    c3a8:			; <UNDEFINED> instruction: 0xf7f52002
    c3ac:	svclt	0x0000be51
    c3b0:	mcrne	4, 4, fp, cr5, cr0, {1}
    c3b4:			; <UNDEFINED> instruction: 0x461a4614
    c3b8:	vldrcs	d9, [sl, #-8]
    c3bc:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c3c0:	cdpeq	0, 1, cr15, cr2, cr5, {0}
    c3c4:	movwcs	r0, #60942	; 0xee0e
    c3c8:	cdpeq	14, 1, cr0, cr2, cr14, {0}
    c3cc:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    c3d0:	vmlaeq.f64	d1, d14, d14
    c3d4:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    c3d8:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    c3dc:	ldmdami	r3, {r1, r2, r4}
    c3e0:	ldrbtmi	fp, [r8], #-3120	; 0xfffff3d0
    c3e4:			; <UNDEFINED> instruction: 0x46214770
    c3e8:			; <UNDEFINED> instruction: 0xf7f6bc30
    c3ec:			; <UNDEFINED> instruction: 0x4621b81f
    c3f0:	ldclt	0, cr2, [r0], #-112	; 0xffffff90
    c3f4:	ldclt	0, cr15, [r8], {3}
    c3f8:	strtmi	r9, [r0], -r2, lsl #6
    c3fc:			; <UNDEFINED> instruction: 0xf64f4613
    c400:	lfmlt	f7, 4, [r0], #-1020	; 0xfffffc04
    c404:	bllt	fe048414 <mount@plt+0xfe045f2c>
    c408:	stmdacs	r2, {r5, fp, pc}
    c40c:	stmdacs	sl, {r1, r3, ip, lr, pc}
    c410:	stmdami	r7, {r0, r1, ip, lr, pc}
    c414:	ldrbtmi	fp, [r8], #-3120	; 0xfffff3d0
    c418:			; <UNDEFINED> instruction: 0xf1044770
    c41c:	ldflts	f0, [r0], #-32	; 0xffffffe0
    c420:	stmdalt	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c424:	ldclt	13, cr1, [r0], #-132	; 0xffffff7c
    c428:	stmdalt	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c42c:	andeq	r7, r0, sl, asr #21
    c430:	muleq	r0, r6, sl
    c434:	addlt	fp, r2, r0, lsl r5
    c438:			; <UNDEFINED> instruction: 0xf44f4b04
    c43c:	strls	r7, [r0], #-1152	; 0xfffffb80
    c440:			; <UNDEFINED> instruction: 0xf7ff447b
    c444:			; <UNDEFINED> instruction: 0xb002ffb5
    c448:	svclt	0x0000bd10
    c44c:	andeq	pc, r1, ip, ror #4
    c450:	ldrlt	r4, [r0, #-2329]	; 0xfffff6e7
    c454:			; <UNDEFINED> instruction: 0x46044479
    c458:	stcl	7, cr15, [lr, #-980]	; 0xfffffc2c
    c45c:	ldmdbmi	r7, {r3, r4, r8, r9, ip, sp, pc}
    c460:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c464:	stcl	7, cr15, [r8, #-980]	; 0xfffffc2c
    c468:	ldmdbmi	r5, {r3, r4, r6, r7, r8, ip, sp, pc}
    c46c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c470:	stcl	7, cr15, [r2, #-980]	; 0xfffffc2c
    c474:	ldmdbmi	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    c478:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c47c:	ldc	7, cr15, [ip, #-980]!	; 0xfffffc2c
    c480:	ldmdbmi	r1, {r3, r4, r7, r8, ip, sp, pc}
    c484:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c488:	ldc	7, cr15, [r6, #-980]!	; 0xfffffc2c
    c48c:	stmdbmi	pc, {r3, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    c490:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c494:	ldc	7, cr15, [r0, #-980]!	; 0xfffffc2c
    c498:	svclt	0x00142800
    c49c:	andcs	r2, r7, r0
    c4a0:	andcs	fp, sl, r0, lsl sp
    c4a4:	andcs	fp, r2, r0, lsl sp
    c4a8:	andcs	fp, r4, r0, lsl sp
    c4ac:	andscs	fp, r1, r0, lsl sp
    c4b0:	andscs	fp, ip, r0, lsl sp
    c4b4:	svclt	0x0000bd10
    c4b8:	ldrdeq	r8, [r0], -ip
    c4bc:	andeq	r8, r0, sl, lsr r5
    c4c0:	strdeq	sl, [r0], -lr
    c4c4:	andeq	r9, r0, sl, lsr #18
    c4c8:	andeq	r9, r0, r2, lsr #18
    c4cc:	andeq	r9, r0, lr, lsl r9
    c4d0:	andle	r2, ip, r2, lsl #16
    c4d4:	andsle	r2, r0, sl, lsl #16
    c4d8:	andle	r2, fp, r1, lsl r8
    c4dc:	andle	r2, pc, r4, lsl #16
    c4e0:	andsle	r2, r0, ip, lsl r8
    c4e4:	andsle	r2, r1, r7, lsl #16
    c4e8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    c4ec:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    c4f0:			; <UNDEFINED> instruction: 0x47704478
    c4f4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c4f8:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    c4fc:			; <UNDEFINED> instruction: 0x47704478
    c500:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    c504:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    c508:			; <UNDEFINED> instruction: 0x47704478
    c50c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    c510:	svclt	0x00004770
    c514:	andeq	r7, r0, r2, asr #19
    c518:	andeq	r8, r0, r0, asr #6
    c51c:	andeq	sl, r0, r6, ror r3
    c520:	andeq	r8, r0, r0, lsr #9
    c524:	andeq	r9, r0, r2, lsr #17
    c528:	andeq	r9, r0, r0, lsr #17
    c52c:	andeq	r9, r0, r2, lsr #17
    c530:	addlt	fp, r2, r0, ror r5
    c534:	ldrmi	r4, [r4], -sp, lsl #12
    c538:	blx	154a53e <mount@plt+0x1548056>
    c53c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    c540:	andlt	fp, r2, r8, lsl #18
    c544:	bmi	2fbb0c <mount@plt+0x2f9624>
    c548:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    c54c:	strtmi	fp, [r0], -ip, ror #2
    c550:			; <UNDEFINED> instruction: 0xffbef7ff
    c554:	bmi	21dd68 <mount@plt+0x21b880>
    c558:	tstcs	r1, r0, lsr r6
    c55c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    c560:	mrc	7, 6, APSR_nzcv, cr12, cr5, {7}
    c564:			; <UNDEFINED> instruction: 0xf7f52001
    c568:	blmi	147e78 <mount@plt+0x145990>
    c56c:			; <UNDEFINED> instruction: 0xe7f2447b
    c570:	andeq	fp, r1, sl, lsr r8
    c574:	andeq	r0, r0, r8, lsr r2
    c578:	andeq	r9, r0, r6, ror #16
    c57c:	andeq	r9, r0, ip, asr #16
    c580:	bcs	479b48 <mount@plt+0x477660>
    c584:	addlt	r4, r2, r5, lsl sp
    c588:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    c58c:	ldrmi	sp, [r4], -r5
    c590:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    c594:	andlt	fp, r2, r8, ror #18
    c598:	ldmdami	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c59c:	bmi	45ddd0 <mount@plt+0x45b8e8>
    c5a0:	stmdapl	r8!, {r0, r8, sp}
    c5a4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c5a8:	mrc	7, 5, APSR_nzcv, cr8, cr5, {7}
    c5ac:			; <UNDEFINED> instruction: 0xf7f52001
    c5b0:	blmi	307e30 <mount@plt+0x305948>
    c5b4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c5b8:	strtmi	fp, [r0], -ip, ror #2
    c5bc:			; <UNDEFINED> instruction: 0xff88f7ff
    c5c0:	bmi	25ddd4 <mount@plt+0x25b8ec>
    c5c4:	tstcs	r1, r8, lsr #12
    c5c8:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    c5cc:	mcr	7, 5, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    c5d0:			; <UNDEFINED> instruction: 0xf7f52001
    c5d4:	blmi	187e0c <mount@plt+0x185924>
    c5d8:			; <UNDEFINED> instruction: 0xe7f2447b
    c5dc:	andeq	fp, r1, lr, ror #15
    c5e0:	andeq	r0, r0, r8, lsr r2
    c5e4:	andeq	r9, r0, r4, asr r8
    c5e8:	andeq	r9, r0, r6, ror r8
    c5ec:	andeq	r9, r0, r0, ror #15
    c5f0:	svcmi	0x00f0e92d
    c5f4:			; <UNDEFINED> instruction: 0xf8dfb087
    c5f8:	ldrmi	r8, [r5], -r8, lsl #3
    c5fc:	ldrdgt	pc, [r4, pc]
    c600:	ldrbtmi	r4, [r8], #1567	; 0x61f
    c604:			; <UNDEFINED> instruction: 0x460c9b10
    c608:			; <UNDEFINED> instruction: 0xf8584606
    c60c:	movwls	r2, #12
    c610:	blcs	26664 <mount@plt+0x2417c>
    c614:	stmdbcs	r0, {r0, r2, r3, r6, ip, lr, pc}
    c618:	cdpcs	13, 0, cr13, cr10, cr0, {2}
    c61c:	addshi	pc, r6, r0
    c620:	strtmi	r1, [r3], r2, lsr #30
    c624:	strtmi	r4, [r3], -sl, lsr #8
    c628:	strls	r4, [r1], -sl, lsr #13
    c62c:			; <UNDEFINED> instruction: 0xf64f6810
    c630:			; <UNDEFINED> instruction: 0xf6cf7101
    c634:	bmi	1528a3c <mount@plt+0x1526554>
    c638:	smlatbgt	r0, r1, fp, pc	; <UNPREDICTABLE>
    c63c:			; <UNDEFINED> instruction: 0xf021447a
    c640:	bl	30fa44 <mount@plt+0x30d55c>
    c644:	bne	1014a90 <mount@plt+0x10125a8>
    c648:	smlabbls	r4, r1, r0, r0
    c64c:			; <UNDEFINED> instruction: 0xf8d2440a
    c650:	andls	r2, r3, #0, 2
    c654:	eorsle	r2, ip, r0, lsl #20
    c658:			; <UNDEFINED> instruction: 0xf8cd4651
    c65c:			; <UNDEFINED> instruction: 0xf8dd8014
    c660:	strtmi	r9, [r0], r4
    c664:			; <UNDEFINED> instruction: 0x4614469a
    c668:	stmdavs	r4!, {r0, sp, lr, pc}
    c66c:	stmibhi	r3!, {r2, r5, r6, r8, r9, ip, sp, pc}^
    c670:	mvnsle	r4, fp, asr #10
    c674:	strmi	r8, [r2, #2400]	; 0x960
    c678:			; <UNDEFINED> instruction: 0xf104d1f7
    c67c:			; <UNDEFINED> instruction: 0x465a0010
    c680:			; <UNDEFINED> instruction: 0xf7f59102
    c684:	stmdbls	r2, {r1, r6, r7, sl, fp, sp, lr, pc}
    c688:	mvnle	r2, r0, lsl #16
    c68c:	strbmi	r4, [r4], -r1, lsr #13
    c690:	ldrdeq	pc, [r4], -r9
    c694:	andlt	fp, r7, r8, ror #2
    c698:	svchi	0x00f0e8bd
    c69c:	blx	fe5ca6a0 <mount@plt+0xfe5c81b8>
    c6a0:	b	513db8 <mount@plt+0x5118d0>
    c6a4:	svclt	0x00380420
    c6a8:	stmdacs	r7, {r2, r9, sl, lr}
    c6ac:	strbteq	lr, [r4], #2639	; 0xa4f
    c6b0:	blls	43984 <mount@plt+0x4149c>
    c6b4:	strtmi	r4, [r1], -sl, lsr #12
    c6b8:	tstls	r0, #48, 12	; 0x3000000
    c6bc:	andlt	r4, r7, fp, lsr r6
    c6c0:	svcmi	0x00f0e8bd
    c6c4:	mrclt	7, 3, APSR_nzcv, cr4, cr15, {7}
    c6c8:			; <UNDEFINED> instruction: 0xf8dd4644
    c6cc:			; <UNDEFINED> instruction: 0x46538014
    c6d0:	vst1.32	{d20-d22}, [pc], sl
    c6d4:	movwls	r7, #8328	; 0x2088
    c6d8:	ldcl	7, cr15, [r2, #-980]	; 0xfffffc2c
    c6dc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    c6e0:	blls	80a84 <mount@plt+0x7e59c>
    c6e4:	andscc	r2, r0, r0, lsl #4
    c6e8:	stccs	8, cr15, [ip], {64}	; 0x40
    c6ec:			; <UNDEFINED> instruction: 0x465a4651
    c6f0:	stccc	8, cr15, [r2], {32}
    c6f4:			; <UNDEFINED> instruction: 0xf8209b02
    c6f8:			; <UNDEFINED> instruction: 0xf44f3c06
    c6fc:			; <UNDEFINED> instruction: 0xf7f57380
    c700:	bmi	8c7a58 <mount@plt+0x8c5570>
    c704:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    c708:	streq	pc, [r4, #-2258]	; 0xfffff72e
    c70c:	andcc	pc, r0, r9, asr #17
    c710:	andcc	r9, r1, r4, lsl #22
    c714:			; <UNDEFINED> instruction: 0xf8c22801
    c718:	ldrmi	r0, [r3], #-1284	; 0xfffffafc
    c71c:	smlabtls	r0, r3, r8, pc	; <UNPREDICTABLE>
    c720:	blmi	7007d0 <mount@plt+0x6fe2e8>
    c724:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c728:			; <UNDEFINED> instruction: 0xf7f56818
    c72c:	bls	87774 <mount@plt+0x8528c>
    c730:			; <UNDEFINED> instruction: 0x46504659
    c734:	ldcl	7, cr15, [r4], #-980	; 0xfffffc2c
    c738:	stmdavs	r0, {r3, r5, r8, ip, sp, pc}
    c73c:	ldcl	7, cr15, [r6], #-980	; 0xfffffc2c
    c740:	andeq	pc, r4, r9, asr #17
    c744:			; <UNDEFINED> instruction: 0xf8d9e7a6
    c748:	str	r0, [r3, r4]!
    c74c:	blcs	26800 <mount@plt+0x24318>
    c750:	svcge	0x0066f47f
    c754:	blcs	26908 <mount@plt+0x24420>
    c758:	svcge	0x0062f47f
    c75c:			; <UNDEFINED> instruction: 0xf51368ab
    c760:			; <UNDEFINED> instruction: 0xf47f3f80
    c764:			; <UNDEFINED> instruction: 0xf105af5d
    c768:			; <UNDEFINED> instruction: 0xf04f0a0c
    c76c:	andcs	r0, r2, #4, 22	; 0x1000
    c770:	andls	r4, r1, #95420416	; 0x5b00000
    c774:			; <UNDEFINED> instruction: 0xe7594652
    c778:	ldc	7, cr15, [ip], {245}	; 0xf5
    c77c:	svclt	0x0000e7d1
    c780:	andeq	fp, r1, r6, ror r7
    c784:	andeq	r0, r0, r4, ror r2
    c788:	andeq	pc, r1, r0, ror r0	; <UNPREDICTABLE>
    c78c:	andeq	lr, r1, r6, lsr #31
    c790:	andeq	r0, r0, r0, ror #4
    c794:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    c798:	ldrbtmi	fp, [fp], #-130	; 0xffffff7e
    c79c:	strvc	pc, [r0], #1103	; 0x44f
    c7a0:			; <UNDEFINED> instruction: 0x63a1f503
    c7a4:			; <UNDEFINED> instruction: 0xf7ff9400
    c7a8:	andlt	pc, r2, r3, lsr #30
    c7ac:	svclt	0x0000bd10
    c7b0:	andeq	lr, r1, r2, lsl pc
    c7b4:	svclt	0x00c82900
    c7b8:	push	{r1, r8, r9, fp, sp}
    c7bc:			; <UNDEFINED> instruction: 0x46924ff0
    c7c0:	stcle	0, cr11, [r2, #-524]!	; 0xfffffdf4
    c7c4:	ldrdlt	pc, [ip], #-143	; 0xffffff71
    c7c8:	mcrne	8, 2, r1, cr6, cr7, {6}
    c7cc:	ldrbtmi	r4, [fp], #1665	; 0x681
    c7d0:	ldrmi	r4, [r5], -r8, lsl #13
    c7d4:			; <UNDEFINED> instruction: 0xf8164634
    c7d8:	ldrbmi	ip, [fp], -r1, lsl #30
    c7dc:			; <UNDEFINED> instruction: 0xf04f4628
    c7e0:	strcc	r3, [r2, #-767]	; 0xfffffd01
    c7e4:			; <UNDEFINED> instruction: 0xf8cd2101
    c7e8:			; <UNDEFINED> instruction: 0xf7f5c000
    c7ec:	stcne	13, cr14, [r3], #264	; 0x108
    c7f0:	bl	fe8d35e8 <mount@plt+0xfe8d1100>
    c7f4:	stccs	3, cr0, [r2], {9}
    c7f8:	strcs	fp, [r0], #-4044	; 0xfffff034
    c7fc:	strbmi	r2, [r3, #-1025]	; 0xfffffbff
    c800:			; <UNDEFINED> instruction: 0xf044bfa8
    c804:	cfstrscs	mvf0, [r0], {1}
    c808:	ldrbmi	sp, [r0], -r4, ror #1
    c80c:	pop	{r0, r1, ip, sp, pc}
    c810:	svclt	0x00008ff0
    c814:	andeq	r9, r0, r2, lsr #13
    c818:	svcmi	0x00f0e92d
    c81c:	ldrmi	fp, [r1], r7, lsl #1
    c820:	movwls	r4, #2601	; 0xa29
    c824:	blmi	a5e254 <mount@plt+0xa5bd6c>
    c828:	sxtab16mi	r4, r3, sl, ror #8
    c82c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c830:			; <UNDEFINED> instruction: 0xf04f9305
    c834:			; <UNDEFINED> instruction: 0xf7f50300
    c838:			; <UNDEFINED> instruction: 0xf010ecf8
    c83c:			; <UNDEFINED> instruction: 0xd12d0501
    c840:	andls	pc, r4, sp, asr #17
    c844:	svceq	0x0000f1b9
    c848:			; <UNDEFINED> instruction: 0xf10ad035
    c84c:	svcge	0x000438ff
    c850:	and	r4, ip, lr, lsr #12
    c854:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    c858:	strcc	fp, [r1, #-2819]	; 0xfffff4fd
    c85c:	bleq	c8c90 <mount@plt+0xc67a8>
    c860:			; <UNDEFINED> instruction: 0xf808454d
    c864:	eorle	r0, r6, r1, lsl #30
    c868:			; <UNDEFINED> instruction: 0xf7f54658
    c86c:	stmdacs	r1, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    c870:	andcs	sp, r2, #32, 18	; 0x80000
    c874:			; <UNDEFINED> instruction: 0x46384659
    c878:	stc	7, cr15, [r4, #-980]!	; 0xfffffc2c
    c87c:	andsvs	pc, r2, sp, lsl #17
    c880:	ldcl	7, cr15, [lr], {245}	; 0xf5
    c884:	andscs	sl, r0, #49152	; 0xc000
    c888:	andvs	r4, r6, r4, lsl #12
    c88c:			; <UNDEFINED> instruction: 0xf7f54638
    c890:	stmdavs	r3!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    c894:	svclt	0x009828ff
    c898:	sbcsle	r2, fp, r0, lsl #22
    c89c:	bmi	3148a4 <mount@plt+0x3123bc>
    c8a0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    c8a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c8a8:	subsmi	r9, sl, r5, lsl #22
    c8ac:	andlt	sp, r7, sl, lsl #2
    c8b0:	svchi	0x00f0e8bd
    c8b4:	blls	31cc0 <mount@plt+0x2f7d8>
    c8b8:	blcs	1e200 <mount@plt+0x1bd18>
    c8bc:	bls	80c80 <mount@plt+0x7e798>
    c8c0:			; <UNDEFINED> instruction: 0xe7ec601a
    c8c4:	bl	fee4a8a0 <mount@plt+0xfee483b8>
    c8c8:	andeq	fp, r1, r0, asr r5
    c8cc:	andeq	r0, r0, r4, lsr #4
    c8d0:	ldrdeq	fp, [r1], -r6
    c8d4:	vstmdble	r0!, {s4-s3}
    c8d8:	mcrne	5, 2, fp, cr13, cr0, {3}
    c8dc:	strbeq	lr, [r2], -r0, lsl #22
    c8e0:	and	r4, lr, r4, lsl #12
    c8e4:	strcc	r7, [r2], #-104	; 0xffffff98
    c8e8:	stceq	8, cr15, [r1], {20}
    c8ec:	mcr2	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    c8f0:	blle	3568f8 <mount@plt+0x354410>
    c8f4:	svccc	0x0001f815
    c8f8:	b	101d3d0 <mount@plt+0x101aee8>
    c8fc:	eorvc	r0, r8, r3
    c900:	stmdavc	r0!, {r0, r3, ip, lr, pc}
    c904:	ldc2l	7, cr15, [lr, #1016]!	; 0x3f8
    c908:	b	13d6910 <mount@plt+0x13d4428>
    c90c:	ble	ffa50914 <mount@plt+0xffa4e42c>
    c910:	rscscc	pc, pc, pc, asr #32
    c914:	andcs	fp, r0, r0, ror sp
    c918:	andcs	fp, r0, r0, ror sp
    c91c:	svclt	0x00004770
    c920:	svcmi	0x00f0e92d
    c924:			; <UNDEFINED> instruction: 0xf8dfba44
    c928:	addlt	sl, r7, r4, ror r0
    c92c:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c930:	ldrbtmi	fp, [sl], #676	; 0x2a4
    c934:	ldrbtmi	sl, [r9], #3588	; 0xe04
    c938:	bleq	5c8d74 <mount@plt+0x5c688c>
    c93c:			; <UNDEFINED> instruction: 0x46984617
    c940:	stmib	sp, {r8, sl, sp}^
    c944:	bl	fea0cd5c <mount@plt+0xfea0a874>
    c948:	ldmdbne	r8!, {r0, r2, r8}^
    c94c:	mvnscc	pc, #79	; 0x4f
    c950:			; <UNDEFINED> instruction: 0xf8cd2201
    c954:	strls	sl, [r1], #-8
    c958:	andls	pc, r0, sp, asr #17
    c95c:	stc	7, cr15, [ip, #980]!	; 0x3d4
    c960:	strmi	r2, [r5], #-2048	; 0xfffff800
    c964:			; <UNDEFINED> instruction: 0xf836db16
    c968:	blt	1920578 <mount@plt+0x191e090>
    c96c:	adclt	r4, r4, #750780416	; 0x2cc00000
    c970:	bmi	34111c <mount@plt+0x33ec34>
    c974:	smlatbeq	r5, r8, fp, lr
    c978:			; <UNDEFINED> instruction: 0xf04f1978
    c97c:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    c980:	andls	r9, r2, #16777216	; 0x1000000
    c984:			; <UNDEFINED> instruction: 0xf8cd2201
    c988:			; <UNDEFINED> instruction: 0xf7f59000
    c98c:	stmdacs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    c990:	stmdbne	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    c994:	pop	{r0, r1, r2, ip, sp, pc}
    c998:	svclt	0x00008ff0
    c99c:	strdeq	r6, [r0], -lr
    c9a0:	andeq	r9, r0, r2, asr #10
    c9a4:	andeq	r9, r0, r6, ror pc
    c9a8:	mvnsmi	lr, #737280	; 0xb4000
    c9ac:	andls	fp, r1, #131	; 0x83
    c9b0:			; <UNDEFINED> instruction: 0x4605b359
    c9b4:	ldrmi	r4, [r7], -lr, lsl #12
    c9b8:	ldc	7, cr15, [r2], {245}	; 0xf5
    c9bc:	ldrsbls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c9c0:	cdpcc	4, 0, cr4, cr1, cr14, {1}
    c9c4:	ldrbtmi	r3, [r9], #3329	; 0xd01
    c9c8:	and	r4, r6, r0, lsl #13
    c9cc:	strbmi	r4, [r9], -r2, lsr #12
    c9d0:			; <UNDEFINED> instruction: 0xf7f52001
    c9d4:	adcmi	lr, lr, #140, 24	; 0x8c00
    c9d8:			; <UNDEFINED> instruction: 0xf815d017
    c9dc:	ldrtmi	r4, [r8], -r1, lsl #30
    c9e0:	ldrdcs	pc, [r0], -r8
    c9e4:	cmpeq	ip, #180, 2	; 0x2d	; <UNPREDICTABLE>
    c9e8:			; <UNDEFINED> instruction: 0xf8324621
    c9ec:	svclt	0x00182014
    c9f0:	b	4d55fc <mount@plt+0x4d3114>
    c9f4:	smlalle	r3, r9, r2, r3
    c9f8:	ldc	7, cr15, [ip], {245}	; 0xf5
    c9fc:	mvnle	r2, r0, lsl #16
    ca00:			; <UNDEFINED> instruction: 0xf7f54620
    ca04:	adcmi	lr, lr, #23040	; 0x5a00
    ca08:	andlt	sp, r3, r7, ror #3
    ca0c:	mvnshi	lr, #12386304	; 0xbd0000
    ca10:			; <UNDEFINED> instruction: 0x000094ba
    ca14:	tstcs	r0, r4, lsr #20
    ca18:	ldrblt	r4, [r0, #-2852]!	; 0xfffff4dc
    ca1c:	addslt	r4, r0, sl, ror r4
    ca20:	stcge	6, cr4, [r3], {5}
    ca24:			; <UNDEFINED> instruction: 0x462058d3
    ca28:	movwls	r6, #63515	; 0xf81b
    ca2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ca30:	bl	1acaa0c <mount@plt+0x1ac8524>
    ca34:			; <UNDEFINED> instruction: 0xf7f54620
    ca38:	bmi	787948 <mount@plt+0x785460>
    ca3c:	ldrbtmi	r4, [sl], #-2333	; 0xfffff6e3
    ca40:	ldmdavs	r4, {r1, r4, r6, fp, ip, lr}
    ca44:	stfged	f3, [r5], {220}	; 0xdc
    ca48:			; <UNDEFINED> instruction: 0x46034a1b
    ca4c:	ldrbtmi	r2, [sl], #-296	; 0xfffffed8
    ca50:			; <UNDEFINED> instruction: 0xf7f54620
    ca54:	vmlals.f64	d14, d20, d24
    ca58:			; <UNDEFINED> instruction: 0x46234a18
    ca5c:	tstcs	r1, r8, lsr #12
    ca60:			; <UNDEFINED> instruction: 0x9600447a
    ca64:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    ca68:	blmi	41f2c4 <mount@plt+0x41cddc>
    ca6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca70:	blls	3e6ae0 <mount@plt+0x3e45f8>
    ca74:	tstle	r4, sl, asr r0
    ca78:	andslt	r2, r0, r0
    ca7c:			; <UNDEFINED> instruction: 0xf7f5bd70
    ca80:			; <UNDEFINED> instruction: 0x4606eb32
    ca84:	bl	ff44aa60 <mount@plt+0xff448578>
    ca88:	tstcs	r1, r3, lsr r6
    ca8c:			; <UNDEFINED> instruction: 0x46281832
    ca90:	stcmi	8, cr15, [r1], {2}
    ca94:	bmi	2f3aac <mount@plt+0x2f15c4>
    ca98:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    ca9c:	ldc	7, cr15, [lr], #-980	; 0xfffffc2c
    caa0:			; <UNDEFINED> instruction: 0xf7f5e7e2
    caa4:	svclt	0x0000eaca
    caa8:	andeq	fp, r1, ip, asr r3
    caac:	andeq	r0, r0, r4, lsr #4
    cab0:	andeq	fp, r1, sl, lsr r3
    cab4:	andeq	r0, r0, r4, asr #4
    cab8:	andeq	r9, r0, sl, lsr r4
    cabc:	andeq	r9, r0, ip, lsr r4
    cac0:	andeq	fp, r1, ip, lsl #6
    cac4:	andeq	r9, r0, lr, lsl #8
    cac8:	mvnsmi	lr, sp, lsr #18
    cacc:	blmi	f78d34 <mount@plt+0xf7684c>
    cad0:	stmib	sp, {r1, r2, r9, sl, lr}^
    cad4:	ldmdbmi	ip!, {r2, r8}
    cad8:	ldrbtmi	r6, [r9], #-2388	; 0xfffff6ac
    cadc:	stmiapl	fp, {r0, r2, r8, sl, fp, ip, pc}^
    cae0:	tstls	r7, #1769472	; 0x1b0000
    cae4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cae8:	stmdavs	r7!, {r2, r4, r7, r8, ip, sp, pc}^
    caec:			; <UNDEFINED> instruction: 0xf8d2b327
    caf0:	stccs	0, cr4, [r0], {148}	; 0x94
    caf4:			; <UNDEFINED> instruction: 0xf002d046
    caf8:	strmi	pc, [r4], -r1, lsr #24
    cafc:	bmi	cf9784 <mount@plt+0xcf729c>
    cb00:	mrscs	r2, LR_und
    cb04:	ldrbtmi	r2, [sl], #-2
    cb08:	ldrmi	r9, [ip], -r0, lsl #14
    cb0c:	stc2	0, cr15, [r0], {2}
    cb10:	ldrtmi	r4, [r3], -pc, lsr #20
    cb14:	andcs	r2, r4, r0, lsl #2
    cb18:	strls	r4, [r0, #-1146]	; 0xfffffb86
    cb1c:	cdp2	0, 5, cr15, cr0, cr2, {0}
    cb20:	blmi	a1f3d8 <mount@plt+0xa1cef0>
    cb24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb28:	blls	5e6b98 <mount@plt+0x5e46b0>
    cb2c:	qdaddle	r4, sl, r7
    cb30:	andslt	r4, r8, r0, lsr #12
    cb34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cb38:	stc2	0, cr15, [r0], {2}
    cb3c:			; <UNDEFINED> instruction: 0xf8dfb9c0
    cb40:			; <UNDEFINED> instruction: 0x46048098
    cb44:	strd	r4, [r6], -r8
    cb48:			; <UNDEFINED> instruction: 0xf0014638
    cb4c:	strmi	pc, [r0], r7, asr #28
    cb50:	svceq	0x0000f1b8
    cb54:	bmi	880ecc <mount@plt+0x87e9e4>
    cb58:	movtcs	sl, #2055	; 0x807
    cb5c:	stmdapl	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    cb60:			; <UNDEFINED> instruction: 0x4619447a
    cb64:	andcs	r9, r1, #0, 4
    cb68:			; <UNDEFINED> instruction: 0xf7f54605
    cb6c:	strb	lr, [pc, r6, lsr #25]
    cb70:			; <UNDEFINED> instruction: 0x463b4a1b
    cb74:	andcs	r2, r2, r6, lsl #2
    cb78:	smlsdxls	r0, sl, r4, r4
    cb7c:			; <UNDEFINED> instruction: 0xf002463c
    cb80:			; <UNDEFINED> instruction: 0xe7c5ff77
    cb84:			; <UNDEFINED> instruction: 0xf0014638
    cb88:			; <UNDEFINED> instruction: 0x4680fe3f
    cb8c:	blx	ff5c8b9e <mount@plt+0xff5c66b6>
    cb90:			; <UNDEFINED> instruction: 0x4638b930
    cb94:	cdp2	0, 9, cr15, cr8, cr1, {0}
    cb98:			; <UNDEFINED> instruction: 0xf00443c4
    cb9c:	ldrb	r0, [r7, r1, lsl #8]
    cba0:			; <UNDEFINED> instruction: 0x46234a10
    cba4:	andcs	r2, r2, r6, lsl #2
    cba8:			; <UNDEFINED> instruction: 0xf8cd447a
    cbac:			; <UNDEFINED> instruction: 0xf0028000
    cbb0:	ldrtmi	pc, [r8], -r7, lsl #28	; <UNPREDICTABLE>
    cbb4:	cdp2	0, 8, cr15, cr8, cr1, {0}
    cbb8:			; <UNDEFINED> instruction: 0xf00043c0
    cbbc:	str	r0, [r7, r1, lsl #8]!
    cbc0:	b	ecab9c <mount@plt+0xec86b4>
    cbc4:	andeq	r0, r0, r4, lsr #4
    cbc8:	muleq	r1, lr, r2
    cbcc:	andeq	r9, r0, r2, asr #7
    cbd0:	andeq	r9, r0, r4, asr #7
    cbd4:	andeq	fp, r1, r4, asr r2
    cbd8:	andeq	r9, r0, ip, ror r3
    cbdc:	andeq	r9, r0, r4, ror r3
    cbe0:	strdeq	r9, [r0], -r4
    cbe4:	andeq	r9, r0, r4, asr #25
    cbe8:	svcmi	0x00f0e92d
    cbec:	stc	6, cr4, [sp, #-76]!	; 0xffffffb4
    cbf0:	ldrmi	r8, [r2], r2, lsl #22
    cbf4:	andcs	r4, sl, #4800	; 0x12c0
    cbf8:	strmi	r4, [r7], -fp, asr #24
    cbfc:	addlt	r4, r9, sp, ror r4
    cc00:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    cc04:			; <UNDEFINED> instruction: 0xf04f9407
    cc08:	tstls	r2, r0, lsl #8
    cc0c:	stmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc10:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    cc14:	ldrmi	r9, [sl], -r3, lsl #6
    cc18:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    cc1c:	blmi	114397c <mount@plt+0x1141494>
    cc20:	ldmdavs	ip!, {r0, r1, r5, r8, sp}
    cc24:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    cc28:			; <UNDEFINED> instruction: 0xf8d94620
    cc2c:	movwcc	r3, #4096	; 0x1000
    cc30:	andcc	pc, r0, r9, asr #17
    cc34:	b	fffcac10 <mount@plt+0xfffc8728>
    cc38:	movwcs	fp, #272	; 0x110
    cc3c:	ldmdavs	ip!, {r0, r1, ip, sp, lr}
    cc40:	ldrsbtlt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    cc44:	strcs	sl, [r0], -r6, lsl #22
    cc48:	ldrbtmi	r4, [fp], #1568	; 0x620
    cc4c:	bcc	448474 <mount@plt+0x445f8c>
    cc50:	mrc	0, 0, lr, cr8, cr6, {1}
    cc54:	stmdage	r5, {r4, r9, fp, ip}
    cc58:	andcs	r4, sl, #87031808	; 0x5300000
    cc5c:	strvs	lr, [r5], -sp, asr #19
    cc60:	ldmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc64:	blle	fd447c <mount@plt+0xfd1f94>
    cc68:	ldrdcc	pc, [r0], -r9
    cc6c:	movwcc	r2, #4387	; 0x1123
    cc70:	andcc	pc, r0, r9, asr #17
    cc74:	stcls	0, cr7, [r5, #-184]	; 0xffffff48
    cc78:			; <UNDEFINED> instruction: 0xf7f54628
    cc7c:	ldrdlt	lr, [r8, -ip]
    cc80:	stcls	0, cr7, [r5, #-24]	; 0xffffffe8
    cc84:			; <UNDEFINED> instruction: 0x4618683b
    cc88:			; <UNDEFINED> instruction: 0xf7f59301
    cc8c:	strmi	lr, [r1], -lr, asr #21
    cc90:	strmi	r4, [sp], -r8, lsr #12
    cc94:	b	ff24ac70 <mount@plt+0xff248788>
    cc98:	stmdane	r9!, {r0, r8, r9, fp, ip, pc}
    cc9c:	blls	9e504 <mount@plt+0x9c01c>
    cca0:	andsvs	r3, r9, r1, lsl #2
    cca4:	ldmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cca8:	eorsvs	r4, r8, r5, lsl #12
    ccac:	stmdbls	r5, {r6, r8, r9, ip, sp, pc}
    ccb0:			; <UNDEFINED> instruction: 0xf7f53c02
    ccb4:	stmdals	r5, {r2, r3, r9, fp, sp, lr, pc}
    ccb8:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ccbc:	strtmi	r6, [r0], #2104	; 0x838
    ccc0:			; <UNDEFINED> instruction: 0xf7f54659
    ccc4:	strmi	lr, [r5], -r2, lsl #18
    ccc8:	bicle	r2, r2, r0, lsl #16
    cccc:	blmi	59f53c <mount@plt+0x59d054>
    ccd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ccd4:	blls	1e6d44 <mount@plt+0x1e485c>
    ccd8:	qsuble	r4, sl, r0
    ccdc:	andlt	r4, r9, r0, asr #12
    cce0:	blhi	c7fdc <mount@plt+0xc5af4>
    cce4:	svchi	0x00f0e8bd
    cce8:	blmi	51e770 <mount@plt+0x51c288>
    ccec:	andscs	r9, sl, #768	; 0x300
    ccf0:	tstcs	r1, r3, lsl r8
    ccf4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    ccf8:			; <UNDEFINED> instruction: 0xf7f5681b
    ccfc:	strb	lr, [r5, r2, ror #19]!
    cd00:	andcs	r9, lr, #768	; 0x300
    cd04:	tstcs	r1, sp, lsl #22
    cd08:			; <UNDEFINED> instruction: 0xf04f480e
    cd0c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    cd10:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    cd14:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd18:	andsvs	r9, sp, r2, lsl #22
    cd1c:			; <UNDEFINED> instruction: 0xf7f5e7d6
    cd20:	svclt	0x0000e98c
    cd24:	andeq	fp, r1, ip, ror r1
    cd28:	andeq	r0, r0, r4, lsr #4
    cd2c:	andeq	fp, r1, r6, ror #2
    cd30:	andeq	r0, r0, r8, lsr #4
    cd34:	andeq	r9, r0, r6, asr #5
    cd38:	andeq	fp, r1, r8, lsr #1
    cd3c:	andeq	r0, r0, r8, lsr r2
    cd40:	andeq	r9, r0, lr, ror #3
    cd44:	strdeq	r9, [r0], -r0
    cd48:	svcmi	0x00f0e92d
    cd4c:	stmdavc	r3, {r0, r3, r7, r9, sl, lr}
    cd50:	stmdbmi	fp!, {r0, r1, r7, ip, sp, pc}
    cd54:	tstls	r1, r9, ror r4
    cd58:	eorsle	r2, ip, r0, lsl #22
    cd5c:			; <UNDEFINED> instruction: 0xf04f4d29
    cd60:	vnmlsne.f64	d16, d6, d0
    cd64:	streq	pc, [r4, -r9, lsr #3]
    cd68:			; <UNDEFINED> instruction: 0x4604447d
    cd6c:	ldrbmi	r3, [r8], ip, ror #10
    cd70:			; <UNDEFINED> instruction: 0xf10ae00c
    cd74:			; <UNDEFINED> instruction: 0xf8470001
    cd78:			; <UNDEFINED> instruction: 0xf7f5002b
    cd7c:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    cd80:			; <UNDEFINED> instruction: 0x4604d038
    cd84:	blhi	8ad9c <mount@plt+0x888b4>
    cd88:	bicslt	r7, fp, r3, asr #16
    cd8c:	strtmi	r4, [r0], -r9, lsr #12
    cd90:	bl	fe64ad6c <mount@plt+0xfe648884>
    cd94:	bl	123e20 <mount@plt+0x121938>
    cd98:	orrslt	r0, r9, r0, lsl #20
    cd9c:	cfldr32le	mvfx4, [ip, #-376]	; 0xfffffe88
    cda0:	svclt	0x00182922
    cda4:			; <UNDEFINED> instruction: 0xf10b2927
    cda8:	rscle	r0, r2, r1, lsl #22
    cdac:	ldrbmi	r4, [r0], -r9, lsr #12
    cdb0:	eorge	pc, fp, r7, asr #16
    cdb4:	ldm	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cdb8:	ldrbmi	r4, [r0], #-1538	; 0xfffff9fe
    cdbc:	andcc	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
    cdc0:	bicsle	r2, lr, r0, lsl #22
    cdc4:	stmibeq	fp, {r0, r3, r8, r9, fp, sp, lr, pc}
    cdc8:	movwcs	r4, #1624	; 0x658
    cdcc:	andcc	pc, r0, r9, asr #17
    cdd0:	pop	{r0, r1, ip, sp, pc}
    cdd4:			; <UNDEFINED> instruction: 0x469b8ff0
    cdd8:	stmdami	fp, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cddc:	blmi	2d565c <mount@plt+0x2d3174>
    cde0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    cde4:	stmiapl	r3!, {r0, sl, fp, ip, pc}^
    cde8:			; <UNDEFINED> instruction: 0xf7f5681b
    cdec:	andcs	lr, r1, sl, ror #18
    cdf0:	ldmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cdf4:	andscs	r4, fp, #393216	; 0x60000
    cdf8:	tstcs	r1, r4, lsl #22
    cdfc:			; <UNDEFINED> instruction: 0xe7f14478
    ce00:	andeq	fp, r1, r4, lsr #32
    ce04:	andeq	r9, r0, r8, asr r2
    ce08:	andeq	r9, r0, r2, lsr r1
    ce0c:	andeq	r0, r0, r8, lsr r2
    ce10:	andeq	r9, r0, r8, lsr r1
    ce14:	addlt	fp, r4, r0, ror r5
    ce18:			; <UNDEFINED> instruction: 0x46054c15
    ce1c:	stmdage	r2, {r0, r2, r4, r9, fp, lr}
    ce20:	stmdbvs	fp, {r2, r3, r4, r5, r6, sl, lr}
    ce24:	stmiapl	r2!, {r1, r2, r3, r6, r8, fp, sp, lr}
    ce28:	andls	r6, r3, #1179648	; 0x120000
    ce2c:	andeq	pc, r0, #79	; 0x4f
    ce30:			; <UNDEFINED> instruction: 0xf7f59302
    ce34:			; <UNDEFINED> instruction: 0xf7f5e9c4
    ce38:			; <UNDEFINED> instruction: 0x4604e956
    ce3c:	ldmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce40:	strtmi	r2, [r3], -r0, lsl #2
    ce44:	strtmi	r1, [r8], -r2, lsr #16
    ce48:	stcne	8, cr15, [r1], {2}
    ce4c:	bmi	295258 <mount@plt+0x292d70>
    ce50:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    ce54:	b	18cae30 <mount@plt+0x18c8948>
    ce58:	blmi	19f680 <mount@plt+0x19d198>
    ce5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ce60:	blls	e6ed0 <mount@plt+0xe49e8>
    ce64:	qaddle	r4, sl, r1
    ce68:	ldcllt	0, cr11, [r0, #-16]!
    ce6c:	stmia	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce70:	andeq	sl, r1, r8, asr pc
    ce74:	andeq	r0, r0, r4, lsr #4
    ce78:	strdeq	r9, [r0], -lr
    ce7c:	andeq	sl, r1, ip, lsl pc
    ce80:	addlt	fp, r2, r0, lsl r5
    ce84:	strmi	r4, [ip], -r6, lsl #22
    ce88:			; <UNDEFINED> instruction: 0xf04f9000
    ce8c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    ce90:	tstcs	r1, r8, lsl #12
    ce94:	stmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce98:	andlt	r4, r2, r0, lsr #12
    ce9c:	svclt	0x0000bd10
    cea0:	andeq	r9, r0, r6, lsr r6
    cea4:	blmi	95f73c <mount@plt+0x95d254>
    cea8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    ceac:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    ceb0:	strmi	fp, [r8], -r3, lsl #1
    ceb4:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    ceb8:			; <UNDEFINED> instruction: 0xf04f9301
    cebc:			; <UNDEFINED> instruction: 0xf7f50300
    cec0:	ldmdacs	r7, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    cec4:			; <UNDEFINED> instruction: 0xf104d12a
    cec8:			; <UNDEFINED> instruction: 0x46230115
    cecc:	bcs	eab13c <mount@plt+0xea8c54>
    ced0:	movwcc	sp, #12580	; 0x3124
    ced4:	mvnsle	r4, fp, lsl #5
    ced8:	strbtmi	r3, [pc], -r2, lsl #8
    cedc:	andcs	r2, r0, #56, 10	; 0xe000000
    cee0:	stmib	r6, {r8, r9, sp}^
    cee4:	andscs	r2, r0, #0, 6
    cee8:	ldrtmi	r1, [r9], -r0, lsr #29
    ceec:	ldmib	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cef0:	ldmcs	pc!, {r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    cef4:	adcmi	fp, r3, #152, 30	; 0x260
    cef8:	andcs	fp, r1, #20, 30	; 0x50
    cefc:	mrsle	r2, SP_fiq
    cf00:	vpmax.u8	d15, d5, d0
    cf04:	ldmdavs	r1!, {r3, r8, sl, fp, ip, sp}
    cf08:	svceq	0x0008f115
    cf0c:	streq	pc, [r3], #-260	; 0xfffffefc
    cf10:	movweq	lr, #6723	; 0x1a43
    cf14:	mvnle	r6, r3, lsr r0
    cf18:	and	r4, r1, r0, lsl r6
    cf1c:	rscscc	pc, pc, pc, asr #32
    cf20:	blmi	19f744 <mount@plt+0x19d25c>
    cf24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cf28:	blls	66f98 <mount@plt+0x64ab0>
    cf2c:	qaddle	r4, sl, r1
    cf30:	ldcllt	0, cr11, [r0, #12]!
    cf34:	stm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf38:	ldrdeq	sl, [r1], -r0
    cf3c:	andeq	r0, r0, r4, lsr #4
    cf40:	andeq	sl, r1, r4, asr lr
    cf44:	tstle	r4, r5, lsl #16
    cf48:	andle	r2, r4, r0, lsl #19
    cf4c:	svclt	0x00082981
    cf50:	strmi	r2, [r8], -sl, lsl #2
    cf54:	tstcs	r2, r0, ror r7
    cf58:	svclt	0x0000e7fb
    cf5c:	blmi	12df88c <mount@plt+0x12dd3a4>
    cf60:	ldrblt	r4, [r0, #1146]!	; 0x47a
    cf64:	lfmpl	f7, 1, [r4, #-692]	; 0xfffffd4c
    cf68:			; <UNDEFINED> instruction: 0x460458d3
    cf6c:			; <UNDEFINED> instruction: 0xf8cd681b
    cf70:			; <UNDEFINED> instruction: 0xf04f350c
    cf74:	stclvs	3, cr0, [fp]
    cf78:			; <UNDEFINED> instruction: 0xf833b323
    cf7c:	vstrcc	d5, [r4, #-16]
    cf80:	stcle	13, cr2, [lr], {191}	; 0xbf
    cf84:	sbceq	pc, r0, #1073741873	; 0x40000031
    cf88:	strtmi	r2, [r8], #-256	; 0xffffff00
    cf8c:			; <UNDEFINED> instruction: 0xf7f59301
    cf90:	blls	875d0 <mount@plt+0x850e8>
    cf94:	strtmi	r4, [r0], -sl, lsr #12
    cf98:			; <UNDEFINED> instruction: 0xf7f54619
    cf9c:	sbccs	lr, r0, r8, lsl r8
    cfa0:	ldrmi	lr, [r9], -r4
    cfa4:			; <UNDEFINED> instruction: 0xf7f522c0
    cfa8:	sbccs	lr, r0, r2, lsl r8
    cfac:	blmi	ddf894 <mount@plt+0xddd3ac>
    cfb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cfb4:			; <UNDEFINED> instruction: 0xf8dd681a
    cfb8:	subsmi	r3, sl, ip, lsl #10
    cfbc:	vand	<illegal reg q6.5>, <illegal reg q6.5>, q2
    cfc0:	ldcllt	13, cr5, [r0, #80]!	; 0x50
    cfc4:	biclt	r6, r6, lr, asr #19
    cfc8:	blvc	14b0a8 <mount@plt+0x148bc0>
    cfcc:	svccs	0x005f3f04
    cfd0:	stcge	13, cr13, [r2, #-304]	; 0xfffffed0
    cfd4:	rsbcs	r4, r0, #51380224	; 0x3100000
    cfd8:			; <UNDEFINED> instruction: 0xf7f44628
    cfdc:			; <UNDEFINED> instruction: 0xf104eff8
    cfe0:	strtmi	r0, [r8], -r0, asr #3
    cfe4:			; <UNDEFINED> instruction: 0xf8502200
    cfe8:			; <UNDEFINED> instruction: 0xf8443b04
    cfec:	addmi	r3, ip, #8, 22	; 0x2000
    cff0:	stccs	8, cr15, [r4], {68}	; 0x44
    cff4:	strdcs	sp, [r0], #-23	; 0xffffffe9	; <UNPREDICTABLE>
    cff8:	blvs	2c6f60 <mount@plt+0x2c4a78>
    cffc:			; <UNDEFINED> instruction: 0xf832b38a
    d000:	vldrge	d3, [sl, #-16]
    d004:	orrsvc	pc, r4, pc, asr #8
    d008:	blcc	11e8b0 <mount@plt+0x11c3c8>
    d00c:			; <UNDEFINED> instruction: 0xf8b6f005
    d010:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    d014:	sbccs	sp, r0, #195	; 0xc3
    d018:			; <UNDEFINED> instruction: 0x46204631
    d01c:	stmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d020:	movwcs	lr, #14805	; 0x39d5
    d024:	movwcs	lr, #2500	; 0x9c4
    d028:	movwcs	lr, #22997	; 0x59d5
    d02c:	movwcs	lr, #18884	; 0x49c4
    d030:	movwcs	lr, #47573	; 0xb9d5
    d034:	movwcs	lr, #10692	; 0x29c4
    d038:	movwcs	lr, #55765	; 0xd9d5
    d03c:	movwcs	lr, #27076	; 0x69c4
    d040:	tstcs	fp, #3489792	; 0x354000
    d044:	movwcs	lr, #35268	; 0x89c4
    d048:	tstcs	sp, #3489792	; 0x354000
    d04c:	movwcs	lr, #43460	; 0xa9c4
    d050:			; <UNDEFINED> instruction: 0x232fe9d5
    d054:	tstcs	r0, #196, 18	; 0x310000
    d058:	teqcs	pc, #3489792	; 0x354000
    d05c:	tstcs	sl, #196, 18	; 0x310000
    d060:			; <UNDEFINED> instruction: 0xf04fe79d
    d064:			; <UNDEFINED> instruction: 0xe7a130ff
    d068:	svc	0x00e6f7f4
    d06c:			; <UNDEFINED> instruction: 0xf1c7ad02
    d070:	ldrmi	r0, [r9], -r0, ror #4
    d074:			; <UNDEFINED> instruction: 0xf7f519e8
    d078:			; <UNDEFINED> instruction: 0x463ae91a
    d07c:			; <UNDEFINED> instruction: 0x46284631
    d080:	svc	0x00a4f7f4
    d084:	svclt	0x0000e7ab
    d088:	andeq	sl, r1, r8, lsl lr
    d08c:	andeq	r0, r0, r4, lsr #4
    d090:	andeq	sl, r1, r8, asr #27
    d094:	blmi	71f908 <mount@plt+0x71d420>
    d098:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    d09c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    d0a0:	movwls	r6, #6171	; 0x181b
    d0a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d0a8:	svc	0x005cf7f4
    d0ac:	bmi	5fb5d4 <mount@plt+0x5f90ec>
    d0b0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    d0b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d0b8:	subsmi	r9, sl, r1, lsl #22
    d0bc:	andlt	sp, r2, sp, lsl r1
    d0c0:			; <UNDEFINED> instruction: 0xf7f4bd10
    d0c4:	stmdacs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d0c8:			; <UNDEFINED> instruction: 0xf7f5d0f1
    d0cc:	strmi	lr, [r4], -r6, asr #17
    d0d0:	strbtmi	fp, [fp], -r8, lsr #3
    d0d4:	tstcs	ip, r2, lsl #4
    d0d8:	stmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d0dc:	blls	3b6c4 <mount@plt+0x391dc>
    d0e0:			; <UNDEFINED> instruction: 0x4620b93b
    d0e4:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0e8:	strtmi	fp, [r0], -r8, asr #18
    d0ec:	stmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0f0:	strtmi	fp, [r0], -r8, lsr #18
    d0f4:	ldmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0f8:			; <UNDEFINED> instruction: 0xf7f4e7d9
    d0fc:	mulcs	r1, lr, pc	; <UNPREDICTABLE>
    d100:	ldmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d104:	andeq	sl, r1, r0, ror #25
    d108:	andeq	r0, r0, r4, lsr #4
    d10c:	andeq	sl, r1, r6, asr #25
    d110:			; <UNDEFINED> instruction: 0x460cb570
    d114:	blhi	c85d0 <mount@plt+0xc60e8>
    d118:	bmi	ede938 <mount@plt+0xedc450>
    d11c:	blmi	ede9a4 <mount@plt+0xedc4bc>
    d120:	addlt	r4, r2, sl, ror r4
    d124:			; <UNDEFINED> instruction: 0x466958d3
    d128:	movwls	r6, #6171	; 0x181b
    d12c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d130:	stmia	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d134:	adcmi	r9, r5, #0, 26
    d138:	stmdavc	fp!, {r1, r2, r3, r6, ip, lr, pc}
    d13c:	blhi	1048c04 <mount@plt+0x104671c>
    d140:			; <UNDEFINED> instruction: 0xeebcb983
    d144:	andcs	r8, r0, r8, asr #23
    d148:	bhi	48768 <mount@plt+0x46280>
    d14c:	blmi	bdfa14 <mount@plt+0xbdd52c>
    d150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d154:	blls	671c4 <mount@plt+0x64cdc>
    d158:	qdaddle	r4, sl, sl
    d15c:	ldc	0, cr11, [sp], #8
    d160:	vldmdblt	r0!, {d24}
    d164:	strtmi	r4, [r8], -fp, lsr #18
    d168:			; <UNDEFINED> instruction: 0xf7f44479
    d16c:	stmdacs	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    d170:	stmdbmi	r9!, {r0, r2, r4, r5, ip, lr, pc}
    d174:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d178:	svc	0x007ef7f4
    d17c:	stmdbmi	r7!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    d180:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d184:	svc	0x0078f7f4
    d188:	stmdbmi	r5!, {r3, r6, r8, r9, ip, sp, pc}
    d18c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d190:	svc	0x0072f7f4
    d194:	stmdbmi	r3!, {r6, r8, r9, ip, sp, pc}
    d198:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d19c:	svc	0x006cf7f4
    d1a0:	stmdbmi	r1!, {r4, r8, r9, ip, sp, pc}
    d1a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d1a8:	svc	0x0066f7f4
    d1ac:	ldmdbmi	pc, {r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    d1b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d1b4:	svc	0x0060f7f4
    d1b8:	sbcle	r2, r2, r0, lsl #16
    d1bc:			; <UNDEFINED> instruction: 0x4628491c
    d1c0:			; <UNDEFINED> instruction: 0xf7f44479
    d1c4:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    d1c8:	ldmdbmi	sl, {r0, r1, r3, r4, r5, r7, ip, lr, pc}
    d1cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d1d0:	svc	0x0052f7f4
    d1d4:	adcsle	r2, r4, r0, lsl #16
    d1d8:	rscscc	pc, pc, pc, asr #32
    d1dc:	ldc	7, cr14, [pc, #728]	; d4bc <mount@plt+0xafd4>
    d1e0:	vmul.f64	d7, d8, d6
    d1e4:	str	r8, [ip, r7, lsl #22]!
    d1e8:	blvc	18886c <mount@plt+0x186384>
    d1ec:	blhi	208a94 <mount@plt+0x2065ac>
    d1f0:			; <UNDEFINED> instruction: 0xf7f4e7a7
    d1f4:	svclt	0x0000ef22
    d1f8:	andeq	r0, r0, r0
    d1fc:	smlawbmi	lr, r0, r4, r8
    d200:	andeq	r0, r0, r0
    d204:	addmi	r4, pc, r0
    d208:	andeq	sl, r1, r8, asr ip
    d20c:	andeq	r0, r0, r4, lsr #4
    d210:	andeq	sl, r1, r8, lsr #24
    d214:	andeq	r6, r0, r4, asr #27
    d218:	andeq	r5, r0, r2, lsr sp
    d21c:	andeq	r8, r0, lr, asr #20
    d220:	andeq	r5, r0, r6, lsr #26
    d224:	andeq	r8, r0, lr, lsr sl
    d228:	andeq	r8, r0, sl, lsr sl
    d22c:	andeq	r8, r0, r2, lsl #28
    d230:	andeq	r8, r0, r8, lsr #27
    d234:	andeq	r8, r0, r2, lsr #27
    d238:	teqcs	pc, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    d23c:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    d240:	beq	fe448a64 <mount@plt+0xfe44657c>
    d244:	ldrlt	r4, [r0, #-664]!	; 0xfffffd68
    d248:	blvc	1a08d30 <mount@plt+0x1a06848>
    d24c:	strmi	fp, [ip], -r5, lsl #1
    d250:			; <UNDEFINED> instruction: 0xf5b0d823
    d254:	tstle	r2, #488	; 0x1e8
    d258:			; <UNDEFINED> instruction: 0xf04f4d17
    d25c:	ldc	3, cr3, [pc, #1020]	; d660 <mount@plt+0xb178>
    d260:	ldrbtmi	r5, [sp], #-2834	; 0xfffff4ee
    d264:	teqcs	pc, r1, lsl #4
    d268:	blvs	188c8c <mount@plt+0x1867a4>
    d26c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    d270:	blvs	c88ac <mount@plt+0xc63c4>
    d274:	stmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d278:	andlt	r4, r5, r0, lsr #12
    d27c:	stcmi	13, cr11, [pc, #-192]	; d1c4 <mount@plt+0xacdc>
    d280:	mvnscc	pc, #79	; 0x4f
    d284:	andcs	r9, r1, #1
    d288:	teqcs	pc, sp, ror r4	; <UNPREDICTABLE>
    d28c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    d290:	ldmdb	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d294:	andlt	r4, r5, r0, lsr #12
    d298:	stcmi	13, cr11, [r9, #-192]	; 0xffffff40
    d29c:	mvnscc	pc, #79	; 0x4f
    d2a0:	blpl	108924 <mount@plt+0x10643c>
    d2a4:			; <UNDEFINED> instruction: 0xe7dd447d
    d2a8:	andeq	r0, r0, r0
    d2ac:	addmi	r4, pc, r0
    d2b0:	andeq	r0, r0, r0
    d2b4:	smlawbmi	lr, r0, r4, r8
    d2b8:	andeq	r8, r0, lr, lsl sp
    d2bc:	andeq	r8, r0, r0, lsl #26
    d2c0:	ldrdeq	r8, [r0], -r4
    d2c4:			; <UNDEFINED> instruction: 0x460cb570
    d2c8:	blhi	c8784 <mount@plt+0xc629c>
    d2cc:	bmi	131eaec <mount@plt+0x131c604>
    d2d0:	blmi	131eb58 <mount@plt+0x131c670>
    d2d4:	addlt	r4, r2, sl, ror r4
    d2d8:			; <UNDEFINED> instruction: 0x466958d3
    d2dc:	movwls	r6, #6171	; 0x181b
    d2e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d2e4:	stmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2e8:	adcmi	r9, r5, #0, 26
    d2ec:	stmdavc	fp!, {r3, r5, r6, ip, lr, pc}
    d2f0:	blhi	1048db8 <mount@plt+0x10468d0>
    d2f4:	mrrc	9, 10, fp, r1, cr3
    d2f8:			; <UNDEFINED> instruction: 0xf0050b18
    d2fc:	strmi	pc, [r2], -r7, lsl #24
    d300:	strmi	r2, [fp], -r0
    d304:	movwcs	lr, #2502	; 0x9c6
    d308:	blmi	f9fc0c <mount@plt+0xf9d724>
    d30c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d310:	blls	67380 <mount@plt+0x64e98>
    d314:	qdsuble	r4, sl, r5
    d318:	ldc	0, cr11, [sp], #8
    d31c:	vldmdblt	r0!, {d24}
    d320:			; <UNDEFINED> instruction: 0x4628493a
    d324:			; <UNDEFINED> instruction: 0xf7f44479
    d328:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    d32c:	ldmdbmi	r8!, {r0, r1, r3, r6, ip, lr, pc}
    d330:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d334:	mcr	7, 5, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d338:	suble	r2, r4, r0, lsl #16
    d33c:			; <UNDEFINED> instruction: 0x46284935
    d340:			; <UNDEFINED> instruction: 0xf7f44479
    d344:	stmdacs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    d348:	ldmdbmi	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
    d34c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d350:	mrc	7, 4, APSR_nzcv, cr2, cr4, {7}
    d354:	eorsle	r2, fp, r0, lsl #16
    d358:			; <UNDEFINED> instruction: 0x46284930
    d35c:			; <UNDEFINED> instruction: 0xf7f44479
    d360:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    d364:	stmdbmi	lr!, {r2, r4, r5, ip, lr, pc}
    d368:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d36c:	mcr	7, 4, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d370:	stmdbmi	ip!, {r4, r5, r6, r8, r9, ip, sp, pc}
    d374:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d378:	mrc	7, 3, APSR_nzcv, cr14, cr4, {7}
    d37c:	stmdbmi	sl!, {r3, r5, r6, r8, r9, ip, sp, pc}
    d380:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d384:	mrc	7, 3, APSR_nzcv, cr8, cr4, {7}
    d388:	stmdbmi	r8!, {r3, r4, r5, r8, r9, ip, sp, pc}
    d38c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d390:	mrc	7, 3, APSR_nzcv, cr2, cr4, {7}
    d394:	stmdbmi	r6!, {r3, r8, r9, ip, sp, pc}
    d398:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d39c:	mcr	7, 3, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    d3a0:	adcle	r2, r8, r0, lsl #16
    d3a4:	strtmi	r4, [r8], -r3, lsr #18
    d3a8:			; <UNDEFINED> instruction: 0xf7f44479
    d3ac:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    d3b0:	stmdbmi	r1!, {r0, r5, r7, ip, lr, pc}
    d3b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d3b8:	mrc	7, 2, APSR_nzcv, cr14, cr4, {7}
    d3bc:	addsle	r2, sl, r0, lsl #16
    d3c0:	rscscc	pc, pc, pc, asr #32
    d3c4:	ldc	7, cr14, [pc, #640]	; d64c <mount@plt+0xb164>
    d3c8:	vmul.f64	d7, d8, d8
    d3cc:	ldr	r8, [r2, r7, lsl #22]
    d3d0:	blvc	208a54 <mount@plt+0x20656c>
    d3d4:	blhi	208c7c <mount@plt+0x206794>
    d3d8:	ldc	7, cr14, [pc, #564]	; d614 <mount@plt+0xb12c>
    d3dc:	vmul.f64	d7, d8, d7
    d3e0:	str	r8, [r8, r7, lsl #22]
    d3e4:	mcr	7, 1, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d3e8:	andeq	r0, r0, r0
    d3ec:	bicmi	ip, sp, r5, ror #26
    d3f0:	andeq	r0, r0, r0
    d3f4:	smlawbmi	lr, r0, r4, r8
    d3f8:	andeq	r0, r0, r0
    d3fc:	addmi	r4, pc, r0
    d400:	andeq	sl, r1, r4, lsr #21
    d404:	andeq	r0, r0, r4, lsr #4
    d408:	andeq	sl, r1, ip, ror #20
    d40c:	andeq	r6, r0, r8, lsl #24
    d410:	andeq	r5, r0, r6, ror fp
    d414:	muleq	r0, r0, r8
    d418:	andeq	r5, r0, r6, ror #22
    d41c:	andeq	r8, r0, ip, ror r8
    d420:	andeq	r8, r0, r6, ror r8
    d424:	andeq	r8, r0, lr, lsr ip
    d428:	andeq	r8, r0, r6, ror #23
    d42c:	andeq	r8, r0, r2, ror #23
    d430:	andeq	r8, r0, r6, lsr #29
    d434:	andeq	r8, r0, r8, ror #23
    d438:	andeq	r8, r0, r2, ror #23
    d43c:	strdlt	fp, [r5], r0
    d440:	ldrmi	r4, [r6], -r4, lsl #12
    d444:			; <UNDEFINED> instruction: 0xf005460d
    d448:	msrge	CPSR_fc, #21504	; 0x5400
    d44c:	movwcs	lr, #2515	; 0x9d3
    d450:			; <UNDEFINED> instruction: 0x41ab42a2
    d454:	bleq	608560 <mount@plt+0x606078>
    d458:	vqdmulh.s<illegal width 8>	d29, d4, d23
    d45c:	vmvn.i32	d18, #3840	; 0x00000f00
    d460:	adcmi	r0, r2, #-268435456	; 0xf0000000
    d464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d468:	blle	5ddb1c <mount@plt+0x5db634>
    d46c:	svcvc	0x007af5b4
    d470:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    d474:			; <UNDEFINED> instruction: 0x4c20db20
    d478:	mvnscc	pc, #79	; 0x4f
    d47c:	blpl	5c8b00 <mount@plt+0x5c6618>
    d480:	andcs	r4, r1, #124, 8	; 0x7c000000
    d484:	mcr	1, 4, r2, cr7, cr15, {1}
    d488:	ldrtmi	r6, [r0], -r5, lsl #22
    d48c:	cfstrs	mvf9, [sp]
    d490:			; <UNDEFINED> instruction: 0xf7f56b02
    d494:			; <UNDEFINED> instruction: 0x4630e812
    d498:	ldcllt	0, cr11, [r0, #20]!
    d49c:			; <UNDEFINED> instruction: 0xf04f4c17
    d4a0:	ldc	3, cr3, [pc, #1020]	; d8a4 <mount@plt+0xb3bc>
    d4a4:	ldrbtmi	r5, [ip], #-2831	; 0xfffff4f1
    d4a8:	ldcmi	7, cr14, [r5], {235}	; 0xeb
    d4ac:	mvnscc	pc, #79	; 0x4f
    d4b0:	blpl	388b34 <mount@plt+0x38664c>
    d4b4:			; <UNDEFINED> instruction: 0xe7e4447c
    d4b8:			; <UNDEFINED> instruction: 0xf04f4f12
    d4bc:	andcs	r3, r1, #-67108861	; 0xfc000003
    d4c0:	ldrbtmi	r2, [pc], #-319	; d4c8 <mount@plt+0xafe0>
    d4c4:	stmib	sp, {r4, r5, r9, sl, lr}^
    d4c8:	strls	r4, [r0, -r2, lsl #10]
    d4cc:	svc	0x00f4f7f4
    d4d0:	andlt	r4, r5, r0, lsr r6
    d4d4:	svclt	0x0000bdf0
    d4d8:	andeq	r0, r0, r0
    d4dc:	addmi	r4, pc, r0
    d4e0:	andeq	r0, r0, r0
    d4e4:	smlawbmi	lr, r0, r4, r8
    d4e8:	andeq	r0, r0, r0
    d4ec:	bicmi	ip, sp, r5, ror #26
    d4f0:	blcc	fe6bfcf4 <mount@plt+0xfe6bd80c>
    d4f4:	andeq	r0, r0, r0
    d4f8:	andeq	r8, r0, r0, lsr fp
    d4fc:	andeq	r8, r0, r2, lsl #22
    d500:	andeq	r8, r0, ip, ror #21
    d504:	strdeq	r8, [r0], -r6
    d508:	mvnsmi	lr, #737280	; 0xb4000
    d50c:	bmi	d1ed6c <mount@plt+0xd1c884>
    d510:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    d514:			; <UNDEFINED> instruction: 0xf10d4b33
    d518:	ldrbtmi	r0, [sl], #-2052	; 0xfffff7fc
    d51c:	strmi	r4, [pc], -r1, lsl #13
    d520:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d524:			; <UNDEFINED> instruction: 0xf04f9381
    d528:	strbmi	r0, [sl], -r0, lsl #6
    d52c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    d530:			; <UNDEFINED> instruction: 0xf7f44640
    d534:	tstlt	r0, #3200	; 0xc80
    d538:	mulcc	r0, r8, r8
    d53c:	blcs	25ee54 <mount@plt+0x25c96c>
    d540:	blcs	83d1a8 <mount@plt+0x83acc0>
    d544:			; <UNDEFINED> instruction: 0xf814d105
    d548:	blcs	25d154 <mount@plt+0x25ac6c>
    d54c:	blcs	83d1b4 <mount@plt+0x83accc>
    d550:	blcs	2c193c <mount@plt+0x2bf454>
    d554:	blcs	8fd1bc <mount@plt+0x8facd4>
    d558:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    d55c:	blcs	16964 <mount@plt+0x1447c>
    d560:	qadd16mi	fp, fp, r4
    d564:	blcs	16170 <mount@plt+0x13c88>
    d568:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    d56c:			; <UNDEFINED> instruction: 0x463a4633
    d570:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d574:	mcr	7, 4, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d578:	tstle	ip, r2, lsl #16
    d57c:	bmi	6d5588 <mount@plt+0x6d30a0>
    d580:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    d584:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d588:	subsmi	r9, sl, r1, lsl #23
    d58c:			; <UNDEFINED> instruction: 0xf50dd125
    d590:	pop	{r0, r1, r8, sl, fp, ip, sp, lr}
    d594:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
    d598:			; <UNDEFINED> instruction: 0x463a4633
    d59c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d5a0:	mrc	7, 3, APSR_nzcv, cr2, cr4, {7}
    d5a4:	rscle	r2, r9, r2, lsl #16
    d5a8:			; <UNDEFINED> instruction: 0x46334912
    d5ac:			; <UNDEFINED> instruction: 0x4620463a
    d5b0:			; <UNDEFINED> instruction: 0xf7f44479
    d5b4:	stmdacs	r2, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    d5b8:	stmdbmi	pc, {r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    d5bc:			; <UNDEFINED> instruction: 0x4633463a
    d5c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d5c4:	mcr	7, 3, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d5c8:	sbcsle	r2, r7, r2, lsl #16
    d5cc:	ldrtmi	r4, [r0], -r1, lsr #12
    d5d0:	ldc	7, cr15, [r4, #976]	; 0x3d0
    d5d4:	rscscc	pc, pc, pc, asr #32
    d5d8:			; <UNDEFINED> instruction: 0xf7f4e7d1
    d5dc:	svclt	0x0000ed2e
    d5e0:	andeq	sl, r1, lr, asr r8
    d5e4:	andeq	r0, r0, r4, lsr #4
    d5e8:	andeq	r8, r0, r2, asr #21
    d5ec:	strdeq	sl, [r1], -r6
    d5f0:	andeq	r8, r0, r2, lsr #21
    d5f4:	muleq	r0, ip, sl
    d5f8:	muleq	r0, r2, sl
    d5fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    d600:	cfstr32vc	mvfx15, [r4, #-692]	; 0xfffffd4c
    d604:	movwcs	r4, #3627	; 0xe2b
    d608:	stcge	12, cr4, [r3, #-172]	; 0xffffff54
    d60c:	sxtab16mi	r4, r0, lr, ror #8
    d610:	rscsvc	pc, lr, #1325400064	; 0x4f000000
    d614:	ldmdbpl	r4!, {r2, fp, sp, pc}
    d618:	ldrmi	r4, [r9], -pc, lsl #12
    d61c:			; <UNDEFINED> instruction: 0x909cf8df
    d620:	strls	r6, [r3], #2084	; 0x824
    d624:	streq	pc, [r0], #-79	; 0xffffffb1
    d628:			; <UNDEFINED> instruction: 0xf7f4602b
    d62c:	stmdbmi	r4!, {r6, r9, sl, fp, sp, lr, pc}
    d630:	ldrbtmi	r4, [r9], #1600	; 0x640
    d634:			; <UNDEFINED> instruction: 0xf7f44479
    d638:	ldrshlt	lr, [r0, #228]!	; 0xe4
    d63c:	beq	249a78 <mount@plt+0x247590>
    d640:	strtmi	r4, [sl], -r6, lsl #12
    d644:			; <UNDEFINED> instruction: 0x46304651
    d648:			; <UNDEFINED> instruction: 0xff5ef7ff
    d64c:	mulcc	r1, r0, r1
    d650:			; <UNDEFINED> instruction: 0xf8dad01f
    d654:			; <UNDEFINED> instruction: 0xf5b44000
    d658:	ldmle	r2!, {r7, r8, r9, sl, fp, ip, sp, lr}^
    d65c:			; <UNDEFINED> instruction: 0xf7f44628
    d660:	strtmi	lr, [sl], -r6, ror #25
    d664:			; <UNDEFINED> instruction: 0xf8474651
    d668:	ldrtmi	r0, [r0], -r4, lsr #32
    d66c:			; <UNDEFINED> instruction: 0xff4cf7ff
    d670:	mvnle	r2, r0, lsl #16
    d674:			; <UNDEFINED> instruction: 0xf7f44630
    d678:	bmi	4c9010 <mount@plt+0x4c6b28>
    d67c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    d680:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d684:	subsmi	r9, sl, r3, lsl #23
    d688:			; <UNDEFINED> instruction: 0xf50dd112
    d68c:	pop	{r2, r8, sl, fp, ip, sp, lr}
    d690:	stmdami	sp, {r4, r5, r6, r7, r8, r9, sl, pc}
    d694:	bmi	35efa8 <mount@plt+0x35cac0>
    d698:			; <UNDEFINED> instruction: 0xf8592101
    d69c:	ldrbtmi	r0, [sl], #-0
    d6a0:	stmdavs	r0, {r8, sl, ip, pc}
    d6a4:	mrc	7, 1, APSR_nzcv, cr10, cr4, {7}
    d6a8:			; <UNDEFINED> instruction: 0xf7f44630
    d6ac:	strb	lr, [r4, sl, asr #28]!
    d6b0:	stcl	7, cr15, [r2], {244}	; 0xf4
    d6b4:	andeq	sl, r1, ip, ror #14
    d6b8:	andeq	r0, r0, r4, lsr #4
    d6bc:	andeq	sl, r1, r6, asr #14
    d6c0:	ldrdeq	r7, [r0], -r0
    d6c4:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    d6c8:	andeq	r0, r0, r8, lsr r2
    d6cc:			; <UNDEFINED> instruction: 0x000089be
    d6d0:	ldmdbmi	r1!, {r4, r5, fp, lr}
    d6d4:	ldrbtmi	fp, [r8], #-1520	; 0xfffffa10
    d6d8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    d6dc:	addlt	r4, r5, pc, lsr #22
    d6e0:			; <UNDEFINED> instruction: 0xf50d5841
    d6e4:	stmdami	lr!, {r7, r9, ip, lr}
    d6e8:	sbcsvs	r6, r1, r9, lsl #16
    d6ec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    d6f0:	ldrbtmi	r4, [fp], #-2348	; 0xfffff6d4
    d6f4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    d6f8:	andcs	r3, r1, #12, 4	; 0xc0000000
    d6fc:			; <UNDEFINED> instruction: 0xf7ff601a
    d700:	stmdami	r9!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d704:			; <UNDEFINED> instruction: 0xf7f44478
    d708:	orrslt	lr, r0, #1152	; 0x480
    d70c:	svcge	0x00034e27
    d710:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    d714:			; <UNDEFINED> instruction: 0xf7f44628
    d718:	teqlt	r8, #1504	; 0x5e0
    d71c:	blcs	baca30 <mount@plt+0xbaa548>
    d720:			; <UNDEFINED> instruction: 0xf100d0f8
    d724:			; <UNDEFINED> instruction: 0x46200413
    d728:	ldcl	7, cr15, [lr, #-976]!	; 0xfffffc30
    d72c:	ldmible	r1!, {r0, r2, fp, sp}^
    d730:	ldrtmi	r3, [r1], -r5, lsl #16
    d734:			; <UNDEFINED> instruction: 0xf7f44420
    d738:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    d73c:			; <UNDEFINED> instruction: 0xf8dfd1ea
    d740:	vst4.16	{d28-d31}, [pc :256], r0
    d744:	ldrmi	r5, [r9], -r0, lsl #7
    d748:	ldrbtmi	r2, [ip], #513	; 0x201
    d74c:			; <UNDEFINED> instruction: 0xf8cd4638
    d750:	strls	ip, [r1], #-0
    d754:	mrc	7, 5, APSR_nzcv, cr0, cr4, {7}
    d758:			; <UNDEFINED> instruction: 0x46384916
    d75c:			; <UNDEFINED> instruction: 0xf7ff4479
    d760:	strtmi	pc, [r8], -sp, asr #30
    d764:	mrc	7, 1, APSR_nzcv, cr6, cr4, {7}
    d768:	bicsle	r2, r7, r0, lsl #16
    d76c:			; <UNDEFINED> instruction: 0xf7f44628
    d770:	ldmdbmi	r1, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    d774:	orrpl	pc, r0, #54525952	; 0x3400000
    d778:	movwcc	r4, #51719	; 0xca07
    d77c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d780:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d784:	qaddle	r4, r1, r3
    d788:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    d78c:	ldcllt	0, cr11, [r0, #20]!
    d790:	mrrc	7, 15, pc, r2, cr4	; <UNPREDICTABLE>
    d794:	andeq	sl, r1, r2, lsr #13
    d798:	andeq	r0, r0, r4, lsr #4
    d79c:	andeq	lr, r1, r2, asr #11
    d7a0:	andeq	r8, r0, r8, lsl #19
    d7a4:	andeq	sl, r1, r6, lsl sl
    d7a8:	muleq	r0, r0, r9
    d7ac:	muleq	r0, lr, r9
    d7b0:	andeq	r8, r0, lr, ror #18
    d7b4:			; <UNDEFINED> instruction: 0x0001a9b0
    d7b8:	strdeq	sl, [r1], -ip
    d7bc:	ldrbmi	lr, [r0, sp, lsr #18]!
    d7c0:	cfstr32vc	mvfx15, [r4, #-692]	; 0xfffffd4c
    d7c4:	movwcs	r4, #3633	; 0xe31
    d7c8:	stcge	12, cr4, [r3, #-196]	; 0xffffff3c
    d7cc:	sxtab16mi	r4, r0, lr, ror #8
    d7d0:	rscsvc	pc, lr, #1325400064	; 0x4f000000
    d7d4:	ldmdbpl	r4!, {r2, fp, sp, pc}
    d7d8:	ldrmi	r4, [r9], -pc, lsl #12
    d7dc:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
    d7e0:	strls	r6, [r3], #2084	; 0x824
    d7e4:	streq	pc, [r0], #-79	; 0xffffffb1
    d7e8:			; <UNDEFINED> instruction: 0xf7f4602b
    d7ec:	stmdbmi	sl!, {r5, r6, r8, sl, fp, sp, lr, pc}
    d7f0:	ldrbtmi	r4, [r9], #1600	; 0x640
    d7f4:			; <UNDEFINED> instruction: 0xf7f44479
    d7f8:	cmplt	r0, #20, 28	; 0x140
    d7fc:	beq	249c38 <mount@plt+0x247750>
    d800:	strtmi	r4, [sl], -r6, lsl #12
    d804:			; <UNDEFINED> instruction: 0x46304651
    d808:	mrc2	7, 3, pc, cr14, cr15, {7}
    d80c:	strdcc	fp, [r1], -r0
    d810:			; <UNDEFINED> instruction: 0xf8dad02b
    d814:	blcs	1981c <mount@plt+0x17334>
    d818:	strdcs	sp, [ip], -r3
    d81c:	ldc	7, cr15, [r0], #976	; 0x3d0
    d820:	ldrdcc	pc, [r0], -sl
    d824:	strtmi	r4, [r8], -r4, lsl #12
    d828:			; <UNDEFINED> instruction: 0xf7f460a3
    d82c:			; <UNDEFINED> instruction: 0xf89aec00
    d830:	ldrbmi	r3, [r1], -r0
    d834:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    d838:	eormi	pc, r3, r7, asr #16
    d83c:	strtmi	r6, [sl], -r2, lsr #32
    d840:	ldrtmi	r6, [r0], -r0, rrx
    d844:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    d848:	mvnle	r2, r0, lsl #16
    d84c:			; <UNDEFINED> instruction: 0xf7f44630
    d850:	bmi	4c8e38 <mount@plt+0x4c6950>
    d854:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    d858:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d85c:	subsmi	r9, sl, r3, lsl #23
    d860:			; <UNDEFINED> instruction: 0xf50dd112
    d864:	pop	{r2, r8, sl, fp, ip, sp, lr}
    d868:	stmdami	sp, {r4, r5, r6, r7, r8, r9, sl, pc}
    d86c:	bmi	35f180 <mount@plt+0x35cc98>
    d870:			; <UNDEFINED> instruction: 0xf8592101
    d874:	ldrbtmi	r0, [sl], #-0
    d878:	stmdavs	r0, {r8, sl, ip, pc}
    d87c:	stcl	7, cr15, [lr, #-976]	; 0xfffffc30
    d880:			; <UNDEFINED> instruction: 0xf7f44630
    d884:	ubfx	lr, lr, #26, #5
    d888:	bl	ff5cb860 <mount@plt+0xff5c9378>
    d88c:	andeq	sl, r1, ip, lsr #11
    d890:	andeq	r0, r0, r4, lsr #4
    d894:	andeq	sl, r1, r6, lsl #11
    d898:	andeq	r7, r0, r0, lsl r6
    d89c:	andeq	sl, r1, r2, lsr #10
    d8a0:	andeq	r0, r0, r8, lsr r2
    d8a4:	andeq	r8, r0, r6, ror #15
    d8a8:			; <UNDEFINED> instruction: 0xf5adb5f0
    d8ac:	ldcmi	13, cr5, [r8, #-512]!	; 0xfffffe00
    d8b0:	ldcmi	0, cr11, [r8], #-532	; 0xfffffdec
    d8b4:	orrpl	pc, r0, #54525952	; 0x3400000
    d8b8:	ldmdami	r7!, {r0, r2, r3, r4, r5, r6, sl, lr}
    d8bc:	movwcc	r4, #51511	; 0xc937
    d8c0:	ldrbtmi	r5, [r8], #-2348	; 0xfffff6d4
    d8c4:	andcs	r4, r0, #2030043136	; 0x79000000
    d8c8:	andsvs	r6, ip, r4, lsr #16
    d8cc:	streq	pc, [r0], #-79	; 0xffffffb1
    d8d0:	cmnvc	pc, #0, 10	; <UNPREDICTABLE>
    d8d4:	rscsvc	pc, ip, r0, lsl #4
    d8d8:	subvs	r2, ip, r1, lsl #8
    d8dc:	svcne	0x0004f853
    d8e0:	addvs	fp, sl, r1, lsl #2
    d8e4:			; <UNDEFINED> instruction: 0xf1024298
    d8e8:	mvnsle	r0, r1, lsl #4
    d8ec:	stmdami	sp!, {r2, r3, r5, r8, fp, lr}
    d8f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d8f4:	orrvs	pc, r0, r1, lsl #10
    d8f8:			; <UNDEFINED> instruction: 0xff60f7ff
    d8fc:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    d900:	ldc	7, cr15, [r4], {244}	; 0xf4
    d904:	orrslt	r4, r0, #5242880	; 0x500000
    d908:	svcmi	0x00294e28
    d90c:	ldrbtmi	r4, [pc], #-1150	; d914 <mount@plt+0xb42c>
    d910:	strvs	pc, [r0], r6, lsl #10
    d914:			; <UNDEFINED> instruction: 0xf7f44628
    d918:			; <UNDEFINED> instruction: 0xb328ed5e
    d91c:	blcs	bacc30 <mount@plt+0xbaa748>
    d920:			; <UNDEFINED> instruction: 0xf100d0f8
    d924:			; <UNDEFINED> instruction: 0x46200413
    d928:	ldcl	7, cr15, [lr], #-976	; 0xfffffc30
    d92c:	ldmible	r1!, {r0, r2, fp, sp}^
    d930:	ldrtmi	r3, [r9], -r5, lsl #16
    d934:			; <UNDEFINED> instruction: 0xf7f44420
    d938:	stmdacs	r0, {r5, r6, r7, r9, fp, sp, lr, pc}
    d93c:	strls	sp, [r1], #-490	; 0xfffffe16
    d940:	bmi	738954 <mount@plt+0x73646c>
    d944:	orrpl	pc, r0, #1325400064	; 0x4f000000
    d948:			; <UNDEFINED> instruction: 0x46204619
    d94c:	andls	r4, r0, #2046820352	; 0x7a000000
    d950:			; <UNDEFINED> instruction: 0xf7f42201
    d954:			; <UNDEFINED> instruction: 0x4620edb2
    d958:			; <UNDEFINED> instruction: 0xf7ff4631
    d95c:	strtmi	pc, [r8], -pc, lsr #30
    d960:	ldc	7, cr15, [r8, #-976]!	; 0xfffffc30
    d964:	bicsle	r2, r9, r0, lsl #16
    d968:			; <UNDEFINED> instruction: 0xf7f44628
    d96c:	ldmdbmi	r2, {r5, r7, r8, sl, fp, sp, lr, pc}
    d970:	orrpl	pc, r0, #54525952	; 0x3400000
    d974:	movwcc	r4, #51719	; 0xca07
    d978:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d97c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d980:	qaddle	r4, r1, r3
    d984:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    d988:	ldcllt	0, cr11, [r0, #20]!
    d98c:	bl	154b964 <mount@plt+0x154947c>
    d990:	andeq	sl, r1, r0, asr #9
    d994:	andeq	r0, r0, r4, lsr #4
    d998:	andeq	sl, r1, sl, asr #16
    d99c:	strdeq	lr, [r1], -r0
    d9a0:	andeq	sl, r1, ip, lsl r8
    d9a4:	andeq	r8, r0, r6, ror #15
    d9a8:	strdeq	r8, [r0], -r2
    d9ac:	andeq	sl, r1, r0, lsl #16
    d9b0:	andeq	r8, r0, r2, lsr #15
    d9b4:	andeq	r8, r0, r0, asr #15
    d9b8:	andeq	sl, r1, r0, lsl #8
    d9bc:	ldmcs	pc!, {r1, r2, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    d9c0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    d9c4:	strmi	fp, [r4], -r4, lsl #1
    d9c8:	ldmdale	r6, {r1, r2, r3, r9, sl, lr}
    d9cc:	ldmdapl	fp, {r0, r1, r4, r8, fp, lr}^
    d9d0:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    d9d4:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    d9d8:	eoreq	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    d9dc:	andlt	fp, r4, r8, lsl #2
    d9e0:	blmi	43cfa8 <mount@plt+0x43aac0>
    d9e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d9e8:	andls	fp, r3, #966656	; 0xec000
    d9ec:	mrc2	7, 3, pc, cr0, cr15, {7}
    d9f0:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    d9f4:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    d9f8:	stfmid	f5, [fp, #-964]	; 0xfffffc3c
    d9fc:			; <UNDEFINED> instruction: 0xf04f4611
    da00:	andcs	r3, r1, #-67108861	; 0xfc000003
    da04:			; <UNDEFINED> instruction: 0x4630447d
    da08:	strls	r9, [r0, #-1025]	; 0xfffffbff
    da0c:	ldcl	7, cr15, [r4, #-976]	; 0xfffffc30
    da10:	andlt	r4, r4, r0, lsr r6
    da14:	svclt	0x0000bd70
    da18:			; <UNDEFINED> instruction: 0x0001a3b6
    da1c:	andeq	r0, r0, r4, lsr r2
    da20:	andeq	sl, r1, r6, lsr r7
    da24:	ldrdeq	lr, [r1], -r0
    da28:	ldrdeq	r8, [r0], -r0
    da2c:	mvnsmi	lr, sp, lsr #18
    da30:	stcmi	6, cr4, [lr], #-24	; 0xffffffe8
    da34:	bmi	bb9c44 <mount@plt+0xbb775c>
    da38:	blmi	b9f460 <mount@plt+0xb9cf78>
    da3c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    da40:	ldmpl	r3, {r5, r7, fp, sp, lr}^
    da44:	movwls	r6, #6171	; 0x181b
    da48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da4c:			; <UNDEFINED> instruction: 0xf7f4b110
    da50:	teqlt	r0, #84, 20	; 0x54000
    da54:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    da58:			; <UNDEFINED> instruction: 0xb32b681b
    da5c:	strcs	r4, [r0], #-3879	; 0xfffff0d9
    da60:	svccc	0x0004447f
    da64:	strcc	lr, [r1], #-3
    da68:	svcvc	0x0080f5b4
    da6c:			; <UNDEFINED> instruction: 0xf857d01f
    da70:	stccs	15, cr5, [r0, #-16]
    da74:			; <UNDEFINED> instruction: 0x4641d0f7
    da78:			; <UNDEFINED> instruction: 0xf7f44628
    da7c:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    da80:	blmi	80224c <mount@plt+0x7ffd64>
    da84:	ldrbtmi	r6, [fp], #-52	; 0xffffffcc
    da88:	strpl	lr, [r2], #-2499	; 0xfffff63d
    da8c:	blmi	660308 <mount@plt+0x65de20>
    da90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    da94:	blls	67b04 <mount@plt+0x6561c>
    da98:	qsuble	r4, sl, r4
    da9c:	pop	{r1, ip, sp, pc}
    daa0:	stmiavs	r3!, {r4, r5, r6, r7, r8, pc}^
    daa4:			; <UNDEFINED> instruction: 0xe7f16033
    daa8:	mrc2	7, 0, pc, cr2, cr15, {7}
    daac:	andcs	lr, r0, #56098816	; 0x3580000
    dab0:	strbmi	r4, [r0], -r9, ror #12
    dab4:	bl	feccba8c <mount@plt+0xfecc95a4>
    dab8:	bls	2070c <mount@plt+0x1e224>
    dabc:	strbmi	r4, [r2, #-1147]	; 0xfffffb85
    dac0:	bcs	3d728 <mount@plt+0x3b240>
    dac4:	ldrdle	r6, [fp], -r8
    dac8:	ldmdavc	r2, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
    dacc:	movwcs	fp, #3988	; 0xf94
    dad0:	bcs	166dc <mount@plt+0x141f4>
    dad4:	movwcs	fp, #7960	; 0x1f18
    dad8:	eorsvs	fp, r0, r3, lsl r9
    dadc:	bfi	r4, r8, #12, #10
    dae0:	rscscc	pc, pc, pc, asr #32
    dae4:			; <UNDEFINED> instruction: 0xf7f4e7d2
    dae8:	svclt	0x0000eaa8
    daec:	andeq	lr, r1, r8, ror r2
    daf0:	andeq	sl, r1, sl, lsr r3
    daf4:	andeq	r0, r0, r4, lsr #4
    daf8:	andeq	lr, r1, lr, asr r2
    dafc:	andeq	sl, r1, ip, lsr #13
    db00:	andeq	lr, r1, lr, lsr #4
    db04:	andeq	sl, r1, r8, ror #5
    db08:	strdeq	lr, [r1], -r8
    db0c:	ldmcs	pc!, {r1, r3, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    db10:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    db14:	strmi	fp, [r4], -r5, lsl #1
    db18:	ldmdale	lr, {r1, r2, r3, r9, sl, lr}
    db1c:	ldmdapl	fp, {r0, r1, r2, r4, r8, fp, lr}^
    db20:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    db24:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    db28:	streq	lr, [r0, #2817]	; 0xb01
    db2c:	stmdaeq	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    db30:	andlt	fp, r5, r8, lsl #2
    db34:	blmi	4fd2fc <mount@plt+0x4fae14>
    db38:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    db3c:	ldmdami	r2, {r3, r5, r6, r8, fp, ip, sp, pc}
    db40:	tstvs	r0, r1, lsl #10	; <UNPREDICTABLE>
    db44:	strcs	r9, [r1, -r3, lsl #4]
    db48:	tstvs	pc, r8, ror r4	; <UNPREDICTABLE>
    db4c:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    db50:	stmdaeq	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    db54:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    db58:	stfmid	f5, [ip, #-940]	; 0xfffffc54
    db5c:			; <UNDEFINED> instruction: 0xf04f4611
    db60:	andcs	r3, r1, #-67108861	; 0xfc000003
    db64:			; <UNDEFINED> instruction: 0x4630447d
    db68:	strls	r9, [r0, #-1025]	; 0xfffffbff
    db6c:	stc	7, cr15, [r4], #976	; 0x3d0
    db70:	andlt	r4, r5, r0, lsr r6
    db74:	svclt	0x0000bdf0
    db78:	andeq	sl, r1, r6, ror #4
    db7c:	andeq	r0, r0, r4, lsr r2
    db80:	andeq	sl, r1, r6, ror #11
    db84:	andeq	lr, r1, ip, ror r1
    db88:	andeq	r8, r0, r4, ror #11
    db8c:	andeq	r8, r0, r0, ror #18
    db90:	mvnsmi	lr, sp, lsr #18
    db94:	ldcmi	6, cr4, [r2], #-24	; 0xffffffe8
    db98:	bmi	cb9da8 <mount@plt+0xcb78c0>
    db9c:	blmi	c9f5c4 <mount@plt+0xc9d0dc>
    dba0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    dba4:	ldmpl	r3, {r5, r6, r8, fp, sp, lr}^
    dba8:	movwls	r6, #6171	; 0x181b
    dbac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dbb0:			; <UNDEFINED> instruction: 0xf7f4b110
    dbb4:	teqlt	r8, #2654208	; 0x288000
    dbb8:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    dbbc:	teqlt	r2, #425984	; 0x68000
    dbc0:	strcs	r4, [r0], #-3883	; 0xfffff0d5
    dbc4:	vqshl.s8	q2, <illegal reg q15.5>, <illegal reg q3.5>
    dbc8:	strd	r7, [r3], -ip
    dbcc:			; <UNDEFINED> instruction: 0xf5b43401
    dbd0:	eorle	r7, r7, r0, lsl #31
    dbd4:	svcpl	0x0004f857
    dbd8:	rscsle	r2, r7, r0, lsl #26
    dbdc:	strtmi	r4, [r8], -r1, asr #12
    dbe0:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dbe4:	mvnsle	r2, r0, lsl #16
    dbe8:	eorsvs	r4, r4, r2, lsr #22
    dbec:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dbf0:	bmi	862c0c <mount@plt+0x860724>
    dbf4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    dbf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dbfc:	subsmi	r9, sl, r1, lsl #22
    dc00:	andlt	sp, r2, ip, lsr #2
    dc04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dc08:	eorsvs	r6, r3, r3, lsr #19
    dc0c:	ldmdbmi	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    dc10:	ldmdami	fp, {r0, r9, sp}
    dc14:	tstvs	sl, r9, ror r4
    dc18:			; <UNDEFINED> instruction: 0xf5014478
    dc1c:			; <UNDEFINED> instruction: 0xf7ff6100
    dc20:	strb	pc, [sp, sp, ror #25]	; <UNPREDICTABLE>
    dc24:	strbtmi	r2, [r9], -r0, lsl #4
    dc28:			; <UNDEFINED> instruction: 0xf7f44640
    dc2c:	blmi	588814 <mount@plt+0x58632c>
    dc30:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    dc34:	svclt	0x00184542
    dc38:	orrsvs	r2, r8, r0, lsl #20
    dc3c:	ldmcs	pc!, {r0, r1, r3, ip, lr, pc}^	; <UNPREDICTABLE>
    dc40:	svclt	0x00947812
    dc44:	movwcs	r2, #4864	; 0x1300
    dc48:	svclt	0x00182a00
    dc4c:	ldmdblt	r3, {r0, r8, r9, sp}
    dc50:			; <UNDEFINED> instruction: 0x46186030
    dc54:			; <UNDEFINED> instruction: 0xf04fe7cd
    dc58:			; <UNDEFINED> instruction: 0xe7ca30ff
    dc5c:	stmib	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc60:	andeq	lr, r1, r4, lsl r1
    dc64:	ldrdeq	sl, [r1], -r6
    dc68:	andeq	r0, r0, r4, lsr #4
    dc6c:	strdeq	lr, [r1], -sl
    dc70:	andeq	sl, r1, r8, asr #10
    dc74:	andeq	lr, r1, r8, asr #1
    dc78:	andeq	sl, r1, r2, lsl #3
    dc7c:	strdeq	sl, [r1], -r8
    dc80:	andeq	r8, r0, r4, lsl r5
    dc84:	andeq	lr, r1, r2, lsl #1
    dc88:	ldmcs	pc!, {r1, r3, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    dc8c:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    dc90:	strmi	fp, [r4], -r5, lsl #1
    dc94:	ldmdale	lr, {r1, r2, r3, r9, sl, lr}
    dc98:	ldmdapl	fp, {r0, r1, r2, r4, r8, fp, lr}^
    dc9c:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    dca0:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    dca4:	streq	lr, [r0, #2817]	; 0xb01
    dca8:	stceq	8, cr15, [r0], {213}	; 0xd5
    dcac:	andlt	fp, r5, r8, lsl #2
    dcb0:	blmi	4fd478 <mount@plt+0x4faf90>
    dcb4:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dcb8:	ldmdami	r2, {r3, r5, r6, r8, fp, ip, sp, pc}
    dcbc:	cmpvs	r0, r1, lsl #10	; <UNPREDICTABLE>
    dcc0:	strcs	r9, [r1, -r3, lsl #4]
    dcc4:	bicsvs	r4, pc, r8, ror r4	; <UNPREDICTABLE>
    dcc8:	ldc2	7, cr15, [r8], {255}	; 0xff
    dccc:	stceq	8, cr15, [r0], {213}	; 0xd5
    dcd0:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    dcd4:	stfmid	f5, [ip, #-940]	; 0xfffffc54
    dcd8:			; <UNDEFINED> instruction: 0xf04f4611
    dcdc:	andcs	r3, r1, #-67108861	; 0xfc000003
    dce0:			; <UNDEFINED> instruction: 0x4630447d
    dce4:	strls	r9, [r0, #-1025]	; 0xfffffbff
    dce8:	bl	ff9cbcc0 <mount@plt+0xff9c97d8>
    dcec:	andlt	r4, r5, r0, lsr r6
    dcf0:	svclt	0x0000bdf0
    dcf4:	andeq	sl, r1, sl, ror #1
    dcf8:	andeq	r0, r0, r4, lsr r2
    dcfc:	andeq	sl, r1, sl, ror #8
    dd00:	andeq	lr, r1, r0
    dd04:	andeq	r8, r0, r0, lsl #9
    dd08:	andeq	r8, r0, r4, ror #15
    dd0c:	mvnsmi	lr, sp, lsr #18
    dd10:	ldcmi	6, cr4, [r2], #-24	; 0xffffffe8
    dd14:	bmi	cb9f24 <mount@plt+0xcb7a3c>
    dd18:	blmi	c9f740 <mount@plt+0xc9d258>
    dd1c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    dd20:	ldmpl	r3, {r5, r9, fp, sp, lr}^
    dd24:	movwls	r6, #6171	; 0x181b
    dd28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dd2c:			; <UNDEFINED> instruction: 0xf7f4b110
    dd30:	teqlt	r8, #228, 16	; 0xe40000
    dd34:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    dd38:	teqlt	r2, #3571712	; 0x368000
    dd3c:	strcs	r4, [r0], #-3883	; 0xfffff0d5
    dd40:			; <UNDEFINED> instruction: 0xf607447f
    dd44:	strd	r3, [r3], -ip
    dd48:			; <UNDEFINED> instruction: 0xf5b43401
    dd4c:	eorle	r7, r7, r0, lsl #31
    dd50:	svcpl	0x0004f857
    dd54:	rscsle	r2, r7, r0, lsl #26
    dd58:	strtmi	r4, [r8], -r1, asr #12
    dd5c:	stmia	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd60:	mvnsle	r2, r0, lsl #16
    dd64:	eorsvs	r4, r4, r2, lsr #22
    dd68:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dd6c:	bmi	862d94 <mount@plt+0x8608ac>
    dd70:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    dd74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd78:	subsmi	r9, sl, r1, lsl #22
    dd7c:	andlt	sp, r2, ip, lsr #2
    dd80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dd84:	eorsvs	r6, r3, r3, ror #20
    dd88:	ldmdbmi	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    dd8c:	ldmdami	fp, {r0, r9, sp}
    dd90:	bicsvs	r4, sl, r9, ror r4
    dd94:			; <UNDEFINED> instruction: 0xf5014478
    dd98:			; <UNDEFINED> instruction: 0xf7ff6140
    dd9c:	strb	pc, [sp, pc, lsr #24]	; <UNPREDICTABLE>
    dda0:	strbtmi	r2, [r9], -r0, lsl #4
    dda4:			; <UNDEFINED> instruction: 0xf7f44640
    dda8:	blmi	588698 <mount@plt+0x5861b0>
    ddac:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    ddb0:	svclt	0x00184542
    ddb4:	subsvs	r2, r8, #0, 20
    ddb8:	ldmcs	pc!, {r0, r1, r3, ip, lr, pc}^	; <UNPREDICTABLE>
    ddbc:	svclt	0x00947812
    ddc0:	movwcs	r2, #4864	; 0x1300
    ddc4:	svclt	0x00182a00
    ddc8:	ldmdblt	r3, {r0, r8, r9, sp}
    ddcc:			; <UNDEFINED> instruction: 0x46186030
    ddd0:			; <UNDEFINED> instruction: 0xf04fe7cd
    ddd4:			; <UNDEFINED> instruction: 0xe7ca30ff
    ddd8:	stmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dddc:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    dde0:	andeq	sl, r1, sl, asr r0
    dde4:	andeq	r0, r0, r4, lsr #4
    dde8:	andeq	sp, r1, lr, ror pc
    ddec:	andeq	sl, r1, ip, asr #7
    ddf0:	andeq	sp, r1, ip, asr #30
    ddf4:	andeq	sl, r1, r6
    ddf8:	andeq	sl, r1, ip, ror r3
    ddfc:			; <UNDEFINED> instruction: 0x000083b0
    de00:	andeq	sp, r1, r6, lsl #30
    de04:	push	{r0, r3, r4, r8, r9, fp, lr}
    de08:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    de0c:	addlt	r4, r2, r8, lsl pc
    de10:			; <UNDEFINED> instruction: 0x4605685b
    de14:	ldrmi	r4, [r0], lr, lsl #12
    de18:			; <UNDEFINED> instruction: 0xb323447f
    de1c:	rsclt	r4, r8, #21504	; 0x5400
    de20:	bl	df014 <mount@plt+0xdcb2c>
    de24:			; <UNDEFINED> instruction: 0xf8d30380
    de28:	ldmdblt	r3, {sl, ip, sp}
    de2c:	ldmdavs	fp, {r2, r3, sp, lr, pc}
    de30:	ldmvs	ip, {r0, r1, r4, r6, r8, ip, sp, pc}
    de34:	mvnsle	r4, ip, lsr #5
    de38:	ldmpl	sl!, {r0, r1, r2, r3, r9, fp, lr}
    de3c:	ldmdblt	sl, {r1, r4, fp, sp, lr}
    de40:	andlt	r6, r2, r8, asr r8
    de44:	ldrhhi	lr, [r0, #141]!	; 0x8d
    de48:	strbmi	r4, [r1], -ip, lsl #24
    de4c:	mvnscc	pc, #79	; 0x4f
    de50:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    de54:	strls	r4, [r1, #-1584]	; 0xfffff9d0
    de58:			; <UNDEFINED> instruction: 0xf7f49400
    de5c:	ldrtmi	lr, [r0], -lr, lsr #22
    de60:	pop	{r1, ip, sp, pc}
    de64:			; <UNDEFINED> instruction: 0xf7ff81f0
    de68:	bfc	pc, (invalid: 26:23)	; <UNPREDICTABLE>
    de6c:	andeq	sp, r1, sl, lsr #29
    de70:	andeq	r9, r1, r0, ror #30
    de74:	andeq	sl, r1, ip, ror #5
    de78:	andeq	r0, r0, r4, lsr r2
    de7c:	andeq	r8, r0, r2, lsl #15
    de80:	mvnsmi	lr, #737280	; 0xb4000
    de84:	stcmi	6, cr4, [ip], #-28	; 0xffffffe4
    de88:	bmi	b3a09c <mount@plt+0xb37bb4>
    de8c:	blmi	b1f6cc <mount@plt+0xb1d1e4>
    de90:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    de94:	ldmpl	r3, {r5, r7, r9, fp, sp, lr}^
    de98:	movwls	r6, #6171	; 0x181b
    de9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dea0:			; <UNDEFINED> instruction: 0xf7f4b118
    dea4:	stmdacs	r0, {r1, r3, r5, fp, sp, lr, pc}
    dea8:	blmi	9c1f98 <mount@plt+0x9bfab0>
    deac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    deb0:	eorsle	r2, r8, r0, lsl #22
    deb4:			; <UNDEFINED> instruction: 0x9090f8df
    deb8:			; <UNDEFINED> instruction: 0xf50944f9
    debc:	vtst.8	<illegal reg q3.5>, <illegal reg q4.5>, <illegal reg q15.5>
    dec0:			; <UNDEFINED> instruction: 0xf85879fc
    dec4:	ldmdblt	r4, {r2, r8, r9, sl, fp, lr}
    dec8:	stmdavs	r4!, {r0, r3, r4, sp, lr, pc}
    decc:	stmdavs	r5!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}^
    ded0:			; <UNDEFINED> instruction: 0x46284631
    ded4:	ldmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ded8:	mvnsle	r2, r0, lsl #16
    dedc:	stmiavs	r2!, {r0, r1, r3, r4, r8, r9, fp, lr}
    dee0:	eorsvs	r4, sl, fp, ror r4
    dee4:	andpl	lr, sl, #3194880	; 0x30c000
    dee8:	blmi	560754 <mount@plt+0x55e26c>
    deec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    def0:	blls	67f60 <mount@plt+0x65a78>
    def4:	tstle	ip, sl, asr r0
    def8:	pop	{r0, r1, ip, sp, pc}
    defc:	strbmi	r8, [r8, #1008]	; 0x3f0
    df00:	andcs	sp, r0, #-1073741769	; 0xc0000037
    df04:	ldrtmi	r4, [r0], -r9, ror #12
    df08:	stmib	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df0c:	adcsmi	r9, r3, #0, 22
    df10:	blcs	3db78 <mount@plt+0x3b690>
    df14:	ldmdavc	fp, {r1, r3, ip, lr, pc}
    df18:	eorsvs	fp, r8, r3, asr #18
    df1c:			; <UNDEFINED> instruction: 0xe7e34618
    df20:	eorsvs	r6, fp, r3, ror #21
    df24:			; <UNDEFINED> instruction: 0xf7ffe7e0
    df28:			; <UNDEFINED> instruction: 0xe7c3fcbf
    df2c:	rscscc	pc, pc, pc, asr #32
    df30:			; <UNDEFINED> instruction: 0xf7f4e7da
    df34:	svclt	0x0000e882
    df38:	andeq	sp, r1, r4, lsr #28
    df3c:	andeq	r9, r1, r6, ror #29
    df40:	andeq	r0, r0, r4, lsr #4
    df44:	andeq	sp, r1, r8, lsl #28
    df48:	andeq	sl, r1, r4, asr r2
    df4c:	ldrdeq	sp, [r1], -r4
    df50:	andeq	r9, r1, ip, lsl #29
    df54:	ldmcs	pc!, {r4, r5, r6, r7, r8, sl, ip, sp, pc}^	; <UNPREDICTABLE>
    df58:	addlt	r4, r5, sp, lsl sp
    df5c:	strmi	r4, [lr], -r4, lsl #12
    df60:	ldmdale	r1!, {r0, r2, r3, r4, r5, r6, sl, lr}
    df64:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    df68:	streq	lr, [r0, r1, lsl #22]
    df6c:	ldcleq	8, cr15, [r8], #348	; 0x15c
    df70:	blmi	67a418 <mount@plt+0x677f30>
    df74:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    df78:	andlt	fp, r5, r3, asr #19
    df7c:	blmi	5fd744 <mount@plt+0x5fb25c>
    df80:	blvs	61f174 <mount@plt+0x61cc8c>
    df84:	ldmdami	r6, {r4, r7, r8, fp, ip, sp, pc}
    df88:			; <UNDEFINED> instruction: 0xf04f39f8
    df8c:	andls	r0, r3, #256	; 0x100
    df90:			; <UNDEFINED> instruction: 0xf8c34478
    df94:			; <UNDEFINED> instruction: 0xf7ffc030
    df98:	blmi	40cc64 <mount@plt+0x40a77c>
    df9c:	stmiapl	fp!, {r0, r1, r9, fp, ip, pc}^
    dfa0:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    dfa4:	ldcleq	8, cr15, [r8], #348	; 0x15c
    dfa8:	mvnle	r2, r0, lsl #16
    dfac:	ldrbtmi	r4, [sp], #-3341	; 0xfffff2f3
    dfb0:			; <UNDEFINED> instruction: 0xf04f4611
    dfb4:	andcs	r3, r1, #-67108861	; 0xfc000003
    dfb8:	strls	r4, [r1], #-1584	; 0xfffff9d0
    dfbc:			; <UNDEFINED> instruction: 0xf7f49500
    dfc0:			; <UNDEFINED> instruction: 0x4630ea7c
    dfc4:	ldcllt	0, cr11, [r0, #20]!
    dfc8:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    dfcc:	svclt	0x0000e7f0
    dfd0:	andeq	r9, r1, r8, lsl lr
    dfd4:	muleq	r1, lr, r2
    dfd8:	andeq	r0, r0, r4, lsr r2
    dfdc:	andeq	sp, r1, r4, lsr sp
    dfe0:	andeq	r8, r0, ip, asr #3
    dfe4:	andeq	r8, r0, sl, asr #3
    dfe8:	strdeq	r8, [r0], -sl
    dfec:	mvnsmi	lr, sp, lsr #18
    dff0:	ldcmi	6, cr4, [r1], #-24	; 0xffffffe8
    dff4:	bmi	c7a204 <mount@plt+0xc77d1c>
    dff8:	blmi	c5fa20 <mount@plt+0xc5d538>
    dffc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    e000:	ldmpl	r3, {r5, r6, r8, r9, fp, sp, lr}^
    e004:	movwls	r6, #6171	; 0x181b
    e008:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e00c:			; <UNDEFINED> instruction: 0xf7f3b110
    e010:	teqlt	r0, #116, 30	; 0x1d0
    e014:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    e018:			; <UNDEFINED> instruction: 0xb32a6b1a
    e01c:	strcs	r4, [r0], #-3882	; 0xfffff0d6
    e020:	svccc	0x00fc447f
    e024:	strcc	lr, [r1], #-3
    e028:	svcvc	0x0080f5b4
    e02c:			; <UNDEFINED> instruction: 0xf857d026
    e030:	stccs	15, cr5, [r0, #-16]
    e034:			; <UNDEFINED> instruction: 0x4641d0f7
    e038:			; <UNDEFINED> instruction: 0xf7f34628
    e03c:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    e040:	blmi	8c280c <mount@plt+0x8c0324>
    e044:	ldrbtmi	r6, [fp], #-52	; 0xffffffcc
    e048:	strpl	lr, [sp], #-2499	; 0xfffff63d
    e04c:	blmi	7208d4 <mount@plt+0x71e3ec>
    e050:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e054:	blls	680c4 <mount@plt+0x65bdc>
    e058:	qsuble	r4, sl, fp
    e05c:	pop	{r1, ip, sp, pc}
    e060:	blvs	fe8ee828 <mount@plt+0xfe8ec340>
    e064:			; <UNDEFINED> instruction: 0xe7f16033
    e068:	andcs	r4, r1, #425984	; 0x68000
    e06c:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    e070:	ldrbtmi	r6, [r8], #-794	; 0xfffffce6
    e074:			; <UNDEFINED> instruction: 0xf7ff39f8
    e078:	strb	pc, [pc, r1, asr #21]	; <UNPREDICTABLE>
    e07c:			; <UNDEFINED> instruction: 0x46692210
    e080:			; <UNDEFINED> instruction: 0xf7f44640
    e084:	blmi	5883bc <mount@plt+0x585ed4>
    e088:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    e08c:	svclt	0x00184542
    e090:	orrsvs	r2, r8, #0, 20
    e094:	ldmcs	pc!, {r0, r1, r3, ip, lr, pc}^	; <UNPREDICTABLE>
    e098:	svclt	0x00947812
    e09c:	movwcs	r2, #4864	; 0x1300
    e0a0:	svclt	0x00182a00
    e0a4:	ldmdblt	r3, {r0, r8, r9, sp}
    e0a8:			; <UNDEFINED> instruction: 0x46186030
    e0ac:			; <UNDEFINED> instruction: 0xf04fe7ce
    e0b0:			; <UNDEFINED> instruction: 0xe7cb30ff
    e0b4:	svc	0x00c0f7f3
    e0b8:			; <UNDEFINED> instruction: 0x0001dcb8
    e0bc:	andeq	r9, r1, sl, ror sp
    e0c0:	andeq	r0, r0, r4, lsr #4
    e0c4:	muleq	r1, lr, ip
    e0c8:	andeq	fp, r1, r4, ror #3
    e0cc:	andeq	sp, r1, lr, ror #24
    e0d0:	andeq	r9, r1, r8, lsr #26
    e0d4:	muleq	r1, r6, r1
    e0d8:	andeq	r8, r0, sl, ror #1
    e0dc:	andeq	sp, r1, sl, lsr #24
    e0e0:	mvnsmi	lr, #737280	; 0xb4000
    e0e4:	ldcmi	0, cr11, [r3], #-532	; 0xfffffdec
    e0e8:	bmi	cdf90c <mount@plt+0xcdd424>
    e0ec:	blmi	cdf92c <mount@plt+0xcdd444>
    e0f0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    e0f4:	smlabteq	r0, sp, r9, lr
    e0f8:	ldmpl	r3, {r5, r6, r7, r8, r9, fp, sp, lr}^
    e0fc:	movwls	r6, #14363	; 0x381b
    e100:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e104:			; <UNDEFINED> instruction: 0xf7f3b120
    e108:	strdls	lr, [r0], -r8
    e10c:	eorsle	r2, lr, r0, lsl #16
    e110:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    e114:	bcs	29284 <mount@plt+0x26d9c>
    e118:			; <UNDEFINED> instruction: 0xf8dfd03c
    e11c:	ldrbtmi	r9, [r9], #168	; 0xa8
    e120:	stmdavc	r1, {r0, r3, r8, sl, ip, sp, lr, pc}^
    e124:	stmdbvc	r4, {r0, r3, r9, ip, sp, lr, pc}
    e128:	svcmi	0x0004f858
    e12c:	ands	fp, r9, r4, lsl r9
    e130:			; <UNDEFINED> instruction: 0xb1bc6824
    e134:	ldrtmi	r6, [r1], -r5, ror #16
    e138:			; <UNDEFINED> instruction: 0xf7f34628
    e13c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    e140:	blmi	882920 <mount@plt+0x880438>
    e144:	ldrbtmi	r6, [fp], #-2210	; 0xfffff75e
    e148:	stmib	r3, {r1, r3, r4, r5, sp, lr}^
    e14c:	bmi	7e2990 <mount@plt+0x7e04a8>
    e150:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    e154:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e158:	subsmi	r9, sl, r3, lsl #22
    e15c:	andlt	sp, r5, r8, lsr #2
    e160:	mvnshi	lr, #12386304	; 0xbd0000
    e164:	bicsle	r4, pc, r1, asr #11
    e168:	andcs	sl, r0, #32768	; 0x8000
    e16c:			; <UNDEFINED> instruction: 0xf7f34630
    e170:	blls	c9cb8 <mount@plt+0xc77d0>
    e174:	svclt	0x001842b3
    e178:	andsle	r2, r6, r0, lsl #22
    e17c:	svceq	0x00c3781a
    e180:	svclt	0x00182a00
    e184:	stmiblt	r3, {r0, r8, r9, sp}
    e188:			; <UNDEFINED> instruction: 0x46186038
    e18c:	stcvs	7, cr14, [r3], #-892	; 0xfffffc84
    e190:			; <UNDEFINED> instruction: 0xe7dc603b
    e194:	andcs	r4, r1, #229376	; 0x38000
    e198:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    e19c:	ldrbtmi	r6, [r8], #-1114	; 0xfffffba6
    e1a0:	cmpvc	r2, r1, lsl #10	; <UNPREDICTABLE>
    e1a4:	blx	2cc1aa <mount@plt+0x2c9cc2>
    e1a8:			; <UNDEFINED> instruction: 0xf04fe7b7
    e1ac:			; <UNDEFINED> instruction: 0xe7ce30ff
    e1b0:	svc	0x0042f7f3
    e1b4:	andeq	sp, r1, r4, asr #23
    e1b8:	andeq	r9, r1, r6, lsl #25
    e1bc:	andeq	r0, r0, r4, lsr #4
    e1c0:	andeq	sp, r1, r2, lsr #23
    e1c4:	andeq	fp, r1, r6, ror #1
    e1c8:	andeq	sp, r1, lr, ror #22
    e1cc:	andeq	r9, r1, r6, lsr #24
    e1d0:	andeq	fp, r1, sl, rrx
    e1d4:	andeq	r7, r0, r2, ror #31
    e1d8:	push	{r1, r2, r3, r4, r8, r9, fp, lr}
    e1dc:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    e1e0:	ldcmi	6, cr4, [sp], {136}	; 0x88
    e1e4:	addlt	r6, r3, r9, asr ip
    e1e8:	ldrmi	r4, [r1], r5, lsl #12
    e1ec:			; <UNDEFINED> instruction: 0xb329447c
    e1f0:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
    e1f4:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    e1f8:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    e1fc:	strbvc	pc, [r1], -r3, lsl #10	; <UNPREDICTABLE>
    e200:	strvc	pc, [r4, -r3, lsl #4]
    e204:	svccc	0x0004f856
    e208:	and	fp, r8, r3, lsl r9
    e20c:	teqlt	r3, fp, lsl r8
    e210:	adcmi	r6, ip, #156, 16	; 0x9c0000
    e214:	ldmdavs	r8, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    e218:	pop	{r0, r1, ip, sp, pc}
    e21c:	adcsmi	r8, lr, #240, 6	; 0xc0000003
    e220:	ldfmid	f5, [r0], {240}	; 0xf0
    e224:			; <UNDEFINED> instruction: 0xf04f4649
    e228:	andcs	r3, r1, #-67108861	; 0xfc000003
    e22c:			; <UNDEFINED> instruction: 0x4640447c
    e230:	strls	r9, [r0], #-1281	; 0xfffffaff
    e234:	stmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e238:	strb	r4, [sp, r0, asr #12]!
    e23c:	andcs	r4, r1, #163840	; 0x28000
    e240:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    e244:	ldrbtmi	r6, [r8], #-1114	; 0xfffffba6
    e248:	cmpvc	r2, r1, lsl #10	; <UNPREDICTABLE>
    e24c:	blx	fedcc250 <mount@plt+0xfedc9d68>
    e250:	svclt	0x0000e7ce
    e254:	ldrdeq	sp, [r1], -r6
    e258:	andeq	r9, r1, ip, lsl #23
    e25c:	andeq	r0, r0, r4, lsr r2
    e260:	andeq	fp, r1, sl
    e264:	muleq	r0, r8, r2
    e268:	andeq	sl, r1, r2, asr #31
    e26c:	andeq	r7, r0, sl, lsr pc
    e270:	ldmcs	pc!, {r1, r3, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    e274:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    e278:	strmi	fp, [r4], -r3, lsl #1
    e27c:	ldrmi	r4, [r5], -lr, lsl #12
    e280:	bmi	6042c8 <mount@plt+0x601de0>
    e284:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    e288:	blmi	5bc81c <mount@plt+0x5ba334>
    e28c:	cfldrsvs	mvf4, [sl], {123}	; 0x7b
    e290:	blmi	57a960 <mount@plt+0x578478>
    e294:	bl	df488 <mount@plt+0xdcfa0>
    e298:			; <UNDEFINED> instruction: 0xf8d30384
    e29c:	bicslt	r0, r0, r8, lsl #14
    e2a0:	ldcllt	0, cr11, [r0, #12]!
    e2a4:	ldrbtmi	r4, [pc], #-3857	; e2ac <mount@plt+0xbdc4>
    e2a8:			; <UNDEFINED> instruction: 0xf04f4629
    e2ac:	andcs	r3, r1, #-67108861	; 0xfc000003
    e2b0:	strls	r4, [r1], #-1584	; 0xfffff9d0
    e2b4:			; <UNDEFINED> instruction: 0xf7f49700
    e2b8:	ldrtmi	lr, [r0], -r0, lsl #18
    e2bc:	ldcllt	0, cr11, [r0, #12]!
    e2c0:	andcs	r4, r1, #180224	; 0x2c000
    e2c4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    e2c8:	ldrbtmi	r6, [r8], #-1178	; 0xfffffb66
    e2cc:	mvnvs	pc, r1, lsl #10
    e2d0:			; <UNDEFINED> instruction: 0xf994f7ff
    e2d4:	svcmi	0x0008e7dd
    e2d8:			; <UNDEFINED> instruction: 0xe7e5447f
    e2dc:	andeq	r9, r1, r2, lsl #22
    e2e0:	andeq	r0, r0, r4, lsr r2
    e2e4:	andeq	sp, r1, r8, lsr #20
    e2e8:	andeq	sl, r1, r0, ror pc
    e2ec:	andeq	r8, r0, lr, lsl r2
    e2f0:	andeq	sl, r1, lr, lsr pc
    e2f4:	andeq	r7, r0, sl, asr #29
    e2f8:	strdeq	r8, [r0], -ip
    e2fc:	mvnsmi	lr, sp, lsr #18
    e300:	ldcmi	6, cr4, [r2], #-24	; 0xffffffe8
    e304:	bmi	cba514 <mount@plt+0xcb802c>
    e308:	blmi	c9fd30 <mount@plt+0xc9d848>
    e30c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    e310:	ldmpl	r3, {r5, r6, r7, sl, fp, sp, lr}^
    e314:	movwls	r6, #6171	; 0x181b
    e318:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e31c:			; <UNDEFINED> instruction: 0xf7f3b110
    e320:	teqlt	r8, #236, 26	; 0x3b00
    e324:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    e328:	teqlt	r2, #39424	; 0x9a00
    e32c:	strcs	r4, [r0], #-3883	; 0xfffff0d5
    e330:	vqshl.s8	q2, <illegal reg q15.5>, <illegal reg q3.5>
    e334:	and	r7, r3, r4, lsl #14
    e338:			; <UNDEFINED> instruction: 0xf5b43401
    e33c:	eorle	r7, r7, r0, lsl #31
    e340:	svcpl	0x0004f857
    e344:	rscsle	r2, r7, r0, lsl #26
    e348:	strtmi	r4, [r8], -r1, asr #12
    e34c:	ldcl	7, cr15, [r4, #972]	; 0x3cc
    e350:	mvnsle	r2, r0, lsl #16
    e354:	eorsvs	r4, r4, r2, lsr #22
    e358:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e35c:	bmi	8633b0 <mount@plt+0x860ec8>
    e360:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    e364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e368:	subsmi	r9, sl, r1, lsl #22
    e36c:	andlt	sp, r2, ip, lsr #2
    e370:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e374:	eorsvs	r6, r3, r3, lsr #26
    e378:	ldmdbmi	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e37c:	ldmdami	fp, {r0, r9, sp}
    e380:	ldrvs	r4, [sl], #1145	; 0x479
    e384:			; <UNDEFINED> instruction: 0xf5014478
    e388:			; <UNDEFINED> instruction: 0xf7ff61e1
    e38c:			; <UNDEFINED> instruction: 0xe7cdf937
    e390:	strbtmi	r2, [r9], -r0, lsl #4
    e394:			; <UNDEFINED> instruction: 0xf7f34640
    e398:	blmi	58a0a8 <mount@plt+0x587bc0>
    e39c:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    e3a0:	svclt	0x00184542
    e3a4:	ldrvs	r2, [r8, #-2560]	; 0xfffff600
    e3a8:	ldmcs	pc!, {r0, r1, r3, ip, lr, pc}^	; <UNPREDICTABLE>
    e3ac:	svclt	0x00947812
    e3b0:	movwcs	r2, #4864	; 0x1300
    e3b4:	svclt	0x00182a00
    e3b8:	ldmdblt	r3, {r0, r8, r9, sp}
    e3bc:			; <UNDEFINED> instruction: 0x46186030
    e3c0:			; <UNDEFINED> instruction: 0xf04fe7cd
    e3c4:			; <UNDEFINED> instruction: 0xe7ca30ff
    e3c8:	mrc	7, 1, APSR_nzcv, cr6, cr3, {7}
    e3cc:	andeq	sp, r1, r8, lsr #19
    e3d0:	andeq	r9, r1, sl, ror #20
    e3d4:	andeq	r0, r0, r4, lsr #4
    e3d8:	andeq	sp, r1, lr, lsl #19
    e3dc:	ldrdeq	sl, [r1], -r4
    e3e0:	andeq	sp, r1, ip, asr r9
    e3e4:	andeq	r9, r1, r6, lsl sl
    e3e8:	andeq	sl, r1, r4, lsl #29
    e3ec:	andeq	r7, r0, r0, lsl lr
    e3f0:	andeq	sp, r1, r6, lsl r9
    e3f4:			; <UNDEFINED> instruction: 0xf85369c3
    e3f8:	addsmi	r2, r8, #28, 18	; 0x70000
    e3fc:	ldrblt	sp, [r0, #-21]!	; 0xffffffeb
    e400:	ldreq	pc, [ip], #-418	; 0xfffffe5e
    e404:	ldmib	r3, {r1, r2, r9, sl, lr}^
    e408:	ldrmi	r1, [r8], -r2, lsl #10
    e40c:	tstlt	r1, r9, lsr #32
    e410:	bvs	6e654c <mount@plt+0x6e4064>
    e414:	andsvs	r6, sl, r3, asr r0
    e418:	ldc	7, cr15, [r2, #972]!	; 0x3cc
    e41c:	stmibvs	r2!, {r0, r1, r5, r9, sl, lr}^
    e420:			; <UNDEFINED> instruction: 0xf1a2429e
    e424:	mvnle	r0, ip, lsl r4
    e428:			; <UNDEFINED> instruction: 0x4770bd70
    e42c:	strmi	r7, [r2], -r3, lsl #16
    e430:	andpl	pc, r5, r1, asr #4
    e434:	bl	fa928 <mount@plt+0xf8440>
    e438:			; <UNDEFINED> instruction: 0xf8121140
    e43c:	strmi	r3, [r8], #-3841	; 0xfffff0ff
    e440:	mvnsle	r2, r0, lsl #22
    e444:			; <UNDEFINED> instruction: 0x47704770
    e448:	mvnsmi	lr, #737280	; 0xb4000
    e44c:	strmi	r4, [r8], -r7, lsl #12
    e450:	ldrmi	r4, [r5], -lr, lsl #12
    e454:	mcr	7, 7, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    e458:	eorcc	r4, r5, r0, lsl #13
    e45c:	mrc	7, 4, APSR_nzcv, cr0, cr3, {7}
    e460:	cmnlt	r0, #4, 12	; 0x400000
    e464:	ldrdls	pc, [r4], -r7
    e468:	andeq	pc, r1, #8, 2
    e46c:	eorcc	r4, r4, r1, lsr r6
    e470:	andsls	pc, r4, r4, asr #17
    e474:	stc	7, cr15, [sl, #972]!	; 0x3cc
    e478:	ldmvs	sl!, {r0, r3, r4, r5, r6, fp, pc}
    e47c:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
    e480:			; <UNDEFINED> instruction: 0x61228321
    e484:	bvs	abac60 <mount@plt+0xab8778>
    e488:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    e48c:	stmib	r4, {r0, r1, r3, r5, r9, sp, lr}^
    e490:	andsvs	r1, r3, r7, lsl #4
    e494:			; <UNDEFINED> instruction: 0xf7ff4630
    e498:	blmi	54e3c4 <mount@plt+0x54bedc>
    e49c:	andeq	pc, r8, #4, 2
    e4a0:	vmvn.i32	q10, #9109504	; 0x008b0000
    e4a4:			; <UNDEFINED> instruction: 0xf8530009
    e4a8:	adcvs	r3, r3, r0, lsr #32
    e4ac:	subsvs	fp, sl, r3, lsl #2
    e4b0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    e4b4:	orreq	lr, r0, r3, lsl #22
    e4b8:			; <UNDEFINED> instruction: 0xf84360e1
    e4bc:	strtmi	r2, [r0], -r0, lsr #32
    e4c0:	mvnshi	lr, #12386304	; 0xbd0000
    e4c4:	vmlsl.u8	q10, d9, d11
    e4c8:	ldrbtmi	r0, [sl], #-2313	; 0xfffff6f7
    e4cc:	eorcs	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    e4d0:	tstlt	r2, r2, lsr #32
    e4d4:	bmi	22662c <mount@plt+0x224144>
    e4d8:	movwcc	lr, #31172	; 0x79c4
    e4dc:			; <UNDEFINED> instruction: 0x4613447a
    e4e0:	addeq	lr, r9, #2048	; 0x800
    e4e4:	eormi	pc, r9, r3, asr #16
    e4e8:	ldrb	r6, [r3, r2, rrx]
    e4ec:	andeq	sp, r1, ip, lsl #17
    e4f0:	andeq	sp, r1, sl, ror r8
    e4f4:	andeq	lr, r1, r2, ror #16
    e4f8:	andeq	lr, r1, r0, asr r8
    e4fc:	mvnsmi	lr, sp, lsr #18
    e500:	ldrsbmi	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    e504:			; <UNDEFINED> instruction: 0xf834b1e4
    e508:	strmi	r5, [r0], r4, lsl #22
    e50c:	stccc	6, cr4, [r4, #-60]	; 0xffffffc4
    e510:	ldcle	13, cr2, [r2], {3}
    e514:	adcmi	lr, fp, #20
    e518:	stmdahi	r6!, {r1, r4, sl, fp, ip, lr, pc}^
    e51c:	tstle	r5, r5, lsr lr
    e520:	strbmi	r1, [r2], -r1, lsr #26
    e524:			; <UNDEFINED> instruction: 0xf7ff4638
    e528:	stmdahi	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e52c:			; <UNDEFINED> instruction: 0xf0233303
    e530:	bne	ffb4f144 <mount@plt+0xffb4cc5c>
    e534:	cfstrscs	mvf4, [r3, #-112]	; 0xffffff90
    e538:	stmdahi	r3!, {r1, r8, sl, fp, ip, lr, pc}
    e53c:	stmiale	sl!, {r0, r1, r8, r9, fp, sp}^
    e540:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e544:	blmi	19a0ee0 <mount@plt+0x199e9f8>
    e548:	push	{r1, r3, r4, r5, r6, sl, lr}
    e54c:			; <UNDEFINED> instruction: 0x460447f0
    e550:	ldrsbtlt	r5, [sl], r3
    e554:	ldmdavs	fp, {r7, fp, pc}
    e558:			; <UNDEFINED> instruction: 0xf04f9339
    e55c:			; <UNDEFINED> instruction: 0xf1a00300
    e560:	blcs	4f1a8 <mount@plt+0x4ccc0>
    e564:	addshi	pc, r1, r0, lsl #4
    e568:	blcs	7e85fc <mount@plt+0x7e6114>
    e56c:	adcshi	pc, r0, r0, asr #4
    e570:			; <UNDEFINED> instruction: 0xf1046961
    e574:	bmi	16d05bc <mount@plt+0x16ce0d4>
    e578:	streq	pc, [r9, #-961]	; 0xfffffc3f
    e57c:			; <UNDEFINED> instruction: 0xf852447a
    e580:	ldmdblt	sp, {r0, r2, r5, ip, lr}
    e584:	stmdavs	sp!, {r3, r5, r6, sp, lr, pc}
    e588:	rsble	r2, r5, r0, lsl #26
    e58c:	addsmi	r6, r1, #1736704	; 0x1a8000
    e590:	ldmdacs	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    e594:	addhi	pc, r5, r0
    e598:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    e59c:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    e5a0:	tstls	r0, r0, lsr #22
    e5a4:	eoreq	pc, r0, #4, 2
    e5a8:			; <UNDEFINED> instruction: 0x46482135
    e5ac:	ldc2	0, cr15, [sl, #12]
    e5b0:	tstlt	r1, #98304	; 0x18000
    e5b4:	vstrne.16	s12, [ip, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    e5b8:	eoreq	pc, r4, r5, lsl #2
    e5bc:			; <UNDEFINED> instruction: 0x612b4621
    e5c0:	ldc	7, cr15, [sl], {243}	; 0xf3
    e5c4:	ldmib	r5, {r3, r6, r7, r8, ip, sp, pc}^
    e5c8:	andsvs	r3, r3, r2, lsl #4
    e5cc:	subsvs	fp, sl, r3, lsl #2
    e5d0:			; <UNDEFINED> instruction: 0xf7ff4620
    e5d4:	blmi	114e288 <mount@plt+0x114bda0>
    e5d8:	andeq	pc, r8, #1073741825	; 0x40000001
    e5dc:	vmvn.i32	q10, #9109504	; 0x008b0000
    e5e0:			; <UNDEFINED> instruction: 0xf8530009
    e5e4:	adcvs	r3, fp, r0, lsr #32
    e5e8:	subsvs	fp, sl, r3, lsl #2
    e5ec:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    e5f0:	orreq	lr, r0, r3, lsl #22
    e5f4:	eorcs	pc, r0, r3, asr #16
    e5f8:	cdpls	0, 3, cr6, cr7, cr9, {7}
    e5fc:	rsble	r2, r2, r0, lsl #28
    e600:	blvc	14c6e0 <mount@plt+0x14a1f8>
    e604:	svccc	0x000469eb
    e608:			; <UNDEFINED> instruction: 0xf1a32f03
    e60c:			; <UNDEFINED> instruction: 0xdc160a1c
    e610:	adcsmi	lr, ip, #24
    e614:	ldmdahi	r3!, {r1, r2, r4, sl, fp, ip, lr, pc}^
    e618:	tstle	r9, r5, lsr fp
    e61c:	msreq	CPSR_s, sl, lsl #2
    e620:			; <UNDEFINED> instruction: 0xf7f31d30
    e624:	stmdblt	r8!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}^
    e628:			; <UNDEFINED> instruction: 0x301cf8da
    e62c:	beq	74acc0 <mount@plt+0x7487d8>
    e630:			; <UNDEFINED> instruction: 0xf0243403
    e634:	blne	fcf648 <mount@plt+0xfcd160>
    e638:	svccs	0x00034426
    e63c:	ldmdahi	r4!, {r1, r8, sl, fp, ip, lr, pc}
    e640:	stmiale	r6!, {r0, r1, sl, fp, sp}^
    e644:			; <UNDEFINED> instruction: 0xf7ff4628
    e648:			; <UNDEFINED> instruction: 0x4628fed5
    e64c:	strbmi	r4, [r1], -sl, asr #12
    e650:			; <UNDEFINED> instruction: 0xff54f7ff
    e654:	ands	r2, r9, r0
    e658:	andsle	r2, r6, r1, lsl r8
    e65c:			; <UNDEFINED> instruction: 0xf44fad03
    e660:	blcc	81ea68 <mount@plt+0x81c580>
    e664:			; <UNDEFINED> instruction: 0xf1049100
    e668:	teqcs	r5, r0, lsr #4
    e66c:			; <UNDEFINED> instruction: 0xf0034628
    e670:	stmdbls	r6, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    e674:	tstcc	r4, r9, asr #2
    e678:	strbmi	r2, [r0], -r0, lsl #4
    e67c:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    e680:			; <UNDEFINED> instruction: 0x462ab118
    e684:			; <UNDEFINED> instruction: 0xf7ff4641
    e688:	andcs	pc, r0, r9, lsr pc	; <UNPREDICTABLE>
    e68c:	blmi	520ef4 <mount@plt+0x51ea0c>
    e690:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e694:	blls	e68704 <mount@plt+0xe6621c>
    e698:	tstle	ip, sl, asr r0
    e69c:	pop	{r1, r3, r4, r5, ip, sp, pc}
    e6a0:			; <UNDEFINED> instruction: 0x462887f0
    e6a4:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    e6a8:	andcc	lr, r2, #3489792	; 0x354000
    e6ac:	tstlt	r3, r3, lsl r0
    e6b0:	ldmib	r5, {r1, r3, r4, r6, sp, lr}^
    e6b4:	andsvs	r3, r3, r0, lsl #4
    e6b8:	subsvs	fp, sl, r3, lsl #2
    e6bc:			; <UNDEFINED> instruction: 0xf7f34628
    e6c0:	andcs	lr, r0, r0, ror #24
    e6c4:	strtmi	lr, [r8], -r2, ror #15
    e6c8:	mrc2	7, 4, pc, cr4, cr15, {7}
    e6cc:			; <UNDEFINED> instruction: 0xe7dd4630
    e6d0:	rscscc	pc, pc, pc, asr #32
    e6d4:			; <UNDEFINED> instruction: 0xf7f3e7da
    e6d8:	svclt	0x0000ecb0
    e6dc:	andeq	r9, r1, r0, lsr r8
    e6e0:	andeq	r0, r0, r4, lsr #4
    e6e4:			; <UNDEFINED> instruction: 0x0001e7b0
    e6e8:	andeq	sp, r1, r0, asr r7
    e6ec:	andeq	sp, r1, lr, lsr r7
    e6f0:	andeq	r9, r1, r8, ror #13
    e6f4:	ldrsbgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    e6f8:	addvs	pc, r4, #1325400064	; 0x4f000000
    e6fc:	ldrblt	r4, [r0, #2869]!	; 0xb35
    e700:			; <UNDEFINED> instruction: 0xf2ad44fc
    e704:	strmi	r4, [pc], -ip, ror #26
    e708:			; <UNDEFINED> instruction: 0xf85cac11
    e70c:	cdpge	0, 0, cr3, cr5, cr3, {0}
    e710:	strmi	r2, [r5], -r0, lsl #2
    e714:	ldmdavs	fp, {r5, r9, sl, lr}
    e718:	strbtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    e71c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e720:	stcl	7, cr15, [r4, #972]	; 0x3cc
    e724:	tstcs	r0, r0, lsr r2
    e728:	ldrtmi	r2, [r0], -r0, lsr #6
    e72c:	tstcs	r2, #35	; 0x23
    e730:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    e734:	cmnvs	r7, r3, rrx
    e738:	ldc	7, cr15, [r8, #972]!	; 0x3cc
    e73c:	tstcs	r0, r0, lsr r6
    e740:	blx	ff04a750 <mount@plt+0xff048268>
    e744:	svclt	0x00b82800
    e748:	blle	c97750 <mount@plt+0xc95268>
    e74c:	andscs	r2, sp, #603979776	; 0x24000000
    e750:	orrvs	pc, r4, pc, asr #8
    e754:			; <UNDEFINED> instruction: 0xf0034620
    e758:	orrslt	pc, sp, r3, ror fp	; <UNPREDICTABLE>
    e75c:			; <UNDEFINED> instruction: 0xf7fd4628
    e760:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    e764:	svclt	0x000c4628
    e768:	eorscs	r2, r5, #805306368	; 0x30000000
    e76c:			; <UNDEFINED> instruction: 0xf7f39203
    e770:	bls	109ce8 <mount@plt+0x107800>
    e774:	vst1.8	{d20-d22}, [pc :128], fp
    e778:	andcc	r6, r1, r4, lsl #3
    e77c:	strtmi	r9, [r0], -r0
    e780:	blx	fffca794 <mount@plt+0xfffc82ac>
    e784:	strtmi	sl, [r1], -r4, lsl #26
    e788:			; <UNDEFINED> instruction: 0x462a4630
    e78c:			; <UNDEFINED> instruction: 0xf882f003
    e790:	svclt	0x00b82800
    e794:	blle	25779c <mount@plt+0x2552b4>
    e798:	tstcs	r0, r8, lsr #16
    e79c:	mrc2	7, 6, pc, cr2, cr15, {7}
    e7a0:	stmdavs	r8!, {r2, r9, sl, lr}
    e7a4:	stmdbvs	r4, {r2, r8, fp, ip, sp, pc}^
    e7a8:	bl	ffacc77c <mount@plt+0xffaca294>
    e7ac:			; <UNDEFINED> instruction: 0xf0024630
    e7b0:	bmi	28ce8c <mount@plt+0x28a9a4>
    e7b4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e7b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e7bc:	strbtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    e7c0:	qaddle	r4, sl, r3
    e7c4:	vmax.s8	d4, d13, d16
    e7c8:	ldcllt	13, cr4, [r0, #432]!	; 0x1b0
    e7cc:	ldc	7, cr15, [r4], #-972	; 0xfffffc34
    e7d0:	andeq	r9, r1, r8, ror r6
    e7d4:	andeq	r0, r0, r4, lsr #4
    e7d8:	andeq	r9, r1, r2, asr #11
    e7dc:	addlt	fp, r3, r0, lsr r5
    e7e0:	tstcs	r0, #1792	; 0x700
    e7e4:	ldrmi	r4, [r9], -r7, lsl #26
    e7e8:	andls	r4, r1, ip, ror r4
    e7ec:	andcs	r4, r1, #2097152000	; 0x7d000000
    e7f0:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    e7f4:	mcr	7, 3, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    e7f8:	andlt	r4, r3, r0, lsr #12
    e7fc:	svclt	0x0000bd30
    e800:	andeq	sp, r1, r0, lsr #10
    e804:	andeq	r7, r0, r0, lsr fp
    e808:	blmi	7fae50 <mount@plt+0x7f8968>
    e80c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    e810:	streq	pc, [r9], #-960	; 0xfffffc40
    e814:	addlt	r4, r2, r5, lsl #12
    e818:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    e81c:	and	fp, sl, r0, lsl r9
    e820:	cmplt	r0, r0, lsl #16
    e824:	addsmi	r6, r5, #1081344	; 0x108000
    e828:	strdcc	sp, [r4], -sl	; <UNPREDICTABLE>
    e82c:	ldcllt	0, cr11, [r0, #-8]!
    e830:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    e834:			; <UNDEFINED> instruction: 0x46294770
    e838:			; <UNDEFINED> instruction: 0xf7ff2000
    e83c:	adcmi	pc, r8, #364	; 0x16c
    e840:	blmi	502c74 <mount@plt+0x50078c>
    e844:			; <UNDEFINED> instruction: 0xf853447b
    e848:	ldmdblt	r0, {r2, r5}
    e84c:	stmdavs	r0, {r0, r2, sp, lr, pc}
    e850:	stmdbvs	r2, {r3, r4, r8, ip, sp, pc}^
    e854:			; <UNDEFINED> instruction: 0xd1fa4295
    e858:	stcmi	7, cr14, [lr], {231}	; 0xe7
    e85c:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    e860:			; <UNDEFINED> instruction: 0x46213410
    e864:	bl	1e4c838 <mount@plt+0x1e4a350>
    e868:			; <UNDEFINED> instruction: 0x4620b110
    e86c:	ldcllt	0, cr11, [r0, #-8]!
    e870:	tstcs	r0, #9, 28	; 0x90
    e874:	andcs	r4, r1, #26214400	; 0x1900000
    e878:			; <UNDEFINED> instruction: 0x4620447e
    e87c:	strls	r9, [r0], -r1, lsl #10
    e880:	mrc	7, 0, APSR_nzcv, cr10, cr3, {7}
    e884:	ldrb	r4, [r1, r0, lsr #12]
    e888:	andeq	lr, r1, lr, lsl r5
    e88c:	andeq	r5, r0, sl, ror #22
    e890:	andeq	lr, r1, r8, ror #9
    e894:	andeq	sp, r1, sl, lsr #9
    e898:	andeq	r7, r0, r4, lsr #21
    e89c:	blmi	27ae64 <mount@plt+0x27897c>
    e8a0:	andeq	pc, r9, #192, 6
    e8a4:			; <UNDEFINED> instruction: 0xf853447b
    e8a8:	ldmdblt	r3, {r1, r5, ip, sp}
    e8ac:	ldmdavs	fp, {r1, r2, sp, lr, pc}
    e8b0:	ldmdbvs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    e8b4:			; <UNDEFINED> instruction: 0xd1fa4290
    e8b8:			; <UNDEFINED> instruction: 0x47708b18
    e8bc:	rscscc	pc, pc, pc, asr #32
    e8c0:	svclt	0x00004770
    e8c4:	andeq	lr, r1, r8, lsl #9
    e8c8:	blmi	27ae70 <mount@plt+0x278988>
    e8cc:	andeq	pc, r9, #192, 6
    e8d0:			; <UNDEFINED> instruction: 0xf853447b
    e8d4:	ldmdblt	r3, {r1, r5, ip, sp}
    e8d8:	ldmdavs	fp, {r1, r2, sp, lr, pc}
    e8dc:	ldmdbvs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    e8e0:			; <UNDEFINED> instruction: 0xd1fa4290
    e8e4:			; <UNDEFINED> instruction: 0x47706918
    e8e8:	rscscc	pc, pc, pc, asr #32
    e8ec:	svclt	0x00004770
    e8f0:	andeq	lr, r1, ip, asr r4
    e8f4:	blmi	8e1184 <mount@plt+0x8dec9c>
    e8f8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    e8fc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    e900:	strmi	r4, [r4], -r5, lsl #12
    e904:	movwls	r6, #6171	; 0x181b
    e908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e90c:			; <UNDEFINED> instruction: 0xf7ffb198
    e910:	blmi	78df4c <mount@plt+0x78ba64>
    e914:	vmvn.i32	q10, #9109504	; 0x008b0000
    e918:			; <UNDEFINED> instruction: 0xf8530009
    e91c:	ldmdblt	r4, {r5, lr}
    e920:	stmdavs	r4!, {r2, r4, sp, lr, pc}
    e924:			; <UNDEFINED> instruction: 0xf104b194
    e928:			; <UNDEFINED> instruction: 0x4629001c
    e92c:	b	ff94c900 <mount@plt+0xff94a418>
    e930:	mvnsle	r2, r0, lsl #16
    e934:	bmi	568ccc <mount@plt+0x5667e4>
    e938:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    e93c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e940:	subsmi	r9, sl, r1, lsl #22
    e944:			; <UNDEFINED> instruction: 0x4620d119
    e948:	ldclt	0, cr11, [r0, #-12]!
    e94c:	strtmi	r2, [r8], -r0, lsl #2
    e950:	mrc2	7, 6, pc, cr0, cr15, {7}
    e954:	stmdacs	r0, {r2, r9, sl, lr}
    e958:	strtmi	sp, [r8], -sp, ror #3
    e95c:	ldcl	7, cr15, [r4, #-972]!	; 0xfffffc34
    e960:	stmdacs	r0, {r2, r9, sl, lr}
    e964:	stmdbmi	sl, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    e968:	strbtmi	r4, [sl], -r8, lsr #12
    e96c:			; <UNDEFINED> instruction: 0xf7f34479
    e970:	stmdacs	r1, {r2, r3, r7, sl, fp, sp, lr, pc}
    e974:	stcls	15, cr11, [r0], {8}
    e978:			; <UNDEFINED> instruction: 0xf7f3e7dd
    e97c:	svclt	0x0000eb5e
    e980:	andeq	r9, r1, r0, lsl #9
    e984:	andeq	r0, r0, r4, lsr #4
    e988:	andeq	sp, r1, r8, lsl r4
    e98c:	andeq	r9, r1, lr, lsr r4
    e990:			; <UNDEFINED> instruction: 0x000079b0
    e994:			; <UNDEFINED> instruction: 0xf3c04b0d
    e998:	ldrbtmi	r0, [fp], #-521	; 0xfffffdf7
    e99c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    e9a0:	ands	fp, r2, fp, lsl #18
    e9a4:	ldmdbvs	sl, {r0, r1, r7, r8, ip, sp, pc}^
    e9a8:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    e9ac:			; <UNDEFINED> instruction: 0xd1f94290
    e9b0:	andsvs	r6, r3, sl, asr #16
    e9b4:	subsvs	fp, sl, r3, lsl #2
    e9b8:	andcc	lr, r2, #3424256	; 0x344000
    e9bc:	tstlt	r3, r3, lsl r0
    e9c0:			; <UNDEFINED> instruction: 0x4608605a
    e9c4:	blt	ff6cc998 <mount@plt+0xff6ca4b0>
    e9c8:			; <UNDEFINED> instruction: 0x47704770
    e9cc:	muleq	r1, r2, r3
    e9d0:	svcmi	0x0016b5f8
    e9d4:	ldrbtmi	r4, [pc], #-3606	; e9dc <mount@plt+0xc4f4>
    e9d8:	bvs	f5fbd8 <mount@plt+0xf5d6f0>
    e9dc:	ldfltp	f3, [r8, #20]!
    e9e0:	strmi	r4, [r4], -r9, lsr #12
    e9e4:	blx	fff4a9f6 <mount@plt+0xfff4850e>
    e9e8:	blle	5d89f0 <mount@plt+0x5d6508>
    e9ec:			; <UNDEFINED> instruction: 0x462b4911
    e9f0:	strtmi	r4, [sl], -r0, lsr #12
    e9f4:			; <UNDEFINED> instruction: 0xf0025871
    e9f8:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    e9fc:	movwcs	fp, #8100	; 0x1fa4
    ea00:	ble	ffb272f4 <mount@plt+0xffb24e0c>
    ea04:	andscs	r4, r0, #12, 22	; 0x3000
    ea08:	tstcs	r1, ip, lsl #16
    ea0c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    ea10:			; <UNDEFINED> instruction: 0xf7f3681b
    ea14:	andcs	lr, r1, r6, asr fp
    ea18:	bl	ffa4c9ec <mount@plt+0xffa4a504>
    ea1c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    ea20:	bl	dcc9f4 <mount@plt+0xdca50c>
    ea24:			; <UNDEFINED> instruction: 0xf7f32001
    ea28:	svclt	0x0000ebe2
    ea2c:	andeq	sp, r1, r2, lsr r3
    ea30:	andeq	r9, r1, r0, lsr #7
    ea34:	andeq	r0, r0, r0, lsr r2
    ea38:	andeq	r0, r0, r8, lsr r2
    ea3c:	andeq	r7, r0, r2, lsr r9
    ea40:	andeq	r7, r0, r6, lsl #18
    ea44:	ldrblt	r4, [r0, #2837]!	; 0xb15
    ea48:	cfldrsmi	mvf4, [r5], {123}	; 0x7b
    ea4c:	strmi	fp, [pc], -r5, asr #20
    ea50:	adclt	fp, sp, #131	; 0x83
    ea54:	ldmdbpl	r8, {r0, r4, r9, sl, lr}
    ea58:	ldmdblt	r3, {r0, r1, fp, sp, lr}^
    ea5c:	strbtcs	r4, [r0], #-3601	; 0xfffff1ef
    ea60:	and	r4, r1, lr, ror r4
    ea64:	eorsmi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    ea68:	andle	r4, pc, r5, lsr #5
    ea6c:	blcs	cdb678 <mount@plt+0xcd9190>
    ea70:	stfmid	f5, [sp], {248}	; 0xf8
    ea74:	mvnscc	pc, #79	; 0x4f
    ea78:	ldrtmi	r2, [r8], -r1, lsl #4
    ea7c:	strls	r4, [r1, #-1148]	; 0xfffffb84
    ea80:			; <UNDEFINED> instruction: 0xf7f39400
    ea84:			; <UNDEFINED> instruction: 0x4638ed1a
    ea88:	ldcllt	0, cr11, [r0, #12]!
    ea8c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    ea90:	biceq	lr, r3, #2048	; 0x800
    ea94:	andlt	r6, r3, r8, asr r8
    ea98:	svclt	0x0000bdf0
    ea9c:	andeq	r9, r1, r0, lsr r3
    eaa0:	andeq	r0, r0, r4, lsr r2
    eaa4:	andeq	r9, r1, r0, lsr #32
    eaa8:	ldrdeq	r7, [r0], -r8
    eaac:	strdeq	r8, [r1], -r2
    eab0:			; <UNDEFINED> instruction: 0x4607b5f8
    eab4:			; <UNDEFINED> instruction: 0x460d4b11
    eab8:	strcs	r4, [r0], #-3601	; 0xfffff1ef
    eabc:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    eac0:	strcc	lr, [r1], #-5
    eac4:	bl	199b98 <mount@plt+0x1976b0>
    eac8:	andle	r0, sp, r4, asr #7
    eacc:			; <UNDEFINED> instruction: 0x4618685b
    ead0:			; <UNDEFINED> instruction: 0xf7f34629
    ead4:	stmdacs	r0, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    ead8:	blmi	2c32ac <mount@plt+0x2c0dc4>
    eadc:			; <UNDEFINED> instruction: 0xf853447b
    eae0:	blt	16dabb8 <mount@plt+0x16d86d0>
    eae4:	ldcllt	0, cr8, [r8, #236]!	; 0xec
    eae8:	ldrtmi	r4, [r8], -r9, lsr #12
    eaec:			; <UNDEFINED> instruction: 0xf7fc2200
    eaf0:	stmdacc	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    eaf4:	andcs	fp, r1, r8, lsl pc
    eaf8:	lfmlt	f4, 2, [r8, #256]!	; 0x100
    eafc:	andeq	r7, r0, r0, lsr #17
    eb00:	andeq	r8, r1, r2, asr #31
    eb04:	andeq	r8, r1, r4, lsr #31
    eb08:	svcmi	0x00f0e92d
    eb0c:	addlt	r2, r3, r4, lsl #18
    eb10:	strmi	r4, [r8], r2, lsl #13
    eb14:	svcls	0x000c4699
    eb18:	ldmdbcs	r0, {r6, ip, lr, pc}
    eb1c:	vrhadd.s8	d29, d0, d7
    eb20:	vrhadd.s8	d19, d0, d1
    eb24:	addsmi	r3, sl, #-603979776	; 0xdc000000
    eb28:	addmi	fp, sl, #24, 30	; 0x60
    eb2c:			; <UNDEFINED> instruction: 0xf89ad048
    eb30:			; <UNDEFINED> instruction: 0xf04f0000
    eb34:	stcmi	3, cr3, [r5], #-1020	; 0xfffffc04
    eb38:	ldrtmi	r2, [r9], -r1, lsl #4
    eb3c:	ldrbtmi	r9, [ip], #-1
    eb40:	strls	r4, [r0], #-1608	; 0xfffff9b8
    eb44:	ldc	7, cr15, [r8], #972	; 0x3cc
    eb48:	svclt	0x00c82f02
    eb4c:	svceq	0x0001f1b8
    eb50:			; <UNDEFINED> instruction: 0xf8dfdd20
    eb54:			; <UNDEFINED> instruction: 0x4656b07c
    eb58:	ldrbtmi	r2, [fp], #1282	; 0x502
    eb5c:			; <UNDEFINED> instruction: 0xf8164634
    eb60:	strcc	r0, [r2], #-3841	; 0xfffff0ff
    eb64:	bl	fe915950 <mount@plt+0xfe913468>
    eb68:			; <UNDEFINED> instruction: 0xf04f040a
    eb6c:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    eb70:	bl	25737c <mount@plt+0x254e94>
    eb74:			; <UNDEFINED> instruction: 0xf8cd0005
    eb78:			; <UNDEFINED> instruction: 0xf7f3b000
    eb7c:	strbmi	lr, [r4, #-3230]	; 0xfffff362
    eb80:	streq	pc, [r3, #-261]	; 0xfffffefb
    eb84:	strcs	fp, [r0], #-4012	; 0xfffff054
    eb88:	adcmi	r2, pc, #16777216	; 0x1000000
    eb8c:	strcs	fp, [r0], #-4056	; 0xfffff028
    eb90:	mvnle	r2, r0, lsl #24
    eb94:	andlt	r4, r3, r8, asr #12
    eb98:	svchi	0x00f0e8bd
    eb9c:	tsteq	r8, r2, lsr #32	; <UNPREDICTABLE>
    eba0:	movwcc	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    eba4:	svclt	0x0018429a
    eba8:	svcvc	0x0040f5b1
    ebac:			; <UNDEFINED> instruction: 0x4601d1bf
    ebb0:			; <UNDEFINED> instruction: 0x464a463b
    ebb4:	andlt	r2, r3, r2
    ebb8:	svcmi	0x00f0e8bd
    ebbc:	ldclt	7, cr15, [r6], #-972	; 0xfffffc34
    ebc0:	ldrtmi	r4, [fp], -r1, lsl #12
    ebc4:	andcs	r4, sl, sl, asr #12
    ebc8:	svclt	0x0000e7f5
    ebcc:	andeq	r7, r0, r2, lsr r3
    ebd0:	andeq	r7, r0, lr, lsr r9
    ebd4:	svcmi	0x00f0e92d
    ebd8:	ldrmi	r4, [r3], r1, lsl #13
    ebdc:	bmi	fa0424 <mount@plt+0xf9df3c>
    ebe0:	blmi	fbaf04 <mount@plt+0xfb8a1c>
    ebe4:	ldrbtmi	r4, [sl], #-1551	; 0xfffff9f1
    ebe8:	ldmpl	r3, {r1, r2, r3, r5, r8, sp}^
    ebec:	movtls	r6, #22555	; 0x581b
    ebf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ebf4:	bl	7ccbc8 <mount@plt+0x7ca6e0>
    ebf8:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    ebfc:	lslslt	r9, r1, #6
    ec00:	andcs	sl, r2, #768	; 0x300
    ec04:			; <UNDEFINED> instruction: 0x46204659
    ec08:			; <UNDEFINED> instruction: 0xffecf7fc
    ec0c:	cmple	r0, r0, lsl #16
    ec10:	mcrrle	15, 0, r2, fp, cr3
    ec14:	rscscc	pc, pc, pc, asr #32
    ec18:	blmi	c214e8 <mount@plt+0xc1f000>
    ec1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ec20:	blls	1168c90 <mount@plt+0x11667a8>
    ec24:	cmple	r5, sl, asr r0
    ec28:	pop	{r0, r1, r2, r6, ip, sp, pc}
    ec2c:	svccs	0x00008ff0
    ec30:			; <UNDEFINED> instruction: 0xf8dfdd4e
    ec34:			; <UNDEFINED> instruction: 0xf109a0b4
    ec38:	strtmi	r3, [pc], #-1535	; ec40 <mount@plt+0xc758>
    ec3c:	ldrbtmi	sl, [sl], #3586	; 0xe02
    ec40:	and	r4, ip, r0, lsl #13
    ec44:	bcs	fffe8d14 <mount@plt+0xfffe682c>
    ec48:	stcne	8, cr13, [r8], #212	; 0xd4
    ec4c:	bl	fe82adfc <mount@plt+0xfe828914>
    ec50:	strcc	r0, [r1, #-9]
    ec54:	sbcsle	r2, pc, r0, lsl #24
    ec58:	ldrhtle	r4, [r7], -sp
    ec5c:	teqcs	sl, r3, lsr #13
    ec60:			; <UNDEFINED> instruction: 0xf7f34658
    ec64:	strmi	lr, [r4], -r8, ror #21
    ec68:			; <UNDEFINED> instruction: 0xf804b108
    ec6c:	ldrtmi	r8, [r2], -r1, lsl #22
    ec70:			; <UNDEFINED> instruction: 0x46584651
    ec74:	bl	24cc48 <mount@plt+0x24a760>
    ec78:	rscle	r2, r3, r1, lsl #16
    ec7c:	ldrbmi	r9, [fp], -r1, lsl #24
    ec80:	tstcs	r1, sl, lsl r8
    ec84:	stmdapl	r0!, {r1, r3, r4, r9, fp, lr}
    ec88:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ec8c:	bl	11ccc60 <mount@plt+0x11ca778>
    ec90:	stcls	7, cr14, [r1], {192}	; 0xc0
    ec94:	ldmdami	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
    ec98:	bmi	5970a4 <mount@plt+0x594bbc>
    ec9c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    eca0:			; <UNDEFINED> instruction: 0xf7f36800
    eca4:			; <UNDEFINED> instruction: 0xf04feb3c
    eca8:			; <UNDEFINED> instruction: 0xe7b530ff
    ecac:	andcs	r6, r4, r3, lsr #17
    ecb0:	andcc	pc, r0, r9, asr #17
    ecb4:	stcmi	7, cr14, [sp], {176}	; 0xb0
    ecb8:	stmdals	r1, {r0, r9, sl, lr}
    ecbc:	bmi	3a0630 <mount@plt+0x39e148>
    ecc0:	ldrbtmi	r5, [sl], #-2304	; 0xfffff700
    ecc4:			; <UNDEFINED> instruction: 0xf7f36800
    ecc8:	str	lr, [r3, sl, lsr #22]!
    eccc:	str	r3, [r3, r1]!
    ecd0:	str	r2, [r1, r1]!
    ecd4:	ldmib	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ecd8:	muleq	r1, r2, r1
    ecdc:	andeq	r0, r0, r4, lsr #4
    ece0:	andeq	r9, r1, lr, ror r1
    ece4:	andeq	r9, r1, ip, asr r1
    ece8:	andeq	r4, r0, lr, ror r3
    ecec:	andeq	r0, r0, r8, lsr r2
    ecf0:	andeq	r7, r0, r8, lsl r8
    ecf4:	andeq	r7, r0, r2, lsl #16
    ecf8:	ldrdeq	r7, [r0], -lr
    ecfc:	mvnsmi	lr, #737280	; 0xb4000
    ed00:			; <UNDEFINED> instruction: 0xf8dfb085
    ed04:	svcmi	0x0023808c
    ed08:	ldrbtmi	r4, [pc], #-1272	; ed10 <mount@plt+0xc828>
    ed0c:	ldrdcc	pc, [r0], -r8
    ed10:	andsle	r4, r9, r3, lsl #5
    ed14:	ldrmi	r4, [r1], ip, lsl #12
    ed18:			; <UNDEFINED> instruction: 0xf7f34605
    ed1c:			; <UNDEFINED> instruction: 0x4606e994
    ed20:	blmi	77b188 <mount@plt+0x778ca0>
    ed24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ed28:	mnfmi<illegal precision>p	f3, f3
    ed2c:			; <UNDEFINED> instruction: 0xf04f4649
    ed30:	andcs	r3, r1, #-67108861	; 0xfc000003
    ed34:			; <UNDEFINED> instruction: 0x4620447e
    ed38:	strls	r9, [r0], -r1, lsl #10
    ed3c:	bl	fef4cd10 <mount@plt+0xfef4a828>
    ed40:	andlt	r4, r5, r0, lsr #12
    ed44:	mvnshi	lr, #12386304	; 0xbd0000
    ed48:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    ed4c:	andlt	r6, r5, r8, lsl r8
    ed50:	mvnshi	lr, #12386304	; 0xbd0000
    ed54:	ldrdcc	pc, [r0], -r8
    ed58:	andle	r3, r4, r1, lsl #6
    ed5c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    ed60:			; <UNDEFINED> instruction: 0xf7f36818
    ed64:	ldmdavs	r1!, {r1, r2, r3, r8, fp, sp, lr, pc}
    ed68:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    ed6c:	tstls	r3, r8, lsl #12
    ed70:			; <UNDEFINED> instruction: 0xf7f3601d
    ed74:	blmi	3892ec <mount@plt+0x386e04>
    ed78:	stmdbls	r3, {r1, r3, r6, r9, sl, lr}
    ed7c:			; <UNDEFINED> instruction: 0x4605447b
    ed80:	andsvs	r4, sp, r0, lsr #12
    ed84:	b	e4cd58 <mount@plt+0xe4a870>
    ed88:	andlt	r4, r5, r0, lsr #12
    ed8c:	mvnshi	lr, #12386304	; 0xbd0000
    ed90:	andeq	fp, r1, r4, lsr r0
    ed94:	andeq	r9, r1, lr, rrx
    ed98:	andeq	r0, r0, r4, lsr r2
    ed9c:	andeq	r7, r0, r8, lsl #15
    eda0:	andeq	lr, r1, r2, ror #31
    eda4:	andeq	lr, r1, lr, asr #31
    eda8:	ldrdeq	sl, [r1], -r2
    edac:			; <UNDEFINED> instruction: 0x0001efb0
    edb0:	stmdbmi	r6!, {r0, r2, r5, r8, r9, fp, lr}
    edb4:	bmi	99ffa8 <mount@plt+0x99dac0>
    edb8:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    edbc:	addlt	r6, r3, sp, asr r8
    edc0:	strmi	r5, [r4], -sl, lsl #17
    edc4:	ldmdavs	r2, {r0, r1, r3, r5, r6, sl, fp, ip}
    edc8:			; <UNDEFINED> instruction: 0xf04f9201
    edcc:	andle	r0, r6, r0, lsl #4
    edd0:	strmi	r4, [r1], -r0, lsr #22
    edd4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    edd8:	stm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eddc:			; <UNDEFINED> instruction: 0xf10db140
    ede0:	andcs	r0, sl, #3
    ede4:			; <UNDEFINED> instruction: 0xf7fc4621
    ede8:			; <UNDEFINED> instruction: 0xf89dfd65
    edec:	ldmdblt	r0, {r0, r1, ip, lr}^
    edf0:	blmi	5e165c <mount@plt+0x5df174>
    edf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    edf8:	blls	68e68 <mount@plt+0x66980>
    edfc:	qsuble	r4, sl, r0
    ee00:	andlt	r4, r3, r8, lsr #12
    ee04:			; <UNDEFINED> instruction: 0x4620bd30
    ee08:	ldm	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee0c:			; <UNDEFINED> instruction: 0xb1a84604
    ee10:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    ee14:	movwcc	r6, #6235	; 0x185b
    ee18:	blmi	483248 <mount@plt+0x480d60>
    ee1c:	ldrbtmi	r6, [fp], #-2213	; 0xfffff75b
    ee20:	subsvs	r6, sp, r0, lsr #16
    ee24:	stmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee28:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    ee2c:			; <UNDEFINED> instruction: 0xe7df6058
    ee30:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    ee34:			; <UNDEFINED> instruction: 0xf7f36858
    ee38:	strb	lr, [lr, r4, lsr #17]!
    ee3c:	ldrbcc	pc, [pc, #79]!	; ee93 <mount@plt+0xc9ab>	; <UNPREDICTABLE>
    ee40:			; <UNDEFINED> instruction: 0xf7f3e7d6
    ee44:	svclt	0x0000e8fa
    ee48:	andeq	sl, r1, r8, lsl #31
    ee4c:			; <UNDEFINED> instruction: 0x00018fbe
    ee50:	andeq	r0, r0, r4, lsr #4
    ee54:	andeq	lr, r1, r8, asr pc
    ee58:	andeq	r8, r1, r4, lsl #31
    ee5c:	andeq	sl, r1, sl, lsr #30
    ee60:	andeq	sl, r1, lr, lsl pc
    ee64:	andeq	lr, r1, r2, lsl #30
    ee68:	strdeq	lr, [r1], -sl
    ee6c:	svcmi	0x00f0e92d
    ee70:	cfstr64pl	mvdx15, [r6, #-692]	; 0xfffffd4c
    ee74:	sbcsgt	pc, r0, #14614528	; 0xdf0000
    ee78:	ldmibmi	r4!, {r0, r7, ip, sp, pc}
    ee7c:	bmi	fed20694 <mount@plt+0xfed1e1ac>
    ee80:	svcmi	0x00b444fc
    ee84:	strls	r4, [r2], #-1145	; 0xfffffb87
    ee88:	tstls	r1, sl, ror r4
    ee8c:	andls	sl, r0, #6080	; 0x17c0
    ee90:	strbpl	pc, [r5], -sp, lsl #10	; <UNPREDICTABLE>
    ee94:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    ee98:	orrpl	pc, r0, #1325400064	; 0x4f000000
    ee9c:	andcs	r4, r1, #26214400	; 0x1900000
    eea0:	mvnsvs	r6, #4128768	; 0x3f0000
    eea4:	streq	pc, [r0, -pc, asr #32]
    eea8:			; <UNDEFINED> instruction: 0xf7f34628
    eeac:	strtmi	lr, [r8], -r6, lsl #22
    eeb0:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    eeb4:			; <UNDEFINED> instruction: 0xf7f3363c
    eeb8:			; <UNDEFINED> instruction: 0xf8dfe94c
    eebc:	ldrbtmi	r8, [r8], #668	; 0x29c
    eec0:	vmull.p8	<illegal reg q8.5>, d0, d6
    eec4:			; <UNDEFINED> instruction: 0xf04f80ec
    eec8:			; <UNDEFINED> instruction: 0xf7f34180
    eecc:	stmdacs	r0, {r4, r6, r7, fp, sp, lr, pc}
    eed0:	rscshi	pc, sl, r0, asr #5
    eed4:			; <UNDEFINED> instruction: 0xf7f34630
    eed8:	vst1.64	{d30-d31}, [pc :64], ip
    eedc:			; <UNDEFINED> instruction: 0xf7f33000
    eee0:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
    eee4:	smlabthi	r8, r0, r2, pc	; <UNPREDICTABLE>
    eee8:	ldmibmi	ip, {r9, sp}
    eeec:	vst1.8	{d25-d28}, [pc], r0
    eef0:	bmi	fe6d7b08 <mount@plt+0xfe6d5620>
    eef4:	ldmmi	fp, {r0, r3, r4, r5, r6, sl, lr}
    eef8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    eefc:	b	ffd4ced0 <mount@plt+0xffd4a9e8>
    ef00:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ef04:	adcshi	pc, r8, r0, asr #32
    ef08:			; <UNDEFINED> instruction: 0x21024e97
    ef0c:			; <UNDEFINED> instruction: 0x4630447e
    ef10:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef14:	vmlal.s8	q9, d0, d0
    ef18:	movwcs	r8, #163	; 0xa3
    ef1c:	bmi	fe4d7324 <mount@plt+0xfe4d4e3c>
    ef20:	strtmi	r9, [r0], -r0, lsl #2
    ef24:	ldrbtmi	r4, [sl], #-2450	; 0xfffff66e
    ef28:			; <UNDEFINED> instruction: 0xf7f34479
    ef2c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    ef30:	rscshi	pc, r5, r0, asr #5
    ef34:			; <UNDEFINED> instruction: 0xf7f34620
    ef38:	ldmcs	lr!, {r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    ef3c:	stmibmi	sp, {r0, r4, r8, fp, ip, lr, pc}
    ef40:	movtpl	pc, #21773	; 0x550d	; <UNPREDICTABLE>
    ef44:	teqcc	ip, #536576	; 0x83000
    ef48:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ef4c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    ef50:			; <UNDEFINED> instruction: 0xf0404051
    ef54:			; <UNDEFINED> instruction: 0x462880f7
    ef58:	cfstr64pl	mvdx15, [r6, #-52]	; 0xffffffcc
    ef5c:	pop	{r0, ip, sp, pc}
    ef60:	svcge	0x001c8ff0
    ef64:	bmi	fe16157c <mount@plt+0xfe15f094>
    ef68:	orrvc	pc, r5, #1325400064	; 0x4f000000
    ef6c:	strls	r4, [r2], #-1145	; 0xfffffb87
    ef70:	tstls	r1, sl, ror r4
    ef74:	ldrmi	r9, [r9], -r0, lsl #4
    ef78:	ldrtmi	r2, [r8], -r1, lsl #4
    ef7c:	b	fe74cf50 <mount@plt+0xfe74aa68>
    ef80:			; <UNDEFINED> instruction: 0xf7f34638
    ef84:			; <UNDEFINED> instruction: 0x4604e8d4
    ef88:	sbcsle	r2, r8, r0, lsl #16
    ef8c:	ldrsbls	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    ef90:	strpl	pc, [fp], sp, lsl #10
    ef94:	ldrbtmi	r3, [r9], #1564	; 0x61c
    ef98:			; <UNDEFINED> instruction: 0xf7f34620
    ef9c:			; <UNDEFINED> instruction: 0x4603ea1c
    efa0:	suble	r2, r9, r0, lsl #16
    efa4:			; <UNDEFINED> instruction: 0xf1037cda
    efa8:	bcs	b917fc <mount@plt+0xb8f314>
    efac:	ldclvc	0, cr13, [fp], {72}	; 0x48
    efb0:	suble	r2, ip, lr, lsr #22
    efb4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    efb8:	ldrmi	r2, [r9], -r1, lsl #4
    efbc:	blpl	18c3f8 <mount@plt+0x189f10>
    efc0:	stmib	sp, {r4, r5, r9, sl, lr}^
    efc4:			; <UNDEFINED> instruction: 0xf8cd7a01
    efc8:			; <UNDEFINED> instruction: 0xf10b9000
    efcc:			; <UNDEFINED> instruction: 0xf7f30b3c
    efd0:	bmi	1b499a8 <mount@plt+0x1b474c0>
    efd4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    efd8:			; <UNDEFINED> instruction: 0x46194658
    efdc:			; <UNDEFINED> instruction: 0xf8cd447a
    efe0:	andls	sl, r0, #4
    efe4:			; <UNDEFINED> instruction: 0xf7f32201
    efe8:	andcs	lr, r0, #104, 20	; 0x68000
    efec:	ldrbmi	r9, [r9], -r0, lsl #4
    eff0:	vst1.16	{d20-d21}, [pc :128], r5
    eff4:	ldrtmi	r5, [r0], -r0, lsl #7
    eff8:			; <UNDEFINED> instruction: 0xf7f3447a
    effc:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    f000:	blmi	18c5b30 <mount@plt+0x18c3648>
    f004:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f008:	ldrdge	pc, [r0], -r3
    f00c:	ldmdb	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f010:			; <UNDEFINED> instruction: 0xf7f36800
    f014:	bmi	17c9324 <mount@plt+0x17c6e3c>
    f018:			; <UNDEFINED> instruction: 0xf8cd2101
    f01c:	ldrbtmi	fp, [sl], #-0
    f020:	ldrbmi	r4, [r0], -r3, lsl #12
    f024:	ldrtmi	r9, [r3], -r1, lsl #6
    f028:	ldmdb	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f02c:			; <UNDEFINED> instruction: 0xf7f34620
    f030:			; <UNDEFINED> instruction: 0x4603e9d2
    f034:			; <UNDEFINED> instruction: 0xd1b52800
    f038:			; <UNDEFINED> instruction: 0xf7f34620
    f03c:			; <UNDEFINED> instruction: 0xe77eea38
    f040:	mulcs	r1, sl, r8
    f044:	adcle	r2, r7, r0, lsl #20
    f048:	blcs	bae3bc <mount@plt+0xbabed4>
    f04c:			; <UNDEFINED> instruction: 0xf89ad1b2
    f050:	blcs	b9b05c <mount@plt+0xb98b74>
    f054:			; <UNDEFINED> instruction: 0xf89ad1ae
    f058:	blcs	1b068 <mount@plt+0x18b80>
    f05c:			; <UNDEFINED> instruction: 0xe7a9d09c
    f060:	ldrtmi	sl, [r0], -r4, lsl #30
    f064:			; <UNDEFINED> instruction: 0xf7f34639
    f068:	stmdacs	r0, {r3, r6, r8, fp, sp, lr, pc}
    f06c:	svcge	0x0055f47f
    f070:			; <UNDEFINED> instruction: 0xf0036c3b
    f074:	ldrb	r0, [r1, -r1, lsl #6]
    f078:			; <UNDEFINED> instruction: 0xf04f4b44
    f07c:			; <UNDEFINED> instruction: 0xf85835ff
    f080:	ldmdavs	ip, {r0, r1, ip, sp}
    f084:	ldm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f088:			; <UNDEFINED> instruction: 0xf7f36800
    f08c:	bmi	10892ac <mount@plt+0x1086dc4>
    f090:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f094:	strtmi	r4, [r0], -r3, lsl #12
    f098:	stmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f09c:	blmi	f08de0 <mount@plt+0xf068f8>
    f0a0:	ldrbcc	pc, [pc, #79]!	; f0f7 <mount@plt+0xcc0f>	; <UNPREDICTABLE>
    f0a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f0a8:			; <UNDEFINED> instruction: 0xf7f3681e
    f0ac:	stmdavs	r0, {r1, r3, r6, r7, fp, sp, lr, pc}
    f0b0:	ldmda	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f0b4:	tstcs	r1, r3, lsr #12
    f0b8:	andls	r4, r0, #2097152	; 0x200000
    f0bc:			; <UNDEFINED> instruction: 0x46304a36
    f0c0:			; <UNDEFINED> instruction: 0xf7f3447a
    f0c4:	ldr	lr, [sl, -ip, lsr #18]!
    f0c8:			; <UNDEFINED> instruction: 0xf04f4b30
    f0cc:			; <UNDEFINED> instruction: 0xf85835ff
    f0d0:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    f0d4:	ldm	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f0d8:			; <UNDEFINED> instruction: 0xf7f36800
    f0dc:			; <UNDEFINED> instruction: 0x4623e85e
    f0e0:	strmi	r2, [r2], -r1, lsl #2
    f0e4:	bmi	b738ec <mount@plt+0xb71404>
    f0e8:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    f0ec:	ldmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f0f0:			; <UNDEFINED> instruction: 0xf7f34630
    f0f4:	str	lr, [r2, -lr, asr #19]!
    f0f8:			; <UNDEFINED> instruction: 0xf04f4b24
    f0fc:			; <UNDEFINED> instruction: 0xf85835ff
    f100:	ldmdavs	ip, {r0, r1, ip, sp}
    f104:	ldm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f108:			; <UNDEFINED> instruction: 0xf7f36800
    f10c:	bmi	94922c <mount@plt+0x946d44>
    f110:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f114:	strtmi	r4, [r0], -r3, lsl #12
    f118:	stmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f11c:	blmi	708d60 <mount@plt+0x706878>
    f120:	ldrbcc	pc, [pc, #79]!	; f177 <mount@plt+0xcc8f>	; <UNPREDICTABLE>
    f124:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f128:			; <UNDEFINED> instruction: 0xf7f3681c
    f12c:	stmdavs	r0, {r1, r3, r7, fp, sp, lr, pc}
    f130:	ldmda	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f134:	tstcs	r1, fp, lsl sl
    f138:			; <UNDEFINED> instruction: 0x4603447a
    f13c:			; <UNDEFINED> instruction: 0xf7f34620
    f140:	ldrbt	lr, [ip], lr, ror #17
    f144:	svc	0x0078f7f2
    f148:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    f14c:	andeq	r7, r0, r4, asr #12
    f150:	andeq	r3, r0, r0, lsl #30
    f154:	andeq	r0, r0, r4, lsr #4
    f158:			; <UNDEFINED> instruction: 0x00018eba
    f15c:	andeq	r3, r0, ip, ror #29
    f160:	muleq	r0, r8, r1
    f164:	strdeq	r7, [r0], -sl
    f168:	andeq	r7, r0, r8, asr r6
    f16c:	andeq	r7, r0, r6, asr #12
    f170:	andeq	r7, r0, ip, lsr r6
    f174:	andeq	r8, r1, r0, lsr lr
    f178:	andeq	r7, r0, r4, lsr #12
    f17c:	andeq	r3, r0, r8, lsl lr
    f180:	strdeq	r3, [r0], -r2
    f184:	andeq	r7, r0, r4, asr #11
    f188:	muleq	r0, r8, r0
    f18c:	andeq	r0, r0, r8, lsr r2
    f190:	andeq	r7, r0, sl, lsl #11
    f194:	andeq	r7, r0, lr, lsr #9
    f198:	andeq	r7, r0, r4, lsl r4
    f19c:	andeq	r7, r0, r2, lsl r4
    f1a0:	andeq	r7, r0, sl, lsl r4
    f1a4:	andeq	r7, r0, ip, lsr r4
    f1a8:			; <UNDEFINED> instruction: 0xf5adb510
    f1ac:	ldcmi	13, cr5, [fp], {128}	; 0x80
    f1b0:	bmi	6fb3d0 <mount@plt+0x6f8ee8>
    f1b4:	orrpl	pc, r0, #54525952	; 0x3400000
    f1b8:	tstcc	r4, #124, 8	; 0x7c000000
    f1bc:	stmiapl	r2!, {r0, r1, r2, r3, r5, r8, sp}
    f1c0:	ldmdavs	r2, {r2, r9, sl, lr}
    f1c4:			; <UNDEFINED> instruction: 0xf04f601a
    f1c8:			; <UNDEFINED> instruction: 0xf7f30200
    f1cc:	orrslt	lr, r0, r4, lsr r8
    f1d0:	strtmi	r2, [r0], -r0, lsl #2
    f1d4:	svc	0x00bcf7f2
    f1d8:	bmi	461628 <mount@plt+0x45f140>
    f1dc:	orrpl	pc, r0, #54525952	; 0x3400000
    f1e0:	tstcc	r4, #2030043136	; 0x79000000
    f1e4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    f1e8:	subsmi	r6, r1, sl, lsl r8
    f1ec:			; <UNDEFINED> instruction: 0xf50dd113
    f1f0:	andlt	r5, r6, r0, lsl #27
    f1f4:	strls	fp, [r2], #-3344	; 0xfffff2f0
    f1f8:	stmdbmi	fp, {r0, r2, sl, fp, sp, pc}
    f1fc:	orrpl	pc, r0, #1325400064	; 0x4f000000
    f200:	strtmi	r4, [r0], -sl, lsl #20
    f204:	tstls	r1, r9, ror r4
    f208:			; <UNDEFINED> instruction: 0x4619447a
    f20c:	andcs	r9, r1, #0, 4
    f210:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f214:			; <UNDEFINED> instruction: 0xf7f2e7dc
    f218:	svclt	0x0000ef10
    f21c:	andeq	r8, r1, r0, asr #23
    f220:	andeq	r0, r0, r4, lsr #4
    f224:	muleq	r1, r8, fp
    f228:	andeq	r7, r0, r4, asr #5
    f22c:	andeq	r3, r0, r0, lsl #23
    f230:			; <UNDEFINED> instruction: 0x4607b5f8
    f234:			; <UNDEFINED> instruction: 0x460e4816
    f238:			; <UNDEFINED> instruction: 0xf7f24478
    f23c:			; <UNDEFINED> instruction: 0x4605ef78
    f240:			; <UNDEFINED> instruction: 0x4628b318
    f244:	stmia	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f248:			; <UNDEFINED> instruction: 0xf1004631
    f24c:			; <UNDEFINED> instruction: 0x46030213
    f250:	ldfvcp	f3, [ip], {72}	; 0x48
    f254:	stccs	6, cr4, [lr], #-64	; 0xffffffc0
    f258:	ldclvc	0, cr13, [fp], {10}
    f25c:	andle	r2, sp, lr, lsr #22
    f260:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    f264:	strtmi	sp, [r8], -sp, ror #1
    f268:	stmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f26c:	ldcllt	0, cr2, [r8]
    f270:	stccs	8, cr7, [r0], {84}	; 0x54
    f274:	ldclvc	0, cr13, [fp], {229}	; 0xe5
    f278:	mvnsle	r2, lr, lsr #22
    f27c:	blcs	bad3d0 <mount@plt+0xbaaee8>
    f280:	ldmvc	r3, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    f284:	sbcsle	r2, ip, r0, lsl #22
    f288:			; <UNDEFINED> instruction: 0xf04fe7ea
    f28c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    f290:	muleq	r0, r0, r2
    f294:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    f298:	stmdblt	r0, {r2, r3, r4, r5, r6, sl, lr}
    f29c:	blmi	4fe784 <mount@plt+0x4fc29c>
    f2a0:	stmiapl	r3!, {r0, r2, r3, r9, sl, lr}^
    f2a4:			; <UNDEFINED> instruction: 0xf0006818
    f2a8:	bmi	48ed5c <mount@plt+0x48c874>
    f2ac:	andsvs	r4, r0, sl, ror r4
    f2b0:	blmi	43b8f8 <mount@plt+0x439410>
    f2b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    f2b8:	vstrcs.16	s22, [r0, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    f2bc:	blmi	3c367c <mount@plt+0x3c1194>
    f2c0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    f2c4:	ldrhtmi	lr, [r8], -sp
    f2c8:	svclt	0x003cf000
    f2cc:			; <UNDEFINED> instruction: 0xf0002101
    f2d0:	stccs	14, cr15, [r0, #-788]	; 0xfffffcec
    f2d4:	ldrb	sp, [r2, r2, ror #1]!
    f2d8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    f2dc:	mrc	7, 6, APSR_nzcv, cr8, cr2, {7}
    f2e0:			; <UNDEFINED> instruction: 0xf7f22001
    f2e4:	svclt	0x0000ef84
    f2e8:	andeq	r8, r1, r0, ror #21
    f2ec:	andeq	r0, r0, r0, ror #4
    f2f0:	andeq	lr, r1, r8, lsl #21
    f2f4:	andeq	r0, r0, r8, ror #4
    f2f8:	andeq	lr, r1, r4, ror sl
    f2fc:	andeq	r7, r0, sl, ror #5
    f300:	strb	r2, [r7, r1, lsl #2]
    f304:	cfstr32mi	mvfx11, [r6], {16}
    f308:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    f30c:			; <UNDEFINED> instruction: 0xf000b130
    f310:	strtmi	pc, [r0], -r7, lsr #30
    f314:			; <UNDEFINED> instruction: 0x4010e8bd
    f318:	cdplt	0, 7, cr15, cr14, cr0, {0}
    f31c:	svclt	0x0000bd10
    f320:	andeq	lr, r1, ip, lsr #20
    f324:	ldr	r2, [r5, r0, lsl #2]!
    f328:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    f32c:	tstlt	fp, r3, lsl #16
    f330:	cdplt	0, 7, cr15, cr2, cr0, {0}
    f334:	svclt	0x00004770
    f338:	andeq	lr, r1, sl, lsl #20
    f33c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    f340:	stmdacc	r0, {r3, r4, fp, sp, lr}
    f344:	andcs	fp, r1, r8, lsl pc
    f348:	svclt	0x00004770
    f34c:	strdeq	lr, [r1], -r6
    f350:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    f354:			; <UNDEFINED> instruction: 0x47706818
    f358:	andeq	lr, r1, r2, ror #19
    f35c:			; <UNDEFINED> instruction: 0x4601b510
    f360:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    f364:	teqlt	r8, r0, lsr #16
    f368:			; <UNDEFINED> instruction: 0xf000b111
    f36c:	stmdavs	r0!, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    f370:			; <UNDEFINED> instruction: 0x4010e8bd
    f374:	cdplt	0, 12, cr15, cr14, cr0, {0}
    f378:	svclt	0x0000bd10
    f37c:	ldrdeq	lr, [r1], -r2
    f380:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    f384:	tstlt	r8, r8, lsl r8
    f388:	cdplt	0, 12, cr15, cr6, cr0, {0}
    f38c:	svclt	0x00004770
    f390:			; <UNDEFINED> instruction: 0x0001e9b2
    f394:			; <UNDEFINED> instruction: 0xf010b510
    f398:	stcmi	15, cr0, [lr], {6}
    f39c:	ldrbtmi	r4, [ip], #-1546	; 0xfffff9f6
    f3a0:	andle	r6, sl, r3, lsr #16
    f3a4:	tstlt	r9, fp, asr r1
    f3a8:			; <UNDEFINED> instruction: 0xf0004618
    f3ac:	stmdavs	r3!, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    f3b0:			; <UNDEFINED> instruction: 0x4010e8bd
    f3b4:			; <UNDEFINED> instruction: 0xf0004618
    f3b8:	smlabtlt	r3, r5, lr, fp
    f3bc:			; <UNDEFINED> instruction: 0xf010bd10
    f3c0:	rscsle	r0, fp, r5, lsl #30
    f3c4:	andcs	r4, r1, r4, lsl #18
    f3c8:			; <UNDEFINED> instruction: 0x4010e8bd
    f3cc:			; <UNDEFINED> instruction: 0xf7f24479
    f3d0:	svclt	0x0000bf8b
    f3d4:	muleq	r1, r6, r9
    f3d8:	andeq	r7, r0, r8, asr #7
    f3dc:			; <UNDEFINED> instruction: 0xf0104b0a
    f3e0:	ldrbtmi	r0, [fp], #-3846	; 0xfffff0fa
    f3e4:	andle	r6, r3, fp, lsl r8
    f3e8:	ldrmi	fp, [r8], -r3, lsr #2
    f3ec:	cdplt	0, 11, cr15, cr8, cr0, {0}
    f3f0:	ldrbmi	fp, [r0, -r3, lsl #2]!
    f3f4:	svceq	0x0005f010
    f3f8:			; <UNDEFINED> instruction: 0x460ad0fb
    f3fc:	andcs	r4, r1, r3, lsl #18
    f400:			; <UNDEFINED> instruction: 0xf7f24479
    f404:	svclt	0x0000bf71
    f408:	andeq	lr, r1, r2, asr r9
    f40c:	muleq	r0, r4, r3
    f410:			; <UNDEFINED> instruction: 0xf010b4f0
    f414:	ldcmi	15, cr0, [r1], {6}
    f418:	svcmi	0x00114615
    f41c:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    f420:	ldrbtmi	r9, [pc], #-2564	; f428 <mount@plt+0xcf40>
    f424:	andle	r6, r6, r4, lsr #16
    f428:	orrslt	fp, r5, r4, asr #2
    f42c:	strtmi	r4, [r0], -r9, lsr #12
    f430:			; <UNDEFINED> instruction: 0xf000bcf0
    f434:	smlatblt	ip, r1, pc, fp	; <UNPREDICTABLE>
    f438:			; <UNDEFINED> instruction: 0x4770bcf0
    f43c:	svceq	0x0005f010
    f440:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    f444:			; <UNDEFINED> instruction: 0x46324613
    f448:	ldcllt	8, cr5, [r0], #224	; 0xe0
    f44c:			; <UNDEFINED> instruction: 0xf0006800
    f450:			; <UNDEFINED> instruction: 0x4620bbf5
    f454:	ldcllt	6, cr4, [r0], #68	; 0x44
    f458:	cdplt	0, 15, cr15, cr8, cr0, {0}
    f45c:	andeq	lr, r1, r6, lsl r9
    f460:	andeq	r8, r1, r6, asr r9
    f464:	andeq	r0, r0, r0, ror #4
    f468:			; <UNDEFINED> instruction: 0xf010b4f0
    f46c:	ldcmi	15, cr0, [r3], {6}
    f470:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    f474:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    f478:	ldrbtmi	r6, [ip], #1796	; 0x704
    f47c:	andle	r6, r9, r4, lsr #16
    f480:			; <UNDEFINED> instruction: 0x4615b15c
    f484:			; <UNDEFINED> instruction: 0x4632463b
    f488:	strtmi	fp, [r9], -r5, lsr #3
    f48c:	ldcllt	6, cr4, [r0], #128	; 0x80
    f490:	svclt	0x007ef000
    f494:	ldfltp	f3, [r0], #48	; 0x30
    f498:			; <UNDEFINED> instruction: 0xf0104770
    f49c:	rscsle	r0, sl, r5, lsl #30
    f4a0:	ldrmi	r4, [sl], -r8, lsl #16
    f4a4:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    f4a8:	strvs	lr, [r4, -sp, asr #19]
    f4ac:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    f4b0:	bllt	ff14b4b8 <mount@plt+0xff148fd0>
    f4b4:	ldcllt	6, cr4, [r0], #128	; 0x80
    f4b8:	cdplt	0, 13, cr15, cr0, cr0, {0}
    f4bc:	andeq	lr, r1, r0, asr #17
    f4c0:	strdeq	r8, [r1], -lr
    f4c4:	andeq	r0, r0, r0, ror #4
    f4c8:			; <UNDEFINED> instruction: 0xf010b4f0
    f4cc:	ldcmi	15, cr0, [r2], {6}
    f4d0:	svcmi	0x00124615
    f4d4:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    f4d8:	mulscs	r0, sp, r8
    f4dc:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    f4e0:	cmplt	r4, r6
    f4e4:			; <UNDEFINED> instruction: 0x4629b195
    f4e8:	ldcllt	6, cr4, [r0], #128	; 0x80
    f4ec:	svclt	0x0010f000
    f4f0:	ldfltp	f3, [r0], #48	; 0x30
    f4f4:			; <UNDEFINED> instruction: 0xf0104770
    f4f8:	rscsle	r0, sl, r5, lsl #30
    f4fc:	ldrmi	r4, [r3], -r8, lsl #16
    f500:	ldmdapl	r8!, {r1, r4, r5, r9, sl, lr}
    f504:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    f508:	bllt	fe64b510 <mount@plt+0xfe649028>
    f50c:	ldrmi	r4, [r1], -r0, lsr #12
    f510:			; <UNDEFINED> instruction: 0xf000bcf0
    f514:	svclt	0x0000be6d
    f518:	andeq	lr, r1, lr, asr r8
    f51c:	muleq	r1, ip, r8
    f520:	andeq	r0, r0, r0, ror #4
    f524:			; <UNDEFINED> instruction: 0xf010b4f0
    f528:	ldcmi	15, cr0, [r2], {6}
    f52c:	svcmi	0x00124615
    f530:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    f534:			; <UNDEFINED> instruction: 0x2010f8bd
    f538:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    f53c:	cmplt	r4, r6
    f540:			; <UNDEFINED> instruction: 0x4629b195
    f544:	ldcllt	6, cr4, [r0], #128	; 0x80
    f548:	cdplt	0, 14, cr15, cr14, cr0, {0}
    f54c:	ldfltp	f3, [r0], #48	; 0x30
    f550:			; <UNDEFINED> instruction: 0xf0104770
    f554:	rscsle	r0, sl, r5, lsl #30
    f558:	ldrmi	r4, [r3], -r8, lsl #16
    f55c:	ldmdapl	r8!, {r1, r4, r5, r9, sl, lr}
    f560:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    f564:	bllt	1acb56c <mount@plt+0x1ac9084>
    f568:	ldrmi	r4, [r1], -r0, lsr #12
    f56c:			; <UNDEFINED> instruction: 0xf000bcf0
    f570:	svclt	0x0000be47
    f574:	andeq	lr, r1, r2, lsl #16
    f578:	andeq	r8, r1, r0, asr #16
    f57c:	andeq	r0, r0, r0, ror #4
    f580:			; <UNDEFINED> instruction: 0xf010b4f0
    f584:	ldcmi	15, cr0, [r1], {6}
    f588:	svcmi	0x00114615
    f58c:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    f590:	ldrbtmi	r9, [pc], #-2564	; f598 <mount@plt+0xd0b0>
    f594:	andle	r6, r6, r4, lsr #16
    f598:	orrslt	fp, r5, r4, asr #2
    f59c:	strtmi	r4, [r0], -r9, lsr #12
    f5a0:			; <UNDEFINED> instruction: 0xf000bcf0
    f5a4:	smlabblt	ip, r9, lr, fp
    f5a8:			; <UNDEFINED> instruction: 0x4770bcf0
    f5ac:	svceq	0x0005f010
    f5b0:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    f5b4:			; <UNDEFINED> instruction: 0x46324613
    f5b8:	ldcllt	8, cr5, [r0], #224	; 0xe0
    f5bc:			; <UNDEFINED> instruction: 0xf0006800
    f5c0:			; <UNDEFINED> instruction: 0x4620bb3d
    f5c4:	ldcllt	6, cr4, [r0], #68	; 0x44
    f5c8:	cdplt	0, 2, cr15, cr2, cr0, {0}
    f5cc:	andeq	lr, r1, r6, lsr #15
    f5d0:	andeq	r8, r1, r6, ror #15
    f5d4:	andeq	r0, r0, r0, ror #4
    f5d8:			; <UNDEFINED> instruction: 0xf010b4f0
    f5dc:	ldcmi	15, cr0, [r3], {6}
    f5e0:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    f5e4:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    f5e8:	ldrbtmi	r6, [ip], #1796	; 0x704
    f5ec:	andle	r6, r9, r4, lsr #16
    f5f0:			; <UNDEFINED> instruction: 0x4615b15c
    f5f4:			; <UNDEFINED> instruction: 0x4632463b
    f5f8:	strtmi	fp, [r9], -r5, lsr #3
    f5fc:	ldcllt	6, cr4, [r0], #128	; 0x80
    f600:	cdplt	0, 6, cr15, cr6, cr0, {0}
    f604:	ldfltp	f3, [r0], #48	; 0x30
    f608:			; <UNDEFINED> instruction: 0xf0104770
    f60c:	rscsle	r0, sl, r5, lsl #30
    f610:	ldrmi	r4, [sl], -r8, lsl #16
    f614:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    f618:	strvs	lr, [r4, -sp, asr #19]
    f61c:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    f620:	bllt	34b628 <mount@plt+0x349140>
    f624:	ldcllt	6, cr4, [r0], #128	; 0x80
    f628:	ldcllt	0, cr15, [sl]
    f62c:	andeq	lr, r1, r0, asr r7
    f630:	andeq	r8, r1, lr, lsl #15
    f634:	andeq	r0, r0, r0, ror #4
    f638:			; <UNDEFINED> instruction: 0xf010b4f0
    f63c:	ldcmi	15, cr0, [r1], {6}
    f640:	svcmi	0x00114615
    f644:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    f648:	ldrbtmi	r9, [pc], #-2564	; f650 <mount@plt+0xd168>
    f64c:	andle	r6, r6, r4, lsr #16
    f650:	orrslt	fp, r5, r4, asr #2
    f654:	strtmi	r4, [r0], -r9, lsr #12
    f658:			; <UNDEFINED> instruction: 0xf000bcf0
    f65c:	tstlt	ip, r1, ror lr
    f660:			; <UNDEFINED> instruction: 0x4770bcf0
    f664:	svceq	0x0005f010
    f668:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    f66c:			; <UNDEFINED> instruction: 0x46324613
    f670:	ldcllt	8, cr5, [r0], #224	; 0xe0
    f674:			; <UNDEFINED> instruction: 0xf0006800
    f678:	strtmi	fp, [r0], -r1, ror #21
    f67c:	ldcllt	6, cr4, [r0], #68	; 0x44
    f680:	ldcllt	0, cr15, [sl]
    f684:	andeq	lr, r1, lr, ror #13
    f688:	andeq	r8, r1, lr, lsr #14
    f68c:	andeq	r0, r0, r0, ror #4
    f690:			; <UNDEFINED> instruction: 0xf010b4f0
    f694:	ldcmi	15, cr0, [r3], {6}
    f698:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    f69c:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    f6a0:	ldrbtmi	r6, [ip], #1796	; 0x704
    f6a4:	andle	r6, r9, r4, lsr #16
    f6a8:			; <UNDEFINED> instruction: 0x4615b15c
    f6ac:			; <UNDEFINED> instruction: 0x4632463b
    f6b0:	strtmi	fp, [r9], -r5, lsr #3
    f6b4:	ldcllt	6, cr4, [r0], #128	; 0x80
    f6b8:	cdplt	0, 4, cr15, cr14, cr0, {0}
    f6bc:	ldfltp	f3, [r0], #48	; 0x30
    f6c0:			; <UNDEFINED> instruction: 0xf0104770
    f6c4:	rscsle	r0, sl, r5, lsl #30
    f6c8:	ldrmi	r4, [sl], -r8, lsl #16
    f6cc:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    f6d0:	strvs	lr, [r4, -sp, asr #19]
    f6d4:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    f6d8:	blt	fec4b6e0 <mount@plt+0xfec491f8>
    f6dc:	ldcllt	6, cr4, [r0], #128	; 0x80
    f6e0:	ldclt	0, cr15, [r2]
    f6e4:	muleq	r1, r8, r6
    f6e8:	ldrdeq	r8, [r1], -r6
    f6ec:	andeq	r0, r0, r0, ror #4
    f6f0:			; <UNDEFINED> instruction: 0xf010b530
    f6f4:	ldcmi	15, cr0, [r3], {6}
    f6f8:	blvc	104b1c0 <mount@plt+0x1048cd8>
    f6fc:	addlt	r4, r3, r2, lsl sp
    f700:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    f704:	andle	r6, r8, r4, lsr #16
    f708:			; <UNDEFINED> instruction: 0xb1aab154
    f70c:			; <UNDEFINED> instruction: 0x46204611
    f710:	pop	{r0, r1, ip, sp, pc}
    f714:			; <UNDEFINED> instruction: 0xf0004030
    f718:			; <UNDEFINED> instruction: 0xb10cbdbf
    f71c:	ldclt	0, cr11, [r0, #-12]!
    f720:	svceq	0x0005f010
    f724:	stmdami	r9, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    f728:	stmdapl	fp!, {r1, r3, r4, r9, sl, lr}
    f72c:	blvc	4ad68 <mount@plt+0x48880>
    f730:			; <UNDEFINED> instruction: 0xf0006818
    f734:	ldrb	pc, [r1, r3, lsl #21]!	; <UNPREDICTABLE>
    f738:	andlt	r4, r3, r0, lsr #12
    f73c:	ldrhtmi	lr, [r0], -sp
    f740:	stcllt	0, cr15, [lr, #-0]
    f744:	andeq	lr, r1, r4, lsr r6
    f748:	andeq	r8, r1, r6, ror r6
    f74c:	andeq	r0, r0, r0, ror #4
    f750:	addslt	fp, r4, r0, ror r5
    f754:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    f758:			; <UNDEFINED> instruction: 0xf8dfac03
    f75c:	movtcs	ip, #88	; 0x58
    f760:	bmi	560b60 <mount@plt+0x55e678>
    f764:	strmi	r9, [r5], -r1
    f768:	andls	r4, r0, #2046820352	; 0x7a000000
    f76c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    f770:	andcs	r4, r1, #14680064	; 0xe00000
    f774:			; <UNDEFINED> instruction: 0x46204619
    f778:	ldrdgt	pc, [r0], -ip
    f77c:	subgt	pc, ip, sp, asr #17
    f780:	stceq	0, cr15, [r0], {79}	; 0x4f
    f784:	mrc	7, 4, APSR_nzcv, cr8, cr2, {7}
    f788:	strtmi	r4, [r3], -sl, lsr #12
    f78c:	andcs	r2, r4, r6, lsl #2
    f790:			; <UNDEFINED> instruction: 0xf7ff9600
    f794:	bmi	28f370 <mount@plt+0x28ce88>
    f798:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    f79c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f7a0:	subsmi	r9, sl, r3, lsl fp
    f7a4:	andslt	sp, r4, r1, lsl #2
    f7a8:			; <UNDEFINED> instruction: 0xf7f2bd70
    f7ac:	svclt	0x0000ec46
    f7b0:	andeq	r8, r1, r8, lsl r6
    f7b4:	andeq	r0, r0, r4, lsr #4
    f7b8:	andeq	r6, r0, r8, ror #28
    f7bc:	ldrdeq	r8, [r1], -lr
    f7c0:			; <UNDEFINED> instruction: 0xf010b4f0
    f7c4:	ldcmi	15, cr0, [sl], {6}
    f7c8:	mrcmi	6, 0, r4, cr10, cr7, {0}
    f7cc:	ldrbtmi	r4, [ip], #-1565	; 0xfffff9e3
    f7d0:	ldrbtmi	r9, [lr], #-2564	; 0xfffff5fc
    f7d4:	andsle	r6, r3, r4, lsr #16
    f7d8:	blx	fecbbe90 <mount@plt+0xfecb99a8>
    f7dc:	stmdbeq	r0, {r1, r7, ip, sp, lr, pc}^
    f7e0:	svclt	0x00082f00
    f7e4:	ldmiblt	r0!, {sp}^
    f7e8:	svclt	0x00181e13
    f7ec:	svccs	0x00002301
    f7f0:	movwcs	fp, #3864	; 0xf18
    f7f4:			; <UNDEFINED> instruction: 0x4620b193
    f7f8:	ldcllt	6, cr4, [r0], #68	; 0x44
    f7fc:	stcllt	0, cr15, [sl], {0}
    f800:	ldfltp	f3, [r0], #48	; 0x30
    f804:			; <UNDEFINED> instruction: 0xf0104770
    f808:	rscsle	r0, sl, r5, lsl #30
    f80c:	ldrmi	r4, [r3], -sl, lsl #16
    f810:	ldmdapl	r0!, {r1, r3, r5, r9, sl, lr}
    f814:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    f818:	blt	44b820 <mount@plt+0x449338>
    f81c:			; <UNDEFINED> instruction: 0x46204639
    f820:			; <UNDEFINED> instruction: 0xf000bcf0
    f824:	ldrtmi	fp, [r9], -r1, lsr #26
    f828:	ldcllt	6, cr4, [r0], #128	; 0x80
    f82c:	ldclt	0, cr15, [r8], {-0}
    f830:	andeq	lr, r1, r6, ror #10
    f834:	andeq	r8, r1, r6, lsr #11
    f838:	andeq	r0, r0, r0, ror #4
    f83c:	addslt	fp, r4, r0, ror r5
    f840:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    f844:			; <UNDEFINED> instruction: 0xf8dfac03
    f848:	movtcs	ip, #88	; 0x58
    f84c:	bmi	560c4c <mount@plt+0x55e764>
    f850:	strmi	r9, [r5], -r1
    f854:	andls	r4, r0, #2046820352	; 0x7a000000
    f858:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    f85c:	andcs	r4, r1, #14680064	; 0xe00000
    f860:			; <UNDEFINED> instruction: 0x46204619
    f864:	ldrdgt	pc, [r0], -ip
    f868:	subgt	pc, ip, sp, asr #17
    f86c:	stceq	0, cr15, [r0], {79}	; 0x4f
    f870:	mcr	7, 1, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
    f874:	strtmi	r4, [r3], -sl, lsr #12
    f878:	andcs	r2, r4, r6, lsl #2
    f87c:			; <UNDEFINED> instruction: 0xf7ff9600
    f880:	bmi	28f704 <mount@plt+0x28d21c>
    f884:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    f888:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f88c:	subsmi	r9, sl, r3, lsl fp
    f890:	andslt	sp, r4, r1, lsl #2
    f894:			; <UNDEFINED> instruction: 0xf7f2bd70
    f898:	svclt	0x0000ebd0
    f89c:	andeq	r8, r1, ip, lsr #10
    f8a0:	andeq	r0, r0, r4, lsr #4
    f8a4:	andeq	r6, r0, r4, lsl #27
    f8a8:	strdeq	r8, [r1], -r2
    f8ac:	addlt	fp, r2, r0, lsr r4
    f8b0:			; <UNDEFINED> instruction: 0xf0104c17
    f8b4:	movwls	r0, #7942	; 0x1f06
    f8b8:			; <UNDEFINED> instruction: 0xf89d447c
    f8bc:	stmdavs	r3!, {r4, ip, lr}
    f8c0:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    f8c4:	cmplt	fp, r8
    f8c8:	ldrmi	fp, [r1], -r2, asr #3
    f8cc:			; <UNDEFINED> instruction: 0x462a4618
    f8d0:	ldclt	0, cr11, [r0], #-8
    f8d4:	ldcllt	0, cr15, [r4], {0}
    f8d8:	andlt	fp, r2, r3, lsl r1
    f8dc:			; <UNDEFINED> instruction: 0x4770bc30
    f8e0:	svceq	0x0005f010
    f8e4:	blmi	343cd0 <mount@plt+0x3417e8>
    f8e8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    f8ec:	blmi	2fde88 <mount@plt+0x2fb9a0>
    f8f0:	bls	60ae4 <mount@plt+0x5e5fc>
    f8f4:	ldclt	0, cr11, [r0], #-8
    f8f8:	stmiblt	r0!, {ip, sp, lr, pc}
    f8fc:			; <UNDEFINED> instruction: 0x46294618
    f900:	ldclt	0, cr11, [r0], #-8
    f904:	mralt	pc, r6, acc0
    f908:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    f90c:	svclt	0x0000e7f1
    f910:	andeq	lr, r1, ip, ror r4
    f914:			; <UNDEFINED> instruction: 0x000184b6
    f918:	andeq	r0, r0, r0, ror #4
    f91c:	strdeq	r6, [r0], -r8
    f920:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    f924:	addslt	fp, r8, r0, ror r5
    f928:	ldrmi	r4, [r6], -r1, lsr #24
    f92c:			; <UNDEFINED> instruction: 0xf0104a21
    f930:	movwls	r0, #24326	; 0x5f06
    f934:	blmi	820b2c <mount@plt+0x81e644>
    f938:	stmdavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    f93c:	ldmpl	r3, {r0, r1, r2, r3, r4, sl, fp, lr}^
    f940:	bls	160b38 <mount@plt+0x15e650>
    f944:	tstls	r7, #1769472	; 0x1b0000
    f948:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f94c:	movwlt	sp, #20502	; 0x5016
    f950:			; <UNDEFINED> instruction: 0x011ce9dd
    f954:	bmi	6ba978 <mount@plt+0x6b8490>
    f958:	stmib	sp, {r6, r8, r9, sp}^
    f95c:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
    f960:	andls	r4, r0, #26214400	; 0x1900000
    f964:	andcs	r4, r1, #32, 12	; 0x2000000
    f968:	stc	7, cr15, [r6, #968]!	; 0x3c8
    f96c:	movwcs	r4, #1586	; 0x632
    f970:	andcs	r2, r2, r6, lsl #2
    f974:			; <UNDEFINED> instruction: 0xf7ff9400
    f978:	and	pc, r0, r3, lsr #30
    f97c:	bmi	47beb8 <mount@plt+0x4799d0>
    f980:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    f984:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f988:	subsmi	r9, sl, r7, lsl fp
    f98c:	andslt	sp, r8, lr, lsl #2
    f990:			; <UNDEFINED> instruction: 0xf010bd70
    f994:	rscsle	r0, r2, r5, lsl #30
    f998:	stmdapl	r3!, {r0, r1, r3, fp, lr}
    f99c:	ldrmi	lr, [ip, #-2525]	; 0xfffff623
    f9a0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    f9a4:			; <UNDEFINED> instruction: 0xf0006818
    f9a8:	strb	pc, [r8, r9, asr #18]!	; <UNPREDICTABLE>
    f9ac:	bl	114d97c <mount@plt+0x114b494>
    f9b0:	andeq	lr, r1, r0, lsl #8
    f9b4:	andeq	r8, r1, r0, asr #8
    f9b8:	andeq	r0, r0, r4, lsr #4
    f9bc:	andeq	r8, r1, r8, lsr r4
    f9c0:	muleq	r0, r2, ip
    f9c4:	strdeq	r8, [r1], -r6
    f9c8:	andeq	r0, r0, r0, ror #4
    f9cc:			; <UNDEFINED> instruction: 0x4617b5f0
    f9d0:			; <UNDEFINED> instruction: 0xf0104d20
    f9d4:	bmi	8135f4 <mount@plt+0x81110c>
    f9d8:	ldrbtmi	fp, [sp], #-149	; 0xffffff6b
    f9dc:	stmiapl	sl!, {r0, r1, r2, r3, r4, sl, fp, lr}
    f9e0:	cfldrsmi	mvf4, [pc, #-496]	; f7f8 <mount@plt+0xd310>
    f9e4:	ldmdavs	r2, {r1, r2, r5, fp, sp, lr}
    f9e8:			; <UNDEFINED> instruction: 0xf04f9213
    f9ec:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
    f9f0:	mvnlt	sp, r3, lsl r0
    f9f4:	vstrge.16	s18, [r3, #-52]	; 0xffffffcc	; <UNPREDICTABLE>
    f9f8:	movtcs	r4, #2586	; 0xa1a
    f9fc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    fa00:	andls	r9, r0, #1073741824	; 0x40000000
    fa04:	andcs	r4, r1, #26214400	; 0x1900000
    fa08:	ldcl	7, cr15, [r6, #-968]	; 0xfffffc38
    fa0c:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    fa10:	ldrtmi	r4, [r9], -sl, lsr #12
    fa14:	stc2	0, cr15, [r8], #-0
    fa18:	mrslt	lr, (UNDEF: 78)
    fa1c:	blmi	3a226c <mount@plt+0x39fd84>
    fa20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fa24:	blls	4e9a94 <mount@plt+0x4e75ac>
    fa28:	tstle	r1, sl, asr r0
    fa2c:	ldcllt	0, cr11, [r0, #84]!	; 0x54
    fa30:	svceq	0x0005f010
    fa34:	stmdami	sp, {r1, r4, r5, r6, r7, ip, lr, pc}
    fa38:	blls	6a12a8 <mount@plt+0x69edc0>
    fa3c:	stmdavs	r0, {r3, r5, fp, ip, lr}
    fa40:			; <UNDEFINED> instruction: 0xf8fcf000
    fa44:	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fa48:			; <UNDEFINED> instruction: 0xf0004629
    fa4c:	strb	pc, [r5, r3, lsr #23]!	; <UNPREDICTABLE>
    fa50:	b	ffccda20 <mount@plt+0xffccb538>
    fa54:	muleq	r1, lr, r3
    fa58:	andeq	r0, r0, r4, lsr #4
    fa5c:	andeq	lr, r1, r4, asr r3
    fa60:	andeq	r8, r1, sl, lsl #7
    fa64:			; <UNDEFINED> instruction: 0x000035be
    fa68:	andeq	r8, r1, r8, asr r3
    fa6c:	andeq	r0, r0, r0, ror #4
    fa70:			; <UNDEFINED> instruction: 0xf010b470
    fa74:	ldcmi	15, cr0, [r0], {6}
    fa78:	mrcmi	6, 0, r4, cr0, cr13, {0}
    fa7c:	blls	e0c74 <mount@plt+0xde78c>
    fa80:	stmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    fa84:	cmplt	r4, r6
    fa88:	strtmi	fp, [r0], -sl, lsl #3
    fa8c:	ldcllt	6, cr4, [r0], #-68	; 0xffffffbc
    fa90:	stclt	0, cr15, [lr], {0}
    fa94:	ldfltp	f3, [r0], #-48	; 0xffffffd0
    fa98:			; <UNDEFINED> instruction: 0xf0104770
    fa9c:	rscsle	r0, sl, r5, lsl #30
    faa0:	strtmi	r4, [sl], -r7, lsl #16
    faa4:	ldcllt	8, cr5, [r0], #-192	; 0xffffff40
    faa8:			; <UNDEFINED> instruction: 0xf0006800
    faac:	strtmi	fp, [r0], -r7, asr #17
    fab0:			; <UNDEFINED> instruction: 0xf000bc70
    fab4:	svclt	0x0000bb8f
    fab8:			; <UNDEFINED> instruction: 0x0001e2b8
    fabc:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    fac0:	andeq	r0, r0, r0, ror #4
    fac4:	bmi	2226e8 <mount@plt+0x220200>
    fac8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    facc:	tstlt	r3, fp, lsl r8
    fad0:	blmi	1a1898 <mount@plt+0x19f3b0>
    fad4:	stmdbmi	r6, {r0, sp}
    fad8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    fadc:			; <UNDEFINED> instruction: 0xf7f2681a
    fae0:	svclt	0x0000bc03
    fae4:	andeq	lr, r1, ip, ror #4
    fae8:	andeq	r8, r1, lr, lsr #5
    faec:	andeq	r0, r0, ip, asr #4
    faf0:			; <UNDEFINED> instruction: 0x00006cba
    faf4:	blx	fec3cfdc <mount@plt+0xfec3aaf4>
    faf8:	bmi	68c900 <mount@plt+0x68a418>
    fafc:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    fb00:	ldrmi	fp, [r9], -ip, lsl #30
    fb04:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    fb08:	stmdacs	r2, {r0, r3, r6, r8, fp, ip, sp, pc}
    fb0c:	blmi	583b38 <mount@plt+0x581650>
    fb10:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb14:	bl	fff4dae4 <mount@plt+0xfff4b5fc>
    fb18:	ldc	7, cr15, [ip], {242}	; 0xf2
    fb1c:	andcs	fp, r0, r8, lsl #18
    fb20:	ldcmi	13, cr11, [r1, #-224]	; 0xffffff20
    fb24:	ldmdami	r1, {r0, sl, sp}
    fb28:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    fb2c:			; <UNDEFINED> instruction: 0xf7f2602c
    fb30:	orrslt	lr, r8, r6, lsl fp
    fb34:			; <UNDEFINED> instruction: 0xf7f2213b
    fb38:			; <UNDEFINED> instruction: 0x4602ec34
    fb3c:	stmdavc	r0, {r4, r5, r6, r8, ip, sp, pc}^
    fb40:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    fb44:	svclt	0x00182838
    fb48:	svclt	0x00942b06
    fb4c:	andcs	r2, r0, r1
    fb50:	ldmvc	r3, {r2, fp, ip, lr, pc}
    fb54:	mvnle	r2, r0, lsl #22
    fb58:	ldclt	0, cr6, [r8, #-432]!	; 0xfffffe50
    fb5c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    fb60:	andeq	r8, r1, r2, ror r2
    fb64:	andeq	r0, r0, r0, ror #4
    fb68:	andeq	lr, r1, r0, lsl r2
    fb6c:	andeq	r6, r0, lr, asr #21
    fb70:	blmi	b22424 <mount@plt+0xb1ff3c>
    fb74:	ldrblt	r4, [r0, #1146]!	; 0x47a
    fb78:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    fb7c:	ldmdavs	fp, {r8, r9, sl, fp, sp, pc}
    fb80:			; <UNDEFINED> instruction: 0xf04f607b
    fb84:			; <UNDEFINED> instruction: 0xb3b10300
    fb88:	strmi	r4, [sp], -r4, lsl #12
    fb8c:	bl	134db5c <mount@plt+0x134b674>
    fb90:			; <UNDEFINED> instruction: 0xf1004621
    fb94:	mcrrne	3, 0, r0, r2, cr8
    fb98:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    fb9c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    fba0:			; <UNDEFINED> instruction: 0xf7f24668
    fba4:	teqcs	sp, r4, lsl sl
    fba8:			; <UNDEFINED> instruction: 0xf7f24606
    fbac:	stmdavc	r3, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    fbb0:	tstlt	r3, r4, lsl #12
    fbb4:			; <UNDEFINED> instruction: 0xf8042300
    fbb8:	ldmdbmi	fp, {r0, r8, r9, fp, ip, sp}
    fbbc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    fbc0:	blx	ffacdbb8 <mount@plt+0xffacb6d0>
    fbc4:	stmdavc	r3!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    fbc8:	ldmdbmi	r8, {r0, r1, r3, r8, r9, ip, sp, pc}
    fbcc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    fbd0:	ldmib	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fbd4:	ldmdbmi	r6, {r3, r4, r6, r7, r8, ip, sp, pc}
    fbd8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    fbdc:	stmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fbe0:	andcs	fp, r1, r0, lsl r9
    fbe4:	and	r6, r7, r8, lsr #32
    fbe8:			; <UNDEFINED> instruction: 0x46204912
    fbec:			; <UNDEFINED> instruction: 0xf7f24479
    fbf0:	strmi	lr, [r3], -r4, lsl #19
    fbf4:	andcs	fp, r0, r8, ror r1
    fbf8:	blmi	2a243c <mount@plt+0x29ff54>
    fbfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fc00:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    fc04:	qaddle	r4, sl, r9
    fc08:	ldrtmi	r3, [sp], ip, lsl #14
    fc0c:	movwcs	fp, #11760	; 0x2df0
    fc10:	eorvs	r2, fp, r1
    fc14:	strdcs	lr, [r1], -r0
    fc18:	strb	r6, [sp, fp, lsr #32]!
    fc1c:	b	34dbec <mount@plt+0x34b704>
    fc20:	andeq	r8, r1, r4, lsl #4
    fc24:	andeq	r0, r0, r4, lsr #4
    fc28:	andeq	r6, r0, r6, asr #20
    fc2c:	andeq	r6, r0, lr, lsr sl
    fc30:	andeq	r6, r0, sl, lsr sl
    fc34:	andeq	r6, r0, r0, lsr sl
    fc38:	andeq	r8, r1, ip, ror r1
    fc3c:	bmi	a3cc74 <mount@plt+0xa3a78c>
    fc40:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    fc44:	cdpmi	0, 2, cr11, cr7, cr3, {4}
    fc48:	vstmdbmi	r7!, {d10-d13}
    fc4c:	ldmdavs	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
    fc50:	blvc	14dda4 <mount@plt+0x14b8bc>
    fc54:	stmdbcs	r6, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    fc58:	stccs	15, cr11, [r0], {24}
    fc5c:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    fc60:	streq	pc, [r0, #-79]	; 0xffffffb1
    fc64:	eorsle	r9, r4, r0, lsl #6
    fc68:			; <UNDEFINED> instruction: 0x46056853
    fc6c:	blmi	7fea00 <mount@plt+0x7fc518>
    fc70:	bl	e0e64 <mount@plt+0xde97c>
    fc74:	stmibvs	sl, {r0, r7, r8}^
    fc78:	tstcs	r1, sp, lsl fp
    fc7c:			; <UNDEFINED> instruction: 0x46284e1d
    fc80:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    fc84:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    fc88:			; <UNDEFINED> instruction: 0xf7f24632
    fc8c:	blls	4a9b4 <mount@plt+0x484cc>
    fc90:	tstcs	r1, sl, lsr r6
    fc94:	strtmi	r4, [r8], -r4, lsl #12
    fc98:	b	fe2cdc68 <mount@plt+0xfe2cb780>
    fc9c:			; <UNDEFINED> instruction: 0x46324b16
    fca0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    fca4:	strtmi	r4, [r8], -r4, lsl #8
    fca8:	bl	e4dc78 <mount@plt+0xe4b790>
    fcac:	bmi	4e0d34 <mount@plt+0x4de84c>
    fcb0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    fcb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fcb8:	subsmi	r9, sl, r1, lsl #22
    fcbc:	andlt	sp, r3, lr, lsl #2
    fcc0:	ldrhtmi	lr, [r0], #141	; 0x8d
    fcc4:	ldrbmi	fp, [r0, -r2]!
    fcc8:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    fccc:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    fcd0:			; <UNDEFINED> instruction: 0x463ae7d2
    fcd4:			; <UNDEFINED> instruction: 0xf7f22101
    fcd8:	strb	lr, [r8, ip, ror #20]!
    fcdc:	stmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fce0:	strdeq	lr, [r1], -r6
    fce4:	andeq	r8, r1, ip, lsr #2
    fce8:	andeq	r0, r0, r4, lsr #4
    fcec:	andeq	r6, r0, ip, lsr #20
    fcf0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    fcf4:	andeq	r6, r0, r2, lsl fp
    fcf8:	andeq	r6, r0, r2, lsl #19
    fcfc:	andeq	r8, r1, r6, asr #1
    fd00:	ldrdeq	r6, [r0], -r2
    fd04:	andle	r2, r3, r2, lsl #16
    fd08:	svclt	0x0014280a
    fd0c:	andcs	r2, r3, r6
    fd10:	svclt	0x00004770
    fd14:	andle	r2, r4, r2, lsl #16
    fd18:	svclt	0x00142806
    fd1c:	andcs	r2, r4, r6
    fd20:	andcs	r4, r5, r0, ror r7
    fd24:	svclt	0x00004770
    fd28:	ldrbmi	lr, [r0, sp, lsr #18]!
    fd2c:	strmi	fp, [r7], -r2, lsl #1
    fd30:	ldrmi	r4, [r6], -sp, lsl #12
    fd34:			; <UNDEFINED> instruction: 0xf7f2461c
    fd38:	svccs	0x001cea84
    fd3c:	andle	r4, r6, r1, lsl #13
    fd40:	andcs	r2, r0, r1, ror #6
    fd44:	andcc	pc, r0, r9, asr #17
    fd48:	pop	{r1, ip, sp, pc}
    fd4c:			; <UNDEFINED> instruction: 0xf8df87f0
    fd50:	movwcs	sl, #100	; 0x64
    fd54:	ldrtmi	r3, [r7], -r4, lsl #26
    fd58:	strdvs	r4, [r3], -sl
    fd5c:			; <UNDEFINED> instruction: 0xf418e008
    fd60:	smlawble	r2, r0, pc, r7	; <UNPREDICTABLE>
    fd64:	svclt	0x001c1a24
    fd68:	blcs	8dd8c <mount@plt+0x8b8a4>
    fd6c:	ldrbtcc	pc, [pc], #260	; fd74 <mount@plt+0xd88c>	; <UNPREDICTABLE>
    fd70:	svcne	0x0004f855
    fd74:	ldrtmi	r2, [r8], -r1, lsl #4
    fd78:	mvnscc	pc, #79	; 0x4f
    fd7c:			; <UNDEFINED> instruction: 0xf881fa91
    fd80:	andge	pc, r0, sp, asr #17
    fd84:	b	13e1610 <mount@plt+0x13df128>
    fd88:			; <UNDEFINED> instruction: 0xf8cd3c18
    fd8c:			; <UNDEFINED> instruction: 0xf7f2c004
    fd90:	eorcs	lr, pc, #148, 22	; 0x25000
    fd94:	strmi	r4, [r7], #-644	; 0xfffffd7c
    fd98:			; <UNDEFINED> instruction: 0xf06fd8e1
    fd9c:	andcs	r0, r0, r6, lsl #6
    fda0:	andcc	pc, r0, r9, asr #17
    fda4:	pop	{r1, ip, sp, pc}
    fda8:			; <UNDEFINED> instruction: 0x463087f0
    fdac:	pop	{r1, ip, sp, pc}
    fdb0:	svclt	0x000087f0
    fdb4:	andeq	r6, r0, ip, ror r8
    fdb8:	mvnsmi	lr, #737280	; 0xb4000
    fdbc:	bmi	aa1614 <mount@plt+0xa9f12c>
    fdc0:	blmi	a9203c <mount@plt+0xa8fb54>
    fdc4:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    fdc8:	strmi	r4, [r8], r6, lsl #12
    fdcc:	ldmpl	r3, {r3, r5, r8, r9, sl, fp, lr}^
    fdd0:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    fdd4:			; <UNDEFINED> instruction: 0xf04f9301
    fdd8:			; <UNDEFINED> instruction: 0xf7f20300
    fddc:			; <UNDEFINED> instruction: 0x2e1cea32
    fde0:	teqle	sl, r3, lsl #12
    fde4:	andvs	r2, r2, r0, lsl #4
    fde8:	bl	13cae4 <mount@plt+0x13a5fc>
    fdec:	strbtmi	r0, [r9], r5, lsl #11
    fdf0:	blls	47e30 <mount@plt+0x45948>
    fdf4:	andsle	r4, r4, r3, asr #10
    fdf8:	blt	10a00 <mount@plt+0xe518>
    fdfc:	bleq	14df14 <mount@plt+0x14ba2c>
    fe00:			; <UNDEFINED> instruction: 0xb32a781a
    fe04:	tstle	ip, pc, lsr #20
    fe08:			; <UNDEFINED> instruction: 0xf10342ac
    fe0c:	andsle	r0, r4, r1, lsl #16
    fe10:	strbmi	r2, [r9], -r0, lsl #4
    fe14:	strtmi	r4, [r6], -r0, asr #12
    fe18:	b	4dde8 <mount@plt+0x4b900>
    fe1c:	svcne	0x0080f5b0
    fe20:	andcs	sp, r0, r7, ror #7
    fe24:	blmi	462678 <mount@plt+0x460190>
    fe28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fe2c:	blls	69e9c <mount@plt+0x679b4>
    fe30:	tstle	r7, sl, asr r0
    fe34:	pop	{r0, r1, ip, sp, pc}
    fe38:	blmi	3f0e00 <mount@plt+0x3ee918>
    fe3c:	stmdami	pc, {r3, r4, r9, sp}	; <UNPREDICTABLE>
    fe40:	ldmpl	fp!, {r0, r8, sp}^
    fe44:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    fe48:	ldmdb	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fe4c:	strb	r2, [r9, r0]!
    fe50:	orrcc	pc, r0, #64, 8	; 0x40000000
    fe54:	eorsvs	r2, r3, r1
    fe58:	rsbcs	lr, r1, #228, 14	; 0x3900000
    fe5c:	rscscc	pc, pc, pc, asr #32
    fe60:	bfi	r6, sl, #0, #32
    fe64:	stmia	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe68:			; <UNDEFINED> instruction: 0x00017fb2
    fe6c:	andeq	r0, r0, r4, lsr #4
    fe70:	andeq	r7, r1, r8, lsr #31
    fe74:	andeq	r7, r1, r0, asr pc
    fe78:	andeq	r0, r0, r8, lsr r2
    fe7c:	muleq	r0, r0, r8
    fe80:			; <UNDEFINED> instruction: 0x4604b538
    fe84:	strmi	r7, [sp], -r0, asr #20
    fe88:	ldmdblt	r0, {r0, r5, fp, sp, lr}^
    fe8c:	strtmi	r2, [r8], -ip, lsr #6
    fe90:			; <UNDEFINED> instruction: 0xf7f27263
    fe94:	stmdavs	r3!, {r2, r4, r5, r7, r9, fp, sp, lr, pc}^
    fe98:	rsbvc	r2, r2, #0, 4
    fe9c:	rsbvs	r3, r3, r1, lsl #6
    fea0:			; <UNDEFINED> instruction: 0xf7f2bd38
    fea4:	stmdavs	r1!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    fea8:	svclt	0x0000e7f0
    feac:			; <UNDEFINED> instruction: 0x4605b570
    feb0:	andcs	r6, sl, r9, lsr #16
    feb4:	b	fe8cde84 <mount@plt+0xfe8cb99c>
    feb8:	cmnlt	r3, fp, ror #16
    febc:	strcs	r4, [r0], #-3590	; 0xfffff1fa
    fec0:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}
    fec4:	tstcs	r1, r4, lsl #4
    fec8:			; <UNDEFINED> instruction: 0xf7f24630
    fecc:	stmdavs	fp!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    fed0:	addsmi	r3, ip, #16777216	; 0x1000000
    fed4:	ldcllt	3, cr13, [r0, #-980]!	; 0xfffffc2c
    fed8:	andeq	r6, r0, r0, lsr r8
    fedc:	addcs	r4, r5, #4, 18	; 0x10000
    fee0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    fee4:	blmi	1210d0 <mount@plt+0x11ebe8>
    fee8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    feec:	b	ffc4debc <mount@plt+0xffc4b9d4>
    fef0:	andeq	r6, r0, r4, lsl r8
    fef4:	andeq	r6, r0, r0, lsr #16
    fef8:	andeq	r6, r0, sl, ror r8
    fefc:	mvnsmi	lr, #737280	; 0xb4000
    ff00:	strmi	r4, [r6], -sp, lsl #12
    ff04:	eorcs	r6, r2, r1, lsl #16
    ff08:	b	1e4ded8 <mount@plt+0x1e4b9f0>
    ff0c:	cmplt	r8, #40, 16	; 0x280000
    ff10:	ldrdls	pc, [ip], #143	; 0x8f
    ff14:	ldrdhi	pc, [ip], #143	; 0x8f
    ff18:	ldrbtmi	r4, [r9], #3891	; 0xf33
    ff1c:	ldrbtmi	r4, [pc], #-1272	; ff24 <mount@plt+0xda3c>
    ff20:	ldmdavs	r3!, {r0, r1, r2, r5, fp, sp}
    ff24:	stmdacs	r7, {r0, r1, r4, r6, fp, ip, lr, pc}
    ff28:			; <UNDEFINED> instruction: 0xf1a0d94d
    ff2c:	cfldrscs	mvf0, [pc], {8}
    ff30:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ff34:	bcc	108bf4c <mount@plt+0x1089a64>
    ff38:	strcs	r4, [ip, #-2099]!	; 0xfffff7cd
    ff3c:	stmdami	r8, {r3, r6, fp, lr}^
    ff40:	stmdami	r8, {r3, r6, fp, lr}^
    ff44:	stmdami	r8, {r3, r6, fp, lr}^
    ff48:	stmdami	r8, {r3, r6, fp, lr}^
    ff4c:	stmdami	r8, {r3, r6, fp, lr}^
    ff50:	stmdami	r8, {r0, r1, r2, r3, r4, fp, lr}^
    ff54:	andcs	r1, r2, #72	; 0x48
    ff58:	strbmi	r2, [r0], -r1, lsl #2
    ff5c:	ldm	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff60:	svceq	0x0001f815
    ff64:	bicsle	r2, fp, r0, lsl #16
    ff68:	eorcs	r6, r2, r1, lsr r8
    ff6c:	mvnsmi	lr, #12386304	; 0xbd0000
    ff70:	blt	10cdf40 <mount@plt+0x10cba58>
    ff74:	tstcs	r1, r2, lsl #4
    ff78:			; <UNDEFINED> instruction: 0xf7f24638
    ff7c:	strb	lr, [pc, r2, lsr #17]!
    ff80:	andcs	r4, r2, #1703936	; 0x1a0000
    ff84:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ff88:	ldm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff8c:	ldmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ff90:	tstcs	r1, r2, lsl #4
    ff94:			; <UNDEFINED> instruction: 0xf7f24478
    ff98:			; <UNDEFINED> instruction: 0xe7e1e894
    ff9c:	andcs	r4, r2, #1376256	; 0x150000
    ffa0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ffa4:	stm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffa8:	ldmdami	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ffac:	tstcs	r1, r2, lsl #4
    ffb0:			; <UNDEFINED> instruction: 0xf7f24478
    ffb4:	ldrb	lr, [r3, r6, lsl #17]
    ffb8:	andcs	r4, r2, #16, 16	; 0x100000
    ffbc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ffc0:	ldmda	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffc4:	ldrmi	lr, [r9], -ip, asr #15
    ffc8:	b	64df98 <mount@plt+0x64bab0>
    ffcc:	ldmdacs	ip, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    ffd0:	andcs	sp, r2, #1073741886	; 0x4000003e
    ffd4:	strbmi	r2, [r8], -r1, lsl #2
    ffd8:	ldmda	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffdc:	svclt	0x0000e7c0
    ffe0:	andeq	r6, r0, r2, lsl r8
    ffe4:	andeq	r6, r0, r8, lsl r8
    ffe8:	andeq	r6, r0, r2, lsl r8
    ffec:	muleq	r0, sl, r7
    fff0:	muleq	r0, r0, r7
    fff4:	andeq	r6, r0, sl, ror r7
    fff8:	andeq	r6, r0, r8, ror #14
    fffc:	andeq	r6, r0, sl, ror #14
   10000:			; <UNDEFINED> instruction: 0x4604b510
   10004:			; <UNDEFINED> instruction: 0xf7f2200c
   10008:			; <UNDEFINED> instruction: 0xb118e8bc
   1000c:	andvs	r2, r4, r0, lsl #6
   10010:	tsthi	r3, r3, asr #32
   10014:	svclt	0x0000bd10
   10018:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   1001c:	stmdblt	r6!, {r1, r2, r3, r5, r6, fp, sp, lr}^
   10020:	strmi	r6, [r4], -r9, lsr #16
   10024:			; <UNDEFINED> instruction: 0xf7f2200a
   10028:	stmdavs	r8!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
   1002c:	svc	0x008ef7f1
   10030:			; <UNDEFINED> instruction: 0xf7f14628
   10034:	eorvs	lr, r6, r6, lsr #31
   10038:	blmi	17f600 <mount@plt+0x17d118>
   1003c:	stmdbmi	r5, {r1, r2, r3, r5, r6, r9, sp}
   10040:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   10044:	movwcc	r4, #50297	; 0xc479
   10048:			; <UNDEFINED> instruction: 0xf7f24478
   1004c:	svclt	0x0000ea42
   10050:	andeq	r6, r0, r2, lsr #14
   10054:			; <UNDEFINED> instruction: 0x000066b4
   10058:	strdeq	r6, [r0], -r0
   1005c:	ldrbmi	r7, [r0, -r1, lsl #4]!
   10060:			; <UNDEFINED> instruction: 0x4604b538
   10064:	strmi	r7, [sp], -r0, asr #20
   10068:	bvc	8fe6d0 <mount@plt+0x8fc1e8>
   1006c:	rsbvc	r2, r2, #44, 4	; 0xc0000002
   10070:			; <UNDEFINED> instruction: 0x4620b113
   10074:			; <UNDEFINED> instruction: 0xff1af7ff
   10078:	strtmi	r2, [r9], -r0, lsl #6
   1007c:	strtmi	r7, [r0], -r3, ror #4
   10080:			; <UNDEFINED> instruction: 0xff3cf7ff
   10084:	eorscs	r6, sl, r1, lsr #16
   10088:	ldmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1008c:	stmdblt	r3!, {r0, r1, r5, r9, fp, ip, sp, lr}
   10090:	stmdavs	r1!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   10094:	ldmib	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10098:	stmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1009c:	pop	{r5, sp}
   100a0:			; <UNDEFINED> instruction: 0xf7f24038
   100a4:	svclt	0x0000b9a9
   100a8:	ldrlt	fp, [r0, #-1038]!	; 0xfffffbf2
   100ac:	addlt	r4, r4, r4, lsl #12
   100b0:	ldmdami	r5, {r0, r2, r6, r9, fp, ip, sp, lr}
   100b4:	ldmdbmi	r5, {r0, r1, r2, r8, r9, fp, sp, pc}
   100b8:			; <UNDEFINED> instruction: 0xf8534478
   100bc:	stmdapl	r1, {r2, r8, r9, fp, sp}^
   100c0:	stmdavs	r9, {r5, fp, sp, lr}
   100c4:			; <UNDEFINED> instruction: 0xf04f9103
   100c8:	movwls	r0, #8448	; 0x2100
   100cc:	blls	be728 <mount@plt+0xbc240>
   100d0:	rsbvc	r2, r1, #44, 2
   100d4:			; <UNDEFINED> instruction: 0xf7f22101
   100d8:	bmi	38a290 <mount@plt+0x387da8>
   100dc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   100e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   100e4:	subsmi	r9, sl, r3, lsl #22
   100e8:	andlt	sp, r4, ip, lsl #2
   100ec:	ldrhtmi	lr, [r0], -sp
   100f0:	ldrbmi	fp, [r0, -r3]!
   100f4:	strtmi	r4, [r8], -r1, lsl #12
   100f8:			; <UNDEFINED> instruction: 0xf7f29201
   100fc:	stmdavs	r0!, {r7, r8, fp, sp, lr, pc}
   10100:	strb	r9, [r4, r1, lsl #20]!
   10104:	svc	0x0098f7f1
   10108:	andeq	r7, r1, r0, asr #25
   1010c:	andeq	r0, r0, r4, lsr #4
   10110:	muleq	r1, sl, ip
   10114:			; <UNDEFINED> instruction: 0xe6b3217b
   10118:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
   1011c:	bvc	10bc710 <mount@plt+0x10ba228>
   10120:	strmi	r3, [r4], -r1, lsl #22
   10124:	tstlt	sl, r3, asr #32
   10128:	tstlt	fp, r3, lsl #20
   1012c:	mrc2	7, 5, pc, cr14, cr15, {7}
   10130:	rsbscs	r6, sp, r1, lsr #16
   10134:	stmdb	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10138:	rsbvc	r2, r3, #44, 6	; 0xb0000000
   1013c:			; <UNDEFINED> instruction: 0xf7ffbd10
   10140:	svclt	0x0000fecd
   10144:	cmpcs	fp, r0, lsl r5
   10148:			; <UNDEFINED> instruction: 0xf7ff4604
   1014c:	bvc	90fbb8 <mount@plt+0x90d6d0>
   10150:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   10154:	eorcs	r6, r0, r1, lsr #16
   10158:			; <UNDEFINED> instruction: 0x4010e8bd
   1015c:	stmdblt	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10160:	ldrlt	r7, [r0, #-2563]	; 0xfffff5fd
   10164:	tstlt	fp, r4, lsl #12
   10168:	stmdblt	r3!, {r0, r1, r6, r9, fp, ip, sp, lr}^
   1016c:	andcs	r6, r0, #6488064	; 0x630000
   10170:	cmnlt	fp, r2, ror #4
   10174:	stmdavs	r1!, {r0, r8, r9, fp, ip, sp}
   10178:	subscs	r6, sp, r3, rrx
   1017c:	ldmdb	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10180:	rsbvc	r2, r3, #44, 6	; 0xb0000000
   10184:	stmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}
   10188:			; <UNDEFINED> instruction: 0xf7f22020
   1018c:			; <UNDEFINED> instruction: 0xe7ede938
   10190:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   10194:			; <UNDEFINED> instruction: 0x4604b538
   10198:	strmi	r7, [sp], -r0, asr #20
   1019c:			; <UNDEFINED> instruction: 0x232cb930
   101a0:	strtmi	r4, [r0], -r9, lsr #12
   101a4:	pop	{r0, r1, r5, r6, r9, ip, sp, lr}
   101a8:			; <UNDEFINED> instruction: 0xe6a74038
   101ac:			; <UNDEFINED> instruction: 0xf7f26821
   101b0:	ldrb	lr, [r4, r6, lsr #18]!
   101b4:	bmi	13e660 <mount@plt+0x13c178>
   101b8:	stmdbmi	r4, {r1, r3, r4, r5, r6, sl, lr}
   101bc:			; <UNDEFINED> instruction: 0xf7ff4479
   101c0:	bmi	fff94 <mount@plt+0xfdaac>
   101c4:			; <UNDEFINED> instruction: 0xe7f8447a
   101c8:	andeq	r6, r0, r0, lsr r4
   101cc:	ldrdeq	r6, [r0], -r8
   101d0:	andeq	r6, r0, ip, lsl r4
   101d4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   101d8:	svclt	0x0066f7ff
   101dc:	andeq	r2, r0, r2, lsr #25
   101e0:	mrrc	9, 0, r4, r3, cr2
   101e4:	ldrbtmi	r2, [r9], #-2832	; 0xfffff4f0
   101e8:	svclt	0x005ef7ff
   101ec:	andeq	r2, r0, sl, asr lr
   101f0:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   101f4:			; <UNDEFINED> instruction: 0xf7ff4479
   101f8:	svclt	0x0000bf57
   101fc:	andeq	r6, r0, r8, asr r5
   10200:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   10204:			; <UNDEFINED> instruction: 0xf7ff4479
   10208:	svclt	0x0000bf4f
   1020c:	andeq	r6, r0, r0, asr r5
   10210:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   10214:			; <UNDEFINED> instruction: 0xf7ff4479
   10218:	svclt	0x0000bf47
   1021c:	andeq	r6, r0, r0, asr #7
   10220:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   10224:	svclt	0x0040f7ff
   10228:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   1022c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   10230:	svclt	0x003af7ff
   10234:	muleq	r0, lr, ip
   10238:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   1023c:			; <UNDEFINED> instruction: 0xf7ff4479
   10240:	svclt	0x0000bf33
   10244:	andeq	r6, r0, ip, lsl r5
   10248:	svclt	0x0000e7ea
   1024c:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   10250:			; <UNDEFINED> instruction: 0xf7ff4479
   10254:	svclt	0x0000bf29
   10258:	andeq	r6, r0, r4, ror r2
   1025c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   10260:	svclt	0x0022f7ff
   10264:	strdeq	r6, [r0], -lr
   10268:			; <UNDEFINED> instruction: 0x4615b538
   1026c:			; <UNDEFINED> instruction: 0xf7ff4604
   10270:			; <UNDEFINED> instruction: 0x4629fef7
   10274:	pop	{r5, r9, sl, lr}
   10278:			; <UNDEFINED> instruction: 0xf7ff4038
   1027c:	svclt	0x0000bf8b
   10280:			; <UNDEFINED> instruction: 0x4615b538
   10284:			; <UNDEFINED> instruction: 0xf7ff4604
   10288:	strtmi	pc, [r9], -fp, ror #29
   1028c:	pop	{r5, r9, sl, lr}
   10290:			; <UNDEFINED> instruction: 0xf7ff4038
   10294:	svclt	0x0000bf8f
   10298:	addlt	fp, r2, r0, lsl r5
   1029c:	stc	6, cr4, [sp, #16]
   102a0:			; <UNDEFINED> instruction: 0xf7ff0b00
   102a4:			; <UNDEFINED> instruction: 0x4620fedd
   102a8:	bleq	4b924 <mount@plt+0x4943c>
   102ac:	pop	{r1, ip, sp, pc}
   102b0:			; <UNDEFINED> instruction: 0xf7ff4010
   102b4:	svclt	0x0000bf95
   102b8:			; <UNDEFINED> instruction: 0x4615b538
   102bc:			; <UNDEFINED> instruction: 0xf7ff4604
   102c0:	strtmi	pc, [r9], -pc, asr #29
   102c4:	pop	{r5, r9, sl, lr}
   102c8:			; <UNDEFINED> instruction: 0xf7ff4038
   102cc:	svclt	0x0000bfa1
   102d0:	addlt	fp, r2, r0, lsl r5
   102d4:	stmib	sp, {r2, r9, sl, lr}^
   102d8:			; <UNDEFINED> instruction: 0xf7ff3200
   102dc:	ldmib	sp, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   102e0:	strtmi	r3, [r0], -r0, lsl #4
   102e4:	pop	{r1, ip, sp, pc}
   102e8:			; <UNDEFINED> instruction: 0xf7ff4010
   102ec:	svclt	0x0000bf99
   102f0:	addlt	fp, r2, r0, lsl r5
   102f4:	stmib	sp, {r2, r9, sl, lr}^
   102f8:			; <UNDEFINED> instruction: 0xf7ff3200
   102fc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   10300:	strtmi	r3, [r0], -r0, lsl #4
   10304:	pop	{r1, ip, sp, pc}
   10308:			; <UNDEFINED> instruction: 0xf7ff4010
   1030c:	svclt	0x0000bf8f
   10310:			; <UNDEFINED> instruction: 0x4615b538
   10314:			; <UNDEFINED> instruction: 0xf7ff4604
   10318:	strtmi	pc, [r9], -r3, lsr #29
   1031c:	pop	{r5, r9, sl, lr}
   10320:			; <UNDEFINED> instruction: 0xf7ff4038
   10324:	svclt	0x0000bf65
   10328:			; <UNDEFINED> instruction: 0x4615b538
   1032c:			; <UNDEFINED> instruction: 0xf7ff4604
   10330:			; <UNDEFINED> instruction: 0x4629fe97
   10334:	pop	{r5, r9, sl, lr}
   10338:			; <UNDEFINED> instruction: 0xf7ff4038
   1033c:	svclt	0x0000bf61
   10340:			; <UNDEFINED> instruction: 0x4615b538
   10344:			; <UNDEFINED> instruction: 0xf7ff4604
   10348:	strtmi	pc, [r9], -fp, lsl #29
   1034c:	pop	{r5, r9, sl, lr}
   10350:			; <UNDEFINED> instruction: 0xf7ff4038
   10354:	svclt	0x0000bf71
   10358:	addlt	fp, r2, r0, lsl r5
   1035c:	stmib	sp, {r2, r9, sl, lr}^
   10360:			; <UNDEFINED> instruction: 0xf7ff3200
   10364:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   10368:	strtmi	r3, [r0], -r0, lsl #4
   1036c:	pop	{r1, ip, sp, pc}
   10370:			; <UNDEFINED> instruction: 0xf7ff4010
   10374:	svclt	0x0000bf69
   10378:			; <UNDEFINED> instruction: 0x4615b538
   1037c:			; <UNDEFINED> instruction: 0xf7ff4604
   10380:	strtmi	pc, [r9], -pc, ror #28
   10384:	pop	{r5, r9, sl, lr}
   10388:			; <UNDEFINED> instruction: 0xf7ff4038
   1038c:	svclt	0x0000bf5f
   10390:	addlt	fp, r2, r0, lsl r5
   10394:	stmib	sp, {r2, r9, sl, lr}^
   10398:			; <UNDEFINED> instruction: 0xf7ff3200
   1039c:	ldmib	sp, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   103a0:	strtmi	r3, [r0], -r0, lsl #4
   103a4:	pop	{r1, ip, sp, pc}
   103a8:			; <UNDEFINED> instruction: 0xf7ff4010
   103ac:	svclt	0x0000bf57
   103b0:			; <UNDEFINED> instruction: 0x4604b510
   103b4:	mrc2	7, 2, pc, cr4, cr15, {7}
   103b8:	pop	{r5, r9, sl, lr}
   103bc:			; <UNDEFINED> instruction: 0xf7ff4010
   103c0:	svclt	0x0000bf09
   103c4:	bmi	523018 <mount@plt+0x520b30>
   103c8:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
   103cc:	ldmpl	sp, {r2, r3, r9, sl, lr}
   103d0:	stmdavs	sl!, {r0, r1, r7, ip, sp, pc}
   103d4:	blmi	47eb3c <mount@plt+0x47c654>
   103d8:			; <UNDEFINED> instruction: 0x4610447b
   103dc:	tstcs	r1, r0, lsl sl
   103e0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   103e4:	svc	0x009af7f1
   103e8:			; <UNDEFINED> instruction: 0xf7f14620
   103ec:	strtmi	lr, [r0], #-3870	; 0xfffff0e2
   103f0:	stccc	8, cr15, [r1], {16}
   103f4:	andle	r2, r3, lr, lsr #22
   103f8:	eorcs	r6, lr, r9, lsr #16
   103fc:	svc	0x00def7f1
   10400:	andcs	r6, sl, r9, lsr #16
   10404:	pop	{r0, r1, ip, sp, pc}
   10408:			; <UNDEFINED> instruction: 0xf7f14030
   1040c:	blmi	180368 <mount@plt+0x17de80>
   10410:			; <UNDEFINED> instruction: 0xe7e2447b
   10414:			; <UNDEFINED> instruction: 0x000179b0
   10418:	andeq	r0, r0, r8, lsr r2
   1041c:			; <UNDEFINED> instruction: 0x000063b0
   10420:	andeq	r6, r0, lr, lsr #7
   10424:	andeq	r6, r0, r0, ror r3
   10428:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1042c:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   10430:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   10434:	stmibvs	r5, {r0, r1, r3, r7, ip, sp, pc}^
   10438:			; <UNDEFINED> instruction: 0xf85c2220
   1043c:	strcc	r4, [r1, #-4]
   10440:	strls	r6, [r9], #-2084	; 0xfffff7dc
   10444:	streq	pc, [r0], #-79	; 0xffffffb1
   10448:	movwcc	lr, #18893	; 0x49cd
   1044c:	strpl	lr, [r7, #-2496]	; 0xfffff640
   10450:			; <UNDEFINED> instruction: 0xf88d2412
   10454:	stmdbge	r1, {r2, r4, ip}
   10458:	vmlal.s8	q11, d0, d0
   1045c:	stmib	sp, {r0, sl, ip, sp}^
   10460:	movwls	r3, #33542	; 0x8306
   10464:	strls	r9, [r3, #-513]	; 0xfffffdff
   10468:			; <UNDEFINED> instruction: 0xf7f29402
   1046c:	bmi	24a4dc <mount@plt+0x247ff4>
   10470:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10478:	subsmi	r9, sl, r9, lsl #22
   1047c:	andlt	sp, fp, r1, lsl #2
   10480:			; <UNDEFINED> instruction: 0xf7f1bd30
   10484:	svclt	0x0000edda
   10488:	andeq	r7, r1, r8, asr #18
   1048c:	andeq	r0, r0, r4, lsr #4
   10490:	andeq	r7, r1, r6, lsl #18
   10494:			; <UNDEFINED> instruction: 0x460eb5f8
   10498:	strmi	r2, [r4], -r3, lsl #2
   1049c:	svc	0x004af7f1
   104a0:	ldrbtmi	r4, [pc], #-3862	; 104a8 <mount@plt+0xdfc0>
   104a4:	blle	45a4ac <mount@plt+0x457fc4>
   104a8:			; <UNDEFINED> instruction: 0xf7f14620
   104ac:	blmi	54c1f4 <mount@plt+0x549d0c>
   104b0:			; <UNDEFINED> instruction: 0x4605447b
   104b4:			; <UNDEFINED> instruction: 0xf8534620
   104b8:			; <UNDEFINED> instruction: 0xf7f11025
   104bc:	stmdacs	r0, {r4, r8, r9, sl, fp, sp, lr, pc}
   104c0:			; <UNDEFINED> instruction: 0xf846bfa4
   104c4:	andcs	r4, r1, r5, lsr #32
   104c8:			; <UNDEFINED> instruction: 0xbdf8db0c
   104cc:	andscs	r4, r9, #13312	; 0x3400
   104d0:	tstcs	r1, sp, lsl #16
   104d4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   104d8:			; <UNDEFINED> instruction: 0xf7f1681b
   104dc:			; <UNDEFINED> instruction: 0xf04fedf2
   104e0:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   104e4:	strtmi	r4, [fp], -r7, lsl #16
   104e8:	tstcs	r1, r8, lsl #20
   104ec:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   104f0:			; <UNDEFINED> instruction: 0xf7f16800
   104f4:			; <UNDEFINED> instruction: 0xf04fef14
   104f8:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   104fc:	ldrdeq	r7, [r1], -r6
   10500:	andeq	r6, r0, r0, lsl r7
   10504:	andeq	r0, r0, r8, lsr r2
   10508:	andeq	r6, r0, r2, asr #5
   1050c:	andeq	r6, r0, r6, asr #5
   10510:	mvnsmi	lr, sp, lsr #18
   10514:			; <UNDEFINED> instruction: 0xf8dfb084
   10518:			; <UNDEFINED> instruction: 0x46078078
   1051c:	ldrmi	r4, [r5], -lr, lsl #12
   10520:	andls	r4, r3, #248, 8	; 0xf8000000
   10524:			; <UNDEFINED> instruction: 0xf7f1e008
   10528:	strmi	lr, [r4], -ip, lsl #29
   1052c:	stmdavs	r0, {r0, r1, ip, pc}
   10530:	svclt	0x0018280b
   10534:	tstle	sl, r4, lsl #16
   10538:	ldrtmi	r4, [r1], -sl, lsr #12
   1053c:			; <UNDEFINED> instruction: 0xf7f14638
   10540:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   10544:	andsle	sp, r6, pc, ror #23
   10548:	pop	{r2, ip, sp, pc}
   1054c:	bmi	470d14 <mount@plt+0x46e82c>
   10550:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   10554:			; <UNDEFINED> instruction: 0xf7f1681e
   10558:	stmdavs	r5!, {r5, r9, sl, fp, sp, lr, pc}
   1055c:	bmi	398968 <mount@plt+0x396480>
   10560:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   10564:	ldrtmi	r4, [r0], -r3, lsl #12
   10568:	mrc	7, 6, APSR_nzcv, cr8, cr1, {7}
   1056c:	submi	r6, r0, #32, 16	; 0x200000
   10570:	pop	{r2, ip, sp, pc}
   10574:	blmi	1f0d3c <mount@plt+0x1ee854>
   10578:	stmdami	r8, {r0, r1, r2, r3, r9, sp}
   1057c:			; <UNDEFINED> instruction: 0xf8582101
   10580:	ldrbtmi	r3, [r8], #-3
   10584:			; <UNDEFINED> instruction: 0xf7f1681b
   10588:			; <UNDEFINED> instruction: 0xf06fed9c
   1058c:			; <UNDEFINED> instruction: 0xe7db003c
   10590:	andeq	r7, r1, r8, asr r8
   10594:	andeq	r0, r0, r8, lsr r2
   10598:	andeq	r6, r0, sl, lsl #5
   1059c:	andeq	r6, r0, sl, asr r2
   105a0:	svcmi	0x00f8e92d
   105a4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   105a8:	ldrmi	r6, [r1], lr, lsl #17
   105ac:	strmi	r2, [sp], -r2, lsr #4
   105b0:			; <UNDEFINED> instruction: 0xf8df4607
   105b4:			; <UNDEFINED> instruction: 0xf8c6a068
   105b8:			; <UNDEFINED> instruction: 0xf8c68000
   105bc:	ldrbtmi	r8, [sl], #4
   105c0:			; <UNDEFINED> instruction: 0xffa6f7ff
   105c4:	blle	557ddc <mount@plt+0x5558f4>
   105c8:	svcmi	0x0000f5b4
   105cc:			; <UNDEFINED> instruction: 0xf44fbfb8
   105d0:	strtmi	r4, [r0], -r0, lsl #8
   105d4:	ldcl	7, cr15, [r4, #964]	; 0x3c4
   105d8:	orrslt	r4, r0, r3, lsl #13
   105dc:			; <UNDEFINED> instruction: 0x46426030
   105e0:			; <UNDEFINED> instruction: 0x46296074
   105e4:			; <UNDEFINED> instruction: 0xf7ff4638
   105e8:	mcrne	15, 0, pc, cr4, cr3, {4}	; <UNPREDICTABLE>
   105ec:			; <UNDEFINED> instruction: 0xf8c9bfa8
   105f0:	blle	bc5f8 <mount@plt+0xba110>
   105f4:	pop	{r5, r9, sl, lr}
   105f8:	usub8mi	r8, r8, r8
   105fc:	stcl	7, cr15, [r0], {241}	; 0xf1
   10600:	blmi	20a5e8 <mount@plt+0x208100>
   10604:	stmdami	r7, {r5, r9, sp}
   10608:			; <UNDEFINED> instruction: 0xf06f2101
   1060c:			; <UNDEFINED> instruction: 0xf85a040b
   10610:	ldrbtmi	r3, [r8], #-3
   10614:			; <UNDEFINED> instruction: 0xf7f1681b
   10618:	ubfx	lr, r4, #26, #12
   1061c:			; <UNDEFINED> instruction: 0x000177ba
   10620:	andeq	r0, r0, r8, lsr r2
   10624:	strdeq	r6, [r0], -sl
   10628:	blmi	ea2f14 <mount@plt+0xea0a2c>
   1062c:	push	{r1, r3, r4, r5, r6, sl, lr}
   10630:	strdlt	r4, [r6], r0
   10634:	stcge	8, cr5, [r1, #-844]	; 0xfffffcb4
   10638:	andcs	r4, r0, #4, 12	; 0x400000
   1063c:	movwls	r6, #22555	; 0x581b
   10640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10644:	rsbvs	r4, sl, r8, lsl #13
   10648:	stmib	r5, {r0, r9, ip, pc}^
   1064c:			; <UNDEFINED> instruction: 0xf7f12202
   10650:	stmiahi	r3!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   10654:	ldreq	r4, [r9, #3888]	; 0xf30
   10658:	strle	r4, [ip, #-1151]	; 0xfffffb81
   1065c:			; <UNDEFINED> instruction: 0x460605da
   10660:	tstcs	r4, r8, asr #30
   10664:	bmi	b85b24 <mount@plt+0xb8363c>
   10668:	strtmi	r4, [r0], -fp, lsr #12
   1066c:			; <UNDEFINED> instruction: 0xf7f1447a
   10670:	stmdacs	r1, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
   10674:	andcs	sp, r0, fp
   10678:	blmi	9a2f24 <mount@plt+0x9a0a3c>
   1067c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10680:	blls	16a6f0 <mount@plt+0x168208>
   10684:	qdaddle	r4, sl, r1
   10688:	pop	{r1, r2, ip, sp, pc}
   1068c:	stflsd	f0, [r2, #-960]	; 0xfffffc40
   10690:			; <UNDEFINED> instruction: 0x4628b11d
   10694:	mcr	7, 2, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   10698:	bls	e1eb4 <mount@plt+0xdf9cc>
   1069c:	cmplt	sl, r1, lsl r6
   106a0:			; <UNDEFINED> instruction: 0xf7f14610
   106a4:	stmdavs	r3!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
   106a8:	strmi	r4, [r1], -r3, lsl #5
   106ac:	stmiahi	r3!, {r0, r1, r2, r3, r4, r8, r9, ip, lr, pc}^
   106b0:	svclt	0x005405db
   106b4:	andcs	r1, r0, #3200	; 0xc80
   106b8:	svceq	0x0000f1b8
   106bc:	strtmi	sp, [r8], -r8
   106c0:	ldrb	r4, [r9, r0, asr #15]
   106c4:			; <UNDEFINED> instruction: 0xf7f13004
   106c8:			; <UNDEFINED> instruction: 0xf100ee48
   106cc:	bfi	r0, r4, #2, #9
   106d0:	sbcsle	r2, r0, r0, lsl #26
   106d4:	blcs	2e788 <mount@plt+0x2c2a0>
   106d8:	ldmdavs	r4!, {r0, r2, r3, r6, r7, ip, lr, pc}
   106dc:	stccc	6, cr4, [r0], {41}	; 0x29
   106e0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   106e4:			; <UNDEFINED> instruction: 0xf7ff4620
   106e8:	strtmi	pc, [r0], -sp, ror #28
   106ec:	blmi	38a604 <mount@plt+0x38811c>
   106f0:	stmdami	sp, {r1, r2, r5, r9, sp}
   106f4:	ldmpl	fp!, {r0, r8, sp}^
   106f8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   106fc:	stcl	7, cr15, [r0], #964	; 0x3c4
   10700:	strmi	r2, [sl], -r0, lsl #2
   10704:	svceq	0x0000f1b8
   10708:	ubfx	sp, r9, #3, #2
   1070c:	ldc	7, cr15, [r4], {241}	; 0xf1
   10710:	andeq	r7, r1, ip, asr #14
   10714:	andeq	r0, r0, r4, lsr #4
   10718:	andeq	r7, r1, r0, lsr #14
   1071c:			; <UNDEFINED> instruction: 0xfffffe25
   10720:	strdeq	r7, [r1], -ip
   10724:	andeq	r0, r0, r8, lsr r2
   10728:	andeq	r6, r0, r8, lsr r1
   1072c:	svcmi	0x00f0e92d
   10730:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   10734:	ldrmi	r8, [r9], r2, lsl #22
   10738:	strmi	r4, [r7], -fp, lsr #23
   1073c:	adclt	pc, ip, #14614528	; 0xdf0000
   10740:	addslt	r2, r7, r0, lsl r0
   10744:	andls	r4, r4, #-83886080	; 0xfb000000
   10748:	bmi	fea74f94 <mount@plt+0xfea72aac>
   1074c:	ldrbtmi	r9, [sl], #-272	; 0xfffffef0
   10750:	bge	2e6aa4 <mount@plt+0x2e45bc>
   10754:	tstls	r5, #1769472	; 0x1b0000
   10758:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1075c:	movwls	r2, #45824	; 0xb300
   10760:	stmib	sp, {r1, r4, r8, r9, ip, pc}^
   10764:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
   10768:	movwcs	r3, #49939	; 0xc313
   1076c:			; <UNDEFINED> instruction: 0xf89d930f
   10770:	andls	r3, lr, #136	; 0x88
   10774:	eoreq	pc, ip, sp, lsr #17
   10778:	stccs	3, cr9, [r0], {6}
   1077c:	rschi	pc, r1, r0
   10780:	bl	12af74 <mount@plt+0x128a8c>
   10784:	strbmi	r0, [ip], -r3, lsl #16
   10788:	biceq	lr, r3, r1, lsr #23
   1078c:	strbmi	lr, [r3, #-1]
   10790:			; <UNDEFINED> instruction: 0xf851d00b
   10794:	movwcc	r2, #4147	; 0x1033
   10798:	stccs	0, cr6, [r0], {147}	; 0x93
   1079c:	ldmhi	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   107a0:			; <UNDEFINED> instruction: 0xf0404543
   107a4:	sbcshi	r0, r0, r4
   107a8:			; <UNDEFINED> instruction: 0x46a1d1f3
   107ac:	andshi	pc, ip, r7, asr #17
   107b0:	ldmdavs	r8!, {r1, r2, r3, r8, r9, fp, sp, pc}
   107b4:	ldrmi	r2, [r9], -r0, lsl #4
   107b8:	bcc	fe44bfe0 <mount@plt+0xfe449af8>
   107bc:	ldc	7, cr15, [r8], {241}	; 0xf1
   107c0:	vmlal.s8	q9, d0, d0
   107c4:	blge	270b84 <mount@plt+0x26e69c>
   107c8:	eorge	pc, r8, #14614528	; 0xdf0000
   107cc:	movwcs	r9, #784	; 0x310
   107d0:	blge	2353e0 <mount@plt+0x232ef8>
   107d4:	andcs	r4, r1, #-100663296	; 0xfa000000
   107d8:	bcc	44c000 <mount@plt+0x449b18>
   107dc:	andsls	r4, r1, #137216	; 0x21800
   107e0:			; <UNDEFINED> instruction: 0xf8cd447b
   107e4:	movwls	r9, #20484	; 0x5004
   107e8:	vnmls.f64	d9, d8, d2
   107ec:	vmov	r2, s16
   107f0:	movwcc	r1, #6800	; 0x1a90
   107f4:	movwls	r6, #14392	; 0x3838
   107f8:	mrc2	7, 6, pc, cr2, cr15, {7}
   107fc:	blle	1b98014 <mount@plt+0x1b95b2c>
   10800:	blcs	337444 <mount@plt+0x334f5c>
   10804:	rschi	pc, sl, r0, asr #32
   10808:	cdpls	12, 0, cr2, cr8, cr15, {0}
   1080c:	ldcle	6, cr4, [sl, #-148]!	; 0xffffff6c
   10810:	adcmi	r6, r5, #52, 16	; 0x340000
   10814:	tsteq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
   10818:	andcs	fp, r0, #172, 30	; 0x2b0
   1081c:	b	1499028 <mount@plt+0x1496b40>
   10820:	ldrdle	r7, [sl, #-35]!	; 0xffffffdd
   10824:	bl	fea3703c <mount@plt+0xfea34b54>
   10828:	and	r0, r9, r2, lsl #18
   1082c:	adcmi	r6, ip, #52, 16	; 0x340000
   10830:	tsteq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
   10834:	andcs	fp, r0, #212, 30	; 0x350
   10838:	b	1499044 <mount@plt+0x1496b5c>
   1083c:	ldrsble	r7, [ip, #-35]	; 0xffffffdd
   10840:	ldmiblt	r9!, {r2, r3, r8, fp, ip, pc}
   10844:	ldmvs	sl!, {r4, r5, r6, r7, fp, sp, lr}
   10848:			; <UNDEFINED> instruction: 0xd1134290
   1084c:	strbmi	r6, [r2, #-2226]	; 0xfffff74e
   10850:	strbmi	sp, [sl, #-2064]	; 0xfffff7f0
   10854:	ldmhi	r2!, {r1, r2, r3, r8, r9, ip, lr, pc}
   10858:	eorle	r2, r0, r2, lsl #20
   1085c:	blcs	37468 <mount@plt+0x34f80>
   10860:	blmi	19c4e0c <mount@plt+0x19c2924>
   10864:	tstcs	r1, r4, lsl r2
   10868:			; <UNDEFINED> instruction: 0xf85b4650
   1086c:	ldmdavs	fp, {r0, r1, ip, sp}
   10870:	stc	7, cr15, [r6], #-964	; 0xfffffc3c
   10874:			; <UNDEFINED> instruction: 0xf0243403
   10878:	blne	b5188c <mount@plt+0xb4f3a4>
   1087c:	cfstrscs	mvf4, [pc, #-152]	; 107ec <mount@plt+0xe304>
   10880:	ldmle	r3, {r2, r3, r5, r9, sl, lr}^
   10884:	ldrtmi	r9, [r0], -r8, lsl #28
   10888:	bl	1ece854 <mount@plt+0x1ecc36c>
   1088c:			; <UNDEFINED> instruction: 0x069b9b14
   10890:	cfstrscs	mvf13, [r0], {71}	; 0x47
   10894:	addshi	pc, r5, r0, asr #32
   10898:	movwls	r9, #11011	; 0x2b03
   1089c:	blcs	50a734 <mount@plt+0x50824c>
   108a0:	stmdble	lr!, {r2, r4, r5, r8, fp, sp, lr}^
   108a4:	suble	r2, pc, r0, lsl #24
   108a8:			; <UNDEFINED> instruction: 0xf7f19107
   108ac:	rsbmi	lr, r3, #51712	; 0xca00
   108b0:	stmdbls	r7, {r1, r2, r9, fp, ip, pc}
   108b4:	bvs	1ee88c8 <mount@plt+0x1ee63e0>
   108b8:	svclt	0x000c2b04
   108bc:			; <UNDEFINED> instruction: 0xf0022200
   108c0:	bcs	110cc <mount@plt+0xebe4>
   108c4:	blls	84dec <mount@plt+0x82904>
   108c8:	blcs	368f0 <mount@plt+0x34408>
   108cc:	andsvs	sp, r8, r1, asr #32
   108d0:	movwcs	lr, #14813	; 0x39dd
   108d4:	ldmle	pc, {r0, r1, r4, r7, r9, lr}^	; <UNPREDICTABLE>
   108d8:	blls	bcd10 <mount@plt+0xba828>
   108dc:	bmi	1221854 <mount@plt+0x121f36c>
   108e0:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
   108e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   108e8:	subsmi	r9, sl, r5, lsl fp
   108ec:			; <UNDEFINED> instruction: 0x4620d17a
   108f0:	ldc	0, cr11, [sp], #92	; 0x5c
   108f4:	pop	{r1, r8, r9, fp, pc}
   108f8:	blmi	10348c0 <mount@plt+0x10323d8>
   108fc:			; <UNDEFINED> instruction: 0xf85b9a14
   10900:	ldreq	r3, [r2], r3
   10904:	ldrble	r6, [r3, #-2072]	; 0xfffff7e8
   10908:	ldmdami	lr!, {r0, r1, r9, sl, lr}
   1090c:	tstcs	r1, r2, lsl r2
   10910:			; <UNDEFINED> instruction: 0xf04f4478
   10914:			; <UNDEFINED> instruction: 0xf7f134ff
   10918:	stmdals	r8, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1091c:	bl	c4e8e8 <mount@plt+0xc4c400>
   10920:	blmi	dca89c <mount@plt+0xdc83b4>
   10924:	stmdals	r5, {r1, r4, r9, sp}
   10928:			; <UNDEFINED> instruction: 0xf85b2101
   1092c:	ldmdavs	fp, {r0, r1, ip, sp}
   10930:	bl	ff1ce8fc <mount@plt+0xff1cc414>
   10934:			; <UNDEFINED> instruction: 0x4699e7b0
   10938:	strmi	r9, [ip], -r8, lsl #22
   1093c:	andcc	pc, r0, r9, asr #17
   10940:			; <UNDEFINED> instruction: 0xf8dde7cd
   10944:			; <UNDEFINED> instruction: 0xe7338010
   10948:			; <UNDEFINED> instruction: 0x46214630
   1094c:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   10950:			; <UNDEFINED> instruction: 0xf7f1e7b9
   10954:			; <UNDEFINED> instruction: 0xe7bbeb16
   10958:			; <UNDEFINED> instruction: 0xf7ff4630
   1095c:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   10960:	blmi	9c502c <mount@plt+0x9c2b44>
   10964:			; <UNDEFINED> instruction: 0xf85b6930
   10968:	submi	r3, r0, #3
   1096c:			; <UNDEFINED> instruction: 0xf7f1681d
   10970:	bmi	98b9c8 <mount@plt+0x9894e0>
   10974:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   10978:	strtmi	r4, [r8], -r3, lsl #12
   1097c:	stcl	7, cr15, [lr], {241}	; 0xf1
   10980:	blmi	7ca80c <mount@plt+0x7c8324>
   10984:	stmdami	r1!, {r4, r9, sp}
   10988:			; <UNDEFINED> instruction: 0xf04f2101
   1098c:			; <UNDEFINED> instruction: 0xf85b34ff
   10990:	ldrbtmi	r3, [r8], #-3
   10994:			; <UNDEFINED> instruction: 0xf7f1681b
   10998:	stmdals	r8, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   1099c:	b	ffc4e968 <mount@plt+0xffc4c480>
   109a0:	ldmdami	fp, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   109a4:	ldrbtcc	pc, [pc], #79	; 109ac <mount@plt+0xe4c4>	; <UNPREDICTABLE>
   109a8:			; <UNDEFINED> instruction: 0xf7f14478
   109ac:			; <UNDEFINED> instruction: 0xe796eb72
   109b0:			; <UNDEFINED> instruction: 0x46234a18
   109b4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   109b8:	ldc	7, cr15, [r0], #964	; 0x3c4
   109bc:			; <UNDEFINED> instruction: 0xf7f12001
   109c0:	bmi	58ba20 <mount@plt+0x589538>
   109c4:	stmdami	sp, {r0, r1, r5, r9, sl, lr}
   109c8:			; <UNDEFINED> instruction: 0xf85b447a
   109cc:	mrscs	r0, (UNDEF: 1)
   109d0:			; <UNDEFINED> instruction: 0xf7f16800
   109d4:	andcs	lr, r1, r4, lsr #25
   109d8:	stc	7, cr15, [r8], {241}	; 0xf1
   109dc:	stmdami	r7, {r0, r1, r2, r3, r9, fp, lr}
   109e0:			; <UNDEFINED> instruction: 0xe7f2447a
   109e4:	bl	a4e9b0 <mount@plt+0xa4c4c8>
   109e8:	andeq	r0, r0, r4, lsr #4
   109ec:	andeq	r7, r1, r4, lsr r6
   109f0:	andeq	r7, r1, sl, lsr #12
   109f4:	andeq	r6, r0, ip, lsl #2
   109f8:	andeq	r6, r0, r8, lsl r1
   109fc:	andeq	r0, r0, r8, lsr r2
   10a00:	muleq	r1, r6, r4
   10a04:	andeq	r5, r0, r4, lsl #31
   10a08:	andeq	r5, r0, r2, asr pc
   10a0c:	andeq	r3, r0, r6, ror lr
   10a10:			; <UNDEFINED> instruction: 0x00005eb0
   10a14:	strdeq	r5, [r0], -r2
   10a18:	andeq	r5, r0, r4, asr #30
   10a1c:	muleq	r0, r4, lr
   10a20:			; <UNDEFINED> instruction: 0x460cb530
   10a24:	addlt	r4, r7, r9, lsl sp
   10a28:	blge	62e94 <mount@plt+0x609ac>
   10a2c:	bmi	661c28 <mount@plt+0x65f740>
   10a30:	ldrbtmi	r5, [sl], #-2153	; 0xfffff797
   10a34:	stmdavs	r9, {r8, sl, sp}
   10a38:			; <UNDEFINED> instruction: 0xf04f9105
   10a3c:	mrscs	r0, (UNDEF: 20)
   10a40:	strls	r6, [r1, #-93]	; 0xffffffa3
   10a44:	strpl	lr, [r2, #-2499]	; 0xfffff63d
   10a48:	b	ff94ea14 <mount@plt+0xff94c52c>
   10a4c:	tstle	r6, r1, lsl #16
   10a50:			; <UNDEFINED> instruction: 0xb1209802
   10a54:	stcl	7, cr15, [r8], #-964	; 0xfffffc3c
   10a58:	stmdavc	r3, {r3, r8, ip, sp, pc}
   10a5c:	andcs	fp, r0, r3, asr r9
   10a60:	blmi	2e329c <mount@plt+0x2e0db4>
   10a64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10a68:	blls	16aad8 <mount@plt+0x1685f0>
   10a6c:	qaddle	r4, sl, sl
   10a70:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   10a74:	strmi	r3, [r1], -r0, lsl #24
   10a78:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   10a7c:			; <UNDEFINED> instruction: 0xf7ff4620
   10a80:	strtmi	pc, [r0], -r1, lsr #25
   10a84:			; <UNDEFINED> instruction: 0xf7f1e7ec
   10a88:	svclt	0x0000ead8
   10a8c:	andeq	r7, r1, ip, asr #6
   10a90:	andeq	r0, r0, r4, lsr #4
   10a94:			; <UNDEFINED> instruction: 0xfffffa5f
   10a98:	andeq	r7, r1, r4, lsl r3
   10a9c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10aa0:	ldrlt	r2, [r0, #-772]!	; 0xfffffcfc
   10aa4:	cfldrsmi	mvf4, [r3, #-1008]	; 0xfffffc10
   10aa8:	strmi	fp, [r4], -r5, lsl #1
   10aac:	movwls	r2, #524	; 0x20c
   10ab0:	orrvc	pc, r7, pc, asr #8
   10ab4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   10ab8:	stmdavs	r0, {r1, r8, r9, fp, sp, pc}
   10abc:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   10ac0:	streq	pc, [r0, #-79]	; 0xffffffb1
   10ac4:	strls	r2, [r2, #-1281]	; 0xfffffaff
   10ac8:	b	a4ea94 <mount@plt+0xa4c5ac>
   10acc:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
   10ad0:	svclt	0x00a22800
   10ad4:			; <UNDEFINED> instruction: 0xf0436ae3
   10ad8:	rscvs	r0, r3, #4, 6	; 0x10000000
   10adc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   10ae0:	blls	eab50 <mount@plt+0xe8668>
   10ae4:	qaddle	r4, sl, r1
   10ae8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10aec:	b	fe94eab8 <mount@plt+0xfe94c5d0>
   10af0:	ldrdeq	r7, [r1], -r4
   10af4:	andeq	r0, r0, r4, lsr #4
   10af8:	andeq	r7, r1, sl, lsr #5
   10afc:	addlt	fp, r5, r0, lsl #10
   10b00:	blge	eab08 <mount@plt+0xe8620>
   10b04:	andcs	r9, r4, #-1073741824	; 0xc0000000
   10b08:	orrvc	pc, r7, pc, asr #8
   10b0c:	andcs	r9, r1, #0, 4
   10b10:	b	14eadc <mount@plt+0x14c5f4>
   10b14:			; <UNDEFINED> instruction: 0xf85db005
   10b18:	svclt	0x0000fb04
   10b1c:			; <UNDEFINED> instruction: 0x4604b510
   10b20:	stmdacs	r0, {fp, sp, lr}
   10b24:	vldrlt	s26, [r0, #-0]
   10b28:	ldc	7, cr15, [r2], #964	; 0x3c4
   10b2c:	mvnscc	pc, #79	; 0x4f
   10b30:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   10b34:	mvnsmi	lr, #737280	; 0xb4000
   10b38:	cdpmi	0, 5, cr11, cr5, cr7, {4}
   10b3c:	blmi	1562398 <mount@plt+0x155feb0>
   10b40:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   10b44:			; <UNDEFINED> instruction: 0x46882230
   10b48:	ldmpl	r3!, {r8, sp}^
   10b4c:			; <UNDEFINED> instruction: 0xf8df2701
   10b50:	ldmdavs	fp, {r3, r6, r8, ip, pc}
   10b54:			; <UNDEFINED> instruction: 0xf04f9305
   10b58:	vst2.8	{d16-d19}, [pc], r0
   10b5c:	stmib	sp, {r8, r9, lr}^
   10b60:			; <UNDEFINED> instruction: 0xf7f13703
   10b64:	strtmi	lr, [sl], -r4, lsr #23
   10b68:	andscs	r2, r0, r3, lsl #2
   10b6c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
   10b70:	ldrbtmi	r6, [r9], #613	; 0x265
   10b74:	stcl	7, cr15, [r2], #-964	; 0xfffffc3c
   10b78:	eorvs	r2, r0, r0, lsl #16
   10b7c:	blge	10790c <mount@plt+0x105424>
   10b80:	andcs	r2, r7, #4, 10	; 0x1000000
   10b84:	strls	r4, [r0, #-1593]	; 0xfffff9c7
   10b88:	stmib	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b8c:	blle	19dab94 <mount@plt+0x19d86ac>
   10b90:	andcs	r4, r8, #67584	; 0x10800
   10b94:	ldrtmi	r6, [r9], -r0, lsr #16
   10b98:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   10b9c:			; <UNDEFINED> instruction: 0xf7f19500
   10ba0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   10ba4:			; <UNDEFINED> instruction: 0x4626db55
   10ba8:			; <UNDEFINED> instruction: 0xf8569500
   10bac:	blge	1137c4 <mount@plt+0x1112dc>
   10bb0:	vst1.8	{d18-d21}, [pc], fp
   10bb4:			; <UNDEFINED> instruction: 0xf7f17187
   10bb8:	strcs	lr, [r0, #-2482]	; 0xfffff64e
   10bbc:	rsbvs	r2, r5, r0, lsl r3
   10bc0:	rsbsvs	r4, r5, r1, lsr r6
   10bc4:	stmdavs	r0!, {r2, r3, r9, sp}
   10bc8:	andhi	pc, ip, r4, asr #17
   10bcc:			; <UNDEFINED> instruction: 0xf7f180a3
   10bd0:	adcmi	lr, r8, #100352	; 0x18800
   10bd4:	stmdavs	r0!, {r0, r1, r3, r6, r8, r9, fp, ip, lr, pc}
   10bd8:	ldrtmi	sl, [r1], -r2, lsl #20
   10bdc:	movwls	r2, #8972	; 0x230c
   10be0:	ldc	7, cr15, [r2], {241}	; 0xf1
   10be4:	blle	125abec <mount@plt+0x1258704>
   10be8:	blcs	3377f8 <mount@plt+0x335310>
   10bec:	stmiahi	r3!, {r1, r2, r3, r4, r8, ip, lr, pc}
   10bf0:	tstle	pc, r0, lsl fp	; <UNPREDICTABLE>
   10bf4:			; <UNDEFINED> instruction: 0xf7f14628
   10bf8:	strdvs	lr, [r0, #150]!	; 0x96
   10bfc:	blmi	9634a4 <mount@plt+0x960fbc>
   10c00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10c04:	blls	16ac74 <mount@plt+0x16878c>
   10c08:	teqle	lr, sl, asr r0
   10c0c:	andlt	r4, r7, r8, lsr #12
   10c10:	mvnshi	lr, #12386304	; 0xbd0000
   10c14:	ldrtmi	r4, [r9], -r3, lsr #16
   10c18:			; <UNDEFINED> instruction: 0xf04f4a23
   10c1c:			; <UNDEFINED> instruction: 0xf85935ff
   10c20:	ldrbtmi	r0, [sl], #-0
   10c24:			; <UNDEFINED> instruction: 0xf7f16800
   10c28:			; <UNDEFINED> instruction: 0xe7e7eb7a
   10c2c:			; <UNDEFINED> instruction: 0x4639481d
   10c30:			; <UNDEFINED> instruction: 0xf04f4a1e
   10c34:			; <UNDEFINED> instruction: 0xf85935ff
   10c38:	ldrbtmi	r0, [sl], #-0
   10c3c:			; <UNDEFINED> instruction: 0xf7f16800
   10c40:	ldrb	lr, [fp, lr, ror #22]
   10c44:			; <UNDEFINED> instruction: 0xf04f481a
   10c48:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
   10c4c:	b	84ec18 <mount@plt+0x84c730>
   10c50:	ldmdami	r8, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10c54:	ldrbcc	pc, [pc, #79]!	; 10cab <mount@plt+0xe7c3>	; <UNPREDICTABLE>
   10c58:			; <UNDEFINED> instruction: 0xf7f14478
   10c5c:	bfi	lr, sl, (invalid: 20:13)
   10c60:			; <UNDEFINED> instruction: 0xf04f4815
   10c64:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
   10c68:	b	4cec34 <mount@plt+0x4cc74c>
   10c6c:	ldmdami	r3, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   10c70:	ldrbcc	pc, [pc, #79]!	; 10cc7 <mount@plt+0xe7df>	; <UNPREDICTABLE>
   10c74:			; <UNDEFINED> instruction: 0xf7f14478
   10c78:	ldr	lr, [pc, ip, lsl #20]!
   10c7c:			; <UNDEFINED> instruction: 0xf04f4810
   10c80:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
   10c84:	b	14ec50 <mount@plt+0x14c768>
   10c88:			; <UNDEFINED> instruction: 0xf7f1e7b8
   10c8c:	svclt	0x0000e9d6
   10c90:	andeq	r7, r1, r6, lsr r2
   10c94:	andeq	r0, r0, r4, lsr #4
   10c98:	andeq	r7, r1, r6, lsl #4
   10c9c:	andeq	r0, r0, ip, lsr r2
   10ca0:	andeq	r7, r1, r8, ror r1
   10ca4:	andeq	r0, r0, r8, lsr r2
   10ca8:	andeq	r5, r0, r2, lsl #27
   10cac:	andeq	r5, r0, lr, asr #26
   10cb0:	ldrdeq	r5, [r0], -sl
   10cb4:	strdeq	r5, [r0], -r4
   10cb8:	ldrdeq	r5, [r0], -sl
   10cbc:	andeq	r5, r0, r4, ror #25
   10cc0:	strdeq	r5, [r0], -r2
   10cc4:			; <UNDEFINED> instruction: 0xf7ff2200
   10cc8:	svclt	0x0000bf35
   10ccc:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10cd0:	ldrbtmi	r4, [ip], #2844	; 0xb1c
   10cd4:	adclt	fp, r8, r0, ror r5
   10cd8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10cdc:	strmi	r4, [lr], -r4, lsl #12
   10ce0:	tstcs	r0, r4, lsl #16
   10ce4:	addcs	r4, ip, #22020096	; 0x1500000
   10ce8:			; <UNDEFINED> instruction: 0x9327681b
   10cec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10cf0:	b	ff74ecbc <mount@plt+0xff74c7d4>
   10cf4:	rsbcs	r6, sl, #3719168	; 0x38c000
   10cf8:	movwcc	r2, #4376	; 0x1118
   10cfc:	andcc	pc, r1, #192, 4
   10d00:	andsvs	pc, r4, sp, lsl #17
   10d04:	mvnvs	sl, r1, lsl #28
   10d08:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
   10d0c:	tstls	r1, r2, lsl #6
   10d10:	orrscs	fp, r8, sp, lsl r1
   10d14:			; <UNDEFINED> instruction: 0x47a84630
   10d18:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
   10d1c:	movwcs	r4, #1585	; 0x631
   10d20:			; <UNDEFINED> instruction: 0xf7f12298
   10d24:	bmi	24bc24 <mount@plt+0x24973c>
   10d28:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10d2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10d30:	subsmi	r9, sl, r7, lsr #22
   10d34:	eorlt	sp, r8, r1, lsl #2
   10d38:			; <UNDEFINED> instruction: 0xf7f1bd70
   10d3c:	svclt	0x0000e97e
   10d40:	andeq	r7, r1, r6, lsr #1
   10d44:	andeq	r0, r0, r4, lsr #4
   10d48:	andeq	r7, r1, lr, asr #32
   10d4c:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10d50:	ldrbtmi	r4, [ip], #2844	; 0xb1c
   10d54:	adclt	fp, r8, r0, ror r5
   10d58:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10d5c:	strmi	r4, [lr], -r4, lsl #12
   10d60:	tstcs	r0, r4, lsl #16
   10d64:	addcs	r4, ip, #22020096	; 0x1500000
   10d68:			; <UNDEFINED> instruction: 0x9327681b
   10d6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10d70:	b	fe74ed3c <mount@plt+0xfe74c854>
   10d74:	andscs	r6, r6, #3719168	; 0x38c000
   10d78:	movwcc	r2, #4376	; 0x1118
   10d7c:	andcc	pc, r1, #192, 4
   10d80:	andsvs	pc, r4, sp, lsl #17
   10d84:	mvnvs	sl, r1, lsl #28
   10d88:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
   10d8c:	tstls	r1, r2, lsl #6
   10d90:	orrscs	fp, r8, sp, lsl r1
   10d94:			; <UNDEFINED> instruction: 0x47a84630
   10d98:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
   10d9c:	movwcs	r4, #1585	; 0x631
   10da0:			; <UNDEFINED> instruction: 0xf7f12298
   10da4:	bmi	24bba4 <mount@plt+0x2496bc>
   10da8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10db0:	subsmi	r9, sl, r7, lsr #22
   10db4:	eorlt	sp, r8, r1, lsl #2
   10db8:			; <UNDEFINED> instruction: 0xf7f1bd70
   10dbc:	svclt	0x0000e93e
   10dc0:	andeq	r7, r1, r6, lsr #32
   10dc4:	andeq	r0, r0, r4, lsr #4
   10dc8:	andeq	r6, r1, lr, asr #31
   10dcc:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10dd0:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   10dd4:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
   10dd8:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
   10ddc:			; <UNDEFINED> instruction: 0xf85c221c
   10de0:	strcc	r5, [r1], #-5
   10de4:	strls	r6, [r7, #-2093]	; 0xfffff7d3
   10de8:	streq	pc, [r0, #-79]	; 0xffffffb1
   10dec:	strmi	lr, [r7], #-2496	; 0xfffff640
   10df0:	movwcc	lr, #14797	; 0x39cd
   10df4:			; <UNDEFINED> instruction: 0xf88d6800
   10df8:			; <UNDEFINED> instruction: 0x46691010
   10dfc:	movwcc	lr, #22989	; 0x59cd
   10e00:	strbcs	r9, [sl], #-1026	; 0xfffffbfe
   10e04:	vsubl.s8	<illegal reg q12.5>, d0, d0
   10e08:	strls	r3, [r1], #-1025	; 0xfffffbff
   10e0c:	bl	124edd8 <mount@plt+0x124c8f0>
   10e10:	blmi	1a3634 <mount@plt+0x1a114c>
   10e14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e18:	blls	1eae88 <mount@plt+0x1e89a0>
   10e1c:	qaddle	r4, sl, r1
   10e20:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   10e24:	stmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e28:	andeq	r6, r1, r4, lsr #31
   10e2c:	andeq	r0, r0, r4, lsr #4
   10e30:	andeq	r6, r1, r4, ror #30
   10e34:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10e38:	ldrbtmi	r4, [ip], #2844	; 0xb1c
   10e3c:	adclt	fp, r8, r0, ror r5
   10e40:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10e44:	strmi	r4, [lr], -r4, lsl #12
   10e48:	tstcs	r0, r3, lsl #16
   10e4c:	addscs	r4, r0, #22020096	; 0x1500000
   10e50:			; <UNDEFINED> instruction: 0x9327681b
   10e54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e58:	b	a4ee24 <mount@plt+0xa4c93c>
   10e5c:	andscs	r6, sl, #3719168	; 0x38c000
   10e60:	movwcc	r2, #4380	; 0x111c
   10e64:	andcc	pc, r1, #192, 4
   10e68:	andsvs	pc, r0, sp, lsl #17
   10e6c:	mvnvs	r4, lr, ror #12
   10e70:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
   10e74:	tstls	r0, r1, lsl #6
   10e78:	orrscs	fp, ip, sp, lsl r1
   10e7c:			; <UNDEFINED> instruction: 0x47a84630
   10e80:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
   10e84:	movwcs	r4, #1585	; 0x631
   10e88:			; <UNDEFINED> instruction: 0xf7f1229c
   10e8c:	bmi	24babc <mount@plt+0x2495d4>
   10e90:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10e94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10e98:	subsmi	r9, sl, r7, lsr #22
   10e9c:	eorlt	sp, r8, r1, lsl #2
   10ea0:			; <UNDEFINED> instruction: 0xf7f1bd70
   10ea4:	svclt	0x0000e8ca
   10ea8:	andeq	r6, r1, lr, lsr pc
   10eac:	andeq	r0, r0, r4, lsr #4
   10eb0:	andeq	r6, r1, r6, ror #29
   10eb4:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10eb8:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   10ebc:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
   10ec0:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
   10ec4:			; <UNDEFINED> instruction: 0xf85c221c
   10ec8:	strcc	r5, [r1], #-5
   10ecc:	strls	r6, [r7, #-2093]	; 0xfffff7d3
   10ed0:	streq	pc, [r0, #-79]	; 0xffffffb1
   10ed4:	strmi	lr, [r7], #-2496	; 0xfffff640
   10ed8:	movwcc	lr, #14797	; 0x39cd
   10edc:			; <UNDEFINED> instruction: 0xf88d6800
   10ee0:			; <UNDEFINED> instruction: 0x46691010
   10ee4:	movwcc	lr, #22989	; 0x59cd
   10ee8:	strtcs	r9, [r2], #-1026	; 0xfffffbfe
   10eec:	vsubl.s8	<illegal reg q12.5>, d0, d0
   10ef0:	strls	r3, [r1], #-1025	; 0xfffffbff
   10ef4:	b	ff54eec0 <mount@plt+0xff54c9d8>
   10ef8:	blmi	1a371c <mount@plt+0x1a1234>
   10efc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10f00:	blls	1eaf70 <mount@plt+0x1e8a88>
   10f04:	qaddle	r4, sl, r1
   10f08:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   10f0c:	ldm	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f10:			; <UNDEFINED> instruction: 0x00016ebc
   10f14:	andeq	r0, r0, r4, lsr #4
   10f18:	andeq	r6, r1, ip, ror lr
   10f1c:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10f20:	ldrblt	r4, [r0, #2845]!	; 0xb1d
   10f24:	strdlt	r4, [r9], #76	; 0x4c
   10f28:			; <UNDEFINED> instruction: 0xf85c4605
   10f2c:	strmi	r3, [pc], -r3
   10f30:	tstcs	r0, ip, ror #12
   10f34:			; <UNDEFINED> instruction: 0x46204616
   10f38:	addvc	pc, lr, #1325400064	; 0x4f000000
   10f3c:	movtls	r6, #30747	; 0x781b
   10f40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10f44:	ldmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f48:	tstcs	ip, fp, ror #19
   10f4c:	movwcc	r2, #4638	; 0x121e
   10f50:	andcc	pc, r1, #192, 4
   10f54:	eorvs	r7, r1, r7, lsr #8
   10f58:	stmib	r5, {r1, r5, r6, sp, lr}^
   10f5c:	adcvs	r3, r3, r7, lsl #6
   10f60:	vst4.8	{d27,d29,d31,d33}, [pc :128], r6
   10f64:	strtmi	r7, [r0], -lr, lsl #3
   10f68:	ldmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}
   10f6c:	strtmi	r6, [r1], -r8, lsr #16
   10f70:	vst2.8	{d18-d21}, [pc], r0
   10f74:			; <UNDEFINED> instruction: 0xf7f1728e
   10f78:	bmi	24b9d0 <mount@plt+0x2494e8>
   10f7c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10f80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10f84:	subsmi	r9, sl, r7, asr #22
   10f88:	sublt	sp, r9, r1, lsl #2
   10f8c:			; <UNDEFINED> instruction: 0xf7f1bdf0
   10f90:	svclt	0x0000e854
   10f94:	andeq	r6, r1, r4, asr lr
   10f98:	andeq	r0, r0, r4, lsr #4
   10f9c:	strdeq	r6, [r1], -sl
   10fa0:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10fa4:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   10fa8:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
   10fac:	stmibvs	r4, {r0, r1, r2, r7, ip, sp, pc}^
   10fb0:			; <UNDEFINED> instruction: 0xf85c2214
   10fb4:	strcc	r5, [r1], #-5
   10fb8:	strls	r6, [r5, #-2093]	; 0xfffff7d3
   10fbc:	streq	pc, [r0, #-79]	; 0xffffffb1
   10fc0:	strmi	lr, [r7], #-2496	; 0xfffff640
   10fc4:	stmdavs	r0, {r2, r8, r9, ip, pc}
   10fc8:	andsne	pc, r0, sp, lsl #17
   10fcc:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
   10fd0:	strbcs	r4, [r2], #-770	; 0xfffffcfe
   10fd4:	vsubl.s8	<illegal reg q12.5>, d0, d0
   10fd8:	strls	r3, [r1], #-1025	; 0xfffffbff
   10fdc:	b	184efa8 <mount@plt+0x184cac0>
   10fe0:	blmi	1a3804 <mount@plt+0x1a131c>
   10fe4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10fe8:	blls	16b058 <mount@plt+0x168b70>
   10fec:	qaddle	r4, sl, r1
   10ff0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   10ff4:	stmda	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ff8:	ldrdeq	r6, [r1], -r0
   10ffc:	andeq	r0, r0, r4, lsr #4
   11000:	muleq	r1, r4, sp
   11004:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11008:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   1100c:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
   11010:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
   11014:			; <UNDEFINED> instruction: 0xf85c2218
   11018:	strcc	r5, [r1], #-5
   1101c:	strls	r6, [r7, #-2093]	; 0xfffff7d3
   11020:	streq	pc, [r0, #-79]	; 0xffffffb1
   11024:	strmi	lr, [r7], #-2496	; 0xfffff640
   11028:	movwcc	lr, #18893	; 0x49cd
   1102c:			; <UNDEFINED> instruction: 0xf88d6800
   11030:	stmdbge	r1, {r2, r4, ip}
   11034:	strls	r9, [r3], #-774	; 0xfffffcfa
   11038:	andls	r2, r1, #1442840576	; 0x56000000
   1103c:	strcc	pc, [r1], #-704	; 0xfffffd40
   11040:			; <UNDEFINED> instruction: 0xf7f19402
   11044:	bmi	24b904 <mount@plt+0x24941c>
   11048:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1104c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11050:	subsmi	r9, sl, r7, lsl #22
   11054:	andlt	sp, r9, r1, lsl #2
   11058:			; <UNDEFINED> instruction: 0xf7f0bd30
   1105c:	svclt	0x0000efee
   11060:	andeq	r6, r1, ip, ror #26
   11064:	andeq	r0, r0, r4, lsr #4
   11068:	andeq	r6, r1, lr, lsr #26
   1106c:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11070:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   11074:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
   11078:	stmibvs	r4, {r0, r1, r2, r7, ip, sp, pc}^
   1107c:			; <UNDEFINED> instruction: 0xf85c2214
   11080:	strcc	r5, [r1], #-5
   11084:	strls	r6, [r5, #-2093]	; 0xfffff7d3
   11088:	streq	pc, [r0, #-79]	; 0xffffffb1
   1108c:	strmi	lr, [r7], #-2496	; 0xfffff640
   11090:	stmdavs	r0, {r2, r8, r9, ip, pc}
   11094:	andsne	pc, r0, sp, lsl #17
   11098:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
   1109c:	ldrbcs	r4, [r2], #-770	; 0xfffffcfe
   110a0:	vsubl.s8	<illegal reg q12.5>, d0, d0
   110a4:	strls	r3, [r1], #-1025	; 0xfffffbff
   110a8:	ldmib	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110ac:	blmi	1a38d0 <mount@plt+0x1a13e8>
   110b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   110b4:	blls	16b124 <mount@plt+0x168c3c>
   110b8:	qaddle	r4, sl, r1
   110bc:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   110c0:	svc	0x00baf7f0
   110c4:	andeq	r6, r1, r4, lsl #26
   110c8:	andeq	r0, r0, r4, lsr #4
   110cc:	andeq	r6, r1, r8, asr #25
   110d0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   110d4:	ldrblt	r4, [r0, #2848]!	; 0xb20
   110d8:			; <UNDEFINED> instruction: 0xf2ad44fc
   110dc:			; <UNDEFINED> instruction: 0x46054d1c
   110e0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   110e4:	strbtmi	r4, [ip], -pc, lsl #12
   110e8:	ldrmi	r2, [r6], -r0, lsl #2
   110ec:	vmax.s8	d20, d0, d16
   110f0:	ldmdavs	fp, {r2, r4, r9, lr}
   110f4:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   110f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   110fc:	ldm	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11100:	tstcs	r4, fp, ror #19
   11104:	movwcc	r2, #4698	; 0x125a
   11108:	andcc	pc, r1, #192, 4
   1110c:	eorvs	r7, r1, r7, lsr #8
   11110:	stmib	r5, {r1, r5, r6, sp, lr}^
   11114:	adcvs	r3, r3, r7, lsl #6
   11118:	vand	d27, d16, d22
   1111c:			; <UNDEFINED> instruction: 0x46204114
   11120:	stmdblt	r8!, {r4, r5, r7, r8, r9, sl, lr}
   11124:	stmdavs	r2!, {r0, r1, r9, sl, lr}
   11128:	strtmi	r6, [r1], -r8, lsr #16
   1112c:	ldmib	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11130:	blmi	263960 <mount@plt+0x261478>
   11134:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11138:			; <UNDEFINED> instruction: 0xf8dd681a
   1113c:	subsmi	r3, sl, r4, lsl r4
   11140:	vrhadd.s8	d13, d13, d5
   11144:	ldcllt	13, cr4, [r0, #112]!	; 0x70
   11148:	andseq	pc, r5, pc, rrx
   1114c:			; <UNDEFINED> instruction: 0xf7f0e7f0
   11150:	svclt	0x0000ef74
   11154:	andeq	r6, r1, r0, lsr #25
   11158:	andeq	r0, r0, r4, lsr #4
   1115c:	andeq	r6, r1, r4, asr #24
   11160:	stmdbcs	r7, {r4, r5, r8, sl, ip, sp, pc}
   11164:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   11168:	addlt	r4, sp, sl, lsl ip
   1116c:	ldrbtmi	r4, [ip], #-2842	; 0xfffff4e6
   11170:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11174:			; <UNDEFINED> instruction: 0xf04f930b
   11178:	andle	r0, fp, r0, lsl #6
   1117c:			; <UNDEFINED> instruction: 0xf954f7ff
   11180:	blmi	5639e0 <mount@plt+0x5614f8>
   11184:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11188:	blls	2eb1f8 <mount@plt+0x2e8d10>
   1118c:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   11190:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   11194:	stmibvs	r1, {r2, r3, r9, sl, lr}^
   11198:	andls	r2, sl, #0, 6
   1119c:	eorcs	r3, r8, #1073741824	; 0x40000000
   111a0:	smlabtne	r7, r0, r9, lr
   111a4:	stmdbge	r1, {r0, r1, r8, ip, pc}
   111a8:	stmib	sp, {fp, sp, lr}^
   111ac:	stmib	sp, {r2, r8, r9, ip, sp}^
   111b0:			; <UNDEFINED> instruction: 0xf88d3306
   111b4:	ldrcs	r4, [r2], #-20	; 0xffffffec
   111b8:	vsubw.s8	<illegal reg q12.5>, q0, d8
   111bc:	andls	r3, r1, #16777216	; 0x1000000
   111c0:	strcs	r9, [r8], #-1026	; 0xfffffbfe
   111c4:	ldreq	pc, [sp], #-704	; 0xfffffd40
   111c8:			; <UNDEFINED> instruction: 0xf7f19409
   111cc:	ldrb	lr, [r7, sl, ror #18]
   111d0:	svc	0x0032f7f0
   111d4:	andeq	r6, r1, sl, lsl #24
   111d8:	andeq	r0, r0, r4, lsr #4
   111dc:	strdeq	r6, [r1], -r4
   111e0:			; <UNDEFINED> instruction: 0xf7ffb109
   111e4:	andcs	fp, r1, #540672	; 0x84000
   111e8:	svclt	0x00baf7ff
   111ec:			; <UNDEFINED> instruction: 0x4617b5f0
   111f0:	ldmdbcs	r1, {r0, r5, r9, fp, lr}
   111f4:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   111f8:	vqdmlsl.s32	q2, d13, d16
   111fc:	ldrbtmi	r4, [sl], #-3372	; 0xfffff2d4
   11200:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11204:	strtcc	pc, [r4], #-2253	; 0xfffff733
   11208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1120c:	mvfgesp	f5, #0.0
   11210:	strmi	r4, [ip], -r5, lsl #12
   11214:	addvs	pc, r4, #1325400064	; 0x4f000000
   11218:	ldrtmi	r2, [r0], -r0, lsl #2
   1121c:	stmda	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11220:			; <UNDEFINED> instruction: 0x212069eb
   11224:	movwcc	r2, #4626	; 0x1212
   11228:	andcc	pc, r1, #192, 4
   1122c:	andseq	pc, r5, pc, rrx
   11230:	eorsvs	r7, r1, r4, lsr r4
   11234:	stmib	r5, {r1, r4, r5, r6, sp, lr}^
   11238:	adcsvs	r3, r3, r7, lsl #6
   1123c:	vst4.8	{d27,d29,d31,d33}, [pc :128], r7
   11240:	ldrtmi	r6, [r0], -r4, lsl #3
   11244:	ldrhlt	r4, [r0, #-120]!	; 0xffffff88
   11248:	blmi	323a84 <mount@plt+0x32159c>
   1124c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11250:			; <UNDEFINED> instruction: 0xf8dd681a
   11254:	subsmi	r3, sl, r4, lsr #8
   11258:	vrhadd.s8	d13, d13, d12
   1125c:	ldcllt	13, cr4, [r0, #176]!	; 0xb0
   11260:			; <UNDEFINED> instruction: 0xf8e2f7ff
   11264:			; <UNDEFINED> instruction: 0x4603e7f0
   11268:	stmdavs	r8!, {r1, r4, r5, fp, sp, lr}
   1126c:			; <UNDEFINED> instruction: 0xf7f14631
   11270:			; <UNDEFINED> instruction: 0xe7e9e918
   11274:	mcr	7, 7, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   11278:	andeq	r6, r1, sl, ror fp
   1127c:	andeq	r0, r0, r4, lsr #4
   11280:	andeq	r6, r1, ip, lsr #22
   11284:	adclt	fp, sl, r0, ror r5
   11288:			; <UNDEFINED> instruction: 0x46044e19
   1128c:	stmdage	r4, {r0, r3, r4, r8, r9, fp, lr}
   11290:			; <UNDEFINED> instruction: 0x460d447e
   11294:			; <UNDEFINED> instruction: 0x21002294
   11298:	mcrge	8, 0, r5, cr1, cr3, {7}
   1129c:			; <UNDEFINED> instruction: 0x9329681b
   112a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   112a4:	stmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   112a8:	rorcs	r6, r3, #19
   112ac:	movwcc	r4, #5680	; 0x1630
   112b0:	movwcc	lr, #31172	; 0x79c4
   112b4:	tstcs	lr, #201326592	; 0xc000000
   112b8:	movwcc	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   112bc:			; <UNDEFINED> instruction: 0x23209302
   112c0:	movwcs	r9, #29441	; 0x7301
   112c4:	andscc	pc, r4, sp, lsl #17
   112c8:	stmdblt	r8!, {r3, r5, r7, r8, r9, sl, lr}
   112cc:	ldrtmi	r4, [r1], -r3, lsl #12
   112d0:	adccs	r6, r0, #32, 16	; 0x200000
   112d4:	stmia	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   112d8:	blmi	1a3afc <mount@plt+0x1a1614>
   112dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   112e0:	blls	a6b350 <mount@plt+0xa68e68>
   112e4:	qaddle	r4, sl, r1
   112e8:	ldcllt	0, cr11, [r0, #-168]!	; 0xffffff58
   112ec:	mcr	7, 5, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   112f0:	andeq	r6, r1, r8, ror #21
   112f4:	andeq	r0, r0, r4, lsr #4
   112f8:	muleq	r1, ip, sl
   112fc:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11300:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
   11304:	cfldrsmi	mvf4, [r6, #-1008]	; 0xfffffc10
   11308:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
   1130c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   11310:	stmdavs	sp!, {r0, sl, ip, sp}
   11314:			; <UNDEFINED> instruction: 0xf04f9507
   11318:	ldrcs	r0, [ip, #-1280]	; 0xfffffb00
   1131c:	strmi	lr, [r7], #-2496	; 0xfffff640
   11320:	movwcc	lr, #14797	; 0x39cd
   11324:	strtmi	r9, [sl], -r6, lsl #4
   11328:	andsne	pc, r0, sp, lsl #17
   1132c:	stmdavs	r0, {r0, r3, r5, r6, r9, sl, lr}
   11330:	strls	r9, [r2], #-773	; 0xfffffcfb
   11334:	strls	r2, [r0, #-1118]	; 0xfffffba2
   11338:	strcc	pc, [r1], #-704	; 0xfffffd40
   1133c:			; <UNDEFINED> instruction: 0xf7f19401
   11340:	bmi	24b608 <mount@plt+0x249120>
   11344:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11348:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1134c:	subsmi	r9, sl, r7, lsl #22
   11350:	andlt	sp, r9, r1, lsl #2
   11354:			; <UNDEFINED> instruction: 0xf7f0bd30
   11358:	svclt	0x0000ee70
   1135c:	andeq	r6, r1, r4, ror sl
   11360:	andeq	r0, r0, r4, lsr #4
   11364:	andeq	r6, r1, r2, lsr sl
   11368:	movwcs	r6, #2048	; 0x800
   1136c:	ldmlt	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11370:			; <UNDEFINED> instruction: 0x4606b570
   11374:			; <UNDEFINED> instruction: 0xf5ad4c2c
   11378:	stmdami	ip!, {r0, r7, r8, sl, fp, sp, lr}
   1137c:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   11380:	stmdapl	r0!, {r0, r1, r3, r5, r8, sl, fp, lr}
   11384:	stmdavs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   11388:	streq	pc, [r4], #-2253	; 0xfffff733
   1138c:	andeq	pc, r0, pc, asr #32
   11390:			; <UNDEFINED> instruction: 0xf7f16830
   11394:	stmdacs	r0, {r1, r2, r7, fp, sp, lr, pc}
   11398:			; <UNDEFINED> instruction: 0xac01db10
   1139c:	movtcs	r6, #10288	; 0x2830
   113a0:	addvs	pc, r0, #1325400064	; 0x4f000000
   113a4:			; <UNDEFINED> instruction: 0xf7f14621
   113a8:	stmdacs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   113ac:			; <UNDEFINED> instruction: 0xf7f0da1f
   113b0:	stmdavs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
   113b4:	svclt	0x0018380b
   113b8:	rscscc	pc, pc, pc, asr #32
   113bc:	blmi	6e3c38 <mount@plt+0x6e1750>
   113c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   113c4:			; <UNDEFINED> instruction: 0xf8dd681a
   113c8:	subsmi	r3, sl, r4, lsl #8
   113cc:			; <UNDEFINED> instruction: 0xf50dd12a
   113d0:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
   113d4:	blcs	3eb468 <mount@plt+0x3e8f80>
   113d8:	addmi	sp, r3, #180224	; 0x2c000
   113dc:	stmiahi	r2!, {r0, r3, fp, ip, lr, pc}
   113e0:	andle	r2, r8, r2, lsl #20
   113e4:			; <UNDEFINED> instruction: 0xf0233303
   113e8:	bne	ff011ffc <mount@plt+0xff00fb14>
   113ec:	stmdacs	pc, {r2, r3, r4, sl, lr}	; <UNPREDICTABLE>
   113f0:	strdcs	sp, [r0], -r0
   113f4:	blcs	90b384 <mount@plt+0x908e9c>
   113f8:			; <UNDEFINED> instruction: 0xf7f0d908
   113fc:	stmdbvs	r2!, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
   11400:			; <UNDEFINED> instruction: 0x46034252
   11404:	rscscc	pc, pc, pc, asr #32
   11408:	bfi	r6, sl, #0, #24
   1140c:	andscs	r4, r0, #10240	; 0x2800
   11410:	tstcs	r1, sl, lsl #16
   11414:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   11418:			; <UNDEFINED> instruction: 0xf7f0681b
   1141c:			; <UNDEFINED> instruction: 0xf04fee52
   11420:			; <UNDEFINED> instruction: 0xe7cb30ff
   11424:	mcr	7, 0, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   11428:	strdeq	r6, [r1], -sl
   1142c:	andeq	r0, r0, r4, lsr #4
   11430:	strdeq	r6, [r1], -r4
   11434:			; <UNDEFINED> instruction: 0x000169b8
   11438:	andeq	r0, r0, r8, lsr r2
   1143c:	strdeq	r3, [r0], -r2
   11440:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   11444:			; <UNDEFINED> instruction: 0x4616b570
   11448:	ldrbtmi	r4, [ip], #2592	; 0xa20
   1144c:	addslt	r6, r4, r5, asr #19
   11450:	strcc	r2, [r1, #-1024]	; 0xfffffc00
   11454:	strpl	lr, [r7, #-2496]	; 0xfffff640
   11458:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   1145c:	ldmdavs	r2, {fp, sp, lr}
   11460:			; <UNDEFINED> instruction: 0xf04f9213
   11464:	strtmi	r0, [r2], -r0, lsl #4
   11468:	andsne	pc, r4, sp, lsr #17
   1146c:	strls	sl, [r1], #-2312	; 0xfffff6f8
   11470:	tstcc	r0, #1207959552	; 0x48000000
   11474:	vrshl.s8	d25, d6, d0
   11478:	movwls	r3, #17665	; 0x4501
   1147c:	strls	sl, [r7], #-2817	; 0xfffff4ff
   11480:	stmib	sp, {r2, r3, sl, ip, pc}^
   11484:	movwls	r4, #33794	; 0x8402
   11488:	stmib	sp, {r4, r8, r9, sp}^
   1148c:	strcs	r4, [r2], #-1037	; 0xfffffbf3
   11490:	andspl	pc, r6, sp, lsr #17
   11494:			; <UNDEFINED> instruction: 0xf8ad250c
   11498:	tstls	r0, #4
   1149c:	ldrls	r4, [r1], -fp, ror #8
   114a0:	blge	3f60e4 <mount@plt+0x3f3bfc>
   114a4:	stmib	sp, {r0, r3, r8, sl, ip, pc}^
   114a8:			; <UNDEFINED> instruction: 0xf7f0340a
   114ac:	bmi	24cb3c <mount@plt+0x24a654>
   114b0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   114b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   114b8:	subsmi	r9, sl, r3, lsl fp
   114bc:	andslt	sp, r4, r1, lsl #2
   114c0:			; <UNDEFINED> instruction: 0xf7f0bd70
   114c4:	svclt	0x0000edba
   114c8:	andeq	r6, r1, lr, lsr #18
   114cc:	andeq	r0, r0, r4, lsr #4
   114d0:	andeq	r6, r1, r6, asr #17
   114d4:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   114d8:	ldrlt	r2, [r0, #-512]!	; 0xfffffe00
   114dc:	strcc	pc, [r1, #-576]	; 0xfffffdc0
   114e0:	ldrbtmi	r6, [ip], #2499	; 0x9c3
   114e4:	addlt	r8, pc, sp, asr #1
   114e8:	movwcc	r4, #7448	; 0x1d18
   114ec:	stmdavs	ip, {r1, r3, r6, r7, sp, lr}
   114f0:	movwcc	lr, #31168	; 0x79c0
   114f4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   114f8:	stmdavs	sp!, {fp, sp, lr}
   114fc:			; <UNDEFINED> instruction: 0xf04f950d
   11500:	addvs	r0, fp, r0, lsl #10
   11504:	stmdbge	r6, {r0, r8, ip, pc}
   11508:	andmi	lr, r2, #3358720	; 0x334000
   1150c:	ldrcs	sl, [r0], #-2819	; 0xfffff4fd
   11510:	stmib	sp, {r1, r3, r9, ip, pc}^
   11514:	movwls	r2, #25092	; 0x6204
   11518:	stmib	sp, {r2, r3, r8, r9, sp}^
   1151c:			; <UNDEFINED> instruction: 0xf8ad220b
   11520:	strcs	r4, [r1], #-12
   11524:	blge	76148 <mount@plt+0x73c60>
   11528:	strcc	lr, [r8], #-2509	; 0xfffff633
   1152c:	stcl	7, cr15, [r0, #-960]!	; 0xfffffc40
   11530:	blmi	1a3d54 <mount@plt+0x1a186c>
   11534:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11538:	blls	36b5a8 <mount@plt+0x3690c0>
   1153c:	qaddle	r4, sl, r1
   11540:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
   11544:	ldcl	7, cr15, [r8, #-960]!	; 0xfffffc40
   11548:	muleq	r1, r6, r8
   1154c:	andeq	r0, r0, r4, lsr #4
   11550:	andeq	r6, r1, r4, asr #16
   11554:	svcmi	0x00f0e92d
   11558:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   1155c:	vstmiami	r9!, {d8}
   11560:	addslt	r4, r9, ip, ror r4
   11564:	stmib	sp, {r2, r8, sl, fp, sp, pc}^
   11568:	stmibmi	r7!, {r0, r4, r9, ip}
   1156c:	bpl	44cd94 <mount@plt+0x44a8ac>
   11570:	strmi	r4, [r5], -r6, lsr #21
   11574:	strls	r4, [r3], #-1145	; 0xfffffb87
   11578:	strcs	sl, [r0], #-2058	; 0xfffff7f6
   1157c:	cdp	8, 0, cr5, cr8, cr10, {4}
   11580:	ldmdavs	r2, {r4, r7, r9, fp}
   11584:			; <UNDEFINED> instruction: 0xf04f9217
   11588:			; <UNDEFINED> instruction: 0xf8ad0200
   1158c:	blmi	fe81d6c4 <mount@plt+0xfe81b1dc>
   11590:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
   11594:	ldrmi	lr, [r4], #-2509	; 0xfffff633
   11598:	blge	1f61a8 <mount@plt+0x1f3cc0>
   1159c:	subsmi	pc, r8, sp, lsr #17
   115a0:	movwcs	r9, #49930	; 0xc30a
   115a4:	strmi	lr, [lr], #-2509	; 0xfffff633
   115a8:	blge	1761dc <mount@plt+0x173cf4>
   115ac:	movwls	r9, #50192	; 0xc410
   115b0:	movwls	r2, #54017	; 0xd301
   115b4:	bcs	44ce1c <mount@plt+0x44a934>
   115b8:	bne	fe44ce20 <mount@plt+0xfe44a938>
   115bc:			; <UNDEFINED> instruction: 0xf7fe6828
   115c0:	cdpne	15, 0, cr15, cr6, cr15, {7}
   115c4:	rscshi	pc, r5, r0, asr #5
   115c8:			; <UNDEFINED> instruction: 0x9c046aab
   115cc:	ldfnep	f3, [r2], #236	; 0xec
   115d0:			; <UNDEFINED> instruction: 0xf0224620
   115d4:	tstcs	r1, r3, lsl #4
   115d8:	ldcl	7, cr15, [r2, #-960]!	; 0xfffffc40
   115dc:			; <UNDEFINED> instruction: 0xf1ba9c04
   115e0:			; <UNDEFINED> instruction: 0xf0000f00
   115e4:	svcge	0x001180ca
   115e8:			; <UNDEFINED> instruction: 0xf04f46b1
   115ec:	ldrbmi	r0, [r6], -r0, lsl #22
   115f0:	svceq	0x000ff1b9
   115f4:	svclt	0x00c846c8
   115f8:	stcle	6, cr9, [r9], {1}
   115fc:	andcc	lr, r3, r4, lsr r0
   11600:	andeq	pc, r3, r0, lsr #32
   11604:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   11608:			; <UNDEFINED> instruction: 0xf1b84404
   1160c:	stcle	15, cr0, [sl, #-60]!	; 0xffffffc4
   11610:	stmdacs	pc, {r5, fp, sp, lr}	; <UNPREDICTABLE>
   11614:	strmi	sp, [r0, #2343]	; 0x927
   11618:	stmdbls	r8, {r0, r2, r5, r8, r9, ip, lr, pc}
   1161c:	ldmdbhi	fp!, {r1, r2, r5, r6, r7, fp, pc}
   11620:	streq	lr, [r3], -r6, lsr #20
   11624:	stmdbcs	r0, {r1, r2, r5, r6, r7, pc}
   11628:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   1162c:	addsmi	r6, sl, #14811136	; 0xe20000
   11630:	bvs	b05dcc <mount@plt+0xb038e4>
   11634:	addsmi	r6, sl, #10616832	; 0xa20000
   11638:			; <UNDEFINED> instruction: 0xf016d1e1
   1163c:	stmiahi	r3!, {r4, r8, r9, sl, fp}
   11640:	svclt	0x00189a00
   11644:	blcs	d9e50 <mount@plt+0xd7968>
   11648:	andsle	r9, r2, r0, lsl #4
   1164c:	eorle	r2, r1, r2, lsl #22
   11650:	blcs	2c104 <mount@plt+0x29c1c>
   11654:	ldmdavs	r9!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
   11658:	blls	62ee0 <mount@plt+0x609f8>
   1165c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   11660:	stmdavs	r0!, {r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}
   11664:	stcls	7, cr14, [r4], {203}	; 0xcb
   11668:	mcrcs	8, 0, r6, cr0, cr14, {7}
   1166c:	smlsdcc	ip, r8, r0, sp
   11670:	ldmdacs	r3, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11674:	vmla.i8	d22, d0, d19
   11678:	blcs	31950 <mount@plt+0x2f468>
   1167c:	strtmi	sp, [r0], -fp, lsr #22
   11680:			; <UNDEFINED> instruction: 0xffd2f7fe
   11684:	mcrcs	8, 0, r6, cr0, cr14, {7}
   11688:	addshi	pc, r5, r0
   1168c:			; <UNDEFINED> instruction: 0xf04f9c04
   11690:	strb	r0, [ip, r1, lsl #22]!
   11694:	ldmdble	r8!, {r0, r1, r5, fp, sp}
   11698:	ldcl	7, cr15, [r2, #960]	; 0x3c0
   1169c:	rsbmi	r6, r3, #36, 18	; 0x90000
   116a0:	bvs	1ae96b4 <mount@plt+0x1ae71cc>
   116a4:	subsle	r2, sl, r4, lsl #22
   116a8:	ldreq	r6, [r9, fp, ror #21]
   116ac:	stmdals	r4, {r5, r6, r8, sl, ip, lr, pc}
   116b0:	blcc	d7f4 <mount@plt+0xb30c>
   116b4:	stcl	7, cr15, [r4], #-960	; 0xfffffc40
   116b8:	blmi	1524018 <mount@plt+0x1521b30>
   116bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   116c0:	blls	5eb730 <mount@plt+0x5e9248>
   116c4:			; <UNDEFINED> instruction: 0xf040405a
   116c8:			; <UNDEFINED> instruction: 0x46588097
   116cc:	ldc	0, cr11, [sp], #100	; 0x64
   116d0:	pop	{r1, r8, r9, fp, pc}
   116d4:	qsub8mi	r8, r0, r0
   116d8:			; <UNDEFINED> instruction: 0x46984619
   116dc:			; <UNDEFINED> instruction: 0xf9a0f7ff
   116e0:	mvnle	r2, r0, lsl #16
   116e4:	stc	7, cr15, [ip, #960]!	; 0x3c0
   116e8:	svceq	0x005af118
   116ec:	movweq	pc, #456	; 0x1c8	; <UNPREDICTABLE>
   116f0:	subsle	r6, r3, r3
   116f4:	svceq	0x005ff118
   116f8:			; <UNDEFINED> instruction: 0xf118d0d9
   116fc:	sbcsle	r0, r6, r2, lsl #30
   11700:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   11704:	stcl	7, cr15, [r4], {240}	; 0xf0
   11708:	stcls	7, cr14, [r2], {209}	; 0xd1
   1170c:	blmi	10d9f54 <mount@plt+0x10d7a6c>
   11710:	stmdami	r3, {r0, r8, sp}^
   11714:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   11718:			; <UNDEFINED> instruction: 0xf7f0681b
   1171c:			; <UNDEFINED> instruction: 0xe7c6ecd2
   11720:			; <UNDEFINED> instruction: 0xf7f04620
   11724:			; <UNDEFINED> instruction: 0xf1bbec2e
   11728:	cmnle	r7, r0, lsl #30
   1172c:			; <UNDEFINED> instruction: 0x069a9b10
   11730:			; <UNDEFINED> instruction: 0xf1b8d42a
   11734:			; <UNDEFINED> instruction: 0xf43f0f00
   11738:	stcls	15, cr10, [r2], {61}	; 0x3d
   1173c:	ldmdami	r7!, {r0, r1, r6, r9, sl, lr}
   11740:	bmi	e19b4c <mount@plt+0xe17664>
   11744:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   11748:			; <UNDEFINED> instruction: 0xf7f06800
   1174c:	andcs	lr, r1, r8, ror #27
   11750:	stcl	7, cr15, [ip, #-960]	; 0xfffffc40
   11754:	stmdals	r4, {r0, r1, r7, r9, sl, lr}
   11758:	ldc	7, cr15, [r2], {240}	; 0xf0
   1175c:			; <UNDEFINED> instruction: 0xf114e7ac
   11760:	svclt	0x00180f02
   11764:	svceq	0x005ff114
   11768:	bvs	ffb059f4 <mount@plt+0xffb0350c>
   1176c:	ldrle	r0, [lr], #1945	; 0x799
   11770:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   11774:	stc	7, cr15, [ip], {240}	; 0xf0
   11778:			; <UNDEFINED> instruction: 0x4620e799
   1177c:	stc	7, cr15, [r0], {240}	; 0xf0
   11780:			; <UNDEFINED> instruction: 0x069b9b10
   11784:	svcge	0x0016f57f
   11788:	ldrdmi	lr, [r2], -sp
   1178c:	blmi	8d9fdc <mount@plt+0x8d7af4>
   11790:	stmiapl	r3!, {r0, r8, sp}^
   11794:			; <UNDEFINED> instruction: 0xf7f0681b
   11798:			; <UNDEFINED> instruction: 0xe70bec94
   1179c:	eorcs	r9, r4, #512	; 0x200
   117a0:	tstcs	r1, lr, lsl fp
   117a4:	stmiapl	r3!, {r0, r5, fp, lr}^
   117a8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   117ac:	stc	7, cr15, [r8], {240}	; 0xf0
   117b0:			; <UNDEFINED> instruction: 0x46b3e77d
   117b4:	stmdals	r4, {r7, r8, r9, sl, sp, lr, pc}
   117b8:	ldrdlt	pc, [r0], -sp
   117bc:	bl	ff84f784 <mount@plt+0xff84d29c>
   117c0:	blcs	383c8 <mount@plt+0x35ee0>
   117c4:	svcge	0x0078f43f
   117c8:	eorcs	r9, lr, #512	; 0x200
   117cc:	tstcs	r1, r3, lsl fp
   117d0:			; <UNDEFINED> instruction: 0xf04f4817
   117d4:	stmiapl	r3!, {r8, r9, fp}^
   117d8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   117dc:	ldcl	7, cr15, [r0], #-960	; 0xfffffc40
   117e0:	stcls	7, cr14, [r2], {106}	; 0x6a
   117e4:	blmi	35a028 <mount@plt+0x357b40>
   117e8:	ldmdami	r2, {r0, r8, sp}
   117ec:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   117f0:			; <UNDEFINED> instruction: 0xf7f0681b
   117f4:	ldrb	lr, [sl, -r6, ror #24]
   117f8:	ldc	7, cr15, [lr], {240}	; 0xf0
   117fc:	ldrdlt	pc, [r0], -sp
   11800:	svclt	0x0000e7de
   11804:	muleq	r0, r8, r3
   11808:	andeq	r6, r1, r4, lsl #16
   1180c:	andeq	r0, r0, r4, lsr #4
   11810:	andeq	r6, r1, r6, ror #15
   11814:			; <UNDEFINED> instruction: 0x000166bc
   11818:	strdeq	r5, [r0], -r6
   1181c:	andeq	r0, r0, r8, lsr r2
   11820:	strdeq	r3, [r0], -r2
   11824:	andeq	r5, r0, r6, asr #3
   11828:	andeq	r5, r0, r6, lsl #5
   1182c:	andeq	r5, r0, r8, lsr #4
   11830:	andeq	r5, r0, r4, lsr r2
   11834:	ldrdeq	r5, [r0], -r2
   11838:	addlt	fp, r7, r0, lsr r5
   1183c:	strmi	r6, [ip], -sp, lsl #16
   11840:	andcs	r4, r1, #19922944	; 0x1300000
   11844:	stmdbge	r3, {r9, ip, pc}
   11848:	strmi	lr, [r3, #-2509]	; 0xfffff633
   1184c:	stcmi	13, cr4, [fp], {10}
   11850:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   11854:	strls	r6, [r5], #-2084	; 0xfffff7dc
   11858:	streq	pc, [r0], #-79	; 0xffffffb1
   1185c:			; <UNDEFINED> instruction: 0xff66f7fe
   11860:	blmi	1a4084 <mount@plt+0x1a1b9c>
   11864:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11868:	blls	16b8d8 <mount@plt+0x1693f0>
   1186c:	qaddle	r4, sl, r1
   11870:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   11874:	bl	ff84f83c <mount@plt+0xff84d354>
   11878:	andeq	r6, r1, r8, lsr #10
   1187c:	andeq	r0, r0, r4, lsr #4
   11880:	andeq	r6, r1, r4, lsl r5
   11884:	addlt	fp, r2, r0, lsl r5
   11888:	strls	r2, [r0], #-1025	; 0xfffffbff
   1188c:			; <UNDEFINED> instruction: 0xff4ef7fe
   11890:	ldclt	0, cr11, [r0, #-8]
   11894:	addlt	fp, r7, r0, lsr r5
   11898:	strmi	r6, [ip], -sp, lsl #16
   1189c:	andcs	r4, r0, #19922944	; 0x1300000
   118a0:	stmdbge	r3, {r9, ip, pc}
   118a4:	strmi	lr, [r3, #-2509]	; 0xfffff633
   118a8:	sfmmi	f2, 4, [fp, #-4]
   118ac:	ldrbtmi	r4, [sp], #-3083	; 0xfffff3f5
   118b0:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   118b4:			; <UNDEFINED> instruction: 0xf04f9405
   118b8:			; <UNDEFINED> instruction: 0xf7fe0400
   118bc:	bmi	2515a0 <mount@plt+0x24f0b8>
   118c0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   118c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   118c8:	subsmi	r9, sl, r5, lsl #22
   118cc:	andlt	sp, r7, r1, lsl #2
   118d0:			; <UNDEFINED> instruction: 0xf7f0bd30
   118d4:	svclt	0x0000ebb2
   118d8:	andeq	r6, r1, sl, asr #9
   118dc:	andeq	r0, r0, r4, lsr #4
   118e0:			; <UNDEFINED> instruction: 0x000164b6
   118e4:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   118e8:	ldrlt	r2, [r0, #-772]!	; 0xfffffcfc
   118ec:	cfldrsmi	mvf4, [r7, #-1008]	; 0xfffffc10
   118f0:	strmi	fp, [r4], -r5, lsl #1
   118f4:	movwls	r2, #520	; 0x208
   118f8:	orrvc	pc, r7, pc, asr #8
   118fc:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   11900:	stmdavs	r0, {r1, r8, r9, fp, sp, pc}
   11904:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   11908:	streq	pc, [r0, #-79]	; 0xffffffb1
   1190c:	strls	r2, [r2, #-1281]	; 0xfffffaff
   11910:	bl	14f8d8 <mount@plt+0x14d3f0>
   11914:	blle	39b91c <mount@plt+0x399434>
   11918:	andcs	r6, r0, r3, ror #21
   1191c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11920:	bmi	2ea4b4 <mount@plt+0x2e7fcc>
   11924:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   11928:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1192c:	subsmi	r9, sl, r3, lsl #22
   11930:	andlt	sp, r5, r8, lsl #2
   11934:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   11938:			; <UNDEFINED> instruction: 0xf7f04478
   1193c:			; <UNDEFINED> instruction: 0xf04febaa
   11940:			; <UNDEFINED> instruction: 0xe7ee30ff
   11944:	bl	1e4f90c <mount@plt+0x1e4d424>
   11948:	andeq	r6, r1, ip, lsl #9
   1194c:	andeq	r0, r0, r4, lsr #4
   11950:	andeq	r6, r1, r2, asr r4
   11954:	andeq	r5, r0, r4, lsl #2
   11958:	svcmi	0x00f0e92d
   1195c:	stmibmi	r1!, {r0, r2, r3, r9, sl, lr}
   11960:	cfstr64mi	mvdx15, [r0, #692]	; 0x2b4
   11964:	bmi	fe8231c4 <mount@plt+0xfe820cdc>
   11968:	ldrbtmi	fp, [r9], #-151	; 0xffffff69
   1196c:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   11970:	bicmi	pc, r0, #54525952	; 0x3400000
   11974:	cmpcc	r4, #3
   11978:			; <UNDEFINED> instruction: 0xf1a9588a
   1197c:	bvs	ff013a04 <mount@plt+0xff01151c>
   11980:	strteq	pc, [ip], #-425	; 0xfffffe57
   11984:	andsvs	r6, sl, r2, lsl r8
   11988:	andeq	pc, r0, #79	; 0x4f
   1198c:			; <UNDEFINED> instruction: 0xf8492300
   11990:	strbeq	r4, [r4, r0, lsr #24]
   11994:	ldccc	8, cr15, [r0], {73}	; 0x49
   11998:	andseq	pc, r0, #79	; 0x4f
   1199c:	stccc	8, cr15, [ip], #-292	; 0xfffffedc
   119a0:	tsteq	ip, pc, asr #32	; <UNPREDICTABLE>
   119a4:	movwcc	lr, #14665	; 0x3949
   119a8:	movwcc	lr, #43337	; 0xa949
   119ac:			; <UNDEFINED> instruction: 0xf8294b8f
   119b0:			; <UNDEFINED> instruction: 0xf04f2c2c
   119b4:	ldrbtmi	r0, [fp], #-513	; 0xfffffdff
   119b8:	svclt	0x00419305
   119bc:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
   119c0:	andscc	pc, r0, r8, asr #17
   119c4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   119c8:	andscc	pc, r4, r8, asr #17
   119cc:			; <UNDEFINED> instruction: 0xf8c84b88
   119d0:			; <UNDEFINED> instruction: 0xf1a91004
   119d4:	ldrbtmi	r0, [fp], #-308	; 0xfffffecc
   119d8:			; <UNDEFINED> instruction: 0xf50d9307
   119dc:	tstls	r4, r1, lsl #6
   119e0:	stmib	r8, {r2, r4, r8, r9, ip, sp}^
   119e4:	movwls	r1, #25090	; 0x6202
   119e8:	ldccc	8, cr15, [r4], #-292	; 0xfffffedc
   119ec:	andcs	r9, r0, #3072	; 0xc00
   119f0:	strbmi	r9, [r1], -r4, lsl #24
   119f4:	vst2.8	{d22-d23}, [pc :64], r8
   119f8:	rsbvs	r4, r3, r0, lsl #7
   119fc:	stc	7, cr15, [sl, #-960]	; 0xfffffc40
   11a00:	ble	b19218 <mount@plt+0xb16d30>
   11a04:	ldc	7, cr15, [ip], {240}	; 0xf0
   11a08:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}
   11a0c:	svclt	0x0018280b
   11a10:	rscle	r2, fp, r4, lsl #16
   11a14:	blmi	1df8230 <mount@plt+0x1df5d48>
   11a18:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   11a1c:	bl	fef4f9e4 <mount@plt+0xfef4d4fc>
   11a20:	tstcs	r1, r5, ror sl
   11a24:			; <UNDEFINED> instruction: 0x4603447a
   11a28:	ldmdavs	ip!, {r5, r9, sl, lr}
   11a2c:			; <UNDEFINED> instruction: 0xf7f09400
   11a30:	ldmdavs	fp!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   11a34:	sbcsle	r2, r9, r9, ror #22
   11a38:	rscscc	pc, pc, pc, asr #32
   11a3c:			; <UNDEFINED> instruction: 0xf50d496f
   11a40:	bmi	1a62948 <mount@plt+0x1a60460>
   11a44:	ldrbtmi	r3, [r9], #-852	; 0xfffffcac
   11a48:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   11a4c:	subsmi	r6, r1, sl, lsl r8
   11a50:	adcshi	pc, r1, r0, asr #32
   11a54:	cfstr64mi	mvdx15, [r0, #52]	; 0x34
   11a58:	pop	{r0, r1, r2, r4, ip, sp, pc}
   11a5c:			; <UNDEFINED> instruction: 0xf0008ff0
   11a60:			; <UNDEFINED> instruction: 0xf8d8809f
   11a64:	blcs	31da7c <mount@plt+0x31b594>
   11a68:	adchi	pc, r7, r0, asr #32
   11a6c:	bvs	ff6f8680 <mount@plt+0xff6f6198>
   11a70:	ldrble	r0, [r0], #-2008	; 0xfffff828
   11a74:			; <UNDEFINED> instruction: 0xf3402c0f
   11a78:	stmdbls	r6, {r0, r2, r7, pc}
   11a7c:	ldrdlt	pc, [r0], -r1
   11a80:	ldrbmi	r4, [ip, #-1547]	; 0xfffff9f5
   11a84:	andseq	pc, r0, #-1073741782	; 0xc000002a
   11a88:	movwcs	fp, #4012	; 0xfac
   11a8c:	b	14da698 <mount@plt+0x14d81b0>
   11a90:	ldrdle	r7, [r1, -r2]!
   11a94:	svcge	0x00084623
   11a98:	pkhtbmi	r4, sl, ip, asr #12
   11a9c:	muls	r3, fp, r6
   11aa0:			; <UNDEFINED> instruction: 0xf0231ce3
   11aa4:	bl	fead26b8 <mount@plt+0xfead01d0>
   11aa8:	ldrmi	r0, [sl], #2819	; 0xb03
   11aac:	svceq	0x000ff1bb
   11ab0:			; <UNDEFINED> instruction: 0xf8dad924
   11ab4:	ldrbmi	r4, [ip, #-0]
   11ab8:	andseq	pc, r0, #164, 2	; 0x29
   11abc:	movwcs	fp, #4052	; 0xfd4
   11ac0:	b	14da6cc <mount@plt+0x14d81e4>
   11ac4:	ldrdle	r7, [r6, -r2]
   11ac8:			; <UNDEFINED> instruction: 0x46514632
   11acc:			; <UNDEFINED> instruction: 0x47a84638
   11ad0:	ble	ff95bad8 <mount@plt+0xff9595f0>
   11ad4:			; <UNDEFINED> instruction: 0x46a3e7b2
   11ad8:	blls	1643f8 <mount@plt+0x161f10>
   11adc:			; <UNDEFINED> instruction: 0x1018f8d8
   11ae0:	pkhbteq	r5, r9, sl, lsl #17
   11ae4:	ldrble	r6, [r4, #-2064]!	; 0xfffff7f0
   11ae8:	stmdami	r5, {r0, r1, r9, sl, lr}^
   11aec:	tstcs	r1, r2, lsl r2
   11af0:			; <UNDEFINED> instruction: 0xf7f04478
   11af4:			; <UNDEFINED> instruction: 0xf04feae6
   11af8:			; <UNDEFINED> instruction: 0xe79f30ff
   11afc:			; <UNDEFINED> instruction: 0x3018f8d8
   11b00:			; <UNDEFINED> instruction: 0x069a465c
   11b04:	cfstrscs	mvf13, [r0], {66}	; 0x42
   11b08:	svcge	0x0070f43f
   11b0c:			; <UNDEFINED> instruction: 0x46234a3d
   11b10:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   11b14:			; <UNDEFINED> instruction: 0xf8d8e054
   11b18:			; <UNDEFINED> instruction: 0xf04f1014
   11b1c:			; <UNDEFINED> instruction: 0xf1a930ff
   11b20:			; <UNDEFINED> instruction: 0xf8490738
   11b24:	stmdbcs	fp, {r3, r4, r5, sl, fp}
   11b28:			; <UNDEFINED> instruction: 0xf8d8d9a4
   11b2c:			; <UNDEFINED> instruction: 0xf04f3010
   11b30:	strtmi	r0, [r6], r0, lsl #24
   11b34:			; <UNDEFINED> instruction: 0xb1ab4419
   11b38:	strcs	lr, [r0], #-2515	; 0xfffff62d
   11b3c:	svcvc	0x0087f5b4
   11b40:	bcs	305ba0 <mount@plt+0x3036b8>
   11b44:	andcc	sp, r3, #229376	; 0x38000
   11b48:	andeq	pc, r3, #34	; 0x22
   11b4c:			; <UNDEFINED> instruction: 0xf1034413
   11b50:	addsmi	r0, r1, #12, 4	; 0xc0000000
   11b54:	ldmdavs	sl, {r1, r2, r8, r9, ip, lr, pc}
   11b58:			; <UNDEFINED> instruction: 0xf0223203
   11b5c:	ldrmi	r0, [sl], #-515	; 0xfffffdfd
   11b60:	rscle	r4, r8, #268435465	; 0x10000009
   11b64:			; <UNDEFINED> instruction: 0xf1bc4674
   11b68:	addle	r0, r3, r0, lsl #30
   11b6c:			; <UNDEFINED> instruction: 0xe7816038
   11b70:	stccs	8, cr6, [r8], {156}	; 0x9c
   11b74:	bcs	446310 <mount@plt+0x443e28>
   11b78:	ldmvs	r8, {r2, r8, r9, sl, fp, ip, sp, pc}^
   11b7c:	stceq	0, cr15, [r1], {79}	; 0x4f
   11b80:	ubfx	sp, pc, #3, #1
   11b84:			; <UNDEFINED> instruction: 0x3018f8d8
   11b88:	ldrle	r0, [pc, #1691]!	; 1222b <mount@plt+0xfd43>
   11b8c:	andscs	r9, r2, #1280	; 0x500
   11b90:	tstcs	r1, r8, lsl fp
   11b94:	stmiapl	r3!, {r0, r1, r2, fp, ip, pc}^
   11b98:			; <UNDEFINED> instruction: 0xf7f0681b
   11b9c:			; <UNDEFINED> instruction: 0xe725ea92
   11ba0:	andcs	r9, pc, #1280	; 0x500
   11ba4:	tstcs	r1, r3, lsl fp
   11ba8:	stmiapl	r3!, {r0, r1, r2, r4, fp, lr}^
   11bac:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11bb0:	b	fe1cfb78 <mount@plt+0xfe1cd690>
   11bb4:			; <UNDEFINED> instruction: 0xf7f0e740
   11bb8:	bmi	54c4c0 <mount@plt+0x549fd8>
   11bbc:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
   11bc0:	tstcs	r1, r5, lsl #24
   11bc4:	stmdavs	r0, {r5, fp, ip, lr}
   11bc8:	bl	fea4fb90 <mount@plt+0xfea4d6a8>
   11bcc:			; <UNDEFINED> instruction: 0xf7f02001
   11bd0:	bmi	40c810 <mount@plt+0x40a328>
   11bd4:	tstcs	r1, fp, asr r6
   11bd8:			; <UNDEFINED> instruction: 0xf7f0447a
   11bdc:	andcs	lr, r1, r0, lsr #23
   11be0:	bl	14fba8 <mount@plt+0x14d6c0>
   11be4:	andeq	r6, r1, lr, lsl #8
   11be8:	andeq	r0, r0, r4, lsr #4
   11bec:	andeq	r6, r1, r2, asr #7
   11bf0:	andeq	r4, r0, r2, lsr #30
   11bf4:	andeq	r0, r0, r8, lsr r2
   11bf8:	andeq	r4, r0, r8, asr #27
   11bfc:	andeq	r6, r1, r2, lsr r3
   11c00:	andeq	r4, r0, r4, lsr #27
   11c04:	strdeq	r4, [r0], -sl
   11c08:	andeq	r4, r0, r0, lsr ip
   11c0c:	muleq	r0, r6, lr
   11c10:	ldrdeq	r4, [r0], -r0
   11c14:	svcmi	0x00f0e92d
   11c18:	stmdbmi	pc, {r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
   11c1c:	bmi	13e3480 <mount@plt+0x13e0f98>
   11c20:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
   11c24:	addlt	r4, r5, r9, ror r4
   11c28:	orrmi	pc, r0, #54525952	; 0x3400000
   11c2c:	teqlt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   11c30:	movwcc	r5, #51338	; 0xc88a
   11c34:	beq	44e070 <mount@plt+0x44bb88>
   11c38:	ldrbtmi	sl, [fp], #3331	; 0xd03
   11c3c:			; <UNDEFINED> instruction: 0xf6434606
   11c40:	ldmdavs	r2, {r4, r5, r6, r7, r8, fp, ip, sp, lr}
   11c44:			; <UNDEFINED> instruction: 0xf04f601a
   11c48:	ands	r0, sl, r0, lsl #4
   11c4c:			; <UNDEFINED> instruction: 0xd1262810
   11c50:			; <UNDEFINED> instruction: 0xf1a4682c
   11c54:	strbmi	r0, [fp, #-784]	; 0xfffffcf0
   11c58:	stccc	8, cr13, [sp], {61}	; 0x3d
   11c5c:	andeq	pc, ip, sl, lsl #2
   11c60:	streq	pc, [r3], #-36	; 0xffffffdc
   11c64:			; <UNDEFINED> instruction: 0xf6432201
   11c68:			; <UNDEFINED> instruction: 0x960071f0
   11c6c:			; <UNDEFINED> instruction: 0xf7f04623
   11c70:	addmi	lr, r4, #137216	; 0x21800
   11c74:	ldrtmi	sp, [sl], -r1, asr #2
   11c78:	andcs	r4, r0, r9, lsr #12
   11c7c:	stmdacs	r0, {r6, r7, r8, r9, sl, lr}
   11c80:			; <UNDEFINED> instruction: 0x4633db19
   11c84:	tstcs	r1, r0, lsl r2
   11c88:			; <UNDEFINED> instruction: 0xf7f04628
   11c8c:	strmi	lr, [r4], -r4, asr #20
   11c90:	bicsle	r2, fp, r0, lsl #16
   11c94:			; <UNDEFINED> instruction: 0xf7f04630
   11c98:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   11c9c:			; <UNDEFINED> instruction: 0x4630d153
   11ca0:	stmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ca4:	cmple	r0, r0, lsl #16
   11ca8:			; <UNDEFINED> instruction: 0xf7f04630
   11cac:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
   11cb0:			; <UNDEFINED> instruction: 0xf04fd137
   11cb4:	stmdbmi	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   11cb8:	orrmi	pc, r0, #54525952	; 0x3400000
   11cbc:	movwcc	r4, #51751	; 0xca27
   11cc0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   11cc4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   11cc8:	qdaddle	r4, r1, r3
   11ccc:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
   11cd0:	pop	{r0, r2, ip, sp, pc}
   11cd4:	blmi	935c9c <mount@plt+0x9337b4>
   11cd8:			; <UNDEFINED> instruction: 0xf85b4630
   11cdc:	ldmdavs	sp, {r0, r1, ip, sp}
   11ce0:	stmib	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ce4:	strtmi	r4, [r3], -r1, lsr #20
   11ce8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   11cec:	strtmi	r9, [r8], -r0
   11cf0:	bl	54fcb8 <mount@plt+0x54d7d0>
   11cf4:	rscscc	pc, pc, pc, asr #32
   11cf8:			; <UNDEFINED> instruction: 0x4630e7dd
   11cfc:	ldmdb	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d00:	ldrtmi	fp, [r0], -r0, ror #19
   11d04:	b	1fcfccc <mount@plt+0x1fcd7e4>
   11d08:	sbcsle	r2, r2, r0, lsl #16
   11d0c:	eorcs	r4, r2, #22528	; 0x5800
   11d10:	tstcs	r1, r7, lsl r8
   11d14:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11d18:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11d1c:	ldmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d20:	blmi	48bc44 <mount@plt+0x48975c>
   11d24:	ldmdami	r3, {r1, r5, r9, sp}
   11d28:			; <UNDEFINED> instruction: 0xf85b2101
   11d2c:	ldrbtmi	r3, [r8], #-3
   11d30:			; <UNDEFINED> instruction: 0xf7f0681b
   11d34:			; <UNDEFINED> instruction: 0xf04fe9c6
   11d38:			; <UNDEFINED> instruction: 0xe7bc30ff
   11d3c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   11d40:	stmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11d44:			; <UNDEFINED> instruction: 0x4620e7dd
   11d48:	stmdami	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11d4c:			; <UNDEFINED> instruction: 0xf7f04478
   11d50:	str	lr, [r9, r0, lsr #19]!
   11d54:	ldmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d58:	andeq	r6, r1, r4, asr r1
   11d5c:	andeq	r0, r0, r4, lsr #4
   11d60:	andeq	r6, r1, lr, lsr r1
   11d64:	strheq	r6, [r1], -r8
   11d68:	andeq	r0, r0, r8, lsr r2
   11d6c:	andeq	r4, r0, r6, asr #27
   11d70:	andeq	r4, r0, r4, ror sp
   11d74:	andeq	r4, r0, lr, asr sp
   11d78:	andeq	r4, r0, r6, lsr sp
   11d7c:	andeq	r4, r0, r8, lsr #26
   11d80:			; <UNDEFINED> instruction: 0x4605b5f8
   11d84:			; <UNDEFINED> instruction: 0xf8dd6804
   11d88:	strcc	ip, [r3], #-24	; 0xffffffe8
   11d8c:			; <UNDEFINED> instruction: 0xf10c4816
   11d90:			; <UNDEFINED> instruction: 0xf0240707
   11d94:			; <UNDEFINED> instruction: 0xf0270403
   11d98:	ldrbtmi	r0, [r8], #-1795	; 0xfffff8fd
   11d9c:	addmi	r1, lr, #3768320	; 0x398000
   11da0:	stmdbne	r8!, {r1, r2, r4, fp, ip, lr, pc}
   11da4:	mvfeqs	f7, #4.0
   11da8:			; <UNDEFINED> instruction: 0xf8258042
   11dac:			; <UNDEFINED> instruction: 0xf1bce004
   11db0:	tstle	r2, r0, lsl #30
   11db4:	eorvs	r2, lr, r0
   11db8:	strdcc	fp, [r4], -r8
   11dbc:	ldrmi	r4, [r9], -r2, ror #12
   11dc0:	stmdb	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11dc4:	strcc	r6, [r3], -lr, lsr #16
   11dc8:	streq	pc, [r3], -r6, lsr #32
   11dcc:			; <UNDEFINED> instruction: 0xe7f1443e
   11dd0:	strmi	r4, [fp], -r6, lsl #24
   11dd4:	tstcs	r1, r6, lsl #20
   11dd8:	ldrbtmi	r5, [sl], #-2304	; 0xfffff700
   11ddc:			; <UNDEFINED> instruction: 0xf7f06800
   11de0:			; <UNDEFINED> instruction: 0xf04fea9e
   11de4:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   11de8:	ldrdeq	r5, [r1], -lr
   11dec:	andeq	r0, r0, r8, lsr r2
   11df0:	strdeq	r4, [r0], -sl
   11df4:	addlt	fp, r3, r0, lsl #10
   11df8:	movwls	r2, #768	; 0x300
   11dfc:			; <UNDEFINED> instruction: 0xffc0f7ff
   11e00:			; <UNDEFINED> instruction: 0xf85db003
   11e04:	svclt	0x0000fb04
   11e08:	addlt	fp, r4, r0, lsl r5
   11e0c:	movwcs	r4, #5660	; 0x161c
   11e10:			; <UNDEFINED> instruction: 0xf10d9300
   11e14:			; <UNDEFINED> instruction: 0xf88d030f
   11e18:			; <UNDEFINED> instruction: 0xf7ff400f
   11e1c:			; <UNDEFINED> instruction: 0xb004ffb1
   11e20:	svclt	0x0000bd10
   11e24:	addlt	fp, r4, r0, lsl r5
   11e28:	movwcs	r4, #9756	; 0x261c
   11e2c:			; <UNDEFINED> instruction: 0xf10d9300
   11e30:			; <UNDEFINED> instruction: 0xf8ad030e
   11e34:			; <UNDEFINED> instruction: 0xf7ff400e
   11e38:	andlt	pc, r4, r3, lsr #31
   11e3c:	svclt	0x0000bd10
   11e40:	addlt	fp, r4, r0, lsl r5
   11e44:	movwls	r2, #13316	; 0x3404
   11e48:	strls	sl, [r0], #-2819	; 0xfffff4fd
   11e4c:			; <UNDEFINED> instruction: 0xff98f7ff
   11e50:	ldclt	0, cr11, [r0, #-16]
   11e54:	addlt	fp, r2, r0, lsl r5
   11e58:	strcs	sl, [r8], #-2820	; 0xfffff4fc
   11e5c:			; <UNDEFINED> instruction: 0xf7ff9400
   11e60:	andlt	pc, r2, pc, lsl #31
   11e64:	svclt	0x0000bd10
   11e68:	addlt	fp, r7, r0, lsr r5
   11e6c:	ldrmi	r4, [r8], -r5, lsl #12
   11e70:	smlabtcs	r4, sp, r9, lr
   11e74:			; <UNDEFINED> instruction: 0xf7f09303
   11e78:	ldmib	sp, {r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   11e7c:	stmdbls	r5, {r0, r1, r9, ip, sp}
   11e80:	strtmi	r4, [r8], -r4, lsl #12
   11e84:	strls	r3, [r0], #-1025	; 0xfffffbff
   11e88:			; <UNDEFINED> instruction: 0xff7af7ff
   11e8c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   11e90:			; <UNDEFINED> instruction: 0x4604b5f8
   11e94:	ldrmi	r6, [pc], -r0, lsl #16
   11e98:	ldcmi	3, cr3, [r7, #-12]
   11e9c:			; <UNDEFINED> instruction: 0xf0233003
   11ea0:			; <UNDEFINED> instruction: 0xf0200603
   11ea4:	ldrbtmi	r0, [sp], #-3
   11ea8:			; <UNDEFINED> instruction: 0x0c06eb00
   11eac:	strmi	r4, [ip, #1547]	; 0x60b
   11eb0:			; <UNDEFINED> instruction: 0x4611d816
   11eb4:	ldrtmi	r4, [sl], -r0, lsr #8
   11eb8:	stm	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ebc:	blne	ffcabf58 <mount@plt+0xffca9a70>
   11ec0:	strcc	r2, [r3, #-256]	; 0xffffff00
   11ec4:	streq	pc, [r3, #-37]	; 0xffffffdb
   11ec8:	strtmi	r1, [r0], #-2536	; 0xfffff618
   11ecc:	stmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ed0:	andcs	r6, r0, r3, lsr #16
   11ed4:			; <UNDEFINED> instruction: 0xf0233303
   11ed8:	ldrtmi	r0, [r3], #-771	; 0xfffffcfd
   11edc:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   11ee0:	tstcs	r1, r6, lsl #16
   11ee4:	stmdapl	r8!, {r1, r2, r9, fp, lr}
   11ee8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   11eec:	b	5cfeb4 <mount@plt+0x5cd9cc>
   11ef0:	rscscc	pc, pc, pc, asr #32
   11ef4:	svclt	0x0000bdf8
   11ef8:	ldrdeq	r5, [r1], -r2
   11efc:	andeq	r0, r0, r8, lsr r2
   11f00:	andeq	r4, r0, ip, lsl ip
   11f04:	addlt	fp, r3, r0, lsr r5
   11f08:	strmi	r2, [r4], -r0, lsl #6
   11f0c:	stmdavs	r5, {r8, r9, ip, pc}
   11f10:			; <UNDEFINED> instruction: 0xff36f7ff
   11f14:			; <UNDEFINED> instruction: 0xf0253503
   11f18:	strtmi	r0, [ip], #-1283	; 0xfffffafd
   11f1c:	andlt	r4, r3, r0, lsr #12
   11f20:	svclt	0x0000bd30
   11f24:	stmdavs	r0, {r0, r1, r9, sl, lr}
   11f28:			; <UNDEFINED> instruction: 0xf0221cc2
   11f2c:	ldrmi	r0, [r3], #-515	; 0xfffffdfd
   11f30:	andhi	r1, fp, fp, asr sl
   11f34:	svclt	0x00004770
   11f38:	strdlt	fp, [r3], r0
   11f3c:	strmi	r6, [r5], -r4, lsl #16
   11f40:	ldrmi	r9, [r7], -r8, lsl #28
   11f44:			; <UNDEFINED> instruction: 0xf0243403
   11f48:	strls	r0, [r0], -r3, lsl #8
   11f4c:	strmi	r4, [r4], #-1550	; 0xfffff9f2
   11f50:			; <UNDEFINED> instruction: 0xff16f7ff
   11f54:			; <UNDEFINED> instruction: 0x4631463a
   11f58:			; <UNDEFINED> instruction: 0xf7ff4628
   11f5c:			; <UNDEFINED> instruction: 0x4620ffd3
   11f60:	ldcllt	0, cr11, [r0, #12]!
   11f64:	strmi	r6, [sl], -r3, lsl #16
   11f68:	movwcc	r8, #14345	; 0x3809
   11f6c:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   11f70:	strmi	r3, [r3], #-259	; 0xfffffefd
   11f74:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
   11f78:	bne	fe6ff3c0 <mount@plt+0xfe6fced8>
   11f7c:	ldrmi	r4, [r1], #-1540	; 0xfffff9fc
   11f80:			; <UNDEFINED> instruction: 0xf7ff8013
   11f84:	stmdavs	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11f88:	svclt	0x0000bd10
   11f8c:			; <UNDEFINED> instruction: 0x4605b570
   11f90:	ldmdami	r1, {r2, fp, pc}
   11f94:			; <UNDEFINED> instruction: 0xf0243403
   11f98:	ldrbtmi	r0, [r8], #-1027	; 0xfffffbfd
   11f9c:	streq	pc, [r8], -r4, lsl #2
   11fa0:	stmdale	ip, {r1, r2, r3, r7, r9, lr}
   11fa4:	strcs	r1, [r8], -r9, lsr #18
   11fa8:	subhi	r2, sl, r0
   11fac:	subvs	r5, fp, lr, lsr #6
   11fb0:	movwcc	r8, #14379	; 0x382b
   11fb4:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   11fb8:	eorhi	r4, fp, r3, lsr r4
   11fbc:	stcmi	13, cr11, [r7], {112}	; 0x70
   11fc0:	bmi	1e37f4 <mount@plt+0x1e130c>
   11fc4:	stmdbpl	r0, {r0, r8, sp}
   11fc8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   11fcc:	stmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11fd0:	rscscc	pc, pc, pc, asr #32
   11fd4:	svclt	0x0000bd70
   11fd8:	ldrdeq	r5, [r1], -lr
   11fdc:	andeq	r0, r0, r8, lsr r2
   11fe0:	andeq	r4, r0, ip, ror #22
   11fe4:			; <UNDEFINED> instruction: 0x4606b5f8
   11fe8:	svcls	0x00068805
   11fec:			; <UNDEFINED> instruction: 0xf8df3503
   11ff0:	ldclne	0, cr12, [r8, #368]!	; 0x170
   11ff4:	streq	pc, [r3, #-37]	; 0xffffffdb
   11ff8:	andeq	pc, r3, r0, lsr #32
   11ffc:	strtmi	r4, [r8], #-1276	; 0xfffffb04
   12000:	ldmdale	r6, {r3, r7, r9, lr}
   12004:	ldmdbne	r0!, {r2, r3, r4, r5, r8, sl, fp, ip}^
   12008:	subhi	fp, r2, r4, lsr #5
   1200c:	ldmdblt	r7, {r2, r4, r5, r6, r8, r9, ip, lr}^
   12010:	strcc	r8, [r3], #-2099	; 0xfffff7cd
   12014:	streq	pc, [r3], #-36	; 0xffffffdc
   12018:	movwcc	r2, #12288	; 0x3000
   1201c:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   12020:	eorshi	r4, r4, ip, lsl r4
   12024:			; <UNDEFINED> instruction: 0x463abdf8
   12028:	andcc	r4, r4, r9, lsl r6
   1202c:	svc	0x00cef7ef
   12030:	stmdami	r7, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12034:	bmi	1e3868 <mount@plt+0x1e1380>
   12038:			; <UNDEFINED> instruction: 0xf85c2101
   1203c:	ldrbtmi	r0, [sl], #-0
   12040:			; <UNDEFINED> instruction: 0xf7f06800
   12044:			; <UNDEFINED> instruction: 0xf04fe96c
   12048:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   1204c:	andeq	r5, r1, ip, ror sp
   12050:	andeq	r0, r0, r8, lsr r2
   12054:	andeq	r4, r0, lr, lsr #22
   12058:	addlt	fp, r4, r0, lsl r5
   1205c:	movwcs	r4, #5660	; 0x161c
   12060:			; <UNDEFINED> instruction: 0xf10d9300
   12064:			; <UNDEFINED> instruction: 0xf88d030f
   12068:			; <UNDEFINED> instruction: 0xf7ff400f
   1206c:			; <UNDEFINED> instruction: 0xb004ffbb
   12070:	svclt	0x0000bd10
   12074:	addlt	fp, r4, r0, lsl r5
   12078:	movwcs	r4, #9756	; 0x261c
   1207c:			; <UNDEFINED> instruction: 0xf10d9300
   12080:			; <UNDEFINED> instruction: 0xf8ad030e
   12084:			; <UNDEFINED> instruction: 0xf7ff400e
   12088:	andlt	pc, r4, sp, lsr #31
   1208c:	svclt	0x0000bd10
   12090:	addlt	fp, r2, r0, lsl r5
   12094:	strcs	sl, [r8], #-2820	; 0xfffff4fc
   12098:			; <UNDEFINED> instruction: 0xf7ff9400
   1209c:	andlt	pc, r2, r3, lsr #31
   120a0:	svclt	0x0000bd10
   120a4:	addlt	fp, r3, r0, lsr r5
   120a8:	strmi	r2, [r4], -r0, lsl #6
   120ac:	stmdahi	r5, {r8, r9, ip, pc}
   120b0:			; <UNDEFINED> instruction: 0xff98f7ff
   120b4:			; <UNDEFINED> instruction: 0xf0253503
   120b8:	strtmi	r0, [ip], #-1283	; 0xfffffafd
   120bc:	strtmi	r8, [r0], -r3, ror #16
   120c0:	movtmi	lr, #14959	; 0x3a6f
   120c4:	cmpmi	r3, #454656	; 0x6f000
   120c8:	andlt	r8, r3, r3, rrx
   120cc:	svclt	0x0000bd30
   120d0:	movwcc	r8, #14339	; 0x3803
   120d4:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   120d8:	bne	16e30ec <mount@plt+0x16e0c04>
   120dc:	stmdahi	r0, {r0, r1, r3, pc}
   120e0:	svclt	0x00004770
   120e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   120e8:	mcrrne	6, 1, r4, sl, cr7
   120ec:	strmi	fp, [r8], r2, lsl #1
   120f0:	addseq	r2, r2, r0, lsl #2
   120f4:			; <UNDEFINED> instruction: 0xf8df461e
   120f8:	sxtab16mi	r9, r2, r8
   120fc:	strhtmi	pc, [r8], -sp	; <UNPREDICTABLE>
   12100:	ldm	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12104:	ldrbtmi	r2, [r9], #3587	; 0xe03
   12108:	mvnmi	sp, #28, 26	; 0x700
   1210c:	cdpcs	0, 0, cr14, cr3, cr2, {0}
   12110:	cfldrsle	mvf4, [r7, #-188]	; 0xffffff44
   12114:	stccs	8, cr8, [r3], {60}	; 0x3c
   12118:	streq	pc, [r3, #-260]	; 0xfffffefc
   1211c:	streq	pc, [r3, #-37]	; 0xffffffdb
   12120:	ldmdble	r5, {r5, r9, sl, lr}
   12124:	blle	4e2bc4 <mount@plt+0x4e06dc>
   12128:	blne	1db4320 <mount@plt+0x1db1e38>
   1212c:	strbmi	r4, [r4, #-20]	; 0xffffffec
   12130:			; <UNDEFINED> instruction: 0xf85adced
   12134:	blcs	1e1cc <mount@plt+0x1bce4>
   12138:	mvfcsdz	f5, #1.0
   1213c:	eorvc	pc, r4, sl, asr #16
   12140:	cfstrdle	mvd4, [r7], #188	; 0xbc
   12144:	andcs	fp, r0, lr, lsl r9
   12148:	pop	{r1, ip, sp, pc}
   1214c:	ldmdahi	r8!, {r4, r5, r6, r7, r8, r9, sl, pc}
   12150:	ldrtmi	r4, [r3], -r8, lsl #24
   12154:	tstcs	r1, r8, lsl #20
   12158:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   1215c:	andls	r4, r0, sl, ror r4
   12160:			; <UNDEFINED> instruction: 0xf7f06820
   12164:	ldrdcs	lr, [r0], -ip
   12168:	pop	{r1, ip, sp, pc}
   1216c:	svclt	0x000087f0
   12170:	andeq	r5, r1, r2, ror ip
   12174:	andeq	r0, r0, r8, lsr r2
   12178:	andeq	r4, r0, r8, asr #20
   1217c:	addlt	fp, r2, r0, lsl r5
   12180:	strls	r2, [r0], #-1024	; 0xfffffc00
   12184:			; <UNDEFINED> instruction: 0xffaef7ff
   12188:	ldclt	0, cr11, [r0, #-8]
   1218c:	bcs	ff954 <mount@plt+0xfd46c>
   12190:	addlt	r4, r3, r5, lsl pc
   12194:	cfstrsle	mvf4, [r9], {127}	; 0x7f
   12198:	addsmi	lr, r4, #29
   1219c:	stmdahi	fp, {r1, r2, r3, sl, fp, ip, lr, pc}^
   121a0:	addmi	r1, r3, #83968	; 0x14800
   121a4:	bcs	106218 <mount@plt+0x103d30>
   121a8:	cfldrsle	mvf4, [r4, #-164]	; 0xffffff5c
   121ac:	stccs	8, cr8, [r3], {12}
   121b0:	streq	pc, [r3, #-260]	; 0xfffffefc
   121b4:	streq	pc, [r3, #-37]	; 0xffffffdb
   121b8:	stmiale	lr!, {r1, r2, r5, r9, sl, lr}^
   121bc:	ldrmi	r4, [r3], -fp, lsl #16
   121c0:	tstcs	r1, fp, lsl #20
   121c4:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   121c8:	stmdavs	r0, {r9, sl, ip, pc}
   121cc:	stmia	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   121d0:	andlt	r2, r3, r0
   121d4:			; <UNDEFINED> instruction: 0x4610bdf0
   121d8:	andlt	fp, r3, r2, lsr #18
   121dc:			; <UNDEFINED> instruction: 0x4608bdf0
   121e0:	ldcllt	0, cr11, [r0, #12]!
   121e4:	strb	r8, [r9, lr, lsl #16]!
   121e8:	andeq	r5, r1, r4, ror #23
   121ec:	andeq	r0, r0, r8, lsr r2
   121f0:	ldrdeq	r4, [r0], -lr
   121f4:	ldmdahi	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   121f8:	addsmi	r3, sp, #4, 26	; 0x100
   121fc:	ldclne	3, cr13, [ip], {20}
   12200:	streq	pc, [r3], #-36	; 0xffffffdc
   12204:	adcmi	r3, r5, #4, 8	; 0x4000000
   12208:	sfmne	f5, 3, [sl], {6}
   1220c:	addseq	r2, r2, r0, lsl #2
   12210:	stmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12214:	ldcllt	0, cr2, [r0, #-0]
   12218:	strtmi	r5, [r2], #-2835	; 0xfffff4ed
   1221c:	pop	{r2, r9, ip, sp}
   12220:	blcc	1223e8 <mount@plt+0x11ff00>
   12224:	svclt	0x00aaf7ff
   12228:	rscscc	pc, pc, pc, asr #32
   1222c:	svclt	0x0000bd70
   12230:	svclt	0x00081e4a
   12234:			; <UNDEFINED> instruction: 0xf0c04770
   12238:	addmi	r8, r8, #36, 2
   1223c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   12240:			; <UNDEFINED> instruction: 0xf0004211
   12244:	blx	fec326a8 <mount@plt+0xfec301c0>
   12248:	blx	fec8f050 <mount@plt+0xfec8cb68>
   1224c:	bl	fe8cec58 <mount@plt+0xfe8cc770>
   12250:			; <UNDEFINED> instruction: 0xf1c30303
   12254:	andge	r0, r4, #2080374784	; 0x7c000000
   12258:	movwne	lr, #15106	; 0x3b02
   1225c:	andeq	pc, r0, #79	; 0x4f
   12260:	svclt	0x0000469f
   12264:	andhi	pc, r0, pc, lsr #7
   12268:	svcvc	0x00c1ebb0
   1226c:	bl	10c1e74 <mount@plt+0x10bf98c>
   12270:	svclt	0x00280202
   12274:	sbcvc	lr, r1, r0, lsr #23
   12278:	svcvc	0x0081ebb0
   1227c:	bl	10c1e84 <mount@plt+0x10bf99c>
   12280:	svclt	0x00280202
   12284:	addvc	lr, r1, r0, lsr #23
   12288:	svcvc	0x0041ebb0
   1228c:	bl	10c1e94 <mount@plt+0x10bf9ac>
   12290:	svclt	0x00280202
   12294:	subvc	lr, r1, r0, lsr #23
   12298:	svcvc	0x0001ebb0
   1229c:	bl	10c1ea4 <mount@plt+0x10bf9bc>
   122a0:	svclt	0x00280202
   122a4:	andvc	lr, r1, r0, lsr #23
   122a8:	svcvs	0x00c1ebb0
   122ac:	bl	10c1eb4 <mount@plt+0x10bf9cc>
   122b0:	svclt	0x00280202
   122b4:	sbcvs	lr, r1, r0, lsr #23
   122b8:	svcvs	0x0081ebb0
   122bc:	bl	10c1ec4 <mount@plt+0x10bf9dc>
   122c0:	svclt	0x00280202
   122c4:	addvs	lr, r1, r0, lsr #23
   122c8:	svcvs	0x0041ebb0
   122cc:	bl	10c1ed4 <mount@plt+0x10bf9ec>
   122d0:	svclt	0x00280202
   122d4:	subvs	lr, r1, r0, lsr #23
   122d8:	svcvs	0x0001ebb0
   122dc:	bl	10c1ee4 <mount@plt+0x10bf9fc>
   122e0:	svclt	0x00280202
   122e4:	andvs	lr, r1, r0, lsr #23
   122e8:	svcpl	0x00c1ebb0
   122ec:	bl	10c1ef4 <mount@plt+0x10bfa0c>
   122f0:	svclt	0x00280202
   122f4:	sbcpl	lr, r1, r0, lsr #23
   122f8:	svcpl	0x0081ebb0
   122fc:	bl	10c1f04 <mount@plt+0x10bfa1c>
   12300:	svclt	0x00280202
   12304:	addpl	lr, r1, r0, lsr #23
   12308:	svcpl	0x0041ebb0
   1230c:	bl	10c1f14 <mount@plt+0x10bfa2c>
   12310:	svclt	0x00280202
   12314:	subpl	lr, r1, r0, lsr #23
   12318:	svcpl	0x0001ebb0
   1231c:	bl	10c1f24 <mount@plt+0x10bfa3c>
   12320:	svclt	0x00280202
   12324:	andpl	lr, r1, r0, lsr #23
   12328:	svcmi	0x00c1ebb0
   1232c:	bl	10c1f34 <mount@plt+0x10bfa4c>
   12330:	svclt	0x00280202
   12334:	sbcmi	lr, r1, r0, lsr #23
   12338:	svcmi	0x0081ebb0
   1233c:	bl	10c1f44 <mount@plt+0x10bfa5c>
   12340:	svclt	0x00280202
   12344:	addmi	lr, r1, r0, lsr #23
   12348:	svcmi	0x0041ebb0
   1234c:	bl	10c1f54 <mount@plt+0x10bfa6c>
   12350:	svclt	0x00280202
   12354:	submi	lr, r1, r0, lsr #23
   12358:	svcmi	0x0001ebb0
   1235c:	bl	10c1f64 <mount@plt+0x10bfa7c>
   12360:	svclt	0x00280202
   12364:	andmi	lr, r1, r0, lsr #23
   12368:	svccc	0x00c1ebb0
   1236c:	bl	10c1f74 <mount@plt+0x10bfa8c>
   12370:	svclt	0x00280202
   12374:	sbccc	lr, r1, r0, lsr #23
   12378:	svccc	0x0081ebb0
   1237c:	bl	10c1f84 <mount@plt+0x10bfa9c>
   12380:	svclt	0x00280202
   12384:	addcc	lr, r1, r0, lsr #23
   12388:	svccc	0x0041ebb0
   1238c:	bl	10c1f94 <mount@plt+0x10bfaac>
   12390:	svclt	0x00280202
   12394:	subcc	lr, r1, r0, lsr #23
   12398:	svccc	0x0001ebb0
   1239c:	bl	10c1fa4 <mount@plt+0x10bfabc>
   123a0:	svclt	0x00280202
   123a4:	andcc	lr, r1, r0, lsr #23
   123a8:	svccs	0x00c1ebb0
   123ac:	bl	10c1fb4 <mount@plt+0x10bfacc>
   123b0:	svclt	0x00280202
   123b4:	sbccs	lr, r1, r0, lsr #23
   123b8:	svccs	0x0081ebb0
   123bc:	bl	10c1fc4 <mount@plt+0x10bfadc>
   123c0:	svclt	0x00280202
   123c4:	addcs	lr, r1, r0, lsr #23
   123c8:	svccs	0x0041ebb0
   123cc:	bl	10c1fd4 <mount@plt+0x10bfaec>
   123d0:	svclt	0x00280202
   123d4:	subcs	lr, r1, r0, lsr #23
   123d8:	svccs	0x0001ebb0
   123dc:	bl	10c1fe4 <mount@plt+0x10bfafc>
   123e0:	svclt	0x00280202
   123e4:	andcs	lr, r1, r0, lsr #23
   123e8:	svcne	0x00c1ebb0
   123ec:	bl	10c1ff4 <mount@plt+0x10bfb0c>
   123f0:	svclt	0x00280202
   123f4:	sbcne	lr, r1, r0, lsr #23
   123f8:	svcne	0x0081ebb0
   123fc:	bl	10c2004 <mount@plt+0x10bfb1c>
   12400:	svclt	0x00280202
   12404:	addne	lr, r1, r0, lsr #23
   12408:	svcne	0x0041ebb0
   1240c:	bl	10c2014 <mount@plt+0x10bfb2c>
   12410:	svclt	0x00280202
   12414:	subne	lr, r1, r0, lsr #23
   12418:	svcne	0x0001ebb0
   1241c:	bl	10c2024 <mount@plt+0x10bfb3c>
   12420:	svclt	0x00280202
   12424:	andne	lr, r1, r0, lsr #23
   12428:	svceq	0x00c1ebb0
   1242c:	bl	10c2034 <mount@plt+0x10bfb4c>
   12430:	svclt	0x00280202
   12434:	sbceq	lr, r1, r0, lsr #23
   12438:	svceq	0x0081ebb0
   1243c:	bl	10c2044 <mount@plt+0x10bfb5c>
   12440:	svclt	0x00280202
   12444:	addeq	lr, r1, r0, lsr #23
   12448:	svceq	0x0041ebb0
   1244c:	bl	10c2054 <mount@plt+0x10bfb6c>
   12450:	svclt	0x00280202
   12454:	subeq	lr, r1, r0, lsr #23
   12458:	svceq	0x0001ebb0
   1245c:	bl	10c2064 <mount@plt+0x10bfb7c>
   12460:	svclt	0x00280202
   12464:	andeq	lr, r1, r0, lsr #23
   12468:			; <UNDEFINED> instruction: 0x47704610
   1246c:	andcs	fp, r1, ip, lsl #30
   12470:	ldrbmi	r2, [r0, -r0]!
   12474:			; <UNDEFINED> instruction: 0xf281fab1
   12478:	andseq	pc, pc, #-2147483600	; 0x80000030
   1247c:			; <UNDEFINED> instruction: 0xf002fa20
   12480:	tstlt	r8, r0, ror r7
   12484:	rscscc	pc, pc, pc, asr #32
   12488:	bllt	ece490 <mount@plt+0xecbfa8>
   1248c:	rscsle	r2, r8, r0, lsl #18
   12490:	andmi	lr, r3, sp, lsr #18
   12494:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   12498:			; <UNDEFINED> instruction: 0x4006e8bd
   1249c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   124a0:	smlatbeq	r3, r1, fp, lr
   124a4:	svclt	0x00004770
   124a8:			; <UNDEFINED> instruction: 0xf0002900
   124ac:	b	fe0329ac <mount@plt+0xfe0304c4>
   124b0:	svclt	0x00480c01
   124b4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   124b8:	tsthi	pc, r0	; <UNPREDICTABLE>
   124bc:	svclt	0x00480003
   124c0:	addmi	r4, fp, #805306372	; 0x30000004
   124c4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   124c8:			; <UNDEFINED> instruction: 0xf0004211
   124cc:	blx	fecf2960 <mount@plt+0xfecf0478>
   124d0:	blx	fec8eee4 <mount@plt+0xfec8c9fc>
   124d4:	bl	fe84e6e0 <mount@plt+0xfe84c1f8>
   124d8:			; <UNDEFINED> instruction: 0xf1c20202
   124dc:	andge	r0, r4, pc, lsl r2
   124e0:	andne	lr, r2, #0, 22
   124e4:	andeq	pc, r0, pc, asr #32
   124e8:	svclt	0x00004697
   124ec:	andhi	pc, r0, pc, lsr #7
   124f0:	svcvc	0x00c1ebb3
   124f4:	bl	10420fc <mount@plt+0x103fc14>
   124f8:	svclt	0x00280000
   124fc:	bicvc	lr, r1, #166912	; 0x28c00
   12500:	svcvc	0x0081ebb3
   12504:	bl	104210c <mount@plt+0x103fc24>
   12508:	svclt	0x00280000
   1250c:	orrvc	lr, r1, #166912	; 0x28c00
   12510:	svcvc	0x0041ebb3
   12514:	bl	104211c <mount@plt+0x103fc34>
   12518:	svclt	0x00280000
   1251c:	movtvc	lr, #7075	; 0x1ba3
   12520:	svcvc	0x0001ebb3
   12524:	bl	104212c <mount@plt+0x103fc44>
   12528:	svclt	0x00280000
   1252c:	movwvc	lr, #7075	; 0x1ba3
   12530:	svcvs	0x00c1ebb3
   12534:	bl	104213c <mount@plt+0x103fc54>
   12538:	svclt	0x00280000
   1253c:	bicvs	lr, r1, #166912	; 0x28c00
   12540:	svcvs	0x0081ebb3
   12544:	bl	104214c <mount@plt+0x103fc64>
   12548:	svclt	0x00280000
   1254c:	orrvs	lr, r1, #166912	; 0x28c00
   12550:	svcvs	0x0041ebb3
   12554:	bl	104215c <mount@plt+0x103fc74>
   12558:	svclt	0x00280000
   1255c:	movtvs	lr, #7075	; 0x1ba3
   12560:	svcvs	0x0001ebb3
   12564:	bl	104216c <mount@plt+0x103fc84>
   12568:	svclt	0x00280000
   1256c:	movwvs	lr, #7075	; 0x1ba3
   12570:	svcpl	0x00c1ebb3
   12574:	bl	104217c <mount@plt+0x103fc94>
   12578:	svclt	0x00280000
   1257c:	bicpl	lr, r1, #166912	; 0x28c00
   12580:	svcpl	0x0081ebb3
   12584:	bl	104218c <mount@plt+0x103fca4>
   12588:	svclt	0x00280000
   1258c:	orrpl	lr, r1, #166912	; 0x28c00
   12590:	svcpl	0x0041ebb3
   12594:	bl	104219c <mount@plt+0x103fcb4>
   12598:	svclt	0x00280000
   1259c:	movtpl	lr, #7075	; 0x1ba3
   125a0:	svcpl	0x0001ebb3
   125a4:	bl	10421ac <mount@plt+0x103fcc4>
   125a8:	svclt	0x00280000
   125ac:	movwpl	lr, #7075	; 0x1ba3
   125b0:	svcmi	0x00c1ebb3
   125b4:	bl	10421bc <mount@plt+0x103fcd4>
   125b8:	svclt	0x00280000
   125bc:	bicmi	lr, r1, #166912	; 0x28c00
   125c0:	svcmi	0x0081ebb3
   125c4:	bl	10421cc <mount@plt+0x103fce4>
   125c8:	svclt	0x00280000
   125cc:	orrmi	lr, r1, #166912	; 0x28c00
   125d0:	svcmi	0x0041ebb3
   125d4:	bl	10421dc <mount@plt+0x103fcf4>
   125d8:	svclt	0x00280000
   125dc:	movtmi	lr, #7075	; 0x1ba3
   125e0:	svcmi	0x0001ebb3
   125e4:	bl	10421ec <mount@plt+0x103fd04>
   125e8:	svclt	0x00280000
   125ec:	movwmi	lr, #7075	; 0x1ba3
   125f0:	svccc	0x00c1ebb3
   125f4:	bl	10421fc <mount@plt+0x103fd14>
   125f8:	svclt	0x00280000
   125fc:	biccc	lr, r1, #166912	; 0x28c00
   12600:	svccc	0x0081ebb3
   12604:	bl	104220c <mount@plt+0x103fd24>
   12608:	svclt	0x00280000
   1260c:	orrcc	lr, r1, #166912	; 0x28c00
   12610:	svccc	0x0041ebb3
   12614:	bl	104221c <mount@plt+0x103fd34>
   12618:	svclt	0x00280000
   1261c:	movtcc	lr, #7075	; 0x1ba3
   12620:	svccc	0x0001ebb3
   12624:	bl	104222c <mount@plt+0x103fd44>
   12628:	svclt	0x00280000
   1262c:	movwcc	lr, #7075	; 0x1ba3
   12630:	svccs	0x00c1ebb3
   12634:	bl	104223c <mount@plt+0x103fd54>
   12638:	svclt	0x00280000
   1263c:	biccs	lr, r1, #166912	; 0x28c00
   12640:	svccs	0x0081ebb3
   12644:	bl	104224c <mount@plt+0x103fd64>
   12648:	svclt	0x00280000
   1264c:	orrcs	lr, r1, #166912	; 0x28c00
   12650:	svccs	0x0041ebb3
   12654:	bl	104225c <mount@plt+0x103fd74>
   12658:	svclt	0x00280000
   1265c:	movtcs	lr, #7075	; 0x1ba3
   12660:	svccs	0x0001ebb3
   12664:	bl	104226c <mount@plt+0x103fd84>
   12668:	svclt	0x00280000
   1266c:	movwcs	lr, #7075	; 0x1ba3
   12670:	svcne	0x00c1ebb3
   12674:	bl	104227c <mount@plt+0x103fd94>
   12678:	svclt	0x00280000
   1267c:	bicne	lr, r1, #166912	; 0x28c00
   12680:	svcne	0x0081ebb3
   12684:	bl	104228c <mount@plt+0x103fda4>
   12688:	svclt	0x00280000
   1268c:	orrne	lr, r1, #166912	; 0x28c00
   12690:	svcne	0x0041ebb3
   12694:	bl	104229c <mount@plt+0x103fdb4>
   12698:	svclt	0x00280000
   1269c:	movtne	lr, #7075	; 0x1ba3
   126a0:	svcne	0x0001ebb3
   126a4:	bl	10422ac <mount@plt+0x103fdc4>
   126a8:	svclt	0x00280000
   126ac:	movwne	lr, #7075	; 0x1ba3
   126b0:	svceq	0x00c1ebb3
   126b4:	bl	10422bc <mount@plt+0x103fdd4>
   126b8:	svclt	0x00280000
   126bc:	biceq	lr, r1, #166912	; 0x28c00
   126c0:	svceq	0x0081ebb3
   126c4:	bl	10422cc <mount@plt+0x103fde4>
   126c8:	svclt	0x00280000
   126cc:	orreq	lr, r1, #166912	; 0x28c00
   126d0:	svceq	0x0041ebb3
   126d4:	bl	10422dc <mount@plt+0x103fdf4>
   126d8:	svclt	0x00280000
   126dc:	movteq	lr, #7075	; 0x1ba3
   126e0:	svceq	0x0001ebb3
   126e4:	bl	10422ec <mount@plt+0x103fe04>
   126e8:	svclt	0x00280000
   126ec:	movweq	lr, #7075	; 0x1ba3
   126f0:	svceq	0x0000f1bc
   126f4:	submi	fp, r0, #72, 30	; 0x120
   126f8:	b	fe7244c0 <mount@plt+0xfe721fd8>
   126fc:	svclt	0x00480f00
   12700:	ldrbmi	r4, [r0, -r0, asr #4]!
   12704:	andcs	fp, r0, r8, lsr pc
   12708:	b	1402320 <mount@plt+0x13ffe38>
   1270c:			; <UNDEFINED> instruction: 0xf04070ec
   12710:	ldrbmi	r0, [r0, -r1]!
   12714:			; <UNDEFINED> instruction: 0xf281fab1
   12718:	andseq	pc, pc, #-2147483600	; 0x80000030
   1271c:	svceq	0x0000f1bc
   12720:			; <UNDEFINED> instruction: 0xf002fa23
   12724:	submi	fp, r0, #72, 30	; 0x120
   12728:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1272c:			; <UNDEFINED> instruction: 0xf06fbfc8
   12730:	svclt	0x00b84000
   12734:	andmi	pc, r0, pc, asr #32
   12738:	stmiblt	r2!, {ip, sp, lr, pc}^
   1273c:	rscsle	r2, r4, r0, lsl #18
   12740:	andmi	lr, r3, sp, lsr #18
   12744:	mrc2	7, 5, pc, cr3, cr15, {7}
   12748:			; <UNDEFINED> instruction: 0x4006e8bd
   1274c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   12750:	smlatbeq	r3, r1, fp, lr
   12754:	svclt	0x00004770
   12758:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   1275c:	svclt	0x0000e002
   12760:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
   12764:	b	13ffc2c <mount@plt+0x13fd744>
   12768:	b	13d3874 <mount@plt+0x13d138c>
   1276c:	b	fe513c80 <mount@plt+0xfe511798>
   12770:	svclt	0x00080f05
   12774:	svceq	0x0002ea90
   12778:	b	15423fc <mount@plt+0x153ff14>
   1277c:	b	1555784 <mount@plt+0x155329c>
   12780:	b	1fd5790 <mount@plt+0x1fd32a8>
   12784:	b	1fe991c <mount@plt+0x1fe7434>
   12788:			; <UNDEFINED> instruction: 0xf0005c65
   1278c:	b	13f2b1c <mount@plt+0x13f0634>
   12790:	bl	ff5278e8 <mount@plt+0xff525400>
   12794:	svclt	0x00b85555
   12798:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
   1279c:	b	fe023854 <mount@plt+0xfe02136c>
   127a0:	b	fe052fb0 <mount@plt+0xfe050ac8>
   127a4:	b	fe0933b8 <mount@plt+0xfe090ed0>
   127a8:	b	fe0d27b0 <mount@plt+0xfe0d02c8>
   127ac:	b	fe012bb8 <mount@plt+0xfe0106d0>
   127b0:	b	fe052fc0 <mount@plt+0xfe050ad8>
   127b4:	ldccs	3, cr0, [r6, #-12]!
   127b8:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
   127bc:	svcmi	0x0000f011
   127c0:	tstcc	r1, pc, asr #20
   127c4:	cfstrsne	mvf15, [r0], {79}	; 0x4f
   127c8:	tstcc	r1, ip, asr #20
   127cc:	submi	sp, r0, #2
   127d0:	cmpeq	r1, r1, ror #22
   127d4:	svcmi	0x0000f013
   127d8:	movwcc	lr, #14927	; 0x3a4f
   127dc:	tstcc	r3, #76, 20	; 0x4c000
   127e0:	subsmi	sp, r2, #2
   127e4:	movteq	lr, #15203	; 0x3b63
   127e8:	svceq	0x0005ea94
   127ec:	adchi	pc, r7, r0
   127f0:	streq	pc, [r1], #-420	; 0xfffffe5c
   127f4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   127f8:	blx	c9434 <mount@plt+0xc6f4c>
   127fc:	blx	8d183c <mount@plt+0x8cf354>
   12800:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
   12804:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12808:	vpmax.s8	d15, d14, d3
   1280c:	blx	10d8a14 <mount@plt+0x10d652c>
   12810:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
   12814:			; <UNDEFINED> instruction: 0xf1a5e00e
   12818:			; <UNDEFINED> instruction: 0xf10e0520
   1281c:	bcs	560a4 <mount@plt+0x53bbc>
   12820:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
   12824:			; <UNDEFINED> instruction: 0xf04cbf28
   12828:	blx	10d5838 <mount@plt+0x10d3350>
   1282c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
   12830:	mvnvc	lr, r1, asr fp
   12834:	strmi	pc, [r0, #-1]
   12838:			; <UNDEFINED> instruction: 0xf04fd507
   1283c:			; <UNDEFINED> instruction: 0xf1dc0e00
   12840:	bl	1f95848 <mount@plt+0x1f93360>
   12844:	bl	1b9284c <mount@plt+0x1b90364>
   12848:			; <UNDEFINED> instruction: 0xf5b10101
   1284c:	tstle	fp, #128, 30	; 0x200
   12850:	svcne	0x0000f5b1
   12854:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
   12858:	eorseq	lr, r0, pc, asr sl
   1285c:			; <UNDEFINED> instruction: 0x0c3cea4f
   12860:	streq	pc, [r1], #-260	; 0xfffffefc
   12864:	subpl	lr, r4, #323584	; 0x4f000
   12868:	svceq	0x0080f512
   1286c:	addshi	pc, sl, r0, lsl #1
   12870:	svcmi	0x0000f1bc
   12874:	b	180249c <mount@plt+0x17fffb4>
   12878:			; <UNDEFINED> instruction: 0xf1500c50
   1287c:	bl	1052884 <mount@plt+0x105039c>
   12880:	b	1066c98 <mount@plt+0x10647b0>
   12884:	ldflts	f0, [r0, #-20]!	; 0xffffffec
   12888:	mcrreq	10, 5, lr, ip, cr15
   1288c:	bl	1062d94 <mount@plt+0x10608ac>
   12890:	stfccs	f0, [r1], {1}
   12894:			; <UNDEFINED> instruction: 0xf5b1bf28
   12898:	rscle	r1, r9, #128, 30	; 0x200
   1289c:	svceq	0x0000f091
   128a0:	strmi	fp, [r1], -r4, lsl #30
   128a4:	blx	fec5a8ac <mount@plt+0xfec583c4>
   128a8:	svclt	0x0008f381
   128ac:			; <UNDEFINED> instruction: 0xf1a33320
   128b0:			; <UNDEFINED> instruction: 0xf1b3030b
   128b4:	ble	31313c <mount@plt+0x310c54>
   128b8:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
   128bc:	ldfeqd	f7, [r4], {2}
   128c0:	andeq	pc, ip, #-2147483600	; 0x80000030
   128c4:			; <UNDEFINED> instruction: 0xf00cfa01
   128c8:			; <UNDEFINED> instruction: 0xf102fa21
   128cc:			; <UNDEFINED> instruction: 0xf102e00c
   128d0:	svclt	0x00d80214
   128d4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
   128d8:			; <UNDEFINED> instruction: 0xf102fa01
   128dc:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
   128e0:	b	1082858 <mount@plt+0x1080370>
   128e4:	addsmi	r0, r0, ip, lsl #2
   128e8:	svclt	0x00a21ae4
   128ec:	tstpl	r4, r1, lsl #22
   128f0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
   128f4:	streq	lr, [r4], #-2671	; 0xfffff591
   128f8:	ble	72197c <mount@plt+0x71f494>
   128fc:	cfstrsle	mvf3, [lr], {12}
   12900:	ldreq	pc, [r4], #-260	; 0xfffffefc
   12904:	eoreq	pc, r0, #196, 2	; 0x31
   12908:			; <UNDEFINED> instruction: 0xf004fa20
   1290c:	vpmax.u8	d15, d2, d1
   12910:	andeq	lr, r3, r0, asr #20
   12914:	vpmax.u8	d15, d4, d17
   12918:	tsteq	r3, r5, asr #20
   1291c:			; <UNDEFINED> instruction: 0xf1c4bd30
   12920:			; <UNDEFINED> instruction: 0xf1c4040c
   12924:	blx	8131ac <mount@plt+0x810cc4>
   12928:	blx	8e938 <mount@plt+0x8c450>
   1292c:	b	104f544 <mount@plt+0x104d05c>
   12930:	strtmi	r0, [r9], -r3
   12934:	blx	881dfc <mount@plt+0x87f914>
   12938:	strtmi	pc, [r9], -r4
   1293c:			; <UNDEFINED> instruction: 0xf094bd30
   12940:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
   12944:	svclt	0x00061380
   12948:	orrne	pc, r0, r1, lsl #9
   1294c:	cfstrscc	mvf3, [r1, #-4]
   12950:	b	200c690 <mount@plt+0x200a1a8>
   12954:	svclt	0x00185c64
   12958:			; <UNDEFINED> instruction: 0x5c65ea7f
   1295c:	b	fe546a08 <mount@plt+0xfe544520>
   12960:	svclt	0x00080f05
   12964:	svceq	0x0002ea90
   12968:	b	1546984 <mount@plt+0x154449c>
   1296c:	svclt	0x00040c00
   12970:			; <UNDEFINED> instruction: 0x46104619
   12974:	b	fe481e3c <mount@plt+0xfe47f954>
   12978:	svclt	0x001e0f03
   1297c:	andcs	r2, r0, r0, lsl #2
   12980:	b	1801e48 <mount@plt+0x17ff960>
   12984:	tstle	r5, r4, asr ip
   12988:	cmpmi	r9, r0, asr #32
   1298c:			; <UNDEFINED> instruction: 0xf041bf28
   12990:	ldflts	f4, [r0, #-0]
   12994:	streq	pc, [r0], #1300	; 0x514
   12998:			; <UNDEFINED> instruction: 0xf501bf3c
   1299c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
   129a0:	strmi	pc, [r0, #-1]
   129a4:	mvnsmi	pc, r5, asr #32
   129a8:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
   129ac:	andeq	pc, r0, pc, asr #32
   129b0:	b	2001e78 <mount@plt+0x1fff990>
   129b4:	svclt	0x001a5c64
   129b8:			; <UNDEFINED> instruction: 0x46104619
   129bc:			; <UNDEFINED> instruction: 0x5c65ea7f
   129c0:			; <UNDEFINED> instruction: 0x460bbf1c
   129c4:	b	14241d4 <mount@plt+0x1421cec>
   129c8:	svclt	0x00063401
   129cc:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
   129d0:	svceq	0x0003ea91
   129d4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   129d8:	svclt	0x0000bd30
   129dc:	svceq	0x0000f090
   129e0:	tstcs	r0, r4, lsl #30
   129e4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   129e8:	strvs	pc, [r0], #1103	; 0x44f
   129ec:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   129f0:	streq	pc, [r0, #-79]	; 0xffffffb1
   129f4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   129f8:	svclt	0x0000e750
   129fc:	svceq	0x0000f090
   12a00:	tstcs	r0, r4, lsl #30
   12a04:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   12a08:	strvs	pc, [r0], #1103	; 0x44f
   12a0c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   12a10:	strmi	pc, [r0, #-16]
   12a14:	submi	fp, r0, #72, 30	; 0x120
   12a18:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   12a1c:	svclt	0x0000e73e
   12a20:	b	13d2b30 <mount@plt+0x13d0648>
   12a24:	b	13d31b4 <mount@plt+0x13d0ccc>
   12a28:	b	13d2ef4 <mount@plt+0x13d0a0c>
   12a2c:	svclt	0x001f7002
   12a30:	cmnmi	pc, #18	; <UNPREDICTABLE>
   12a34:	svcmi	0x007ff093
   12a38:	msrpl	SPSR_, r1, lsl #1
   12a3c:			; <UNDEFINED> instruction: 0xf0324770
   12a40:	svclt	0x0008427f
   12a44:			; <UNDEFINED> instruction: 0xf0934770
   12a48:	svclt	0x00044f7f
   12a4c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   12a50:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   12a54:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   12a58:	strmi	pc, [r0, #-1]
   12a5c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
   12a60:	svclt	0x0000e71c
   12a64:	andeq	lr, r1, #80, 20	; 0x50000
   12a68:	ldrbmi	fp, [r0, -r8, lsl #30]!
   12a6c:			; <UNDEFINED> instruction: 0xf04fb530
   12a70:	and	r0, sl, r0, lsl #10
   12a74:	andeq	lr, r1, #80, 20	; 0x50000
   12a78:	ldrbmi	fp, [r0, -r8, lsl #30]!
   12a7c:			; <UNDEFINED> instruction: 0xf011b530
   12a80:	strle	r4, [r2, #-1280]	; 0xfffffb00
   12a84:	bl	186338c <mount@plt+0x1860ea4>
   12a88:	vst4.16	{d16,d18,d20,d22}, [pc], r1
   12a8c:			; <UNDEFINED> instruction: 0xf1046480
   12a90:	b	17d3b60 <mount@plt+0x17d1678>
   12a94:			; <UNDEFINED> instruction: 0xf43f5c91
   12a98:			; <UNDEFINED> instruction: 0xf04faed8
   12a9c:	b	17d32b0 <mount@plt+0x17d0dc8>
   12aa0:	svclt	0x00180cdc
   12aa4:	b	17df2b8 <mount@plt+0x17dcdd0>
   12aa8:	svclt	0x00180cdc
   12aac:	bl	9f2c0 <mount@plt+0x9cdd8>
   12ab0:			; <UNDEFINED> instruction: 0xf1c202dc
   12ab4:	blx	1373c <mount@plt+0x11254>
   12ab8:	blx	851acc <mount@plt+0x84f5e4>
   12abc:	blx	8eacc <mount@plt+0x8c5e4>
   12ac0:	b	10522d4 <mount@plt+0x104fdec>
   12ac4:	blx	852b04 <mount@plt+0x85061c>
   12ac8:	ldrmi	pc, [r4], #-258	; 0xfffffefe
   12acc:	svclt	0x0000e6bd
   12ad0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   12ad4:	svclt	0x00082900
   12ad8:	svclt	0x001c2800
   12adc:	mvnscc	pc, pc, asr #32
   12ae0:	rscscc	pc, pc, pc, asr #32
   12ae4:	stmdalt	ip, {ip, sp, lr, pc}
   12ae8:	stfeqd	f7, [r8], {173}	; 0xad
   12aec:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   12af0:			; <UNDEFINED> instruction: 0xf846f000
   12af4:	ldrd	pc, [r4], -sp
   12af8:	movwcs	lr, #10717	; 0x29dd
   12afc:	ldrbmi	fp, [r0, -r4]!
   12b00:			; <UNDEFINED> instruction: 0xf04fb502
   12b04:			; <UNDEFINED> instruction: 0xf7ef0008
   12b08:	vstrlt.16	s28, [r2, #-460]	; 0xfffffe34	; <UNPREDICTABLE>
   12b0c:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
   12b10:	mcrr	6, 0, r4, r3, cr11
   12b14:	vmov.32	r2, d5[1]
   12b18:	vsqrt.f64	d23, d0
   12b1c:	strle	pc, [r3], #-2576	; 0xfffff5f0
   12b20:			; <UNDEFINED> instruction: 0x4008e8bd
   12b24:	stmdalt	ip, {ip, sp, lr, pc}
   12b28:	blvc	120e5f4 <mount@plt+0x120c10c>
   12b2c:	bleq	60dc78 <mount@plt+0x60b790>
   12b30:			; <UNDEFINED> instruction: 0xf806f000
   12b34:	bl	186343c <mount@plt+0x1860f54>
   12b38:	stflts	f0, [r8, #-260]	; 0xfffffefc
   12b3c:	andeq	r0, r0, r0
   12b40:	blvs	30e1c4 <mount@plt+0x30bcdc>
   12b44:	bleq	60dc50 <mount@plt+0x60b768>
   12b48:	blvs	1ce3ec <mount@plt+0x1cbf04>
   12b4c:	blpl	2ce1d0 <mount@plt+0x2cbce8>
   12b50:	blvs	ff1ce648 <mount@plt+0xff1cc160>
   12b54:	blmi	11ce63c <mount@plt+0x11cc154>
   12b58:	bne	44e3b8 <mount@plt+0x44bed0>
   12b5c:	blvc	118e374 <mount@plt+0x118be8c>
   12b60:	blvc	ff20e758 <mount@plt+0xff20c270>
   12b64:	beq	fe44e3c8 <mount@plt+0xfe44bee0>
   12b68:	svclt	0x00004770
   12b6c:	andhi	pc, r0, pc, lsr #7
   12b70:	andeq	r0, r0, r0
   12b74:	ldclcc	0, cr0, [r0]
   12b78:	andeq	r0, r0, r0
   12b7c:	mvnsmi	r0, r0
   12b80:	svclt	0x00084299
   12b84:	push	{r4, r7, r9, lr}
   12b88:			; <UNDEFINED> instruction: 0x46044ff0
   12b8c:	andcs	fp, r0, r8, lsr pc
   12b90:			; <UNDEFINED> instruction: 0xf8dd460d
   12b94:	svclt	0x0038c024
   12b98:	cmnle	fp, #1048576	; 0x100000
   12b9c:			; <UNDEFINED> instruction: 0x46994690
   12ba0:			; <UNDEFINED> instruction: 0xf283fab3
   12ba4:	rsbsle	r2, r0, r0, lsl #22
   12ba8:			; <UNDEFINED> instruction: 0xf385fab5
   12bac:	rsble	r2, r8, r0, lsl #26
   12bb0:			; <UNDEFINED> instruction: 0xf1a21ad2
   12bb4:	blx	25643c <mount@plt+0x253f54>
   12bb8:	blx	2517c8 <mount@plt+0x24f2e0>
   12bbc:			; <UNDEFINED> instruction: 0xf1c2f30e
   12bc0:	b	12d4848 <mount@plt+0x12d2360>
   12bc4:	blx	a157d8 <mount@plt+0xa132f0>
   12bc8:	b	130f7ec <mount@plt+0x130d304>
   12bcc:	blx	2157e0 <mount@plt+0x2132f8>
   12bd0:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   12bd4:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   12bd8:	andcs	fp, r0, ip, lsr pc
   12bdc:	movwle	r4, #42497	; 0xa601
   12be0:	bl	fed1abec <mount@plt+0xfed18704>
   12be4:	blx	13c14 <mount@plt+0x1172c>
   12be8:	blx	84f028 <mount@plt+0x84cb40>
   12bec:	bl	198f810 <mount@plt+0x198d328>
   12bf0:	tstmi	r9, #46137344	; 0x2c00000
   12bf4:	bcs	22e3c <mount@plt+0x20954>
   12bf8:	b	1406cf0 <mount@plt+0x1404808>
   12bfc:	b	13d4d6c <mount@plt+0x13d2884>
   12c00:	b	1215174 <mount@plt+0x1212c8c>
   12c04:	ldrmi	r7, [r6], -fp, asr #17
   12c08:	bl	fed4ac3c <mount@plt+0xfed48754>
   12c0c:	bl	1953834 <mount@plt+0x195134c>
   12c10:	ldmne	fp, {r0, r3, r9, fp}^
   12c14:	beq	2cd944 <mount@plt+0x2cb45c>
   12c18:			; <UNDEFINED> instruction: 0xf14a1c5c
   12c1c:	cfsh32cc	mvfx0, mvfx1, #0
   12c20:	strbmi	sp, [sp, #-7]
   12c24:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   12c28:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   12c2c:	adfccsz	f4, f1, #5.0
   12c30:	blx	187414 <mount@plt+0x184f2c>
   12c34:	blx	950858 <mount@plt+0x94e370>
   12c38:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   12c3c:	vseleq.f32	s30, s28, s11
   12c40:	blx	959048 <mount@plt+0x956b60>
   12c44:	b	1110c54 <mount@plt+0x110e76c>
   12c48:			; <UNDEFINED> instruction: 0xf1a2040e
   12c4c:			; <UNDEFINED> instruction: 0xf1c20720
   12c50:	blx	2144d8 <mount@plt+0x211ff0>
   12c54:	blx	14f864 <mount@plt+0x14d37c>
   12c58:	blx	15087c <mount@plt+0x14e394>
   12c5c:	b	110f46c <mount@plt+0x110cf84>
   12c60:	blx	913884 <mount@plt+0x91139c>
   12c64:	bl	1190484 <mount@plt+0x118df9c>
   12c68:	teqmi	r3, #1073741824	; 0x40000000
   12c6c:	strbmi	r1, [r5], -r0, lsl #21
   12c70:	tsteq	r3, r1, ror #22
   12c74:	svceq	0x0000f1bc
   12c78:	stmib	ip, {r0, ip, lr, pc}^
   12c7c:	pop	{r8, sl, lr}
   12c80:	blx	fed36c48 <mount@plt+0xfed34760>
   12c84:	msrcc	CPSR_, #132, 6	; 0x10000002
   12c88:	blx	fee4cad8 <mount@plt+0xfee4a5f0>
   12c8c:	blx	fed8f6b4 <mount@plt+0xfed8d1cc>
   12c90:	eorcc	pc, r0, #335544322	; 0x14000002
   12c94:	orrle	r2, fp, r0, lsl #26
   12c98:	svclt	0x0000e7f3
   12c9c:	mvnsmi	lr, #737280	; 0xb4000
   12ca0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   12ca4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   12ca8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   12cac:	ldm	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12cb0:	blne	1da3eac <mount@plt+0x1da19c4>
   12cb4:	strhle	r1, [sl], -r6
   12cb8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   12cbc:	svccc	0x0004f855
   12cc0:	strbmi	r3, [sl], -r1, lsl #8
   12cc4:	ldrtmi	r4, [r8], -r1, asr #12
   12cc8:	adcmi	r4, r6, #152, 14	; 0x2600000
   12ccc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   12cd0:	svclt	0x000083f8
   12cd4:	andeq	r4, r1, r2, lsr #21
   12cd8:	muleq	r1, r8, sl
   12cdc:	svclt	0x00004770
   12ce0:	ldmlt	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12ce4:	andeq	r0, r0, r0

Disassembly of section .fini:

00012ce8 <.fini>:
   12ce8:	push	{r3, lr}
   12cec:	pop	{r3, pc}
