#include "skeleton.dtsi"

/ {
	compatible = "itron,columbus";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,cortex-a9";
			device_type = "cpu";
			reg = <0>;
			clocks = <&clkc 3>;
			clock-latency = <1000>;
			operating-points = <
				/* kHz    uV */
				666667  1000000
				333334  1000000
			>;
		};
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		interrupt-parent = <&intc>;
		ranges;

		slcr: slcr@f8000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "xlnx,zynq-slcr", "syscon", "simple-bus";
			reg = <0xF8000000 0x1000>;
			ranges;

			clkc: clkc@100 {
				#clock-cells = <1>;
				compatible = "xlnx,ps7-clkc";
				fclk-enable = <0>;
				clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
					"cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x",
					"dci", "lqspi", "smc", "pcap", "gem0", "gem1",
					"fclk0", "fclk1", "fclk2", "fclk3", "can0", "can1",
					"sdio0", "sdio1", "uart0", "uart1", "spi0", "spi1",
					"dma", "usb0_aper", "usb1_aper", "gem0_aper",
					"gem1_aper", "sdio0_aper", "sdio1_aper",
					"spi0_aper", "spi1_aper", "can0_aper", "can1_aper",
					"i2c0_aper", "i2c1_aper", "uart0_aper", "uart1_aper",
					"gpio_aper", "lqspi_aper", "smc_aper", "swdt",
					"dbg_trc", "dbg_apb";
				reg = <0x100 0x100>;
		    };
		};

		clocks {
			dummy_clk: clock@4 {
				compatible = "vul,dummy", "fixed-clock";
				#clock-cells = <0>;
				clock-names = "dummy_clk";
				clock-output-names = "dummy_clk";
				clock-frequency = <0>;
			};
			apb_pclk: clock@5 {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-names = "apb_pclk";
				clock-output-names = "apb_pclk";
				clock-frequency = <0>;
			};
		};
		
		intc: interrupt-controller@f8f01000 {
			compatible = "arm,cortex-a9-gic";
			#interrupt-cells = <3>;
			interrupt-controller;
			reg = <0xF8F01000 0x1000>,
				<0xF8F00100 0x100>;
		};

		uart0: serial@0x71D00000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x71D00000 0x400>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clock-frequency = <50000000>;
			interrupts = <0 59 4>;
			status = "disabled";
		};

		timer1: timer@0x50001000 {
			compatible = "columbus,timer";
			reg = <0x50001000 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <1000000>;
			status = "disabled";
		};
		timer2: timer@0x50001040 {
			compatible = "columbus,timer";
			reg = <0x50001040 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		timer3: timer@0x50001080 {
			compatible = "columbus,timer";
			reg = <0x50001080 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		timer4: timer@0x500010C0 {
			compatible = "columbus,timer";
			reg = <0x500010C0 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		timer5: timer@0x50001100 {
			compatible = "columbus,timer";
			reg = <0x50001100 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		timer6: timer@0x50001140 {
			compatible = "columbus,timer";
			reg = <0x50001140 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		timer7: timer@0x50001180 {
			compatible = "columbus,timer";
			reg = <0x50001180 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		timer8: timer@0x500011C0 {
			compatible = "columbus,timer";
			reg = <0x500011C0 0x28>;
			clock-frequency = <50000000>;
			clock-freq = <50000000>;
			status = "disabled";
		};
		global_timer: timer@f8f00200 {
			compatible = "arm,cortex-a9-global-timer";
			reg = <0xf8f00200 0x20>;
			interrupts = <1 11 0x301>;
			interrupt-parent = <&intc>;
			clocks = <&clkc 4>;
		};

		nand: nfc@0x71500000 {
			compatible = "candence,brite_nfc";
			reg = <0x71500000 0x400>;
			clock-frequency = <50000000>;
		};
		qspi: spi@0x71D04000 {
                        compatible = "cadence,qspi";
                        #address-cells = <1>;
                        #size-cells = <0>;
                        reg = <0x71D04000 0x1000>,
                                <0x70000000 0x1000>;
                        interrupts = <0 0 4>;
                        /*clocks = <&qspi_clk>;*/
                        ext-decoder = <0>;  /* external decoder */
                        ref-clk = <50000000>;
                        num-cs = <1>;
                        fifo-depth = <128>;
                        sram-size = <128>;
                        bus-num = <0>;
                        status = "disabled";

                        flash0: GD25Q16@0 {
                                #address-cells = <1>;
                                #size-cells = <1>;
                                compatible = "spi-flash";
                                reg = <0>;              /* chip select */
                                spi-max-frequency = <50000000>;
                                page-size = <256>;
                                block-size = <16>;      /* 2^16, 64KB */
                                tshsl-ns = <50>;
                                tsd2d-ns = <50>;
                                tchsh-ns = <4>;
                                tslch-ns = <4>;
                        };
                };
	};
};
