<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jeronimo/Documentos/GIT/tang_nano_9k_riscv_monitor/resources/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/jeronimo/Documentos/GIT/tang_nano_9k_riscv_monitor/resources/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 17 17:18:04 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>363</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>351</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_27mhz_ibuf/I </td>
</tr>
<tr>
<td>io_riscv_controller/risc_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27mhz</td>
<td>50.000(MHz)</td>
<td>58.325(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of io_riscv_controller/risc_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_riscv_controller/risc_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_riscv_controller/risc_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.855</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_4_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.745</td>
</tr>
<tr>
<td>2</td>
<td>2.903</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_1_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.697</td>
</tr>
<tr>
<td>3</td>
<td>3.172</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_7_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.428</td>
</tr>
<tr>
<td>4</td>
<td>3.489</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_0_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.111</td>
</tr>
<tr>
<td>5</td>
<td>3.579</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_5_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.021</td>
</tr>
<tr>
<td>6</td>
<td>3.579</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.021</td>
</tr>
<tr>
<td>7</td>
<td>3.924</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_3_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.676</td>
</tr>
<tr>
<td>8</td>
<td>3.949</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/send_data_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.651</td>
</tr>
<tr>
<td>9</td>
<td>7.373</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[3]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>13.092</td>
</tr>
<tr>
<td>10</td>
<td>7.373</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>13.092</td>
</tr>
<tr>
<td>11</td>
<td>7.418</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[3]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>13.046</td>
</tr>
<tr>
<td>12</td>
<td>7.851</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.613</td>
</tr>
<tr>
<td>13</td>
<td>7.884</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[1]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.580</td>
</tr>
<tr>
<td>14</td>
<td>7.907</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[1]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.558</td>
</tr>
<tr>
<td>15</td>
<td>8.050</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[2]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.414</td>
</tr>
<tr>
<td>16</td>
<td>8.083</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[2]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.381</td>
</tr>
<tr>
<td>17</td>
<td>8.408</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[0]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.056</td>
</tr>
<tr>
<td>18</td>
<td>8.423</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[1]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>12.041</td>
</tr>
<tr>
<td>19</td>
<td>8.523</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[2]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.941</td>
</tr>
<tr>
<td>20</td>
<td>8.540</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[2]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.925</td>
</tr>
<tr>
<td>21</td>
<td>8.827</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[0]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.637</td>
</tr>
<tr>
<td>22</td>
<td>8.827</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[0]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.637</td>
</tr>
<tr>
<td>23</td>
<td>8.849</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.615</td>
</tr>
<tr>
<td>24</td>
<td>8.961</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/DI[3]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.504</td>
</tr>
<tr>
<td>25</td>
<td>9.131</td>
<td>io_riscv_controller/config_on_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s/DI[3]</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>-0.537</td>
<td>11.333</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.563</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[3]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>2</td>
<td>0.563</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[1]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>3</td>
<td>0.566</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[2]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>4</td>
<td>0.566</td>
<td>io_riscv_controller/rx_fifo/write_pointer_0_s1/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[0]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>5</td>
<td>0.589</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[1]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>io_riscv_controller/monitor_addr_7_s0/Q</td>
<td>io_riscv_controller/monitor_addr_7_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>io_riscv_controller/monitor_addr_2_s0/Q</td>
<td>io_riscv_controller/monitor_addr_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>io_riscv_controller/monitor_addr_5_s0/Q</td>
<td>io_riscv_controller/monitor_addr_5_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/Q</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/Q</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.714</td>
<td>io_riscv_controller/fsm_io_1_s1/Q</td>
<td>io_riscv_controller/fsm_io_1_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>12</td>
<td>0.718</td>
<td>io_riscv_controller/fsm_io_3_s1/Q</td>
<td>io_riscv_controller/fsm_io_3_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.718</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/Q</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.731</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/Q</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>15</td>
<td>0.732</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/Q</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>16</td>
<td>0.732</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/Q</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>17</td>
<td>0.732</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>18</td>
<td>0.733</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/Q</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>19</td>
<td>0.820</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/DI[3]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>20</td>
<td>0.825</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[3]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>21</td>
<td>0.853</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/WAD[1]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.868</td>
</tr>
<tr>
<td>22</td>
<td>0.854</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>23</td>
<td>0.856</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0/Q</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.856</td>
</tr>
<tr>
<td>24</td>
<td>0.856</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0/Q</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.856</td>
</tr>
<tr>
<td>25</td>
<td>0.867</td>
<td>io_riscv_controller/uart_rx/data_out_4_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/DI[0]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/rx_fifo_re_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/send_trig_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/monitor_addr_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/rx_fifo/out_data_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/rx_fifo/out_data_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/uart_rx/data_valid_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_27mhz</td>
<td>io_riscv_controller/uart_rx/timeout_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.098</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[0]</td>
</tr>
<tr>
<td>15.718</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>io_riscv_controller/n162_s23/I1</td>
</tr>
<tr>
<td>16.520</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n162_s23/F</td>
</tr>
<tr>
<td>16.939</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>io_riscv_controller/n162_s22/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n162_s22/F</td>
</tr>
<tr>
<td>17.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>io_riscv_controller/send_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.964, 41.588%; route: 9.323, 55.675%; tC2Q: 0.458, 2.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.598</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C30</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/DO[1]</td>
</tr>
<tr>
<td>15.719</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>io_riscv_controller/n165_s23/I1</td>
</tr>
<tr>
<td>16.818</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n165_s23/F</td>
</tr>
<tr>
<td>16.824</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>io_riscv_controller/n165_s22/I2</td>
</tr>
<tr>
<td>17.923</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n165_s22/F</td>
</tr>
<tr>
<td>17.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>io_riscv_controller/send_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>io_riscv_controller/send_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.388, 44.246%; route: 8.851, 53.009%; tC2Q: 0.458, 2.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.098</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[3]</td>
</tr>
<tr>
<td>15.387</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>io_riscv_controller/n159_s24/I1</td>
</tr>
<tr>
<td>16.413</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n159_s24/F</td>
</tr>
<tr>
<td>16.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>io_riscv_controller/n159_s22/I2</td>
</tr>
<tr>
<td>17.654</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n159_s22/F</td>
</tr>
<tr>
<td>17.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>io_riscv_controller/send_data_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>io_riscv_controller/send_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.978, 42.475%; route: 8.992, 54.735%; tC2Q: 0.458, 2.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.598</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C30</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/DO[0]</td>
</tr>
<tr>
<td>15.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>io_riscv_controller/n166_s23/I1</td>
</tr>
<tr>
<td>15.819</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n166_s23/F</td>
</tr>
<tr>
<td>16.238</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>io_riscv_controller/n166_s22/I2</td>
</tr>
<tr>
<td>17.337</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n166_s22/F</td>
</tr>
<tr>
<td>17.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>io_riscv_controller/send_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>io_riscv_controller/send_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.091, 44.011%; route: 8.562, 53.144%; tC2Q: 0.458, 2.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.098</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[1]</td>
</tr>
<tr>
<td>15.387</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>io_riscv_controller/n161_s23/I1</td>
</tr>
<tr>
<td>16.419</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n161_s23/F</td>
</tr>
<tr>
<td>16.425</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>io_riscv_controller/n161_s22/I2</td>
</tr>
<tr>
<td>17.247</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n161_s22/F</td>
</tr>
<tr>
<td>17.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>io_riscv_controller/send_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>io_riscv_controller/send_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.984, 43.593%; route: 8.579, 53.546%; tC2Q: 0.458, 2.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.098</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[2]</td>
</tr>
<tr>
<td>15.387</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>io_riscv_controller/n160_s23/I1</td>
</tr>
<tr>
<td>16.209</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n160_s23/F</td>
</tr>
<tr>
<td>16.215</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>io_riscv_controller/n160_s22/I2</td>
</tr>
<tr>
<td>17.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n160_s22/F</td>
</tr>
<tr>
<td>17.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>io_riscv_controller/send_data_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>io_riscv_controller/send_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.984, 43.593%; route: 8.579, 53.546%; tC2Q: 0.458, 2.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.598</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/DO[3]</td>
</tr>
<tr>
<td>14.600</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>io_riscv_controller/n163_s23/I0</td>
</tr>
<tr>
<td>15.661</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n163_s23/F</td>
</tr>
<tr>
<td>16.080</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>io_riscv_controller/n163_s22/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n163_s22/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>io_riscv_controller/send_data_3_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>io_riscv_controller/send_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.073, 45.117%; route: 8.145, 51.959%; tC2Q: 0.458, 2.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>14.598</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/DO[2]</td>
</tr>
<tr>
<td>15.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>io_riscv_controller/n164_s23/I0</td>
</tr>
<tr>
<td>16.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n164_s23/F</td>
</tr>
<tr>
<td>16.055</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>io_riscv_controller/n164_s22/I2</td>
</tr>
<tr>
<td>16.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n164_s22/F</td>
</tr>
<tr>
<td>16.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>io_riscv_controller/send_data_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>io_riscv_controller/send_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.044, 45.005%; route: 8.149, 52.066%; tC2Q: 0.458, 2.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.909, 37.496%; route: 7.724, 59.003%; tC2Q: 0.458, 3.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.909, 37.496%; route: 7.724, 59.003%; tC2Q: 0.458, 3.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.272</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.909, 37.626%; route: 7.679, 58.861%; tC2Q: 0.458, 3.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[0]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/I0</td>
</tr>
<tr>
<td>8.133</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/I0</td>
</tr>
<tr>
<td>10.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/COUT</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/CIN</td>
</tr>
<tr>
<td>11.035</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s/SUM</td>
</tr>
<tr>
<td>12.340</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>13.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.871, 38.616%; route: 7.284, 57.750%; tC2Q: 0.458, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>10.296</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/SUM</td>
</tr>
<tr>
<td>11.595</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>12.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>13.806</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 35.069%; route: 7.710, 61.287%; tC2Q: 0.458, 3.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>10.296</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/SUM</td>
</tr>
<tr>
<td>11.595</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>12.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>13.783</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 35.133%; route: 7.687, 61.217%; tC2Q: 0.458, 3.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/SUM</td>
</tr>
<tr>
<td>11.664</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>12.763</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>13.640</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.746, 38.231%; route: 7.210, 58.077%; tC2Q: 0.458, 3.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/SUM</td>
</tr>
<tr>
<td>11.664</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>12.763</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>13.607</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.746, 38.330%; route: 7.177, 57.968%; tC2Q: 0.458, 3.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>10.239</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/SUM</td>
</tr>
<tr>
<td>11.389</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>12.421</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>13.282</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.565, 37.864%; route: 7.033, 58.334%; tC2Q: 0.458, 3.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>10.296</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/SUM</td>
</tr>
<tr>
<td>11.595</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>12.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>13.267</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.412, 36.639%; route: 7.171, 59.554%; tC2Q: 0.458, 3.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/SUM</td>
</tr>
<tr>
<td>11.664</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>12.725</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>13.167</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.708, 39.424%; route: 6.775, 56.737%; tC2Q: 0.458, 3.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s/SUM</td>
</tr>
<tr>
<td>11.664</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>12.763</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>13.150</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.746, 39.799%; route: 6.720, 56.358%; tC2Q: 0.458, 3.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>10.239</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/SUM</td>
</tr>
<tr>
<td>11.389</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>12.415</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>12.863</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.559, 39.175%; route: 6.620, 56.887%; tC2Q: 0.458, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>10.239</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/SUM</td>
</tr>
<tr>
<td>11.389</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>12.415</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>12.863</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.559, 39.175%; route: 6.620, 56.887%; tC2Q: 0.458, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>6.299</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C33</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>6.580</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.999</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.821</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s/COUT</td>
</tr>
<tr>
<td>9.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s/COUT</td>
</tr>
<tr>
<td>9.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/CIN</td>
</tr>
<tr>
<td>10.296</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s/SUM</td>
</tr>
<tr>
<td>11.595</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>12.841</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.392, 37.811%; route: 6.765, 58.243%; tC2Q: 0.458, 3.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[2]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_6_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.856</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_6_G[0]_s1/F</td>
</tr>
<tr>
<td>9.651</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C35[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n159_s/I0</td>
</tr>
<tr>
<td>10.696</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n159_s/COUT</td>
</tr>
<tr>
<td>10.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C35[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n158_s/CIN</td>
</tr>
<tr>
<td>11.259</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n158_s/SUM</td>
</tr>
<tr>
<td>12.729</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.533, 30.711%; route: 7.512, 65.305%; tC2Q: 0.458, 3.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/config_on_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>io_riscv_controller/config_on_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/config_on_s1/Q</td>
</tr>
<tr>
<td>4.145</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/RAD[2]</td>
</tr>
<tr>
<td>6.247</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0/DO[2]</td>
</tr>
<tr>
<td>7.034</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_6_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.856</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_6_G[0]_s1/F</td>
</tr>
<tr>
<td>9.651</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C35[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n159_s/I0</td>
</tr>
<tr>
<td>10.696</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n159_s/COUT</td>
</tr>
<tr>
<td>10.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C35[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n158_s/CIN</td>
</tr>
<tr>
<td>11.259</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n158_s/SUM</td>
</tr>
<tr>
<td>12.559</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s/CLK</td>
</tr>
<tr>
<td>21.733</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s</td>
</tr>
<tr>
<td>21.690</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.533, 31.172%; route: 7.342, 64.784%; tC2Q: 0.458, 4.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.337%; tC2Q: 0.333, 57.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.337%; tC2Q: 0.333, 57.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 42.657%; tC2Q: 0.333, 57.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_0_s1/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 42.657%; tC2Q: 0.333, 57.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 44.847%; tC2Q: 0.333, 55.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/monitor_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/monitor_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>io_riscv_controller/monitor_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>io_riscv_controller/n150_s22/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n150_s22/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>io_riscv_controller/monitor_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>io_riscv_controller/monitor_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/monitor_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/monitor_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>io_riscv_controller/monitor_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>io_riscv_controller/n155_s22/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n155_s22/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>io_riscv_controller/monitor_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>io_riscv_controller/monitor_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/monitor_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/monitor_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>io_riscv_controller/monitor_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_5_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>io_riscv_controller/n152_s22/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n152_s22/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>io_riscv_controller/monitor_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>io_riscv_controller/monitor_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_bsy_s5/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>io_riscv_controller/uart_tx/frame_begin_s3/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/frame_begin_s3/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_bsy_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_0_s4/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>io_riscv_controller/rx_fifo/n10_s3/I2</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n10_s3/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/fsm_io_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/fsm_io_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>io_riscv_controller/fsm_io_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/fsm_io_1_s1/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>io_riscv_controller/n148_s24/I3</td>
</tr>
<tr>
<td>1.743</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n148_s24/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/fsm_io_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>io_riscv_controller/fsm_io_1_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>io_riscv_controller/fsm_io_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/fsm_io_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/fsm_io_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/fsm_io_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/fsm_io_3_s1/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/n146_s27/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n146_s27/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/fsm_io_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/fsm_io_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/fsm_io_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.788%; route: 0.013, 1.808%; tC2Q: 0.333, 46.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td>io_riscv_controller/uart_tx/n24_s/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/n24_s/SUM</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/n33_s/I1</td>
</tr>
<tr>
<td>1.760</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_rx/n33_s/SUM</td>
</tr>
<tr>
<td>1.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/n37_s/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_rx/n37_s/SUM</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_3_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/n7_s/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n7_s/SUM</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/n14_s/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n14_s/SUM</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>io_riscv_controller/uart_tx/n20_s/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/n20_s/SUM</td>
</tr>
<tr>
<td>1.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/data_out_7_s0/Q</td>
</tr>
<tr>
<td>1.864</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.298%; tC2Q: 0.333, 39.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 61.603%; tC2Q: 0.333, 38.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/n15_s/I0</td>
</tr>
<tr>
<td>1.883</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n15_s/SUM</td>
</tr>
<tr>
<td>1.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[0][B]</td>
<td>io_riscv_controller/uart_tx/n25_s/I0</td>
</tr>
<tr>
<td>1.885</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/n25_s/SUM</td>
</tr>
<tr>
<td>1.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.381%; route: 0.006, 0.689%; tC2Q: 0.333, 38.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][B]</td>
<td>io_riscv_controller/uart_rx/n38_s/I0</td>
</tr>
<tr>
<td>1.885</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_rx/n38_s/SUM</td>
</tr>
<tr>
<td>1.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.381%; route: 0.006, 0.689%; tC2Q: 0.333, 38.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/data_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>io_riscv_controller/uart_rx/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/data_out_4_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/rx_fifo_re_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/rx_fifo_re_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/rx_fifo_re_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/send_trig_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/send_trig_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/send_trig_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/monitor_addr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/monitor_addr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/monitor_addr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/send_data_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/send_data_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/rx_fifo/out_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/rx_fifo/out_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/rx_fifo/out_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/uart_rx/data_out_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/rx_fifo/out_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/rx_fifo/out_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/rx_fifo/out_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/uart_rx/data_valid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/uart_rx/data_valid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/uart_rx/data_valid_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/uart_rx/timeout_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/uart_rx/timeout_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/uart_rx/timeout_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>93</td>
<td>clk_27mhz_d</td>
<td>2.855</td>
<td>0.262</td>
</tr>
<tr>
<td>24</td>
<td>config_on</td>
<td>2.855</td>
<td>2.461</td>
</tr>
<tr>
<td>24</td>
<td>fsm_io[3]</td>
<td>14.646</td>
<td>1.354</td>
</tr>
<tr>
<td>17</td>
<td>tx_bsy_Z</td>
<td>15.049</td>
<td>2.778</td>
</tr>
<tr>
<td>17</td>
<td>rx_data_valid</td>
<td>14.806</td>
<td>2.265</td>
</tr>
<tr>
<td>16</td>
<td>monitor_addr_7_9</td>
<td>14.389</td>
<td>1.803</td>
</tr>
<tr>
<td>14</td>
<td>fsm_io[0]</td>
<td>13.014</td>
<td>1.503</td>
</tr>
<tr>
<td>13</td>
<td>monitor_addr[4]</td>
<td>6.926</td>
<td>1.658</td>
</tr>
<tr>
<td>13</td>
<td>rx_cnt[0]</td>
<td>13.045</td>
<td>0.853</td>
</tr>
<tr>
<td>12</td>
<td>fsm_io[1]</td>
<td>11.275</td>
<td>1.323</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C21</td>
<td>73.61%</td>
</tr>
<tr>
<td>R16C14</td>
<td>72.22%</td>
</tr>
<tr>
<td>R16C24</td>
<td>65.28%</td>
</tr>
<tr>
<td>R14C26</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C28</td>
<td>61.11%</td>
</tr>
<tr>
<td>R15C27</td>
<td>59.72%</td>
</tr>
<tr>
<td>R16C13</td>
<td>58.33%</td>
</tr>
<tr>
<td>R15C15</td>
<td>58.33%</td>
</tr>
<tr>
<td>R15C28</td>
<td>56.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
