|E_Audio
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst.oAUD_BCK
AUD_BCLK <> fifoaudio:fifoaudio_inst.clock
AUD_BCLK <> async_trap_and_reset:async_trap_and_reset_inst.outclk
AUD_BCLK <> async_trap_and_reset:async_trap_and_reset_inst2.outclk
AUD_DACDAT <= AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst.oAUD_DATA
AUD_DACLRCK <> AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst.oAUD_LRCK
AUD_DACLRCK <> IIR6:filter2.lr_clk
AUD_DACLRCK <> IIR4:filter1.lr_clk
AUD_XCK <= clk_18_4.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => CLOCK_50.IN3
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
FPGA_I2C_SCLK <= I2C_AV_Config:u3.I2C_SCLK
FPGA_I2C_SDAT <> I2C_AV_Config:u3.I2C_SDAT
KEY[0] => KEY[0].IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~


|E_Audio|clk_18_4:clk_18_4_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= clk_18_4_0002:clk_18_4_inst.outclk_0
outclk_1 <= clk_18_4_0002:clk_18_4_inst.outclk_1


|E_Audio|clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|E_Audio|clk_18_4:clk_18_4_inst|clk_18_4_0002:clk_18_4_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|E_Audio|I2C_AV_Config:u3
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => mI2C_DATA[0].OUTPUTSELECT
iRST_N => mI2C_DATA[1].OUTPUTSELECT
iRST_N => mI2C_DATA[2].OUTPUTSELECT
iRST_N => mI2C_DATA[3].OUTPUTSELECT
iRST_N => mI2C_DATA[4].OUTPUTSELECT
iRST_N => mI2C_DATA[5].OUTPUTSELECT
iRST_N => mI2C_DATA[6].OUTPUTSELECT
iRST_N => mI2C_DATA[7].OUTPUTSELECT
iRST_N => mI2C_DATA[8].OUTPUTSELECT
iRST_N => mI2C_DATA[9].OUTPUTSELECT
iRST_N => mI2C_DATA[10].OUTPUTSELECT
iRST_N => mI2C_DATA[11].OUTPUTSELECT
iRST_N => mI2C_DATA[12].OUTPUTSELECT
iRST_N => mI2C_DATA[13].OUTPUTSELECT
iRST_N => mI2C_DATA[14].OUTPUTSELECT
iRST_N => mI2C_DATA[15].OUTPUTSELECT
iRST_N => mI2C_DATA[16].OUTPUTSELECT
iRST_N => mI2C_DATA[17].OUTPUTSELECT
iRST_N => mI2C_DATA[18].OUTPUTSELECT
iRST_N => mI2C_DATA[19].OUTPUTSELECT
iRST_N => mI2C_DATA[20].OUTPUTSELECT
iRST_N => mI2C_DATA[21].OUTPUTSELECT
iRST_N => mI2C_DATA[22].OUTPUTSELECT
iRST_N => mI2C_DATA[23].OUTPUTSELECT
iRST_N => mI2C_GO.ACLR
iRST_N => LUT_INDEX[0].ACLR
iRST_N => LUT_INDEX[1].ACLR
iRST_N => LUT_INDEX[2].ACLR
iRST_N => LUT_INDEX[3].ACLR
iRST_N => LUT_INDEX[4].ACLR
iRST_N => LUT_INDEX[5].ACLR
iRST_N => mI2C_CLK_DIV[0].ACLR
iRST_N => mI2C_CLK_DIV[1].ACLR
iRST_N => mI2C_CLK_DIV[2].ACLR
iRST_N => mI2C_CLK_DIV[3].ACLR
iRST_N => mI2C_CLK_DIV[4].ACLR
iRST_N => mI2C_CLK_DIV[5].ACLR
iRST_N => mI2C_CLK_DIV[6].ACLR
iRST_N => mI2C_CLK_DIV[7].ACLR
iRST_N => mI2C_CLK_DIV[8].ACLR
iRST_N => mI2C_CLK_DIV[9].ACLR
iRST_N => mI2C_CLK_DIV[10].ACLR
iRST_N => mI2C_CLK_DIV[11].ACLR
iRST_N => mI2C_CLK_DIV[12].ACLR
iRST_N => mI2C_CLK_DIV[13].ACLR
iRST_N => mI2C_CLK_DIV[14].ACLR
iRST_N => mI2C_CLK_DIV[15].ACLR
iRST_N => mI2C_CTRL_CLK.ACLR
iRST_N => mSetup_ST~6.DATAIN
iRST_N => o_I2C_END~reg0.ENA
o_I2C_END <= o_I2C_END~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|E_Audio|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|E_Audio|AUDIO_DAC_ADC:AUDIO_DAC_ADC_inst
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[0] <= AUD_inL[0].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[1] <= AUD_inL[1].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[2] <= AUD_inL[2].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[3] <= AUD_inL[3].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[4] <= AUD_inL[4].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[5] <= AUD_inL[5].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[6] <= AUD_inL[6].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[7] <= AUD_inL[7].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[8] <= AUD_inL[8].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[9] <= AUD_inL[9].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[10] <= AUD_inL[10].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[11] <= AUD_inL[11].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[12] <= AUD_inL[12].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[13] <= AUD_inL[13].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[14] <= AUD_inL[14].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inL[15] <= AUD_inL[15].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[0] <= AUD_inR[0].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[1] <= AUD_inR[1].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[2] <= AUD_inR[2].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[3] <= AUD_inR[3].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[4] <= AUD_inR[4].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[5] <= AUD_inR[5].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[6] <= AUD_inR[6].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[7] <= AUD_inR[7].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[8] <= AUD_inR[8].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[9] <= AUD_inR[9].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[10] <= AUD_inR[10].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[11] <= AUD_inR[11].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[12] <= AUD_inR[12].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[13] <= AUD_inR[13].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[14] <= AUD_inR[14].DB_MAX_OUTPUT_PORT_TYPE
oAUD_inR[15] <= AUD_inR[15].DB_MAX_OUTPUT_PORT_TYPE
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inL.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_ADCDAT => AUD_inR.DATAB
iAUD_extR[0] => AUD_outR[0].DATAIN
iAUD_extR[1] => AUD_outR[1].DATAIN
iAUD_extR[2] => AUD_outR[2].DATAIN
iAUD_extR[3] => AUD_outR[3].DATAIN
iAUD_extR[4] => AUD_outR[4].DATAIN
iAUD_extR[5] => AUD_outR[5].DATAIN
iAUD_extR[6] => AUD_outR[6].DATAIN
iAUD_extR[7] => AUD_outR[7].DATAIN
iAUD_extR[8] => AUD_outR[8].DATAIN
iAUD_extR[9] => AUD_outR[9].DATAIN
iAUD_extR[10] => AUD_outR[10].DATAIN
iAUD_extR[11] => AUD_outR[11].DATAIN
iAUD_extR[12] => AUD_outR[12].DATAIN
iAUD_extR[13] => AUD_outR[13].DATAIN
iAUD_extR[14] => AUD_outR[14].DATAIN
iAUD_extR[15] => AUD_outR[15].DATAIN
iAUD_extL[0] => AUD_outL[0].DATAIN
iAUD_extL[1] => AUD_outL[1].DATAIN
iAUD_extL[2] => AUD_outL[2].DATAIN
iAUD_extL[3] => AUD_outL[3].DATAIN
iAUD_extL[4] => AUD_outL[4].DATAIN
iAUD_extL[5] => AUD_outL[5].DATAIN
iAUD_extL[6] => AUD_outL[6].DATAIN
iAUD_extL[7] => AUD_outL[7].DATAIN
iAUD_extL[8] => AUD_outL[8].DATAIN
iAUD_extL[9] => AUD_outL[9].DATAIN
iAUD_extL[10] => AUD_outL[10].DATAIN
iAUD_extL[11] => AUD_outL[11].DATAIN
iAUD_extL[12] => AUD_outL[12].DATAIN
iAUD_extL[13] => AUD_outL[13].DATAIN
iAUD_extL[14] => AUD_outL[14].DATAIN
iAUD_extL[15] => AUD_outL[15].DATAIN
readyADC <= readyADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_sampler <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => AUD_inL[15].ENA
iRST_N => AUD_inL[14].ENA
iRST_N => AUD_inL[13].ENA
iRST_N => AUD_inL[12].ENA
iRST_N => AUD_inL[11].ENA
iRST_N => AUD_inL[10].ENA
iRST_N => AUD_inL[9].ENA
iRST_N => AUD_inL[8].ENA
iRST_N => AUD_inL[7].ENA
iRST_N => AUD_inL[6].ENA
iRST_N => AUD_inL[5].ENA
iRST_N => AUD_inL[4].ENA
iRST_N => AUD_inL[3].ENA
iRST_N => AUD_inL[2].ENA
iRST_N => AUD_inL[1].ENA
iRST_N => AUD_inL[0].ENA
iRST_N => AUD_inR[15].ENA
iRST_N => AUD_inR[14].ENA
iRST_N => AUD_inR[13].ENA
iRST_N => AUD_inR[12].ENA
iRST_N => AUD_inR[11].ENA
iRST_N => AUD_inR[10].ENA
iRST_N => AUD_inR[9].ENA
iRST_N => AUD_inR[8].ENA
iRST_N => AUD_inR[7].ENA
iRST_N => AUD_inR[6].ENA
iRST_N => AUD_inR[5].ENA
iRST_N => AUD_inR[4].ENA
iRST_N => AUD_inR[3].ENA
iRST_N => AUD_inR[2].ENA
iRST_N => AUD_inR[1].ENA
iRST_N => AUD_inR[0].ENA


|E_Audio|IIR6:filter2
audio_out[0] <= audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_in[0] => Selector51.IN1
audio_in[0] => x_n.DATAB
audio_in[1] => Selector50.IN1
audio_in[1] => x_n.DATAB
audio_in[2] => Selector49.IN1
audio_in[2] => x_n.DATAB
audio_in[3] => Selector48.IN1
audio_in[3] => x_n.DATAB
audio_in[4] => Selector47.IN1
audio_in[4] => x_n.DATAB
audio_in[5] => Selector46.IN1
audio_in[5] => x_n.DATAB
audio_in[6] => Selector45.IN1
audio_in[6] => x_n.DATAB
audio_in[7] => Selector44.IN1
audio_in[7] => x_n.DATAB
audio_in[8] => Selector43.IN1
audio_in[8] => x_n.DATAB
audio_in[9] => Selector42.IN1
audio_in[9] => x_n.DATAB
audio_in[10] => Selector41.IN1
audio_in[10] => x_n.DATAB
audio_in[11] => Selector40.IN1
audio_in[11] => x_n.DATAB
audio_in[12] => Selector39.IN1
audio_in[12] => x_n.DATAB
audio_in[13] => Selector38.IN1
audio_in[13] => x_n.DATAB
audio_in[14] => Selector37.IN1
audio_in[14] => x_n.DATAB
audio_in[15] => Selector36.IN1
audio_in[15] => x_n.DATAB
scale[0] => ShiftLeft0.IN3
scale[1] => ShiftLeft0.IN2
scale[2] => ShiftLeft0.IN1
b1[0] => Selector35.IN1
b1[1] => Selector34.IN1
b1[2] => Selector33.IN1
b1[3] => Selector32.IN1
b1[4] => Selector31.IN1
b1[5] => Selector30.IN1
b1[6] => Selector29.IN1
b1[7] => Selector28.IN1
b1[8] => Selector27.IN1
b1[9] => Selector26.IN1
b1[10] => Selector25.IN1
b1[11] => Selector24.IN1
b1[12] => Selector23.IN1
b1[13] => Selector22.IN1
b1[14] => Selector21.IN1
b1[15] => Selector20.IN1
b1[16] => Selector19.IN1
b1[17] => Selector18.IN1
b2[0] => Selector35.IN2
b2[1] => Selector34.IN2
b2[2] => Selector33.IN2
b2[3] => Selector32.IN2
b2[4] => Selector31.IN2
b2[5] => Selector30.IN2
b2[6] => Selector29.IN2
b2[7] => Selector28.IN2
b2[8] => Selector27.IN2
b2[9] => Selector26.IN2
b2[10] => Selector25.IN2
b2[11] => Selector24.IN2
b2[12] => Selector23.IN2
b2[13] => Selector22.IN2
b2[14] => Selector21.IN2
b2[15] => Selector20.IN2
b2[16] => Selector19.IN2
b2[17] => Selector18.IN2
b3[0] => Selector35.IN3
b3[1] => Selector34.IN3
b3[2] => Selector33.IN3
b3[3] => Selector32.IN3
b3[4] => Selector31.IN3
b3[5] => Selector30.IN3
b3[6] => Selector29.IN3
b3[7] => Selector28.IN3
b3[8] => Selector27.IN3
b3[9] => Selector26.IN3
b3[10] => Selector25.IN3
b3[11] => Selector24.IN3
b3[12] => Selector23.IN3
b3[13] => Selector22.IN3
b3[14] => Selector21.IN3
b3[15] => Selector20.IN3
b3[16] => Selector19.IN3
b3[17] => Selector18.IN3
b4[0] => Selector35.IN4
b4[1] => Selector34.IN4
b4[2] => Selector33.IN4
b4[3] => Selector32.IN4
b4[4] => Selector31.IN4
b4[5] => Selector30.IN4
b4[6] => Selector29.IN4
b4[7] => Selector28.IN4
b4[8] => Selector27.IN4
b4[9] => Selector26.IN4
b4[10] => Selector25.IN4
b4[11] => Selector24.IN4
b4[12] => Selector23.IN4
b4[13] => Selector22.IN4
b4[14] => Selector21.IN4
b4[15] => Selector20.IN4
b4[16] => Selector19.IN4
b4[17] => Selector18.IN4
b5[0] => Selector35.IN5
b5[1] => Selector34.IN5
b5[2] => Selector33.IN5
b5[3] => Selector32.IN5
b5[4] => Selector31.IN5
b5[5] => Selector30.IN5
b5[6] => Selector29.IN5
b5[7] => Selector28.IN5
b5[8] => Selector27.IN5
b5[9] => Selector26.IN5
b5[10] => Selector25.IN5
b5[11] => Selector24.IN5
b5[12] => Selector23.IN5
b5[13] => Selector22.IN5
b5[14] => Selector21.IN5
b5[15] => Selector20.IN5
b5[16] => Selector19.IN5
b5[17] => Selector18.IN5
b6[0] => Selector35.IN6
b6[1] => Selector34.IN6
b6[2] => Selector33.IN6
b6[3] => Selector32.IN6
b6[4] => Selector31.IN6
b6[5] => Selector30.IN6
b6[6] => Selector29.IN6
b6[7] => Selector28.IN6
b6[8] => Selector27.IN6
b6[9] => Selector26.IN6
b6[10] => Selector25.IN6
b6[11] => Selector24.IN6
b6[12] => Selector23.IN6
b6[13] => Selector22.IN6
b6[14] => Selector21.IN6
b6[15] => Selector20.IN6
b6[16] => Selector19.IN6
b6[17] => Selector18.IN6
b7[0] => Selector35.IN7
b7[1] => Selector34.IN7
b7[2] => Selector33.IN7
b7[3] => Selector32.IN7
b7[4] => Selector31.IN7
b7[5] => Selector30.IN7
b7[6] => Selector29.IN7
b7[7] => Selector28.IN7
b7[8] => Selector27.IN7
b7[9] => Selector26.IN7
b7[10] => Selector25.IN7
b7[11] => Selector24.IN7
b7[12] => Selector23.IN7
b7[13] => Selector22.IN7
b7[14] => Selector21.IN7
b7[15] => Selector20.IN7
b7[16] => Selector19.IN7
b7[17] => Selector18.IN7
a2[0] => Selector35.IN8
a2[1] => Selector34.IN8
a2[2] => Selector33.IN8
a2[3] => Selector32.IN8
a2[4] => Selector31.IN8
a2[5] => Selector30.IN8
a2[6] => Selector29.IN8
a2[7] => Selector28.IN8
a2[8] => Selector27.IN8
a2[9] => Selector26.IN8
a2[10] => Selector25.IN8
a2[11] => Selector24.IN8
a2[12] => Selector23.IN8
a2[13] => Selector22.IN8
a2[14] => Selector21.IN8
a2[15] => Selector20.IN8
a2[16] => Selector19.IN8
a2[17] => Selector18.IN8
a3[0] => Selector35.IN9
a3[1] => Selector34.IN9
a3[2] => Selector33.IN9
a3[3] => Selector32.IN9
a3[4] => Selector31.IN9
a3[5] => Selector30.IN9
a3[6] => Selector29.IN9
a3[7] => Selector28.IN9
a3[8] => Selector27.IN9
a3[9] => Selector26.IN9
a3[10] => Selector25.IN9
a3[11] => Selector24.IN9
a3[12] => Selector23.IN9
a3[13] => Selector22.IN9
a3[14] => Selector21.IN9
a3[15] => Selector20.IN9
a3[16] => Selector19.IN9
a3[17] => Selector18.IN9
a4[0] => Selector35.IN10
a4[1] => Selector34.IN10
a4[2] => Selector33.IN10
a4[3] => Selector32.IN10
a4[4] => Selector31.IN10
a4[5] => Selector30.IN10
a4[6] => Selector29.IN10
a4[7] => Selector28.IN10
a4[8] => Selector27.IN10
a4[9] => Selector26.IN10
a4[10] => Selector25.IN10
a4[11] => Selector24.IN10
a4[12] => Selector23.IN10
a4[13] => Selector22.IN10
a4[14] => Selector21.IN10
a4[15] => Selector20.IN10
a4[16] => Selector19.IN10
a4[17] => Selector18.IN10
a5[0] => Selector35.IN11
a5[1] => Selector34.IN11
a5[2] => Selector33.IN11
a5[3] => Selector32.IN11
a5[4] => Selector31.IN11
a5[5] => Selector30.IN11
a5[6] => Selector29.IN11
a5[7] => Selector28.IN11
a5[8] => Selector27.IN11
a5[9] => Selector26.IN11
a5[10] => Selector25.IN11
a5[11] => Selector24.IN11
a5[12] => Selector23.IN11
a5[13] => Selector22.IN11
a5[14] => Selector21.IN11
a5[15] => Selector20.IN11
a5[16] => Selector19.IN11
a5[17] => Selector18.IN11
a6[0] => Selector35.IN12
a6[1] => Selector34.IN12
a6[2] => Selector33.IN12
a6[3] => Selector32.IN12
a6[4] => Selector31.IN12
a6[5] => Selector30.IN12
a6[6] => Selector29.IN12
a6[7] => Selector28.IN12
a6[8] => Selector27.IN12
a6[9] => Selector26.IN12
a6[10] => Selector25.IN12
a6[11] => Selector24.IN12
a6[12] => Selector23.IN12
a6[13] => Selector22.IN12
a6[14] => Selector21.IN12
a6[15] => Selector20.IN12
a6[16] => Selector19.IN12
a6[17] => Selector18.IN12
a7[0] => Selector35.IN13
a7[1] => Selector34.IN13
a7[2] => Selector33.IN13
a7[3] => Selector32.IN13
a7[4] => Selector31.IN13
a7[5] => Selector30.IN13
a7[6] => Selector29.IN13
a7[7] => Selector28.IN13
a7[8] => Selector27.IN13
a7[9] => Selector26.IN13
a7[10] => Selector25.IN13
a7[11] => Selector24.IN13
a7[12] => Selector23.IN13
a7[13] => Selector22.IN13
a7[14] => Selector21.IN13
a7[15] => Selector20.IN13
a7[16] => Selector19.IN13
a7[17] => Selector18.IN13
state_clk => last_clk.CLK
state_clk => x_n6[0].CLK
state_clk => x_n6[1].CLK
state_clk => x_n6[2].CLK
state_clk => x_n6[3].CLK
state_clk => x_n6[4].CLK
state_clk => x_n6[5].CLK
state_clk => x_n6[6].CLK
state_clk => x_n6[7].CLK
state_clk => x_n6[8].CLK
state_clk => x_n6[9].CLK
state_clk => x_n6[10].CLK
state_clk => x_n6[11].CLK
state_clk => x_n6[12].CLK
state_clk => x_n6[13].CLK
state_clk => x_n6[14].CLK
state_clk => x_n6[15].CLK
state_clk => x_n6[16].CLK
state_clk => x_n6[17].CLK
state_clk => x_n5[0].CLK
state_clk => x_n5[1].CLK
state_clk => x_n5[2].CLK
state_clk => x_n5[3].CLK
state_clk => x_n5[4].CLK
state_clk => x_n5[5].CLK
state_clk => x_n5[6].CLK
state_clk => x_n5[7].CLK
state_clk => x_n5[8].CLK
state_clk => x_n5[9].CLK
state_clk => x_n5[10].CLK
state_clk => x_n5[11].CLK
state_clk => x_n5[12].CLK
state_clk => x_n5[13].CLK
state_clk => x_n5[14].CLK
state_clk => x_n5[15].CLK
state_clk => x_n5[16].CLK
state_clk => x_n5[17].CLK
state_clk => x_n4[0].CLK
state_clk => x_n4[1].CLK
state_clk => x_n4[2].CLK
state_clk => x_n4[3].CLK
state_clk => x_n4[4].CLK
state_clk => x_n4[5].CLK
state_clk => x_n4[6].CLK
state_clk => x_n4[7].CLK
state_clk => x_n4[8].CLK
state_clk => x_n4[9].CLK
state_clk => x_n4[10].CLK
state_clk => x_n4[11].CLK
state_clk => x_n4[12].CLK
state_clk => x_n4[13].CLK
state_clk => x_n4[14].CLK
state_clk => x_n4[15].CLK
state_clk => x_n4[16].CLK
state_clk => x_n4[17].CLK
state_clk => x_n3[0].CLK
state_clk => x_n3[1].CLK
state_clk => x_n3[2].CLK
state_clk => x_n3[3].CLK
state_clk => x_n3[4].CLK
state_clk => x_n3[5].CLK
state_clk => x_n3[6].CLK
state_clk => x_n3[7].CLK
state_clk => x_n3[8].CLK
state_clk => x_n3[9].CLK
state_clk => x_n3[10].CLK
state_clk => x_n3[11].CLK
state_clk => x_n3[12].CLK
state_clk => x_n3[13].CLK
state_clk => x_n3[14].CLK
state_clk => x_n3[15].CLK
state_clk => x_n3[16].CLK
state_clk => x_n3[17].CLK
state_clk => x_n2[0].CLK
state_clk => x_n2[1].CLK
state_clk => x_n2[2].CLK
state_clk => x_n2[3].CLK
state_clk => x_n2[4].CLK
state_clk => x_n2[5].CLK
state_clk => x_n2[6].CLK
state_clk => x_n2[7].CLK
state_clk => x_n2[8].CLK
state_clk => x_n2[9].CLK
state_clk => x_n2[10].CLK
state_clk => x_n2[11].CLK
state_clk => x_n2[12].CLK
state_clk => x_n2[13].CLK
state_clk => x_n2[14].CLK
state_clk => x_n2[15].CLK
state_clk => x_n2[16].CLK
state_clk => x_n2[17].CLK
state_clk => x_n1[0].CLK
state_clk => x_n1[1].CLK
state_clk => x_n1[2].CLK
state_clk => x_n1[3].CLK
state_clk => x_n1[4].CLK
state_clk => x_n1[5].CLK
state_clk => x_n1[6].CLK
state_clk => x_n1[7].CLK
state_clk => x_n1[8].CLK
state_clk => x_n1[9].CLK
state_clk => x_n1[10].CLK
state_clk => x_n1[11].CLK
state_clk => x_n1[12].CLK
state_clk => x_n1[13].CLK
state_clk => x_n1[14].CLK
state_clk => x_n1[15].CLK
state_clk => x_n1[16].CLK
state_clk => x_n1[17].CLK
state_clk => f1_y_n6[0].CLK
state_clk => f1_y_n6[1].CLK
state_clk => f1_y_n6[2].CLK
state_clk => f1_y_n6[3].CLK
state_clk => f1_y_n6[4].CLK
state_clk => f1_y_n6[5].CLK
state_clk => f1_y_n6[6].CLK
state_clk => f1_y_n6[7].CLK
state_clk => f1_y_n6[8].CLK
state_clk => f1_y_n6[9].CLK
state_clk => f1_y_n6[10].CLK
state_clk => f1_y_n6[11].CLK
state_clk => f1_y_n6[12].CLK
state_clk => f1_y_n6[13].CLK
state_clk => f1_y_n6[14].CLK
state_clk => f1_y_n6[15].CLK
state_clk => f1_y_n6[16].CLK
state_clk => f1_y_n6[17].CLK
state_clk => f1_y_n5[0].CLK
state_clk => f1_y_n5[1].CLK
state_clk => f1_y_n5[2].CLK
state_clk => f1_y_n5[3].CLK
state_clk => f1_y_n5[4].CLK
state_clk => f1_y_n5[5].CLK
state_clk => f1_y_n5[6].CLK
state_clk => f1_y_n5[7].CLK
state_clk => f1_y_n5[8].CLK
state_clk => f1_y_n5[9].CLK
state_clk => f1_y_n5[10].CLK
state_clk => f1_y_n5[11].CLK
state_clk => f1_y_n5[12].CLK
state_clk => f1_y_n5[13].CLK
state_clk => f1_y_n5[14].CLK
state_clk => f1_y_n5[15].CLK
state_clk => f1_y_n5[16].CLK
state_clk => f1_y_n5[17].CLK
state_clk => f1_y_n4[0].CLK
state_clk => f1_y_n4[1].CLK
state_clk => f1_y_n4[2].CLK
state_clk => f1_y_n4[3].CLK
state_clk => f1_y_n4[4].CLK
state_clk => f1_y_n4[5].CLK
state_clk => f1_y_n4[6].CLK
state_clk => f1_y_n4[7].CLK
state_clk => f1_y_n4[8].CLK
state_clk => f1_y_n4[9].CLK
state_clk => f1_y_n4[10].CLK
state_clk => f1_y_n4[11].CLK
state_clk => f1_y_n4[12].CLK
state_clk => f1_y_n4[13].CLK
state_clk => f1_y_n4[14].CLK
state_clk => f1_y_n4[15].CLK
state_clk => f1_y_n4[16].CLK
state_clk => f1_y_n4[17].CLK
state_clk => f1_y_n3[0].CLK
state_clk => f1_y_n3[1].CLK
state_clk => f1_y_n3[2].CLK
state_clk => f1_y_n3[3].CLK
state_clk => f1_y_n3[4].CLK
state_clk => f1_y_n3[5].CLK
state_clk => f1_y_n3[6].CLK
state_clk => f1_y_n3[7].CLK
state_clk => f1_y_n3[8].CLK
state_clk => f1_y_n3[9].CLK
state_clk => f1_y_n3[10].CLK
state_clk => f1_y_n3[11].CLK
state_clk => f1_y_n3[12].CLK
state_clk => f1_y_n3[13].CLK
state_clk => f1_y_n3[14].CLK
state_clk => f1_y_n3[15].CLK
state_clk => f1_y_n3[16].CLK
state_clk => f1_y_n3[17].CLK
state_clk => f1_y_n2[0].CLK
state_clk => f1_y_n2[1].CLK
state_clk => f1_y_n2[2].CLK
state_clk => f1_y_n2[3].CLK
state_clk => f1_y_n2[4].CLK
state_clk => f1_y_n2[5].CLK
state_clk => f1_y_n2[6].CLK
state_clk => f1_y_n2[7].CLK
state_clk => f1_y_n2[8].CLK
state_clk => f1_y_n2[9].CLK
state_clk => f1_y_n2[10].CLK
state_clk => f1_y_n2[11].CLK
state_clk => f1_y_n2[12].CLK
state_clk => f1_y_n2[13].CLK
state_clk => f1_y_n2[14].CLK
state_clk => f1_y_n2[15].CLK
state_clk => f1_y_n2[16].CLK
state_clk => f1_y_n2[17].CLK
state_clk => audio_out[0]~reg0.CLK
state_clk => audio_out[1]~reg0.CLK
state_clk => audio_out[2]~reg0.CLK
state_clk => audio_out[3]~reg0.CLK
state_clk => audio_out[4]~reg0.CLK
state_clk => audio_out[5]~reg0.CLK
state_clk => audio_out[6]~reg0.CLK
state_clk => audio_out[7]~reg0.CLK
state_clk => audio_out[8]~reg0.CLK
state_clk => audio_out[9]~reg0.CLK
state_clk => audio_out[10]~reg0.CLK
state_clk => audio_out[11]~reg0.CLK
state_clk => audio_out[12]~reg0.CLK
state_clk => audio_out[13]~reg0.CLK
state_clk => audio_out[14]~reg0.CLK
state_clk => audio_out[15]~reg0.CLK
state_clk => f1_y_n1[0].CLK
state_clk => f1_y_n1[1].CLK
state_clk => f1_y_n1[2].CLK
state_clk => f1_y_n1[3].CLK
state_clk => f1_y_n1[4].CLK
state_clk => f1_y_n1[5].CLK
state_clk => f1_y_n1[6].CLK
state_clk => f1_y_n1[7].CLK
state_clk => f1_y_n1[8].CLK
state_clk => f1_y_n1[9].CLK
state_clk => f1_y_n1[10].CLK
state_clk => f1_y_n1[11].CLK
state_clk => f1_y_n1[12].CLK
state_clk => f1_y_n1[13].CLK
state_clk => f1_y_n1[14].CLK
state_clk => f1_y_n1[15].CLK
state_clk => f1_y_n1[16].CLK
state_clk => f1_y_n1[17].CLK
state_clk => x_n[0].CLK
state_clk => x_n[1].CLK
state_clk => x_n[2].CLK
state_clk => x_n[3].CLK
state_clk => x_n[4].CLK
state_clk => x_n[5].CLK
state_clk => x_n[6].CLK
state_clk => x_n[7].CLK
state_clk => x_n[8].CLK
state_clk => x_n[9].CLK
state_clk => x_n[10].CLK
state_clk => x_n[11].CLK
state_clk => x_n[12].CLK
state_clk => x_n[13].CLK
state_clk => x_n[14].CLK
state_clk => x_n[15].CLK
state_clk => x_n[16].CLK
state_clk => x_n[17].CLK
state_clk => f1_value[0].CLK
state_clk => f1_value[1].CLK
state_clk => f1_value[2].CLK
state_clk => f1_value[3].CLK
state_clk => f1_value[4].CLK
state_clk => f1_value[5].CLK
state_clk => f1_value[6].CLK
state_clk => f1_value[7].CLK
state_clk => f1_value[8].CLK
state_clk => f1_value[9].CLK
state_clk => f1_value[10].CLK
state_clk => f1_value[11].CLK
state_clk => f1_value[12].CLK
state_clk => f1_value[13].CLK
state_clk => f1_value[14].CLK
state_clk => f1_value[15].CLK
state_clk => f1_value[16].CLK
state_clk => f1_value[17].CLK
state_clk => f1_coeff[0].CLK
state_clk => f1_coeff[1].CLK
state_clk => f1_coeff[2].CLK
state_clk => f1_coeff[3].CLK
state_clk => f1_coeff[4].CLK
state_clk => f1_coeff[5].CLK
state_clk => f1_coeff[6].CLK
state_clk => f1_coeff[7].CLK
state_clk => f1_coeff[8].CLK
state_clk => f1_coeff[9].CLK
state_clk => f1_coeff[10].CLK
state_clk => f1_coeff[11].CLK
state_clk => f1_coeff[12].CLK
state_clk => f1_coeff[13].CLK
state_clk => f1_coeff[14].CLK
state_clk => f1_coeff[15].CLK
state_clk => f1_coeff[16].CLK
state_clk => f1_coeff[17].CLK
state_clk => f1_mac_old[0].CLK
state_clk => f1_mac_old[1].CLK
state_clk => f1_mac_old[2].CLK
state_clk => f1_mac_old[3].CLK
state_clk => f1_mac_old[4].CLK
state_clk => f1_mac_old[5].CLK
state_clk => f1_mac_old[6].CLK
state_clk => f1_mac_old[7].CLK
state_clk => f1_mac_old[8].CLK
state_clk => f1_mac_old[9].CLK
state_clk => f1_mac_old[10].CLK
state_clk => f1_mac_old[11].CLK
state_clk => f1_mac_old[12].CLK
state_clk => f1_mac_old[13].CLK
state_clk => f1_mac_old[14].CLK
state_clk => f1_mac_old[15].CLK
state_clk => f1_mac_old[16].CLK
state_clk => f1_mac_old[17].CLK
state_clk => state~16.DATAIN
lr_clk => always0.IN1
lr_clk => always0.IN1
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => x_n5[16].ENA
reset => x_n5[15].ENA
reset => x_n5[14].ENA
reset => x_n5[13].ENA
reset => x_n5[12].ENA
reset => x_n5[11].ENA
reset => x_n5[10].ENA
reset => x_n5[9].ENA
reset => x_n5[8].ENA
reset => x_n5[7].ENA
reset => x_n5[6].ENA
reset => x_n5[5].ENA
reset => x_n5[4].ENA
reset => x_n5[3].ENA
reset => x_n5[2].ENA
reset => x_n5[1].ENA
reset => x_n5[0].ENA
reset => x_n6[17].ENA
reset => x_n6[16].ENA
reset => x_n6[15].ENA
reset => x_n6[14].ENA
reset => x_n6[13].ENA
reset => x_n6[12].ENA
reset => x_n6[11].ENA
reset => x_n6[10].ENA
reset => x_n6[9].ENA
reset => x_n6[8].ENA
reset => x_n6[7].ENA
reset => x_n6[6].ENA
reset => x_n6[5].ENA
reset => x_n6[4].ENA
reset => x_n6[3].ENA
reset => x_n6[2].ENA
reset => x_n6[1].ENA
reset => x_n6[0].ENA
reset => last_clk.ENA
reset => x_n5[17].ENA
reset => x_n4[0].ENA
reset => x_n4[1].ENA
reset => x_n4[2].ENA
reset => x_n4[3].ENA
reset => x_n4[4].ENA
reset => x_n4[5].ENA
reset => x_n4[6].ENA
reset => x_n4[7].ENA
reset => x_n4[8].ENA
reset => x_n4[9].ENA
reset => x_n4[10].ENA
reset => x_n4[11].ENA
reset => x_n4[12].ENA
reset => x_n4[13].ENA
reset => x_n4[14].ENA
reset => x_n4[15].ENA
reset => x_n4[16].ENA
reset => x_n4[17].ENA
reset => x_n3[0].ENA
reset => x_n3[1].ENA
reset => x_n3[2].ENA
reset => x_n3[3].ENA
reset => x_n3[4].ENA
reset => x_n3[5].ENA
reset => x_n3[6].ENA
reset => x_n3[7].ENA
reset => x_n3[8].ENA
reset => x_n3[9].ENA
reset => x_n3[10].ENA
reset => x_n3[11].ENA
reset => x_n3[12].ENA
reset => x_n3[13].ENA
reset => x_n3[14].ENA
reset => x_n3[15].ENA
reset => x_n3[16].ENA
reset => x_n3[17].ENA
reset => x_n2[0].ENA
reset => x_n2[1].ENA
reset => x_n2[2].ENA
reset => x_n2[3].ENA
reset => x_n2[4].ENA
reset => x_n2[5].ENA
reset => x_n2[6].ENA
reset => x_n2[7].ENA
reset => x_n2[8].ENA
reset => x_n2[9].ENA
reset => x_n2[10].ENA
reset => x_n2[11].ENA
reset => x_n2[12].ENA
reset => x_n2[13].ENA
reset => x_n2[14].ENA
reset => x_n2[15].ENA
reset => x_n2[16].ENA
reset => x_n2[17].ENA
reset => x_n1[0].ENA
reset => x_n1[1].ENA
reset => x_n1[2].ENA
reset => x_n1[3].ENA
reset => x_n1[4].ENA
reset => x_n1[5].ENA
reset => x_n1[6].ENA
reset => x_n1[7].ENA
reset => x_n1[8].ENA
reset => x_n1[9].ENA
reset => x_n1[10].ENA
reset => x_n1[11].ENA
reset => x_n1[12].ENA
reset => x_n1[13].ENA
reset => x_n1[14].ENA
reset => x_n1[15].ENA
reset => x_n1[16].ENA
reset => x_n1[17].ENA
reset => f1_y_n6[0].ENA
reset => f1_y_n6[1].ENA
reset => f1_y_n6[2].ENA
reset => f1_y_n6[3].ENA
reset => f1_y_n6[4].ENA
reset => f1_y_n6[5].ENA
reset => f1_y_n6[6].ENA
reset => f1_y_n6[7].ENA
reset => f1_y_n6[8].ENA
reset => f1_y_n6[9].ENA
reset => f1_y_n6[10].ENA
reset => f1_y_n6[11].ENA
reset => f1_y_n6[12].ENA
reset => f1_y_n6[13].ENA
reset => f1_y_n6[14].ENA
reset => f1_y_n6[15].ENA
reset => f1_y_n6[16].ENA
reset => f1_y_n6[17].ENA
reset => f1_y_n5[0].ENA
reset => f1_y_n5[1].ENA
reset => f1_y_n5[2].ENA
reset => f1_y_n5[3].ENA
reset => f1_y_n5[4].ENA
reset => f1_y_n5[5].ENA
reset => f1_y_n5[6].ENA
reset => f1_y_n5[7].ENA
reset => f1_y_n5[8].ENA
reset => f1_y_n5[9].ENA
reset => f1_y_n5[10].ENA
reset => f1_y_n5[11].ENA
reset => f1_y_n5[12].ENA
reset => f1_y_n5[13].ENA
reset => f1_y_n5[14].ENA
reset => f1_y_n5[15].ENA
reset => f1_y_n5[16].ENA
reset => f1_y_n5[17].ENA
reset => f1_y_n4[0].ENA
reset => f1_y_n4[1].ENA
reset => f1_y_n4[2].ENA
reset => f1_y_n4[3].ENA
reset => f1_y_n4[4].ENA
reset => f1_y_n4[5].ENA
reset => f1_y_n4[6].ENA
reset => f1_y_n4[7].ENA
reset => f1_y_n4[8].ENA
reset => f1_y_n4[9].ENA
reset => f1_y_n4[10].ENA
reset => f1_y_n4[11].ENA
reset => f1_y_n4[12].ENA
reset => f1_y_n4[13].ENA
reset => f1_y_n4[14].ENA
reset => f1_y_n4[15].ENA
reset => f1_y_n4[16].ENA
reset => f1_y_n4[17].ENA
reset => f1_y_n3[0].ENA
reset => f1_y_n3[1].ENA
reset => f1_y_n3[2].ENA
reset => f1_y_n3[3].ENA
reset => f1_y_n3[4].ENA
reset => f1_y_n3[5].ENA
reset => f1_y_n3[6].ENA
reset => f1_y_n3[7].ENA
reset => f1_y_n3[8].ENA
reset => f1_y_n3[9].ENA
reset => f1_y_n3[10].ENA
reset => f1_y_n3[11].ENA
reset => f1_y_n3[12].ENA
reset => f1_y_n3[13].ENA
reset => f1_y_n3[14].ENA
reset => f1_y_n3[15].ENA
reset => f1_y_n3[16].ENA
reset => f1_y_n3[17].ENA
reset => f1_y_n2[0].ENA
reset => f1_y_n2[1].ENA
reset => f1_y_n2[2].ENA
reset => f1_y_n2[3].ENA
reset => f1_y_n2[4].ENA
reset => f1_y_n2[5].ENA
reset => f1_y_n2[6].ENA
reset => f1_y_n2[7].ENA
reset => f1_y_n2[8].ENA
reset => f1_y_n2[9].ENA
reset => f1_y_n2[10].ENA
reset => f1_y_n2[11].ENA
reset => f1_y_n2[12].ENA
reset => f1_y_n2[13].ENA
reset => f1_y_n2[14].ENA
reset => f1_y_n2[15].ENA
reset => f1_y_n2[16].ENA
reset => f1_y_n2[17].ENA
reset => audio_out[0]~reg0.ENA
reset => audio_out[1]~reg0.ENA
reset => audio_out[2]~reg0.ENA
reset => audio_out[3]~reg0.ENA
reset => audio_out[4]~reg0.ENA
reset => audio_out[5]~reg0.ENA
reset => audio_out[6]~reg0.ENA
reset => audio_out[7]~reg0.ENA
reset => audio_out[8]~reg0.ENA
reset => audio_out[9]~reg0.ENA
reset => audio_out[10]~reg0.ENA
reset => audio_out[11]~reg0.ENA
reset => audio_out[12]~reg0.ENA
reset => audio_out[13]~reg0.ENA
reset => audio_out[14]~reg0.ENA
reset => audio_out[15]~reg0.ENA
reset => f1_y_n1[0].ENA
reset => f1_y_n1[1].ENA
reset => f1_y_n1[2].ENA
reset => f1_y_n1[3].ENA
reset => f1_y_n1[4].ENA
reset => f1_y_n1[5].ENA
reset => f1_y_n1[6].ENA
reset => f1_y_n1[7].ENA
reset => f1_y_n1[8].ENA
reset => f1_y_n1[9].ENA
reset => f1_y_n1[10].ENA
reset => f1_y_n1[11].ENA
reset => f1_y_n1[12].ENA
reset => f1_y_n1[13].ENA
reset => f1_y_n1[14].ENA
reset => f1_y_n1[15].ENA
reset => f1_y_n1[16].ENA
reset => f1_y_n1[17].ENA
reset => x_n[0].ENA
reset => x_n[1].ENA
reset => x_n[2].ENA
reset => x_n[3].ENA
reset => x_n[4].ENA
reset => x_n[5].ENA
reset => x_n[6].ENA
reset => x_n[7].ENA
reset => x_n[8].ENA
reset => x_n[9].ENA
reset => x_n[10].ENA
reset => x_n[11].ENA
reset => x_n[12].ENA
reset => x_n[13].ENA
reset => x_n[14].ENA
reset => x_n[15].ENA
reset => x_n[16].ENA
reset => x_n[17].ENA
reset => f1_mac_old[0].ENA
reset => f1_mac_old[1].ENA
reset => f1_mac_old[2].ENA
reset => f1_mac_old[3].ENA
reset => f1_mac_old[4].ENA
reset => f1_mac_old[5].ENA
reset => f1_mac_old[6].ENA
reset => f1_mac_old[7].ENA
reset => f1_mac_old[8].ENA
reset => f1_mac_old[9].ENA
reset => f1_mac_old[10].ENA
reset => f1_mac_old[11].ENA
reset => f1_mac_old[12].ENA
reset => f1_mac_old[13].ENA
reset => f1_mac_old[14].ENA
reset => f1_mac_old[15].ENA
reset => f1_mac_old[16].ENA
reset => f1_mac_old[17].ENA


|E_Audio|IIR6:filter2|signed_mult:f1_c_x_v
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Mult0.IN17
a[1] => Mult0.IN16
a[2] => Mult0.IN15
a[3] => Mult0.IN14
a[4] => Mult0.IN13
a[5] => Mult0.IN12
a[6] => Mult0.IN11
a[7] => Mult0.IN10
a[8] => Mult0.IN9
a[9] => Mult0.IN8
a[10] => Mult0.IN7
a[11] => Mult0.IN6
a[12] => Mult0.IN5
a[13] => Mult0.IN4
a[14] => Mult0.IN3
a[15] => Mult0.IN2
a[16] => Mult0.IN1
a[17] => Mult0.IN0
b[0] => Mult0.IN35
b[1] => Mult0.IN34
b[2] => Mult0.IN33
b[3] => Mult0.IN32
b[4] => Mult0.IN31
b[5] => Mult0.IN30
b[6] => Mult0.IN29
b[7] => Mult0.IN28
b[8] => Mult0.IN27
b[9] => Mult0.IN26
b[10] => Mult0.IN25
b[11] => Mult0.IN24
b[12] => Mult0.IN23
b[13] => Mult0.IN22
b[14] => Mult0.IN21
b[15] => Mult0.IN20
b[16] => Mult0.IN19
b[17] => Mult0.IN18


|E_Audio|IIR4:filter1
audio_out[0] <= audio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_in[0] => Selector51.IN1
audio_in[0] => x_n.DATAB
audio_in[1] => Selector50.IN1
audio_in[1] => x_n.DATAB
audio_in[2] => Selector49.IN1
audio_in[2] => x_n.DATAB
audio_in[3] => Selector48.IN1
audio_in[3] => x_n.DATAB
audio_in[4] => Selector47.IN1
audio_in[4] => x_n.DATAB
audio_in[5] => Selector46.IN1
audio_in[5] => x_n.DATAB
audio_in[6] => Selector45.IN1
audio_in[6] => x_n.DATAB
audio_in[7] => Selector44.IN1
audio_in[7] => x_n.DATAB
audio_in[8] => Selector43.IN1
audio_in[8] => x_n.DATAB
audio_in[9] => Selector42.IN1
audio_in[9] => x_n.DATAB
audio_in[10] => Selector41.IN1
audio_in[10] => x_n.DATAB
audio_in[11] => Selector40.IN1
audio_in[11] => x_n.DATAB
audio_in[12] => Selector39.IN1
audio_in[12] => x_n.DATAB
audio_in[13] => Selector38.IN1
audio_in[13] => x_n.DATAB
audio_in[14] => Selector37.IN1
audio_in[14] => x_n.DATAB
audio_in[15] => Selector36.IN1
audio_in[15] => x_n.DATAB
scale[0] => ShiftLeft0.IN3
scale[1] => ShiftLeft0.IN2
scale[2] => ShiftLeft0.IN1
b1[0] => Selector35.IN1
b1[1] => Selector34.IN1
b1[2] => Selector33.IN1
b1[3] => Selector32.IN1
b1[4] => Selector31.IN1
b1[5] => Selector30.IN1
b1[6] => Selector29.IN1
b1[7] => Selector28.IN1
b1[8] => Selector27.IN1
b1[9] => Selector26.IN1
b1[10] => Selector25.IN1
b1[11] => Selector24.IN1
b1[12] => Selector23.IN1
b1[13] => Selector22.IN1
b1[14] => Selector21.IN1
b1[15] => Selector20.IN1
b1[16] => Selector19.IN1
b1[17] => Selector18.IN1
b2[0] => Selector35.IN2
b2[1] => Selector34.IN2
b2[2] => Selector33.IN2
b2[3] => Selector32.IN2
b2[4] => Selector31.IN2
b2[5] => Selector30.IN2
b2[6] => Selector29.IN2
b2[7] => Selector28.IN2
b2[8] => Selector27.IN2
b2[9] => Selector26.IN2
b2[10] => Selector25.IN2
b2[11] => Selector24.IN2
b2[12] => Selector23.IN2
b2[13] => Selector22.IN2
b2[14] => Selector21.IN2
b2[15] => Selector20.IN2
b2[16] => Selector19.IN2
b2[17] => Selector18.IN2
b3[0] => Selector35.IN3
b3[1] => Selector34.IN3
b3[2] => Selector33.IN3
b3[3] => Selector32.IN3
b3[4] => Selector31.IN3
b3[5] => Selector30.IN3
b3[6] => Selector29.IN3
b3[7] => Selector28.IN3
b3[8] => Selector27.IN3
b3[9] => Selector26.IN3
b3[10] => Selector25.IN3
b3[11] => Selector24.IN3
b3[12] => Selector23.IN3
b3[13] => Selector22.IN3
b3[14] => Selector21.IN3
b3[15] => Selector20.IN3
b3[16] => Selector19.IN3
b3[17] => Selector18.IN3
b4[0] => Selector35.IN4
b4[1] => Selector34.IN4
b4[2] => Selector33.IN4
b4[3] => Selector32.IN4
b4[4] => Selector31.IN4
b4[5] => Selector30.IN4
b4[6] => Selector29.IN4
b4[7] => Selector28.IN4
b4[8] => Selector27.IN4
b4[9] => Selector26.IN4
b4[10] => Selector25.IN4
b4[11] => Selector24.IN4
b4[12] => Selector23.IN4
b4[13] => Selector22.IN4
b4[14] => Selector21.IN4
b4[15] => Selector20.IN4
b4[16] => Selector19.IN4
b4[17] => Selector18.IN4
b5[0] => Selector35.IN5
b5[1] => Selector34.IN5
b5[2] => Selector33.IN5
b5[3] => Selector32.IN5
b5[4] => Selector31.IN5
b5[5] => Selector30.IN5
b5[6] => Selector29.IN5
b5[7] => Selector28.IN5
b5[8] => Selector27.IN5
b5[9] => Selector26.IN5
b5[10] => Selector25.IN5
b5[11] => Selector24.IN5
b5[12] => Selector23.IN5
b5[13] => Selector22.IN5
b5[14] => Selector21.IN5
b5[15] => Selector20.IN5
b5[16] => Selector19.IN5
b5[17] => Selector18.IN5
a2[0] => Selector35.IN6
a2[1] => Selector34.IN6
a2[2] => Selector33.IN6
a2[3] => Selector32.IN6
a2[4] => Selector31.IN6
a2[5] => Selector30.IN6
a2[6] => Selector29.IN6
a2[7] => Selector28.IN6
a2[8] => Selector27.IN6
a2[9] => Selector26.IN6
a2[10] => Selector25.IN6
a2[11] => Selector24.IN6
a2[12] => Selector23.IN6
a2[13] => Selector22.IN6
a2[14] => Selector21.IN6
a2[15] => Selector20.IN6
a2[16] => Selector19.IN6
a2[17] => Selector18.IN6
a3[0] => Selector35.IN7
a3[1] => Selector34.IN7
a3[2] => Selector33.IN7
a3[3] => Selector32.IN7
a3[4] => Selector31.IN7
a3[5] => Selector30.IN7
a3[6] => Selector29.IN7
a3[7] => Selector28.IN7
a3[8] => Selector27.IN7
a3[9] => Selector26.IN7
a3[10] => Selector25.IN7
a3[11] => Selector24.IN7
a3[12] => Selector23.IN7
a3[13] => Selector22.IN7
a3[14] => Selector21.IN7
a3[15] => Selector20.IN7
a3[16] => Selector19.IN7
a3[17] => Selector18.IN7
a4[0] => Selector35.IN8
a4[1] => Selector34.IN8
a4[2] => Selector33.IN8
a4[3] => Selector32.IN8
a4[4] => Selector31.IN8
a4[5] => Selector30.IN8
a4[6] => Selector29.IN8
a4[7] => Selector28.IN8
a4[8] => Selector27.IN8
a4[9] => Selector26.IN8
a4[10] => Selector25.IN8
a4[11] => Selector24.IN8
a4[12] => Selector23.IN8
a4[13] => Selector22.IN8
a4[14] => Selector21.IN8
a4[15] => Selector20.IN8
a4[16] => Selector19.IN8
a4[17] => Selector18.IN8
a5[0] => Selector35.IN9
a5[1] => Selector34.IN9
a5[2] => Selector33.IN9
a5[3] => Selector32.IN9
a5[4] => Selector31.IN9
a5[5] => Selector30.IN9
a5[6] => Selector29.IN9
a5[7] => Selector28.IN9
a5[8] => Selector27.IN9
a5[9] => Selector26.IN9
a5[10] => Selector25.IN9
a5[11] => Selector24.IN9
a5[12] => Selector23.IN9
a5[13] => Selector22.IN9
a5[14] => Selector21.IN9
a5[15] => Selector20.IN9
a5[16] => Selector19.IN9
a5[17] => Selector18.IN9
state_clk => last_clk.CLK
state_clk => x_n4[0].CLK
state_clk => x_n4[1].CLK
state_clk => x_n4[2].CLK
state_clk => x_n4[3].CLK
state_clk => x_n4[4].CLK
state_clk => x_n4[5].CLK
state_clk => x_n4[6].CLK
state_clk => x_n4[7].CLK
state_clk => x_n4[8].CLK
state_clk => x_n4[9].CLK
state_clk => x_n4[10].CLK
state_clk => x_n4[11].CLK
state_clk => x_n4[12].CLK
state_clk => x_n4[13].CLK
state_clk => x_n4[14].CLK
state_clk => x_n4[15].CLK
state_clk => x_n4[16].CLK
state_clk => x_n4[17].CLK
state_clk => x_n3[0].CLK
state_clk => x_n3[1].CLK
state_clk => x_n3[2].CLK
state_clk => x_n3[3].CLK
state_clk => x_n3[4].CLK
state_clk => x_n3[5].CLK
state_clk => x_n3[6].CLK
state_clk => x_n3[7].CLK
state_clk => x_n3[8].CLK
state_clk => x_n3[9].CLK
state_clk => x_n3[10].CLK
state_clk => x_n3[11].CLK
state_clk => x_n3[12].CLK
state_clk => x_n3[13].CLK
state_clk => x_n3[14].CLK
state_clk => x_n3[15].CLK
state_clk => x_n3[16].CLK
state_clk => x_n3[17].CLK
state_clk => x_n2[0].CLK
state_clk => x_n2[1].CLK
state_clk => x_n2[2].CLK
state_clk => x_n2[3].CLK
state_clk => x_n2[4].CLK
state_clk => x_n2[5].CLK
state_clk => x_n2[6].CLK
state_clk => x_n2[7].CLK
state_clk => x_n2[8].CLK
state_clk => x_n2[9].CLK
state_clk => x_n2[10].CLK
state_clk => x_n2[11].CLK
state_clk => x_n2[12].CLK
state_clk => x_n2[13].CLK
state_clk => x_n2[14].CLK
state_clk => x_n2[15].CLK
state_clk => x_n2[16].CLK
state_clk => x_n2[17].CLK
state_clk => x_n1[0].CLK
state_clk => x_n1[1].CLK
state_clk => x_n1[2].CLK
state_clk => x_n1[3].CLK
state_clk => x_n1[4].CLK
state_clk => x_n1[5].CLK
state_clk => x_n1[6].CLK
state_clk => x_n1[7].CLK
state_clk => x_n1[8].CLK
state_clk => x_n1[9].CLK
state_clk => x_n1[10].CLK
state_clk => x_n1[11].CLK
state_clk => x_n1[12].CLK
state_clk => x_n1[13].CLK
state_clk => x_n1[14].CLK
state_clk => x_n1[15].CLK
state_clk => x_n1[16].CLK
state_clk => x_n1[17].CLK
state_clk => f1_y_n4[0].CLK
state_clk => f1_y_n4[1].CLK
state_clk => f1_y_n4[2].CLK
state_clk => f1_y_n4[3].CLK
state_clk => f1_y_n4[4].CLK
state_clk => f1_y_n4[5].CLK
state_clk => f1_y_n4[6].CLK
state_clk => f1_y_n4[7].CLK
state_clk => f1_y_n4[8].CLK
state_clk => f1_y_n4[9].CLK
state_clk => f1_y_n4[10].CLK
state_clk => f1_y_n4[11].CLK
state_clk => f1_y_n4[12].CLK
state_clk => f1_y_n4[13].CLK
state_clk => f1_y_n4[14].CLK
state_clk => f1_y_n4[15].CLK
state_clk => f1_y_n4[16].CLK
state_clk => f1_y_n4[17].CLK
state_clk => f1_y_n3[0].CLK
state_clk => f1_y_n3[1].CLK
state_clk => f1_y_n3[2].CLK
state_clk => f1_y_n3[3].CLK
state_clk => f1_y_n3[4].CLK
state_clk => f1_y_n3[5].CLK
state_clk => f1_y_n3[6].CLK
state_clk => f1_y_n3[7].CLK
state_clk => f1_y_n3[8].CLK
state_clk => f1_y_n3[9].CLK
state_clk => f1_y_n3[10].CLK
state_clk => f1_y_n3[11].CLK
state_clk => f1_y_n3[12].CLK
state_clk => f1_y_n3[13].CLK
state_clk => f1_y_n3[14].CLK
state_clk => f1_y_n3[15].CLK
state_clk => f1_y_n3[16].CLK
state_clk => f1_y_n3[17].CLK
state_clk => f1_y_n2[0].CLK
state_clk => f1_y_n2[1].CLK
state_clk => f1_y_n2[2].CLK
state_clk => f1_y_n2[3].CLK
state_clk => f1_y_n2[4].CLK
state_clk => f1_y_n2[5].CLK
state_clk => f1_y_n2[6].CLK
state_clk => f1_y_n2[7].CLK
state_clk => f1_y_n2[8].CLK
state_clk => f1_y_n2[9].CLK
state_clk => f1_y_n2[10].CLK
state_clk => f1_y_n2[11].CLK
state_clk => f1_y_n2[12].CLK
state_clk => f1_y_n2[13].CLK
state_clk => f1_y_n2[14].CLK
state_clk => f1_y_n2[15].CLK
state_clk => f1_y_n2[16].CLK
state_clk => f1_y_n2[17].CLK
state_clk => audio_out[0]~reg0.CLK
state_clk => audio_out[1]~reg0.CLK
state_clk => audio_out[2]~reg0.CLK
state_clk => audio_out[3]~reg0.CLK
state_clk => audio_out[4]~reg0.CLK
state_clk => audio_out[5]~reg0.CLK
state_clk => audio_out[6]~reg0.CLK
state_clk => audio_out[7]~reg0.CLK
state_clk => audio_out[8]~reg0.CLK
state_clk => audio_out[9]~reg0.CLK
state_clk => audio_out[10]~reg0.CLK
state_clk => audio_out[11]~reg0.CLK
state_clk => audio_out[12]~reg0.CLK
state_clk => audio_out[13]~reg0.CLK
state_clk => audio_out[14]~reg0.CLK
state_clk => audio_out[15]~reg0.CLK
state_clk => f1_y_n1[0].CLK
state_clk => f1_y_n1[1].CLK
state_clk => f1_y_n1[2].CLK
state_clk => f1_y_n1[3].CLK
state_clk => f1_y_n1[4].CLK
state_clk => f1_y_n1[5].CLK
state_clk => f1_y_n1[6].CLK
state_clk => f1_y_n1[7].CLK
state_clk => f1_y_n1[8].CLK
state_clk => f1_y_n1[9].CLK
state_clk => f1_y_n1[10].CLK
state_clk => f1_y_n1[11].CLK
state_clk => f1_y_n1[12].CLK
state_clk => f1_y_n1[13].CLK
state_clk => f1_y_n1[14].CLK
state_clk => f1_y_n1[15].CLK
state_clk => f1_y_n1[16].CLK
state_clk => f1_y_n1[17].CLK
state_clk => x_n[0].CLK
state_clk => x_n[1].CLK
state_clk => x_n[2].CLK
state_clk => x_n[3].CLK
state_clk => x_n[4].CLK
state_clk => x_n[5].CLK
state_clk => x_n[6].CLK
state_clk => x_n[7].CLK
state_clk => x_n[8].CLK
state_clk => x_n[9].CLK
state_clk => x_n[10].CLK
state_clk => x_n[11].CLK
state_clk => x_n[12].CLK
state_clk => x_n[13].CLK
state_clk => x_n[14].CLK
state_clk => x_n[15].CLK
state_clk => x_n[16].CLK
state_clk => x_n[17].CLK
state_clk => f1_value[0].CLK
state_clk => f1_value[1].CLK
state_clk => f1_value[2].CLK
state_clk => f1_value[3].CLK
state_clk => f1_value[4].CLK
state_clk => f1_value[5].CLK
state_clk => f1_value[6].CLK
state_clk => f1_value[7].CLK
state_clk => f1_value[8].CLK
state_clk => f1_value[9].CLK
state_clk => f1_value[10].CLK
state_clk => f1_value[11].CLK
state_clk => f1_value[12].CLK
state_clk => f1_value[13].CLK
state_clk => f1_value[14].CLK
state_clk => f1_value[15].CLK
state_clk => f1_value[16].CLK
state_clk => f1_value[17].CLK
state_clk => f1_coeff[0].CLK
state_clk => f1_coeff[1].CLK
state_clk => f1_coeff[2].CLK
state_clk => f1_coeff[3].CLK
state_clk => f1_coeff[4].CLK
state_clk => f1_coeff[5].CLK
state_clk => f1_coeff[6].CLK
state_clk => f1_coeff[7].CLK
state_clk => f1_coeff[8].CLK
state_clk => f1_coeff[9].CLK
state_clk => f1_coeff[10].CLK
state_clk => f1_coeff[11].CLK
state_clk => f1_coeff[12].CLK
state_clk => f1_coeff[13].CLK
state_clk => f1_coeff[14].CLK
state_clk => f1_coeff[15].CLK
state_clk => f1_coeff[16].CLK
state_clk => f1_coeff[17].CLK
state_clk => f1_mac_old[0].CLK
state_clk => f1_mac_old[1].CLK
state_clk => f1_mac_old[2].CLK
state_clk => f1_mac_old[3].CLK
state_clk => f1_mac_old[4].CLK
state_clk => f1_mac_old[5].CLK
state_clk => f1_mac_old[6].CLK
state_clk => f1_mac_old[7].CLK
state_clk => f1_mac_old[8].CLK
state_clk => f1_mac_old[9].CLK
state_clk => f1_mac_old[10].CLK
state_clk => f1_mac_old[11].CLK
state_clk => f1_mac_old[12].CLK
state_clk => f1_mac_old[13].CLK
state_clk => f1_mac_old[14].CLK
state_clk => f1_mac_old[15].CLK
state_clk => f1_mac_old[16].CLK
state_clk => f1_mac_old[17].CLK
state_clk => state~12.DATAIN
lr_clk => always0.IN1
lr_clk => always0.IN1
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_coeff.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => f1_value.OUTPUTSELECT
reset => x_n3[6].ENA
reset => x_n3[5].ENA
reset => x_n3[4].ENA
reset => x_n3[3].ENA
reset => x_n3[2].ENA
reset => x_n3[1].ENA
reset => x_n3[0].ENA
reset => x_n4[17].ENA
reset => x_n4[16].ENA
reset => x_n4[15].ENA
reset => x_n4[14].ENA
reset => x_n4[13].ENA
reset => x_n4[12].ENA
reset => x_n4[11].ENA
reset => x_n4[10].ENA
reset => x_n4[9].ENA
reset => x_n4[8].ENA
reset => x_n4[7].ENA
reset => x_n4[6].ENA
reset => x_n4[5].ENA
reset => x_n4[4].ENA
reset => x_n4[3].ENA
reset => x_n4[2].ENA
reset => x_n4[1].ENA
reset => x_n4[0].ENA
reset => last_clk.ENA
reset => x_n3[7].ENA
reset => x_n3[8].ENA
reset => x_n3[9].ENA
reset => x_n3[10].ENA
reset => x_n3[11].ENA
reset => x_n3[12].ENA
reset => x_n3[13].ENA
reset => x_n3[14].ENA
reset => x_n3[15].ENA
reset => x_n3[16].ENA
reset => x_n3[17].ENA
reset => x_n2[0].ENA
reset => x_n2[1].ENA
reset => x_n2[2].ENA
reset => x_n2[3].ENA
reset => x_n2[4].ENA
reset => x_n2[5].ENA
reset => x_n2[6].ENA
reset => x_n2[7].ENA
reset => x_n2[8].ENA
reset => x_n2[9].ENA
reset => x_n2[10].ENA
reset => x_n2[11].ENA
reset => x_n2[12].ENA
reset => x_n2[13].ENA
reset => x_n2[14].ENA
reset => x_n2[15].ENA
reset => x_n2[16].ENA
reset => x_n2[17].ENA
reset => x_n1[0].ENA
reset => x_n1[1].ENA
reset => x_n1[2].ENA
reset => x_n1[3].ENA
reset => x_n1[4].ENA
reset => x_n1[5].ENA
reset => x_n1[6].ENA
reset => x_n1[7].ENA
reset => x_n1[8].ENA
reset => x_n1[9].ENA
reset => x_n1[10].ENA
reset => x_n1[11].ENA
reset => x_n1[12].ENA
reset => x_n1[13].ENA
reset => x_n1[14].ENA
reset => x_n1[15].ENA
reset => x_n1[16].ENA
reset => x_n1[17].ENA
reset => f1_y_n4[0].ENA
reset => f1_y_n4[1].ENA
reset => f1_y_n4[2].ENA
reset => f1_y_n4[3].ENA
reset => f1_y_n4[4].ENA
reset => f1_y_n4[5].ENA
reset => f1_y_n4[6].ENA
reset => f1_y_n4[7].ENA
reset => f1_y_n4[8].ENA
reset => f1_y_n4[9].ENA
reset => f1_y_n4[10].ENA
reset => f1_y_n4[11].ENA
reset => f1_y_n4[12].ENA
reset => f1_y_n4[13].ENA
reset => f1_y_n4[14].ENA
reset => f1_y_n4[15].ENA
reset => f1_y_n4[16].ENA
reset => f1_y_n4[17].ENA
reset => f1_y_n3[0].ENA
reset => f1_y_n3[1].ENA
reset => f1_y_n3[2].ENA
reset => f1_y_n3[3].ENA
reset => f1_y_n3[4].ENA
reset => f1_y_n3[5].ENA
reset => f1_y_n3[6].ENA
reset => f1_y_n3[7].ENA
reset => f1_y_n3[8].ENA
reset => f1_y_n3[9].ENA
reset => f1_y_n3[10].ENA
reset => f1_y_n3[11].ENA
reset => f1_y_n3[12].ENA
reset => f1_y_n3[13].ENA
reset => f1_y_n3[14].ENA
reset => f1_y_n3[15].ENA
reset => f1_y_n3[16].ENA
reset => f1_y_n3[17].ENA
reset => f1_y_n2[0].ENA
reset => f1_y_n2[1].ENA
reset => f1_y_n2[2].ENA
reset => f1_y_n2[3].ENA
reset => f1_y_n2[4].ENA
reset => f1_y_n2[5].ENA
reset => f1_y_n2[6].ENA
reset => f1_y_n2[7].ENA
reset => f1_y_n2[8].ENA
reset => f1_y_n2[9].ENA
reset => f1_y_n2[10].ENA
reset => f1_y_n2[11].ENA
reset => f1_y_n2[12].ENA
reset => f1_y_n2[13].ENA
reset => f1_y_n2[14].ENA
reset => f1_y_n2[15].ENA
reset => f1_y_n2[16].ENA
reset => f1_y_n2[17].ENA
reset => audio_out[0]~reg0.ENA
reset => audio_out[1]~reg0.ENA
reset => audio_out[2]~reg0.ENA
reset => audio_out[3]~reg0.ENA
reset => audio_out[4]~reg0.ENA
reset => audio_out[5]~reg0.ENA
reset => audio_out[6]~reg0.ENA
reset => audio_out[7]~reg0.ENA
reset => audio_out[8]~reg0.ENA
reset => audio_out[9]~reg0.ENA
reset => audio_out[10]~reg0.ENA
reset => audio_out[11]~reg0.ENA
reset => audio_out[12]~reg0.ENA
reset => audio_out[13]~reg0.ENA
reset => audio_out[14]~reg0.ENA
reset => audio_out[15]~reg0.ENA
reset => f1_y_n1[0].ENA
reset => f1_y_n1[1].ENA
reset => f1_y_n1[2].ENA
reset => f1_y_n1[3].ENA
reset => f1_y_n1[4].ENA
reset => f1_y_n1[5].ENA
reset => f1_y_n1[6].ENA
reset => f1_y_n1[7].ENA
reset => f1_y_n1[8].ENA
reset => f1_y_n1[9].ENA
reset => f1_y_n1[10].ENA
reset => f1_y_n1[11].ENA
reset => f1_y_n1[12].ENA
reset => f1_y_n1[13].ENA
reset => f1_y_n1[14].ENA
reset => f1_y_n1[15].ENA
reset => f1_y_n1[16].ENA
reset => f1_y_n1[17].ENA
reset => x_n[0].ENA
reset => x_n[1].ENA
reset => x_n[2].ENA
reset => x_n[3].ENA
reset => x_n[4].ENA
reset => x_n[5].ENA
reset => x_n[6].ENA
reset => x_n[7].ENA
reset => x_n[8].ENA
reset => x_n[9].ENA
reset => x_n[10].ENA
reset => x_n[11].ENA
reset => x_n[12].ENA
reset => x_n[13].ENA
reset => x_n[14].ENA
reset => x_n[15].ENA
reset => x_n[16].ENA
reset => x_n[17].ENA
reset => f1_mac_old[0].ENA
reset => f1_mac_old[1].ENA
reset => f1_mac_old[2].ENA
reset => f1_mac_old[3].ENA
reset => f1_mac_old[4].ENA
reset => f1_mac_old[5].ENA
reset => f1_mac_old[6].ENA
reset => f1_mac_old[7].ENA
reset => f1_mac_old[8].ENA
reset => f1_mac_old[9].ENA
reset => f1_mac_old[10].ENA
reset => f1_mac_old[11].ENA
reset => f1_mac_old[12].ENA
reset => f1_mac_old[13].ENA
reset => f1_mac_old[14].ENA
reset => f1_mac_old[15].ENA
reset => f1_mac_old[16].ENA
reset => f1_mac_old[17].ENA


|E_Audio|IIR4:filter1|signed_mult:f1_c_x_v
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Mult0.IN17
a[1] => Mult0.IN16
a[2] => Mult0.IN15
a[3] => Mult0.IN14
a[4] => Mult0.IN13
a[5] => Mult0.IN12
a[6] => Mult0.IN11
a[7] => Mult0.IN10
a[8] => Mult0.IN9
a[9] => Mult0.IN8
a[10] => Mult0.IN7
a[11] => Mult0.IN6
a[12] => Mult0.IN5
a[13] => Mult0.IN4
a[14] => Mult0.IN3
a[15] => Mult0.IN2
a[16] => Mult0.IN1
a[17] => Mult0.IN0
b[0] => Mult0.IN35
b[1] => Mult0.IN34
b[2] => Mult0.IN33
b[3] => Mult0.IN32
b[4] => Mult0.IN31
b[5] => Mult0.IN30
b[6] => Mult0.IN29
b[7] => Mult0.IN28
b[8] => Mult0.IN27
b[9] => Mult0.IN26
b[10] => Mult0.IN25
b[11] => Mult0.IN24
b[12] => Mult0.IN23
b[13] => Mult0.IN22
b[14] => Mult0.IN21
b[15] => Mult0.IN20
b[16] => Mult0.IN19
b[17] => Mult0.IN18


|E_Audio|frecGen:frecGen_inst
clock => out_tmp.CLK
clock => conteo[0].CLK
clock => conteo[1].CLK
clock => conteo[2].CLK
clock => conteo[3].CLK
clock => conteo[4].CLK
clock => conteo[5].CLK
clock => conteo[6].CLK
clock => conteo[7].CLK
clock => conteo[8].CLK
clock => conteo[9].CLK
clock => conteo[10].CLK
clock => conteo[11].CLK
clock => conteo[12].CLK
clock => conteo[13].CLK
clock => conteo[14].CLK
clock => conteo[15].CLK
clock => conteo[16].CLK
clock => conteo[17].CLK
clock => conteo[18].CLK
clock => conteo[19].CLK
clock => conteo[20].CLK
clock => conteo[21].CLK
clock => conteo[22].CLK
clock => conteo[23].CLK
clock => conteo[24].CLK
clock => conteo[25].CLK
clock => conteo[26].CLK
clock => conteo[27].CLK
clock => conteo[28].CLK
clock => conteo[29].CLK
clock => conteo[30].CLK
clock => conteo[31].CLK
IN[0] => LessThan0.IN32
IN[1] => LessThan0.IN31
IN[2] => LessThan0.IN30
IN[3] => LessThan0.IN29
IN[4] => LessThan0.IN28
IN[5] => LessThan0.IN27
IN[6] => LessThan0.IN26
IN[7] => LessThan0.IN25
IN[8] => LessThan0.IN24
IN[9] => LessThan0.IN23
IN[10] => LessThan0.IN22
IN[11] => LessThan0.IN21
IN[12] => LessThan0.IN20
IN[13] => LessThan0.IN19
IN[14] => LessThan0.IN18
IN[15] => LessThan0.IN17
IN[16] => LessThan0.IN16
IN[17] => LessThan0.IN15
IN[18] => LessThan0.IN14
IN[19] => LessThan0.IN13
IN[20] => LessThan0.IN12
IN[21] => LessThan0.IN11
IN[22] => LessThan0.IN10
IN[23] => LessThan0.IN9
IN[24] => LessThan0.IN8
IN[25] => LessThan0.IN7
IN[26] => LessThan0.IN6
IN[27] => LessThan0.IN5
IN[28] => LessThan0.IN4
IN[29] => LessThan0.IN3
IN[30] => LessThan0.IN2
IN[31] => LessThan0.IN1
OUT <= out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|E_Audio|frecGen:frecGen_inst1
clock => out_tmp.CLK
clock => conteo[0].CLK
clock => conteo[1].CLK
clock => conteo[2].CLK
clock => conteo[3].CLK
clock => conteo[4].CLK
clock => conteo[5].CLK
clock => conteo[6].CLK
clock => conteo[7].CLK
clock => conteo[8].CLK
clock => conteo[9].CLK
clock => conteo[10].CLK
clock => conteo[11].CLK
clock => conteo[12].CLK
clock => conteo[13].CLK
clock => conteo[14].CLK
clock => conteo[15].CLK
clock => conteo[16].CLK
clock => conteo[17].CLK
clock => conteo[18].CLK
clock => conteo[19].CLK
clock => conteo[20].CLK
clock => conteo[21].CLK
clock => conteo[22].CLK
clock => conteo[23].CLK
clock => conteo[24].CLK
clock => conteo[25].CLK
clock => conteo[26].CLK
clock => conteo[27].CLK
clock => conteo[28].CLK
clock => conteo[29].CLK
clock => conteo[30].CLK
clock => conteo[31].CLK
IN[0] => LessThan0.IN32
IN[1] => LessThan0.IN31
IN[2] => LessThan0.IN30
IN[3] => LessThan0.IN29
IN[4] => LessThan0.IN28
IN[5] => LessThan0.IN27
IN[6] => LessThan0.IN26
IN[7] => LessThan0.IN25
IN[8] => LessThan0.IN24
IN[9] => LessThan0.IN23
IN[10] => LessThan0.IN22
IN[11] => LessThan0.IN21
IN[12] => LessThan0.IN20
IN[13] => LessThan0.IN19
IN[14] => LessThan0.IN18
IN[15] => LessThan0.IN17
IN[16] => LessThan0.IN16
IN[17] => LessThan0.IN15
IN[18] => LessThan0.IN14
IN[19] => LessThan0.IN13
IN[20] => LessThan0.IN12
IN[21] => LessThan0.IN11
IN[22] => LessThan0.IN10
IN[23] => LessThan0.IN9
IN[24] => LessThan0.IN8
IN[25] => LessThan0.IN7
IN[26] => LessThan0.IN6
IN[27] => LessThan0.IN5
IN[28] => LessThan0.IN4
IN[29] => LessThan0.IN3
IN[30] => LessThan0.IN2
IN[31] => LessThan0.IN1
OUT <= out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|E_Audio|fifoaudio:fifoaudio_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_empty <= scfifo:scfifo_component.almost_empty
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw
usedw[13] <= scfifo:scfifo_component.usedw


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component
data[0] => scfifo_h1h1:auto_generated.data[0]
data[1] => scfifo_h1h1:auto_generated.data[1]
data[2] => scfifo_h1h1:auto_generated.data[2]
data[3] => scfifo_h1h1:auto_generated.data[3]
data[4] => scfifo_h1h1:auto_generated.data[4]
data[5] => scfifo_h1h1:auto_generated.data[5]
data[6] => scfifo_h1h1:auto_generated.data[6]
data[7] => scfifo_h1h1:auto_generated.data[7]
data[8] => scfifo_h1h1:auto_generated.data[8]
data[9] => scfifo_h1h1:auto_generated.data[9]
data[10] => scfifo_h1h1:auto_generated.data[10]
data[11] => scfifo_h1h1:auto_generated.data[11]
data[12] => scfifo_h1h1:auto_generated.data[12]
data[13] => scfifo_h1h1:auto_generated.data[13]
data[14] => scfifo_h1h1:auto_generated.data[14]
data[15] => scfifo_h1h1:auto_generated.data[15]
q[0] <= scfifo_h1h1:auto_generated.q[0]
q[1] <= scfifo_h1h1:auto_generated.q[1]
q[2] <= scfifo_h1h1:auto_generated.q[2]
q[3] <= scfifo_h1h1:auto_generated.q[3]
q[4] <= scfifo_h1h1:auto_generated.q[4]
q[5] <= scfifo_h1h1:auto_generated.q[5]
q[6] <= scfifo_h1h1:auto_generated.q[6]
q[7] <= scfifo_h1h1:auto_generated.q[7]
q[8] <= scfifo_h1h1:auto_generated.q[8]
q[9] <= scfifo_h1h1:auto_generated.q[9]
q[10] <= scfifo_h1h1:auto_generated.q[10]
q[11] <= scfifo_h1h1:auto_generated.q[11]
q[12] <= scfifo_h1h1:auto_generated.q[12]
q[13] <= scfifo_h1h1:auto_generated.q[13]
q[14] <= scfifo_h1h1:auto_generated.q[14]
q[15] <= scfifo_h1h1:auto_generated.q[15]
wrreq => scfifo_h1h1:auto_generated.wrreq
rdreq => scfifo_h1h1:auto_generated.rdreq
clock => scfifo_h1h1:auto_generated.clock
aclr => scfifo_h1h1:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_h1h1:auto_generated.empty
full <= scfifo_h1h1:auto_generated.full
almost_full <= scfifo_h1h1:auto_generated.almost_full
almost_empty <= scfifo_h1h1:auto_generated.almost_empty
usedw[0] <= scfifo_h1h1:auto_generated.usedw[0]
usedw[1] <= scfifo_h1h1:auto_generated.usedw[1]
usedw[2] <= scfifo_h1h1:auto_generated.usedw[2]
usedw[3] <= scfifo_h1h1:auto_generated.usedw[3]
usedw[4] <= scfifo_h1h1:auto_generated.usedw[4]
usedw[5] <= scfifo_h1h1:auto_generated.usedw[5]
usedw[6] <= scfifo_h1h1:auto_generated.usedw[6]
usedw[7] <= scfifo_h1h1:auto_generated.usedw[7]
usedw[8] <= scfifo_h1h1:auto_generated.usedw[8]
usedw[9] <= scfifo_h1h1:auto_generated.usedw[9]
usedw[10] <= scfifo_h1h1:auto_generated.usedw[10]
usedw[11] <= scfifo_h1h1:auto_generated.usedw[11]
usedw[12] <= scfifo_h1h1:auto_generated.usedw[12]
usedw[13] <= scfifo_h1h1:auto_generated.usedw[13]


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated
aclr => a_dpfifo_tfa1:dpfifo.aclr
aclr => dffe_af.IN0
aclr => dffe_nae.IN0
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tfa1:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_tfa1:dpfifo.data[0]
data[1] => a_dpfifo_tfa1:dpfifo.data[1]
data[2] => a_dpfifo_tfa1:dpfifo.data[2]
data[3] => a_dpfifo_tfa1:dpfifo.data[3]
data[4] => a_dpfifo_tfa1:dpfifo.data[4]
data[5] => a_dpfifo_tfa1:dpfifo.data[5]
data[6] => a_dpfifo_tfa1:dpfifo.data[6]
data[7] => a_dpfifo_tfa1:dpfifo.data[7]
data[8] => a_dpfifo_tfa1:dpfifo.data[8]
data[9] => a_dpfifo_tfa1:dpfifo.data[9]
data[10] => a_dpfifo_tfa1:dpfifo.data[10]
data[11] => a_dpfifo_tfa1:dpfifo.data[11]
data[12] => a_dpfifo_tfa1:dpfifo.data[12]
data[13] => a_dpfifo_tfa1:dpfifo.data[13]
data[14] => a_dpfifo_tfa1:dpfifo.data[14]
data[15] => a_dpfifo_tfa1:dpfifo.data[15]
empty <= a_dpfifo_tfa1:dpfifo.empty
full <= a_dpfifo_tfa1:dpfifo.full
q[0] <= a_dpfifo_tfa1:dpfifo.q[0]
q[1] <= a_dpfifo_tfa1:dpfifo.q[1]
q[2] <= a_dpfifo_tfa1:dpfifo.q[2]
q[3] <= a_dpfifo_tfa1:dpfifo.q[3]
q[4] <= a_dpfifo_tfa1:dpfifo.q[4]
q[5] <= a_dpfifo_tfa1:dpfifo.q[5]
q[6] <= a_dpfifo_tfa1:dpfifo.q[6]
q[7] <= a_dpfifo_tfa1:dpfifo.q[7]
q[8] <= a_dpfifo_tfa1:dpfifo.q[8]
q[9] <= a_dpfifo_tfa1:dpfifo.q[9]
q[10] <= a_dpfifo_tfa1:dpfifo.q[10]
q[11] <= a_dpfifo_tfa1:dpfifo.q[11]
q[12] <= a_dpfifo_tfa1:dpfifo.q[12]
q[13] <= a_dpfifo_tfa1:dpfifo.q[13]
q[14] <= a_dpfifo_tfa1:dpfifo.q[14]
q[15] <= a_dpfifo_tfa1:dpfifo.q[15]
rdreq => a_dpfifo_tfa1:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
usedw[0] <= a_dpfifo_tfa1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_tfa1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_tfa1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_tfa1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_tfa1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_tfa1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_tfa1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_tfa1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_tfa1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_tfa1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_tfa1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_tfa1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_tfa1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_tfa1:dpfifo.usedw[13]
wrreq => a_dpfifo_tfa1:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo
aclr => a_fefifo_mcf:fifo_state.aclr
aclr => cntr_2ib:rd_ptr_count.aclr
aclr => cntr_2ib:wr_ptr.aclr
clock => a_fefifo_mcf:fifo_state.clock
clock => dpram_2971:FIFOram.inclock
clock => dpram_2971:FIFOram.outclock
clock => cntr_2ib:rd_ptr_count.clock
clock => cntr_2ib:wr_ptr.clock
data[0] => dpram_2971:FIFOram.data[0]
data[1] => dpram_2971:FIFOram.data[1]
data[2] => dpram_2971:FIFOram.data[2]
data[3] => dpram_2971:FIFOram.data[3]
data[4] => dpram_2971:FIFOram.data[4]
data[5] => dpram_2971:FIFOram.data[5]
data[6] => dpram_2971:FIFOram.data[6]
data[7] => dpram_2971:FIFOram.data[7]
data[8] => dpram_2971:FIFOram.data[8]
data[9] => dpram_2971:FIFOram.data[9]
data[10] => dpram_2971:FIFOram.data[10]
data[11] => dpram_2971:FIFOram.data[11]
data[12] => dpram_2971:FIFOram.data[12]
data[13] => dpram_2971:FIFOram.data[13]
data[14] => dpram_2971:FIFOram.data[14]
data[15] => dpram_2971:FIFOram.data[15]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= dpram_2971:FIFOram.q[0]
q[1] <= dpram_2971:FIFOram.q[1]
q[2] <= dpram_2971:FIFOram.q[2]
q[3] <= dpram_2971:FIFOram.q[3]
q[4] <= dpram_2971:FIFOram.q[4]
q[5] <= dpram_2971:FIFOram.q[5]
q[6] <= dpram_2971:FIFOram.q[6]
q[7] <= dpram_2971:FIFOram.q[7]
q[8] <= dpram_2971:FIFOram.q[8]
q[9] <= dpram_2971:FIFOram.q[9]
q[10] <= dpram_2971:FIFOram.q[10]
q[11] <= dpram_2971:FIFOram.q[11]
q[12] <= dpram_2971:FIFOram.q[12]
q[13] <= dpram_2971:FIFOram.q[13]
q[14] <= dpram_2971:FIFOram.q[14]
q[15] <= dpram_2971:FIFOram.q[15]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_2ib:rd_ptr_count.sclr
sclr => cntr_2ib:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_ei7:count_usedw.aclr
clock => cntr_ei7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ei7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|a_fefifo_mcf:fifo_state|cntr_ei7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|dpram_2971:FIFOram
data[0] => altsyncram_4dq1:altsyncram1.data_a[0]
data[1] => altsyncram_4dq1:altsyncram1.data_a[1]
data[2] => altsyncram_4dq1:altsyncram1.data_a[2]
data[3] => altsyncram_4dq1:altsyncram1.data_a[3]
data[4] => altsyncram_4dq1:altsyncram1.data_a[4]
data[5] => altsyncram_4dq1:altsyncram1.data_a[5]
data[6] => altsyncram_4dq1:altsyncram1.data_a[6]
data[7] => altsyncram_4dq1:altsyncram1.data_a[7]
data[8] => altsyncram_4dq1:altsyncram1.data_a[8]
data[9] => altsyncram_4dq1:altsyncram1.data_a[9]
data[10] => altsyncram_4dq1:altsyncram1.data_a[10]
data[11] => altsyncram_4dq1:altsyncram1.data_a[11]
data[12] => altsyncram_4dq1:altsyncram1.data_a[12]
data[13] => altsyncram_4dq1:altsyncram1.data_a[13]
data[14] => altsyncram_4dq1:altsyncram1.data_a[14]
data[15] => altsyncram_4dq1:altsyncram1.data_a[15]
inclock => altsyncram_4dq1:altsyncram1.clock0
outclock => altsyncram_4dq1:altsyncram1.clock1
outclocken => altsyncram_4dq1:altsyncram1.clocken1
q[0] <= altsyncram_4dq1:altsyncram1.q_b[0]
q[1] <= altsyncram_4dq1:altsyncram1.q_b[1]
q[2] <= altsyncram_4dq1:altsyncram1.q_b[2]
q[3] <= altsyncram_4dq1:altsyncram1.q_b[3]
q[4] <= altsyncram_4dq1:altsyncram1.q_b[4]
q[5] <= altsyncram_4dq1:altsyncram1.q_b[5]
q[6] <= altsyncram_4dq1:altsyncram1.q_b[6]
q[7] <= altsyncram_4dq1:altsyncram1.q_b[7]
q[8] <= altsyncram_4dq1:altsyncram1.q_b[8]
q[9] <= altsyncram_4dq1:altsyncram1.q_b[9]
q[10] <= altsyncram_4dq1:altsyncram1.q_b[10]
q[11] <= altsyncram_4dq1:altsyncram1.q_b[11]
q[12] <= altsyncram_4dq1:altsyncram1.q_b[12]
q[13] <= altsyncram_4dq1:altsyncram1.q_b[13]
q[14] <= altsyncram_4dq1:altsyncram1.q_b[14]
q[15] <= altsyncram_4dq1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_4dq1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_4dq1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_4dq1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_4dq1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_4dq1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_4dq1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_4dq1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_4dq1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_4dq1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_4dq1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_4dq1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_4dq1:altsyncram1.address_b[11]
rdaddress[12] => altsyncram_4dq1:altsyncram1.address_b[12]
rdaddress[13] => altsyncram_4dq1:altsyncram1.address_b[13]
wraddress[0] => altsyncram_4dq1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_4dq1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_4dq1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_4dq1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_4dq1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_4dq1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_4dq1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_4dq1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_4dq1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_4dq1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_4dq1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_4dq1:altsyncram1.address_a[11]
wraddress[12] => altsyncram_4dq1:altsyncram1.address_a[12]
wraddress[13] => altsyncram_4dq1:altsyncram1.address_a[13]
wren => altsyncram_4dq1:altsyncram1.wren_a


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|dpram_2971:FIFOram|altsyncram_4dq1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[10] => ram_block2a30.PORTAADDR10
address_a[10] => ram_block2a31.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[11] => ram_block2a30.PORTAADDR11
address_a[11] => ram_block2a31.PORTAADDR11
address_a[12] => ram_block2a0.PORTAADDR12
address_a[12] => ram_block2a1.PORTAADDR12
address_a[12] => ram_block2a2.PORTAADDR12
address_a[12] => ram_block2a3.PORTAADDR12
address_a[12] => ram_block2a4.PORTAADDR12
address_a[12] => ram_block2a5.PORTAADDR12
address_a[12] => ram_block2a6.PORTAADDR12
address_a[12] => ram_block2a7.PORTAADDR12
address_a[12] => ram_block2a8.PORTAADDR12
address_a[12] => ram_block2a9.PORTAADDR12
address_a[12] => ram_block2a10.PORTAADDR12
address_a[12] => ram_block2a11.PORTAADDR12
address_a[12] => ram_block2a12.PORTAADDR12
address_a[12] => ram_block2a13.PORTAADDR12
address_a[12] => ram_block2a14.PORTAADDR12
address_a[12] => ram_block2a15.PORTAADDR12
address_a[12] => ram_block2a16.PORTAADDR12
address_a[12] => ram_block2a17.PORTAADDR12
address_a[12] => ram_block2a18.PORTAADDR12
address_a[12] => ram_block2a19.PORTAADDR12
address_a[12] => ram_block2a20.PORTAADDR12
address_a[12] => ram_block2a21.PORTAADDR12
address_a[12] => ram_block2a22.PORTAADDR12
address_a[12] => ram_block2a23.PORTAADDR12
address_a[12] => ram_block2a24.PORTAADDR12
address_a[12] => ram_block2a25.PORTAADDR12
address_a[12] => ram_block2a26.PORTAADDR12
address_a[12] => ram_block2a27.PORTAADDR12
address_a[12] => ram_block2a28.PORTAADDR12
address_a[12] => ram_block2a29.PORTAADDR12
address_a[12] => ram_block2a30.PORTAADDR12
address_a[12] => ram_block2a31.PORTAADDR12
address_a[13] => decode_s07:decode3.data[0]
address_a[13] => decode_s07:wren_decode_a.data[0]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[12] => ram_block2a0.PORTBADDR12
address_b[12] => ram_block2a1.PORTBADDR12
address_b[12] => ram_block2a2.PORTBADDR12
address_b[12] => ram_block2a3.PORTBADDR12
address_b[12] => ram_block2a4.PORTBADDR12
address_b[12] => ram_block2a5.PORTBADDR12
address_b[12] => ram_block2a6.PORTBADDR12
address_b[12] => ram_block2a7.PORTBADDR12
address_b[12] => ram_block2a8.PORTBADDR12
address_b[12] => ram_block2a9.PORTBADDR12
address_b[12] => ram_block2a10.PORTBADDR12
address_b[12] => ram_block2a11.PORTBADDR12
address_b[12] => ram_block2a12.PORTBADDR12
address_b[12] => ram_block2a13.PORTBADDR12
address_b[12] => ram_block2a14.PORTBADDR12
address_b[12] => ram_block2a15.PORTBADDR12
address_b[12] => ram_block2a16.PORTBADDR12
address_b[12] => ram_block2a17.PORTBADDR12
address_b[12] => ram_block2a18.PORTBADDR12
address_b[12] => ram_block2a19.PORTBADDR12
address_b[12] => ram_block2a20.PORTBADDR12
address_b[12] => ram_block2a21.PORTBADDR12
address_b[12] => ram_block2a22.PORTBADDR12
address_b[12] => ram_block2a23.PORTBADDR12
address_b[12] => ram_block2a24.PORTBADDR12
address_b[12] => ram_block2a25.PORTBADDR12
address_b[12] => ram_block2a26.PORTBADDR12
address_b[12] => ram_block2a27.PORTBADDR12
address_b[12] => ram_block2a28.PORTBADDR12
address_b[12] => ram_block2a29.PORTBADDR12
address_b[12] => ram_block2a30.PORTBADDR12
address_b[12] => ram_block2a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a16.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a17.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a18.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[3] => ram_block2a19.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[4] => ram_block2a20.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[5] => ram_block2a21.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[6] => ram_block2a22.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[7] => ram_block2a23.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[8] => ram_block2a24.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[9] => ram_block2a25.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[10] => ram_block2a26.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[11] => ram_block2a27.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[12] => ram_block2a28.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[13] => ram_block2a29.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[14] => ram_block2a30.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[15] => ram_block2a31.PORTADATAIN
q_b[0] <= mux_rs7:mux4.result[0]
q_b[1] <= mux_rs7:mux4.result[1]
q_b[2] <= mux_rs7:mux4.result[2]
q_b[3] <= mux_rs7:mux4.result[3]
q_b[4] <= mux_rs7:mux4.result[4]
q_b[5] <= mux_rs7:mux4.result[5]
q_b[6] <= mux_rs7:mux4.result[6]
q_b[7] <= mux_rs7:mux4.result[7]
q_b[8] <= mux_rs7:mux4.result[8]
q_b[9] <= mux_rs7:mux4.result[9]
q_b[10] <= mux_rs7:mux4.result[10]
q_b[11] <= mux_rs7:mux4.result[11]
q_b[12] <= mux_rs7:mux4.result[12]
q_b[13] <= mux_rs7:mux4.result[13]
q_b[14] <= mux_rs7:mux4.result[14]
q_b[15] <= mux_rs7:mux4.result[15]
wren_a => decode_s07:decode3.enable
wren_a => decode_s07:wren_decode_a.enable


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|dpram_2971:FIFOram|altsyncram_4dq1:altsyncram1|decode_s07:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|dpram_2971:FIFOram|altsyncram_4dq1:altsyncram1|decode_s07:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|dpram_2971:FIFOram|altsyncram_4dq1:altsyncram1|mux_rs7:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|cntr_2ib:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|E_Audio|fifoaudio:fifoaudio_inst|scfifo:scfifo_component|scfifo_h1h1:auto_generated|a_dpfifo_tfa1:dpfifo|cntr_2ib:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|E_Audio|async_trap_and_reset:async_trap_and_reset_inst
async_sig => async_trap.CLK
outclk => sync2.CLK
outclk => sync1.CLK
outclk => actual_auto_reset_signal.CLK
out_sync_sig <= sync2.DB_MAX_OUTPUT_PORT_TYPE
auto_reset => auto_reset_signal.IN1
reset => sync2.ACLR
reset => sync1.ACLR
reset => actual_auto_reset_signal.ACLR
reset => actual_async_sig_reset.IN1


|E_Audio|async_trap_and_reset:async_trap_and_reset_inst2
async_sig => async_trap.CLK
outclk => sync2.CLK
outclk => sync1.CLK
outclk => actual_auto_reset_signal.CLK
out_sync_sig <= sync2.DB_MAX_OUTPUT_PORT_TYPE
auto_reset => auto_reset_signal.IN1
reset => sync2.ACLR
reset => sync1.ACLR
reset => actual_auto_reset_signal.ACLR
reset => actual_async_sig_reset.IN1


