#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  7 11:52:53 2022
# Process ID: 14800
# Current directory: C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14384 C:\Users\expecto\Desktop\Lab\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
close_sim
close [ open C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/ram_8.v w ]
add_files C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/ram_8.v
update_compile_order -fileset sources_1
close [ open C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v w ]
add_files C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/fifo.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/fifo_tb.v w ]
add_files -fileset sim_1 C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/fifo_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/IP_tp.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/fifo_tb/inst/inst_1/p}} 
relaunch_sim
current_wave_config {Untitled 8}
add_wave {{/fifo_tb/inst/inst_3/regfile}} 
relaunch_sim
close_sim
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/fifo_tb/inst/inst_3/regfile}} 
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/fifo_tb/inst/inst_3/regfile[1]}} 
current_wave_config {Untitled 10}
add_wave {{/fifo_tb/inst/inst_3/regfile}} 
run 500 ns
relaunch_sim
file mkdir C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/constrs_1
file mkdir C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/constrs_1/new
close [ open C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/co.xdc w ]
add_files -fileset constrs_1 C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/co.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source fifo_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 12}
add_wave {{/fifo_tb/inst/inst_3/regfile}} 
current_wave_config {Untitled 12}
add_wave {{/fifo_tb/inst/inst_1/p}} 
relaunch_sim
close_sim
launch_simulation
source fifo_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/fifo_tb/inst/inst_1/p}} 
relaunch_sim
current_wave_config {Untitled 13}
add_wave {{/fifo_tb/inst/inst_3/regfile}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
launch_simulation -mode post-implementation -type functional
close_sim
launch_simulation
source fifo_tb.tcl
close_sim
