#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5648fd9d8f90 .scope module, "tb_conv2d" "tb_conv2d" 2 3;
 .timescale -9 -12;
P_0x5648fda08b40 .param/l "ADDR_WIDTH" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x5648fda08b80 .param/l "BATCH_SIZE" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x5648fda08bc0 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x5648fda08c00 .param/l "INPUT_MEM_SIZE" 0 2 20, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000>;
P_0x5648fda08c40 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x5648fda08c80 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x5648fda08cc0 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x5648fda08d00 .param/l "KERNEL_SIZE" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x5648fda08d40 .param/l "OUTPUT_MEM_SIZE" 0 2 21, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000>;
P_0x5648fda08d80 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x5648fda08dc0 .param/l "OUT_HEIGHT" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5648fda08e00 .param/l "OUT_WIDTH" 0 2 17, +C4<0000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5648fda08e40 .param/l "PADDING" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x5648fda08e80 .param/l "STRIDE" 0 2 11, +C4<00000000000000000000000000000010>;
L_0x5648fda5edb0 .functor AND 1, v0x5648fda59fe0_0, L_0x5648fda70900, C4<1>, C4<1>;
v0x5648fda5c7a0_0 .net *"_ivl_0", 127 0, L_0x5648fda60720;  1 drivers
v0x5648fda5c8a0_0 .net *"_ivl_10", 7 0, L_0x5648fda70ae0;  1 drivers
v0x5648fda5c980_0 .net *"_ivl_12", 31 0, L_0x5648fda70b80;  1 drivers
L_0x7cb71a06e0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5648fda5ca40_0 .net *"_ivl_15", 23 0, L_0x7cb71a06e0a8;  1 drivers
L_0x7cb71a06e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5648fda5cb20_0 .net/2u *"_ivl_16", 31 0, L_0x7cb71a06e0f0;  1 drivers
v0x5648fda5cc50_0 .net *"_ivl_18", 31 0, L_0x5648fda70cc0;  1 drivers
L_0x7cb71a06e018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5648fda5cd30_0 .net *"_ivl_3", 111 0, L_0x7cb71a06e018;  1 drivers
L_0x7cb71a06e060 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5648fda5ce10_0 .net/2u *"_ivl_4", 127 0, L_0x7cb71a06e060;  1 drivers
v0x5648fda5cef0_0 .net *"_ivl_6", 0 0, L_0x5648fda70900;  1 drivers
v0x5648fda5cfb0_0 .net *"_ivl_9", 0 0, L_0x5648fda5edb0;  1 drivers
v0x5648fda5d070 .array "bias", 0 0, 7 0;
v0x5648fda5d150_0 .var "clk", 0 0;
v0x5648fda5d1f0_0 .var "counting", 0 0;
v0x5648fda5d290_0 .var/i "cycle_count", 31 0;
v0x5648fda5d370_0 .net "done", 0 0, v0x5648fda59ba0_0;  1 drivers
v0x5648fda5d440_0 .var/real "execution_time_us", 0 0;
v0x5648fda5d4e0_0 .var/i "f", 31 0;
v0x5648fda5d5c0_0 .var/i "i", 31 0;
v0x5648fda5d6a0_0 .net "input_addr", 15 0, v0x5648fda59d40_0;  1 drivers
v0x5648fda5d790_0 .net "input_data", 7 0, L_0x5648fda70e50;  1 drivers
v0x5648fda5d860_0 .net "input_en", 0 0, v0x5648fda59fe0_0;  1 drivers
v0x5648fda5d930 .array "input_mem", 127 0, 7 0;
v0x5648fda5d9d0_0 .net "output_addr", 15 0, v0x5648fda5b740_0;  1 drivers
v0x5648fda5daa0_0 .net "output_data", 7 0, v0x5648fda5b820_0;  1 drivers
v0x5648fda5db70_0 .net "output_en", 0 0, v0x5648fda5b900_0;  1 drivers
v0x5648fda5dc40 .array "output_mem", 15 0, 7 0;
v0x5648fda5dce0_0 .net "output_we", 0 0, v0x5648fda5b9c0_0;  1 drivers
v0x5648fda5ddb0_0 .var "rst", 0 0;
v0x5648fda5de80_0 .var "start", 0 0;
v0x5648fda5df50_0 .net "valid", 0 0, v0x5648fda5bce0_0;  1 drivers
v0x5648fda5e020 .array "weights", 7 0, 7 0;
E_0x5648fd9c82f0 .event anyedge, v0x5648fda59ba0_0;
L_0x5648fda60720 .concat [ 16 112 0 0], v0x5648fda59d40_0, L_0x7cb71a06e018;
L_0x5648fda70900 .cmp/gt 128, L_0x7cb71a06e060, L_0x5648fda60720;
L_0x5648fda70ae0 .array/port v0x5648fda5d930, v0x5648fda59d40_0;
L_0x5648fda70b80 .concat [ 8 24 0 0], L_0x5648fda70ae0, L_0x7cb71a06e0a8;
L_0x5648fda70cc0 .functor MUXZ 32, L_0x7cb71a06e0f0, L_0x5648fda70b80, L_0x5648fda5edb0, C4<>;
L_0x5648fda70e50 .part L_0x5648fda70cc0, 0, 8;
S_0x5648fd9db2e0 .scope module, "uut" "conv2d" 2 57, 3 1 0, S_0x5648fd9d8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 16 "input_addr";
    .port_info 6 /INPUT 8 "input_data";
    .port_info 7 /OUTPUT 1 "input_en";
    .port_info 8 /OUTPUT 16 "output_addr";
    .port_info 9 /OUTPUT 8 "output_data";
    .port_info 10 /OUTPUT 1 "output_we";
    .port_info 11 /OUTPUT 1 "output_en";
P_0x5648fda3e300 .param/l "ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x5648fda3e340 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x5648fda3e380 .param/l "COMPUTE_CONV" 1 3 60, C4<0101>;
P_0x5648fda3e3c0 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x5648fda3e400 .param/l "DONE_ST" 1 3 63, C4<1000>;
P_0x5648fda3e440 .param/l "IDLE" 1 3 55, C4<0000>;
P_0x5648fda3e480 .param/l "INIT_WINDOW" 1 3 56, C4<0001>;
P_0x5648fda3e4c0 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x5648fda3e500 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x5648fda3e540 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x5648fda3e580 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x5648fda3e5c0 .param/l "MAX_CHANNELS" 1 3 36, +C4<00000000000000000000000000001000>;
P_0x5648fda3e600 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x5648fda3e640 .param/l "OUT_HEIGHT" 1 3 33, +C4<0000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5648fda3e680 .param/l "OUT_WIDTH" 1 3 34, +C4<0000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5648fda3e6c0 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x5648fda3e700 .param/l "READ_BIAS" 1 3 57, C4<0010>;
P_0x5648fda3e740 .param/l "READ_INPUT" 1 3 59, C4<0100>;
P_0x5648fda3e780 .param/l "SLIDE_WINDOW" 1 3 58, C4<0011>;
P_0x5648fda3e7c0 .param/l "STORE_RESULT" 1 3 61, C4<0110>;
P_0x5648fda3e800 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x5648fda3e840 .param/l "WEIGHT_SIZE" 1 3 35, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5648fda3e880 .param/l "WRITE_OUTPUT" 1 3 62, C4<0111>;
v0x5648fda34c70_0 .net/s *"_ivl_1", 15 0, L_0x5648fda5e0c0;  1 drivers
v0x5648fda35ad0_0 .net/s *"_ivl_12", 15 0, L_0x5648fda5e4b0;  1 drivers
v0x5648fda377a0_0 .net/s *"_ivl_17", 15 0, L_0x5648fda5e760;  1 drivers
v0x5648fda37c00_0 .net/s *"_ivl_20", 15 0, L_0x5648fda5e800;  1 drivers
v0x5648fda39c30_0 .net/s *"_ivl_25", 15 0, L_0x5648fda5ea90;  1 drivers
v0x5648fda22840_0 .net/s *"_ivl_28", 15 0, L_0x5648fda5eb90;  1 drivers
v0x5648fda58b70_0 .net/s *"_ivl_33", 15 0, L_0x5648fda5ee20;  1 drivers
v0x5648fda58c50_0 .net/s *"_ivl_36", 15 0, L_0x5648fda5eec0;  1 drivers
v0x5648fda58d30_0 .net/s *"_ivl_4", 15 0, L_0x5648fda5e1c0;  1 drivers
v0x5648fda58ea0_0 .net/s *"_ivl_41", 15 0, L_0x5648fda5f1b0;  1 drivers
v0x5648fda58f80_0 .net/s *"_ivl_44", 15 0, L_0x5648fda5f2e0;  1 drivers
v0x5648fda59060_0 .net/s *"_ivl_49", 15 0, L_0x5648fda5f5f0;  1 drivers
v0x5648fda59140_0 .net/s *"_ivl_52", 15 0, L_0x5648fda5f690;  1 drivers
v0x5648fda59220_0 .net/s *"_ivl_57", 15 0, L_0x5648fda5f910;  1 drivers
v0x5648fda59300_0 .net/s *"_ivl_60", 15 0, L_0x5648fda5fa70;  1 drivers
v0x5648fda593e0_0 .net/s *"_ivl_9", 15 0, L_0x5648fda5e3e0;  1 drivers
v0x5648fda594c0_0 .var/s "accumulator", 15 0;
v0x5648fda595a0_0 .var "batch_idx", 7 0;
v0x5648fda59680 .array/s "bias", 0 0, 7 0;
v0x5648fda59760_0 .var/s "bias_val", 7 0;
v0x5648fda59840_0 .net "clk", 0 0, v0x5648fda5d150_0;  1 drivers
v0x5648fda59900_0 .var "computed_input_addr", 15 0;
v0x5648fda599e0_0 .var "computed_output_addr", 15 0;
v0x5648fda59ac0_0 .var "computed_weight_addr", 15 0;
v0x5648fda59ba0_0 .var "done", 0 0;
v0x5648fda59c60_0 .var "in_ch_idx", 7 0;
v0x5648fda59d40_0 .var "input_addr", 15 0;
v0x5648fda59e20_0 .var/s "input_col", 15 0;
v0x5648fda59f00_0 .net "input_data", 7 0, L_0x5648fda70e50;  alias, 1 drivers
v0x5648fda59fe0_0 .var "input_en", 0 0;
v0x5648fda5a0a0_0 .var/s "input_row", 15 0;
v0x5648fda5a180_0 .var/s "input_val", 7 0;
v0x5648fda5a260_0 .var "input_valid", 0 0;
v0x5648fda5a320 .array/s "input_vals", 7 0, 7 0;
v0x5648fda5a4e0_0 .var "kernel_col", 7 0;
v0x5648fda5a5c0_0 .var "kernel_row", 7 0;
v0x5648fda5a6a0_0 .net/s "mac_ch0", 15 0, L_0x5648fda5e2c0;  1 drivers
v0x5648fda5a780_0 .net/s "mac_ch1", 15 0, L_0x5648fda5e5b0;  1 drivers
v0x5648fda5a860_0 .net/s "mac_ch2", 15 0, L_0x5648fda5e920;  1 drivers
v0x5648fda5a940_0 .net/s "mac_ch3", 15 0, L_0x5648fda5ec90;  1 drivers
v0x5648fda5aa20_0 .net/s "mac_ch4", 15 0, L_0x5648fda5f040;  1 drivers
v0x5648fda5ab00_0 .net/s "mac_ch5", 15 0, L_0x5648fda5f3e0;  1 drivers
v0x5648fda5abe0_0 .net/s "mac_ch6", 15 0, L_0x5648fda5f550;  1 drivers
v0x5648fda5acc0_0 .net/s "mac_ch7", 15 0, L_0x5648fda5fb70;  1 drivers
v0x5648fda5ada0_0 .var/s "mac_result", 15 0;
v0x5648fda5ae80_0 .net/s "mac_sum_01", 15 0, L_0x5648fda5fdb0;  1 drivers
v0x5648fda5af60_0 .net/s "mac_sum_0123", 15 0, L_0x5648fda60260;  1 drivers
v0x5648fda5b040_0 .net/s "mac_sum_23", 15 0, L_0x5648fda5fef0;  1 drivers
v0x5648fda5b120_0 .net/s "mac_sum_45", 15 0, L_0x5648fda5a3e0;  1 drivers
v0x5648fda5b200_0 .net/s "mac_sum_4567", 15 0, L_0x5648fda603a0;  1 drivers
v0x5648fda5b2e0_0 .net/s "mac_sum_67", 15 0, L_0x5648fda60030;  1 drivers
v0x5648fda5b3c0_0 .net/s "mac_sum_final", 15 0, L_0x5648fda605e0;  1 drivers
v0x5648fda5b4a0_0 .var "out_ch_idx", 7 0;
v0x5648fda5b580_0 .var "out_col", 7 0;
v0x5648fda5b660_0 .var "out_row", 7 0;
v0x5648fda5b740_0 .var "output_addr", 15 0;
v0x5648fda5b820_0 .var "output_data", 7 0;
v0x5648fda5b900_0 .var "output_en", 0 0;
v0x5648fda5b9c0_0 .var "output_we", 0 0;
v0x5648fda5ba80_0 .net "rst", 0 0, v0x5648fda5ddb0_0;  1 drivers
v0x5648fda5bb40_0 .net "start", 0 0, v0x5648fda5de80_0;  1 drivers
v0x5648fda5bc00_0 .var "state", 3 0;
v0x5648fda5bce0_0 .var "valid", 0 0;
v0x5648fda5bda0_0 .var/i "w", 31 0;
v0x5648fda5be80 .array/s "weight_vals", 7 0, 7 0;
v0x5648fda5c4a0 .array/s "weights", 7 0, 7 0;
v0x5648fda5c560_0 .var "within_bounds", 0 0;
E_0x5648fda3c4a0 .event posedge, v0x5648fda59840_0;
E_0x5648fda3c920/0 .event anyedge, v0x5648fda5b660_0, v0x5648fda5a5c0_0, v0x5648fda5b580_0, v0x5648fda5a4e0_0;
E_0x5648fda3c920/1 .event anyedge, v0x5648fda5a0a0_0, v0x5648fda59e20_0, v0x5648fda595a0_0, v0x5648fda59c60_0;
E_0x5648fda3c920/2 .event anyedge, v0x5648fda5b4a0_0;
E_0x5648fda3c920 .event/or E_0x5648fda3c920/0, E_0x5648fda3c920/1, E_0x5648fda3c920/2;
E_0x5648fda3cad0/0 .event anyedge, v0x5648fda5a6a0_0, v0x5648fda5ae80_0, v0x5648fda5a860_0, v0x5648fda5af60_0;
E_0x5648fda3cad0/1 .event anyedge, v0x5648fda5aa20_0, v0x5648fda5b120_0, v0x5648fda5abe0_0, v0x5648fda5b3c0_0;
E_0x5648fda3cad0 .event/or E_0x5648fda3cad0/0, E_0x5648fda3cad0/1;
v0x5648fda5a320_0 .array/port v0x5648fda5a320, 0;
L_0x5648fda5e0c0 .extend/s 16, v0x5648fda5a320_0;
v0x5648fda5be80_0 .array/port v0x5648fda5be80, 0;
L_0x5648fda5e1c0 .extend/s 16, v0x5648fda5be80_0;
L_0x5648fda5e2c0 .arith/mult 16, L_0x5648fda5e0c0, L_0x5648fda5e1c0;
v0x5648fda5a320_1 .array/port v0x5648fda5a320, 1;
L_0x5648fda5e3e0 .extend/s 16, v0x5648fda5a320_1;
v0x5648fda5be80_1 .array/port v0x5648fda5be80, 1;
L_0x5648fda5e4b0 .extend/s 16, v0x5648fda5be80_1;
L_0x5648fda5e5b0 .arith/mult 16, L_0x5648fda5e3e0, L_0x5648fda5e4b0;
v0x5648fda5a320_2 .array/port v0x5648fda5a320, 2;
L_0x5648fda5e760 .extend/s 16, v0x5648fda5a320_2;
v0x5648fda5be80_2 .array/port v0x5648fda5be80, 2;
L_0x5648fda5e800 .extend/s 16, v0x5648fda5be80_2;
L_0x5648fda5e920 .arith/mult 16, L_0x5648fda5e760, L_0x5648fda5e800;
v0x5648fda5a320_3 .array/port v0x5648fda5a320, 3;
L_0x5648fda5ea90 .extend/s 16, v0x5648fda5a320_3;
v0x5648fda5be80_3 .array/port v0x5648fda5be80, 3;
L_0x5648fda5eb90 .extend/s 16, v0x5648fda5be80_3;
L_0x5648fda5ec90 .arith/mult 16, L_0x5648fda5ea90, L_0x5648fda5eb90;
v0x5648fda5a320_4 .array/port v0x5648fda5a320, 4;
L_0x5648fda5ee20 .extend/s 16, v0x5648fda5a320_4;
v0x5648fda5be80_4 .array/port v0x5648fda5be80, 4;
L_0x5648fda5eec0 .extend/s 16, v0x5648fda5be80_4;
L_0x5648fda5f040 .arith/mult 16, L_0x5648fda5ee20, L_0x5648fda5eec0;
v0x5648fda5a320_5 .array/port v0x5648fda5a320, 5;
L_0x5648fda5f1b0 .extend/s 16, v0x5648fda5a320_5;
v0x5648fda5be80_5 .array/port v0x5648fda5be80, 5;
L_0x5648fda5f2e0 .extend/s 16, v0x5648fda5be80_5;
L_0x5648fda5f3e0 .arith/mult 16, L_0x5648fda5f1b0, L_0x5648fda5f2e0;
v0x5648fda5a320_6 .array/port v0x5648fda5a320, 6;
L_0x5648fda5f5f0 .extend/s 16, v0x5648fda5a320_6;
v0x5648fda5be80_6 .array/port v0x5648fda5be80, 6;
L_0x5648fda5f690 .extend/s 16, v0x5648fda5be80_6;
L_0x5648fda5f550 .arith/mult 16, L_0x5648fda5f5f0, L_0x5648fda5f690;
v0x5648fda5a320_7 .array/port v0x5648fda5a320, 7;
L_0x5648fda5f910 .extend/s 16, v0x5648fda5a320_7;
v0x5648fda5be80_7 .array/port v0x5648fda5be80, 7;
L_0x5648fda5fa70 .extend/s 16, v0x5648fda5be80_7;
L_0x5648fda5fb70 .arith/mult 16, L_0x5648fda5f910, L_0x5648fda5fa70;
L_0x5648fda5fdb0 .arith/sum 16, L_0x5648fda5e2c0, L_0x5648fda5e5b0;
L_0x5648fda5fef0 .arith/sum 16, L_0x5648fda5e920, L_0x5648fda5ec90;
L_0x5648fda5a3e0 .arith/sum 16, L_0x5648fda5f040, L_0x5648fda5f3e0;
L_0x5648fda60030 .arith/sum 16, L_0x5648fda5f550, L_0x5648fda5fb70;
L_0x5648fda60260 .arith/sum 16, L_0x5648fda5fdb0, L_0x5648fda5fef0;
L_0x5648fda603a0 .arith/sum 16, L_0x5648fda5a3e0, L_0x5648fda60030;
L_0x5648fda605e0 .arith/sum 16, L_0x5648fda60260, L_0x5648fda603a0;
    .scope S_0x5648fd9db2e0;
T_0 ;
    %wait E_0x5648fda3c4a0;
    %load/vec4 v0x5648fda5ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5648fda5bda0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5648fda5bda0_0;
    %pad/s 128;
    %cmpi/s 8, 0, 128;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 1, 0, 8;
    %ix/getv/s 3, v0x5648fda5bda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5c4a0, 0, 4;
    %load/vec4 v0x5648fda5bda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5648fda5bda0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5648fda5bda0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5648fda5bda0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5648fda5bda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda59680, 0, 4;
    %load/vec4 v0x5648fda5bda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5648fda5bda0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5648fd9db2e0;
T_1 ;
    %wait E_0x5648fda3cad0;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0x5648fda5ae80_0;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5648fda5a6a0_0;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5648fda5ae80_0;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5648fda5ae80_0;
    %load/vec4 v0x5648fda5a860_0;
    %add;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5648fda5af60_0;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5648fda5af60_0;
    %load/vec4 v0x5648fda5aa20_0;
    %add;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5648fda5af60_0;
    %load/vec4 v0x5648fda5b120_0;
    %add;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5648fda5af60_0;
    %load/vec4 v0x5648fda5b120_0;
    %add;
    %load/vec4 v0x5648fda5abe0_0;
    %add;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5648fda5b3c0_0;
    %store/vec4 v0x5648fda5ada0_0, 0, 16;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5648fd9db2e0;
T_2 ;
    %wait E_0x5648fda3c920;
    %load/vec4 v0x5648fda5b660_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5648fda5a5c0_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5648fda5a0a0_0, 0, 16;
    %load/vec4 v0x5648fda5b580_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5648fda5a4e0_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5648fda59e20_0, 0, 16;
    %load/vec4 v0x5648fda5a0a0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.2, 5;
    %load/vec4 v0x5648fda5a0a0_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5648fda59e20_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x5648fda59e20_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.0;
    %store/vec4 v0x5648fda5c560_0, 0, 1;
    %load/vec4 v0x5648fda595a0_0;
    %pad/u 32;
    %muli 128, 0, 32;
    %load/vec4 v0x5648fda59c60_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %load/vec4 v0x5648fda5a0a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x5648fda59e20_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5648fda59900_0, 0, 16;
    %load/vec4 v0x5648fda5b4a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5648fda59c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5648fda5a5c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x5648fda5a4e0_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5648fda59ac0_0, 0, 16;
    %load/vec4 v0x5648fda595a0_0;
    %pad/u 67;
    %muli 16, 0, 67;
    %load/vec4 v0x5648fda5b4a0_0;
    %pad/u 67;
    %muli 16, 0, 67;
    %add;
    %load/vec4 v0x5648fda5b660_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %add;
    %load/vec4 v0x5648fda5b580_0;
    %pad/u 67;
    %add;
    %pad/u 16;
    %store/vec4 v0x5648fda599e0_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5648fd9db2e0;
T_3 ;
    %wait E_0x5648fda3c4a0;
    %load/vec4 v0x5648fda5ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda59ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5bce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda595a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda59c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5648fda594c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda59fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5b9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5648fda5bc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda59ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda59fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5b9c0_0, 0;
    %load/vec4 v0x5648fda5bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda595a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b580_0, 0;
T_3.13 ;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda59c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a4e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %ix/getv 4, v0x5648fda5b4a0_0;
    %load/vec4a v0x5648fda59680, 4;
    %assign/vec4 v0x5648fda59760_0, 0;
    %ix/getv 4, v0x5648fda5b4a0_0;
    %load/vec4a v0x5648fda59680, 4;
    %pad/s 16;
    %assign/vec4 v0x5648fda594c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5648fda5c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x5648fda59900_0;
    %assign/vec4 v0x5648fda59d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5648fda59fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5648fda5a260_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda59fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5a260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a180_0, 0;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda59fe0_0, 0;
    %load/vec4 v0x5648fda5a260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x5648fda59f00_0;
    %ix/getv 3, v0x5648fda59c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv 3, v0x5648fda59c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5a320, 0, 4;
T_3.18 ;
    %ix/getv 4, v0x5648fda59ac0_0;
    %load/vec4a v0x5648fda5c4a0, 4;
    %ix/getv 3, v0x5648fda59c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5be80, 0, 4;
    %load/vec4 v0x5648fda59c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5648fda59c60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda59c60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.20 ;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5648fda594c0_0;
    %load/vec4 v0x5648fda5ada0_0;
    %add;
    %assign/vec4 v0x5648fda594c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda59c60_0, 0;
    %load/vec4 v0x5648fda5a4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a4e0_0, 0;
    %load/vec4 v0x5648fda5a5c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5a5c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x5648fda5a5c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda5a5c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.24 ;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5648fda5a4e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda5a4e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.22 ;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5648fda599e0_0;
    %assign/vec4 v0x5648fda5b740_0, 0;
    %load/vec4 v0x5648fda594c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5648fda5b820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5648fda5b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5648fda5b9c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5648fda5b9c0_0, 0;
    %load/vec4 v0x5648fda5b580_0;
    %pad/u 67;
    %cmpi/e 3, 0, 67;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b580_0, 0;
    %load/vec4 v0x5648fda5b660_0;
    %pad/u 67;
    %cmpi/e 3, 0, 67;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b660_0, 0;
    %load/vec4 v0x5648fda5b4a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5648fda5b4a0_0, 0;
    %load/vec4 v0x5648fda595a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x5648fda595a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda595a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x5648fda5b4a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda5b4a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.30 ;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x5648fda5b660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda5b660_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.28 ;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v0x5648fda5b580_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648fda5b580_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.26 ;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5648fda59ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5648fda5bce0_0, 0;
    %load/vec4 v0x5648fda5bb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5648fda5bc00_0, 0;
T_3.33 ;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5648fd9d8f90;
T_4 ;
    %wait E_0x5648fda3c4a0;
    %load/vec4 v0x5648fda5db70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v0x5648fda5dce0_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5648fda5d9d0_0;
    %pad/u 198;
    %cmpi/u 16, 0, 198;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5648fda5daa0_0;
    %ix/getv 3, v0x5648fda5d9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5648fda5dc40, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5648fd9d8f90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648fda5d150_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5648fda5d150_0;
    %inv;
    %store/vec4 v0x5648fda5d150_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5648fd9d8f90;
T_6 ;
    %wait E_0x5648fda3c4a0;
    %load/vec4 v0x5648fda5ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5648fda5d290_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5648fda5d1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x5648fda5d370_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5648fda5d290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5648fda5d290_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5648fd9d8f90;
T_7 ;
    %vpi_call 2 100 "$readmemh", "weights.txt", v0x5648fda5e020 {0 0 0};
    %vpi_call 2 101 "$readmemh", "bias.txt", v0x5648fda5d070 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5648fda5ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648fda5de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648fda5d1f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5648fda5d290_0, 0, 32;
    %vpi_call 2 109 "$readmemh", "input_data.txt", v0x5648fda5d930 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5648fda5d5c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5648fda5d5c0_0;
    %pad/s 198;
    %cmpi/s 16, 0, 198;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5648fda5d5c0_0;
    %store/vec4a v0x5648fda5dc40, 4, 0;
    %load/vec4 v0x5648fda5d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5648fda5d5c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648fda5ddb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 117 "$readmemh", "input_data.txt", v0x5648fda5d930 {0 0 0};
    %pushi/vec4 3, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5648fda3c4a0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5648fda5de80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5648fda5d1f0_0, 0, 1;
    %wait E_0x5648fda3c4a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648fda5de80_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x5648fda5d370_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0x5648fd9c82f0;
    %jmp T_7.4;
T_7.5 ;
    %vpi_func 2 129 "$fopen" 32, "verilog_output.txt", "w" {0 0 0};
    %store/vec4 v0x5648fda5d4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5648fda5d5c0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x5648fda5d5c0_0;
    %pad/s 198;
    %cmpi/s 16, 0, 198;
    %jmp/0xz T_7.7, 5;
    %vpi_call 2 131 "$fwrite", v0x5648fda5d4e0_0, "%d\012", &A<v0x5648fda5dc40, v0x5648fda5d5c0_0 > {0 0 0};
    %load/vec4 v0x5648fda5d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5648fda5d5c0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %vpi_call 2 133 "$fclose", v0x5648fda5d4e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648fda5d1f0_0, 0, 1;
    %wait E_0x5648fda3c4a0;
    %load/vec4 v0x5648fda5d290_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %store/real v0x5648fda5d440_0;
    %vpi_call 2 140 "$display", "Output Tensor:" {0 0 0};
    %vpi_call 2 141 "$display", "  [[[[%0d, %0d],", &A<v0x5648fda5dc40, 0>, &A<v0x5648fda5dc40, 1> {0 0 0};
    %vpi_call 2 142 "$display", "      [%0d, %0d]]]]", &A<v0x5648fda5dc40, 2>, &A<v0x5648fda5dc40, 3> {0 0 0};
    %vpi_call 2 144 "$display", "Execution Time: %.2f \302\265s", v0x5648fda5d440_0 {0 0 0};
    %vpi_call 2 145 "$display", "Clock Cycles: %0d", v0x5648fda5d290_0 {0 0 0};
    %vpi_call 2 146 "$display", "Clock Frequency: 100 MHz" {0 0 0};
    %pushi/real 1073741824, 4073; load=128.000
    %load/vec4 v0x5648fda5d290_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 147 "$display", "Operations per cycle: %.2f", W<0,r> {0 1 0};
    %vpi_call 2 149 "$display", "Total MAC operations: %0d", 67'sb0000000000000000000000000000000000000000000000000000000000010000000 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5648fd9d8f90;
T_8 ;
    %delay 100000000, 0;
    %vpi_call 2 158 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv2d_tb.v";
    "conv2d.v";
