ZCU111	xps:xsg	hw_sys	zcu111:xczu28dr
ZCU111	xps:xsg	clk_src	sys_clk
ZCU111	xps:xsg	clk_rate	256
ZCU111	xps:xsg	sample_period	1
ZCU111	xps:xsg	synthesis_tool	XST
tx_snapshot/ss/bram	xps:bram	arith_type	Unsigned
tx_snapshot/ss/bram	xps:bram	addr_width	12
tx_snapshot/ss/bram	xps:bram	data_width	32
tx_snapshot/ss/bram	xps:bram	reg_prim_output	off
tx_snapshot/ss/bram	xps:bram	reg_core_output	off
tx_snapshot/ss/bram	xps:bram	optimization	Minimum_Area
tx_snapshot/ss/bram	xps:bram	data_bin_pt	0
tx_snapshot/ss/bram	xps:bram	init_vals	[0:2^12-1]
tx_snapshot/ss/bram	xps:bram	sample_rate	1
dest_ip	xps:sw_reg	io_dir	From\_Processor
dest_ip	xps:sw_reg	io_delay	0
dest_ip	xps:sw_reg	init_val	0
dest_ip	xps:sw_reg	sample_period	1
dest_ip	xps:sw_reg	names	reg
dest_ip	xps:sw_reg	bitwidths	32
dest_ip	xps:sw_reg	bin_pts	0
dest_ip	xps:sw_reg	arith_types	0
dest_ip	xps:sw_reg	sim_port	on
dest_ip	xps:sw_reg	show_format	off
dest_port	xps:sw_reg	io_dir	From\_Processor
dest_port	xps:sw_reg	io_delay	0
dest_port	xps:sw_reg	init_val	0
dest_port	xps:sw_reg	sample_period	1
dest_port	xps:sw_reg	names	reg
dest_port	xps:sw_reg	bitwidths	16
dest_port	xps:sw_reg	bin_pts	0
dest_port	xps:sw_reg	arith_types	0
dest_port	xps:sw_reg	sim_port	on
dest_port	xps:sw_reg	show_format	off
gbe0/rxbadctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxbadctr	xps:sw_reg	io_delay	1
gbe0/rxbadctr	xps:sw_reg	init_val	0
gbe0/rxbadctr	xps:sw_reg	sample_period	1
gbe0/rxbadctr	xps:sw_reg	names	reg
gbe0/rxbadctr	xps:sw_reg	bitwidths	32
gbe0/rxbadctr	xps:sw_reg	bin_pts	0
gbe0/rxbadctr	xps:sw_reg	arith_types	0
gbe0/rxbadctr	xps:sw_reg	sim_port	off
gbe0/rxbadctr	xps:sw_reg	show_format	on
gbe0/rxctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxctr	xps:sw_reg	io_delay	1
gbe0/rxctr	xps:sw_reg	init_val	0
gbe0/rxctr	xps:sw_reg	sample_period	1
gbe0/rxctr	xps:sw_reg	names	reg
gbe0/rxctr	xps:sw_reg	bitwidths	32
gbe0/rxctr	xps:sw_reg	bin_pts	0
gbe0/rxctr	xps:sw_reg	arith_types	0
gbe0/rxctr	xps:sw_reg	sim_port	off
gbe0/rxctr	xps:sw_reg	show_format	on
gbe0/rxeofctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxeofctr	xps:sw_reg	io_delay	1
gbe0/rxeofctr	xps:sw_reg	init_val	0
gbe0/rxeofctr	xps:sw_reg	sample_period	1
gbe0/rxeofctr	xps:sw_reg	names	reg
gbe0/rxeofctr	xps:sw_reg	bitwidths	32
gbe0/rxeofctr	xps:sw_reg	bin_pts	0
gbe0/rxeofctr	xps:sw_reg	arith_types	0
gbe0/rxeofctr	xps:sw_reg	sim_port	off
gbe0/rxeofctr	xps:sw_reg	show_format	on
gbe0/rxofctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxofctr	xps:sw_reg	io_delay	1
gbe0/rxofctr	xps:sw_reg	init_val	0
gbe0/rxofctr	xps:sw_reg	sample_period	1
gbe0/rxofctr	xps:sw_reg	names	reg
gbe0/rxofctr	xps:sw_reg	bitwidths	32
gbe0/rxofctr	xps:sw_reg	bin_pts	0
gbe0/rxofctr	xps:sw_reg	arith_types	0
gbe0/rxofctr	xps:sw_reg	sim_port	off
gbe0/rxofctr	xps:sw_reg	show_format	on
gbe0/rxvldctr	xps:sw_reg	io_dir	To\_Processor
gbe0/rxvldctr	xps:sw_reg	io_delay	1
gbe0/rxvldctr	xps:sw_reg	init_val	0
gbe0/rxvldctr	xps:sw_reg	sample_period	1
gbe0/rxvldctr	xps:sw_reg	names	reg
gbe0/rxvldctr	xps:sw_reg	bitwidths	32
gbe0/rxvldctr	xps:sw_reg	bin_pts	0
gbe0/rxvldctr	xps:sw_reg	arith_types	0
gbe0/rxvldctr	xps:sw_reg	sim_port	off
gbe0/rxvldctr	xps:sw_reg	show_format	on
gbe0/txctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txctr	xps:sw_reg	io_delay	1
gbe0/txctr	xps:sw_reg	init_val	0
gbe0/txctr	xps:sw_reg	sample_period	1
gbe0/txctr	xps:sw_reg	names	reg
gbe0/txctr	xps:sw_reg	bitwidths	32
gbe0/txctr	xps:sw_reg	bin_pts	0
gbe0/txctr	xps:sw_reg	arith_types	0
gbe0/txctr	xps:sw_reg	sim_port	off
gbe0/txctr	xps:sw_reg	show_format	on
gbe0/txfullctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txfullctr	xps:sw_reg	io_delay	1
gbe0/txfullctr	xps:sw_reg	init_val	0
gbe0/txfullctr	xps:sw_reg	sample_period	1
gbe0/txfullctr	xps:sw_reg	names	reg
gbe0/txfullctr	xps:sw_reg	bitwidths	32
gbe0/txfullctr	xps:sw_reg	bin_pts	0
gbe0/txfullctr	xps:sw_reg	arith_types	0
gbe0/txfullctr	xps:sw_reg	sim_port	off
gbe0/txfullctr	xps:sw_reg	show_format	on
gbe0/txofctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txofctr	xps:sw_reg	io_delay	1
gbe0/txofctr	xps:sw_reg	init_val	0
gbe0/txofctr	xps:sw_reg	sample_period	1
gbe0/txofctr	xps:sw_reg	names	reg
gbe0/txofctr	xps:sw_reg	bitwidths	32
gbe0/txofctr	xps:sw_reg	bin_pts	0
gbe0/txofctr	xps:sw_reg	arith_types	0
gbe0/txofctr	xps:sw_reg	sim_port	off
gbe0/txofctr	xps:sw_reg	show_format	on
gbe0/txvldctr	xps:sw_reg	io_dir	To\_Processor
gbe0/txvldctr	xps:sw_reg	io_delay	1
gbe0/txvldctr	xps:sw_reg	init_val	0
gbe0/txvldctr	xps:sw_reg	sample_period	1
gbe0/txvldctr	xps:sw_reg	names	reg
gbe0/txvldctr	xps:sw_reg	bitwidths	32
gbe0/txvldctr	xps:sw_reg	bin_pts	0
gbe0/txvldctr	xps:sw_reg	arith_types	0
gbe0/txvldctr	xps:sw_reg	sim_port	off
gbe0/txvldctr	xps:sw_reg	show_format	on
gbe0_linkup	xps:sw_reg	io_dir	To\_Processor
gbe0_linkup	xps:sw_reg	io_delay	0
gbe0_linkup	xps:sw_reg	init_val	0
gbe0_linkup	xps:sw_reg	sample_period	1
gbe0_linkup	xps:sw_reg	names	reg
gbe0_linkup	xps:sw_reg	bitwidths	1
gbe0_linkup	xps:sw_reg	bin_pts	0
gbe0_linkup	xps:sw_reg	arith_types	2
gbe0_linkup	xps:sw_reg	sim_port	on
gbe0_linkup	xps:sw_reg	show_format	off
gbe0_tx_cnt	xps:sw_reg	io_dir	To\_Processor
gbe0_tx_cnt	xps:sw_reg	io_delay	0
gbe0_tx_cnt	xps:sw_reg	init_val	0
gbe0_tx_cnt	xps:sw_reg	sample_period	1
gbe0_tx_cnt	xps:sw_reg	names	reg
gbe0_tx_cnt	xps:sw_reg	bitwidths	32
gbe0_tx_cnt	xps:sw_reg	bin_pts	0
gbe0_tx_cnt	xps:sw_reg	arith_types	0
gbe0_tx_cnt	xps:sw_reg	sim_port	on
gbe0_tx_cnt	xps:sw_reg	show_format	off
pkt_sim/enable	xps:sw_reg	io_dir	From\_Processor
pkt_sim/enable	xps:sw_reg	io_delay	0
pkt_sim/enable	xps:sw_reg	init_val	0
pkt_sim/enable	xps:sw_reg	sample_period	1
pkt_sim/enable	xps:sw_reg	names	reg
pkt_sim/enable	xps:sw_reg	bitwidths	32
pkt_sim/enable	xps:sw_reg	bin_pts	0
pkt_sim/enable	xps:sw_reg	arith_types	0
pkt_sim/enable	xps:sw_reg	sim_port	on
pkt_sim/enable	xps:sw_reg	show_format	off
pkt_sim/payload_len	xps:sw_reg	io_dir	From\_Processor
pkt_sim/payload_len	xps:sw_reg	io_delay	0
pkt_sim/payload_len	xps:sw_reg	init_val	0
pkt_sim/payload_len	xps:sw_reg	sample_period	1
pkt_sim/payload_len	xps:sw_reg	names	reg
pkt_sim/payload_len	xps:sw_reg	bitwidths	32
pkt_sim/payload_len	xps:sw_reg	bin_pts	0
pkt_sim/payload_len	xps:sw_reg	arith_types	0
pkt_sim/payload_len	xps:sw_reg	sim_port	on
pkt_sim/payload_len	xps:sw_reg	show_format	off
pkt_sim/period	xps:sw_reg	io_dir	From\_Processor
pkt_sim/period	xps:sw_reg	io_delay	0
pkt_sim/period	xps:sw_reg	init_val	0
pkt_sim/period	xps:sw_reg	sample_period	1
pkt_sim/period	xps:sw_reg	names	reg
pkt_sim/period	xps:sw_reg	bitwidths	32
pkt_sim/period	xps:sw_reg	bin_pts	0
pkt_sim/period	xps:sw_reg	arith_types	0
pkt_sim/period	xps:sw_reg	sim_port	on
pkt_sim/period	xps:sw_reg	show_format	off
rst	xps:sw_reg	io_dir	From\_Processor
rst	xps:sw_reg	io_delay	0
rst	xps:sw_reg	init_val	0
rst	xps:sw_reg	sample_period	1
rst	xps:sw_reg	names	[core_rst\_cnt_rst]
rst	xps:sw_reg	bitwidths	[1\_1]
rst	xps:sw_reg	bin_pts	0
rst	xps:sw_reg	arith_types	[2\_2]
rst	xps:sw_reg	sim_port	on
rst	xps:sw_reg	show_format	off
tx_snapshot/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
tx_snapshot/ss/ctrl	xps:sw_reg	io_delay	0
tx_snapshot/ss/ctrl	xps:sw_reg	init_val	0
tx_snapshot/ss/ctrl	xps:sw_reg	sample_period	1
tx_snapshot/ss/ctrl	xps:sw_reg	names	reg
tx_snapshot/ss/ctrl	xps:sw_reg	bitwidths	32
tx_snapshot/ss/ctrl	xps:sw_reg	bin_pts	0
tx_snapshot/ss/ctrl	xps:sw_reg	arith_types	0
tx_snapshot/ss/ctrl	xps:sw_reg	sim_port	off
tx_snapshot/ss/ctrl	xps:sw_reg	show_format	on
tx_snapshot/ss/status	xps:sw_reg	io_dir	To\_Processor
tx_snapshot/ss/status	xps:sw_reg	io_delay	0
tx_snapshot/ss/status	xps:sw_reg	init_val	0
tx_snapshot/ss/status	xps:sw_reg	sample_period	1
tx_snapshot/ss/status	xps:sw_reg	names	reg
tx_snapshot/ss/status	xps:sw_reg	bitwidths	32
tx_snapshot/ss/status	xps:sw_reg	bin_pts	0
tx_snapshot/ss/status	xps:sw_reg	arith_types	0
tx_snapshot/ss/status	xps:sw_reg	sim_port	off
tx_snapshot/ss/status	xps:sw_reg	show_format	on
gbe0	xps:ten_gbe	flavour	sfp+
gbe0	xps:ten_gbe	slot	0
gbe0	xps:ten_gbe	port_r1	1
gbe0	xps:ten_gbe	port_r2_cx4	0
gbe0	xps:ten_gbe	port_r2_sfpp	0
gbe0	xps:ten_gbe	rx_dist_ram	off
gbe0	xps:ten_gbe	large_frames	on
gbe0	xps:ten_gbe	show_param	on
gbe0	xps:ten_gbe	pre_emph_r2	1.07
gbe0	xps:ten_gbe	pre_emph	3
gbe0	xps:ten_gbe	post_emph_r2	0.18
gbe0	xps:ten_gbe	rxeqmix_r2	7
gbe0	xps:ten_gbe	swing_r2	940
gbe0	xps:ten_gbe	swing	800
gbe0	xps:ten_gbe	fab_en	on
gbe0	xps:ten_gbe	fab_mac	20015998304256
gbe0	xps:ten_gbe	fab_ip	3232235796
gbe0	xps:ten_gbe	fab_udp	10000
gbe0	xps:ten_gbe	fab_gate	1
gbe0	xps:ten_gbe	cpu_rx_en	on
gbe0	xps:ten_gbe	cpu_tx_en	on
gbe0	xps:ten_gbe	ttl	255
gbe0	xps:ten_gbe	promisc_mode	off
gbe0	xps:ten_gbe	debug_ctr_width	32
gbe0	xps:ten_gbe	txctr	on
gbe0	xps:ten_gbe	txerrctr	off
gbe0	xps:ten_gbe	txerrctr_len	100
gbe0	xps:ten_gbe	txofctr	on
gbe0	xps:ten_gbe	txfullctr	on
gbe0	xps:ten_gbe	txvldctr	on
gbe0	xps:ten_gbe	txsnaplen	0\_-\_no\_snap
gbe0	xps:ten_gbe	rxctr	on
gbe0	xps:ten_gbe	rxerrctr	off
gbe0	xps:ten_gbe	rxerrctr_len	100
gbe0	xps:ten_gbe	rxofctr	on
gbe0	xps:ten_gbe	rxbadctr	on
gbe0	xps:ten_gbe	rxvldctr	on
gbe0	xps:ten_gbe	rxeofctr	on
gbe0	xps:ten_gbe	rxsnaplen	0\_-\_no\_snap
tx_snapshot	casper:bitsnap	io_names	[data\_valid\_eof]
tx_snapshot	casper:bitsnap	io_widths	[30\_1\_1]
tx_snapshot	casper:bitsnap	io_bps	[0\_0\_0]
tx_snapshot	casper:bitsnap	io_types	[0\_2\_2]
tx_snapshot	casper:bitsnap	show_format	on
tx_snapshot	casper:bitsnap	snap_storage	bram
tx_snapshot	casper:bitsnap	snap_dram_dimm	2
tx_snapshot	casper:bitsnap	snap_dram_clock	250
tx_snapshot	casper:bitsnap	snap_nsamples	12
tx_snapshot	casper:bitsnap	snap_data_width	32
tx_snapshot	casper:bitsnap	snap_offset	off
tx_snapshot	casper:bitsnap	snap_circap	off
tx_snapshot	casper:bitsnap	snap_value	off
tx_snapshot	casper:bitsnap	snap_ext_arm	off
tx_snapshot	casper:bitsnap	snap_ext_circ	off
tx_snapshot	casper:bitsnap	snap_provide_outputs	on
tx_snapshot	casper:bitsnap	snap_use_dsp48	on
tx_snapshot	casper:bitsnap	snap_delay	0
tx_snapshot	casper:bitsnap	extra_names	[c\_d]
tx_snapshot	casper:bitsnap	extra_widths	[30\_2]
tx_snapshot	casper:bitsnap	extra_bps	[0\_0]
tx_snapshot	casper:bitsnap	extra_types	[0\_0]
tx_snapshot/ss	casper:snapshot	storage	bram
tx_snapshot/ss	casper:snapshot	dram_dimm	2
tx_snapshot/ss	casper:snapshot	dram_clock	250
tx_snapshot/ss	casper:snapshot	nsamples	12
tx_snapshot/ss	casper:snapshot	data_width	32
tx_snapshot/ss	casper:snapshot	offset	off
tx_snapshot/ss	casper:snapshot	circap	off
tx_snapshot/ss	casper:snapshot	value	off
tx_snapshot/ss	casper:snapshot	ext_arm	off
tx_snapshot/ss	casper:snapshot	ext_circ	off
tx_snapshot/ss	casper:snapshot	provide_outputs	off
tx_snapshot/ss	casper:snapshot	use_dsp48	on
77777	77777	tags	casper:bitsnap,casper:snapshot,xps:bram,xps:sw_reg,xps:ten_gbe,xps:xsg
77777	77777	system	tengbe_test
77777	77777	builddate	21-Oct-2020\_14:37:16
77777	77777	blk	tengbe_test/gbe0
77777	77777	latency	NaN
77777	77777	xlSgRoot	/home/wei/Software/Vivado/install/Vivado/2018.3/lib/lnx64.o/matlab/sysgen.mexa64
