Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1_AR76780 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Mar 20 18:18:28 2024
| Host         : WXL-de-PC running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -omit_locs -file /home/wxl/uhd/fpga/usrp3/top/x300/build-X310_HG/build.rpt
| Design       : x300
| Device       : 7k410tffg900-2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+------------+-----------+-------+
|          Site Type         |  Used  | Prohibited | Available | Util% |
+----------------------------+--------+------------+-----------+-------+
| Slice LUTs                 |  90472 |          0 |    254200 | 35.59 |
|   LUT as Logic             |  78404 |          0 |    254200 | 30.84 |
|   LUT as Memory            |  12068 |          0 |     90600 | 13.32 |
|     LUT as Distributed RAM |   4360 |            |           |       |
|     LUT as Shift Register  |   7708 |            |           |       |
| Slice Registers            | 125687 |          0 |    508400 | 24.72 |
|   Register as Flip Flop    | 125673 |          0 |    508400 | 24.72 |
|   Register as Latch        |      0 |          0 |    508400 |  0.00 |
|   Register as AND/OR       |     14 |          0 |    508400 | <0.01 |
| F7 Muxes                   |    474 |          0 |    127100 |  0.37 |
| F8 Muxes                   |      8 |          0 |     63550 |  0.01 |
+----------------------------+--------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 14     |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 2490   |          Yes |           - |          Set |
| 19918  |          Yes |           - |        Reset |
| 2002   |          Yes |         Set |            - |
| 101415 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  | Prohibited | Available | Util% |
+--------------------------------------------+--------+------------+-----------+-------+
| Slice                                      |  39201 |          0 |     63550 | 61.69 |
|   SLICEL                                   |  24739 |            |           |       |
|   SLICEM                                   |  14462 |            |           |       |
| LUT as Logic                               |  78404 |          0 |    254200 | 30.84 |
|   using O5 output only                     |     43 |            |           |       |
|   using O6 output only                     |  56333 |            |           |       |
|   using O5 and O6                          |  22028 |            |           |       |
| LUT as Memory                              |  12068 |          0 |     90600 | 13.32 |
|   LUT as Distributed RAM                   |   4360 |            |           |       |
|     using O5 output only                   |      0 |            |           |       |
|     using O6 output only                   |     22 |            |           |       |
|     using O5 and O6                        |   4338 |            |           |       |
|   LUT as Shift Register                    |   7708 |            |           |       |
|     using O5 output only                   |   2401 |            |           |       |
|     using O6 output only                   |   5250 |            |           |       |
|     using O5 and O6                        |     57 |            |           |       |
| Slice Registers                            | 125687 |          0 |    508400 | 24.72 |
|   Register driven from within the Slice    |  65325 |            |           |       |
|   Register driven from outside the Slice   |  60362 |            |           |       |
|     LUT in front of the register is unused |  47023 |            |           |       |
|     LUT in front of the register is used   |  13339 |            |           |       |
| Unique Control Sets                        |   4775 |          0 |     63550 |  7.51 |
+--------------------------------------------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+------------+-----------+-------+
|     Site Type     | Used | Prohibited | Available | Util% |
+-------------------+------+------------+-----------+-------+
| Block RAM Tile    |  292 |          0 |       795 | 36.73 |
|   RAMB36/FIFO*    |  286 |          0 |       795 | 35.97 |
|     RAMB36E1 only |  286 |            |           |       |
|   RAMB18          |   12 |          0 |      1590 |  0.75 |
|     RAMB18E1 only |   12 |            |           |       |
+-------------------+------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+------------+-----------+-------+
|    Site Type   | Used | Prohibited | Available | Util% |
+----------------+------+------------+-----------+-------+
| DSPs           |  283 |          0 |      1540 | 18.38 |
|   DSP48E1 only |  283 |            |           |       |
+----------------+------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+------------+-----------+-------+
|          Site Type          | Used | Prohibited | Available | Util% |
+-----------------------------+------+------------+-----------+-------+
| Bonded IOB                  |  418 |         16 |       484 | 86.36 |
|   IOB Master Pads           |  207 |            |           |       |
|   IOB Slave Pads            |  204 |            |           |       |
|   IOB Flip Flops            |  152 |            |           |       |
| Bonded IPADs                |    8 |          0 |        50 | 16.00 |
| Bonded OPADs                |    4 |          0 |        32 | 12.50 |
| PHY_CONTROL                 |    2 |          0 |        10 | 20.00 |
| PHASER_REF                  |    2 |          0 |        10 | 20.00 |
| OUT_FIFO                    |    7 |          0 |        40 | 17.50 |
| IN_FIFO                     |    4 |          0 |        40 | 10.00 |
| IDELAYCTRL                  |    6 |          0 |        10 | 60.00 |
| IBUFDS                      |   51 |         16 |       464 | 10.99 |
| GTXE2_COMMON                |    2 |          0 |         4 | 50.00 |
| GTXE2_CHANNEL               |    2 |          0 |        16 | 12.50 |
| PHASER_OUT/PHASER_OUT_PHY   |    7 |          0 |        40 | 17.50 |
|   PHASER_OUT_PHY only       |    7 |            |           |       |
| PHASER_IN/PHASER_IN_PHY     |    4 |          0 |        40 | 10.00 |
|   PHASER_IN_PHY only        |    4 |            |           |       |
| IDELAYE2/IDELAYE2_FINEDELAY |   79 |          0 |       500 | 15.80 |
|   IDELAYE2 only             |   79 |            |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    2 |          0 |         8 | 25.00 |
| ILOGIC                      |  158 |          0 |       500 | 31.60 |
|   IFF_Register              |   76 |            |           |       |
|   IFF_IDDR_Register         |   32 |            |           |       |
|   ISERDES                   |   50 |          0 |       500 |       |
| OLOGIC                      |  183 |          0 |       500 | 36.60 |
|   OUTFF_Register            |   76 |            |           |       |
|   OUTFF_ODDR_Register       |   25 |            |           |       |
|   TFF_ODDR_Register         |    4 |            |           |       |
|   OSERDES                   |   82 |          0 |       500 |       |
+-----------------------------+------+------------+-----------+-------+


6. Clocking
-----------

+--------------+------+------------+-----------+-------+
|   Site Type  | Used | Prohibited | Available | Util% |
+--------------+------+------------+-----------+-------+
| BUFGCTRL     |   21 |          0 |        32 | 65.63 |
| BUFIO        |    1 |          0 |        40 |  2.50 |
|   BUFIO only |    1 |            |           |       |
| MMCME2_ADV   |    4 |          0 |        10 | 40.00 |
| PLLE2_ADV    |    3 |          0 |        10 | 30.00 |
| BUFMRCE      |    0 |          0 |        20 |  0.00 |
| BUFHCE       |    7 |          0 |       168 |  4.17 |
| BUFR         |    2 |          0 |        40 |  5.00 |
+--------------+------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+------------+-----------+--------+
|  Site Type  | Used | Prohibited | Available |  Util% |
+-------------+------+------------+-----------+--------+
| BSCANE2     |    0 |          0 |         4 |   0.00 |
| CAPTUREE2   |    0 |          0 |         1 |   0.00 |
| DNA_PORT    |    0 |          0 |         1 |   0.00 |
| EFUSE_USR   |    0 |          0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |          0 |         1 |   0.00 |
| ICAPE2      |    0 |          0 |         2 |   0.00 |
| PCIE_2_1    |    0 |          0 |         1 |   0.00 |
| STARTUPE2   |    1 |          0 |         1 | 100.00 |
| XADC        |    1 |          0 |         1 | 100.00 |
+-------------+------+------------+-----------+--------+


8. Primitives
-------------

+------------------------+--------+---------------------+
|        Ref Name        |  Used  | Functional Category |
+------------------------+--------+---------------------+
| FDRE                   | 101415 |        Flop & Latch |
| LUT3                   |  27937 |                 LUT |
| LUT6                   |  24753 |                 LUT |
| FDCE                   |  19918 |        Flop & Latch |
| LUT5                   |  15949 |                 LUT |
| LUT4                   |  14240 |                 LUT |
| LUT2                   |  12509 |                 LUT |
| RAMD32                 |   6530 |  Distributed Memory |
| LUT1                   |   5044 |                 LUT |
| SRLC32E                |   4966 |  Distributed Memory |
| CARRY4                 |   4449 |          CarryLogic |
| SRL16E                 |   2799 |  Distributed Memory |
| FDPE                   |   2490 |        Flop & Latch |
| RAMS32                 |   2160 |  Distributed Memory |
| FDSE                   |   2002 |        Flop & Latch |
| MUXF7                  |    474 |               MuxFx |
| RAMB36E1               |    286 |        Block Memory |
| DSP48E1                |    283 |    Block Arithmetic |
| IBUF                   |    119 |                  IO |
| OBUFT                  |     93 |                  IO |
| OSERDESE2              |     82 |                  IO |
| OBUF                   |     81 |                  IO |
| IDELAYE2               |     79 |                  IO |
| IBUFDS                 |     51 |                  IO |
| ISERDESE2              |     50 |                  IO |
| OBUFDS                 |     41 |                  IO |
| OBUFT_DCIEN            |     32 |                  IO |
| IDDR                   |     32 |                  IO |
| IBUF_IBUFDISABLE       |     32 |                  IO |
| ODDR                   |     29 |                  IO |
| BUFG                   |     21 |               Clock |
| RAMB18E1               |     12 |        Block Memory |
| AND2B1L                |     12 |              Others |
| RAMD64E                |      8 |  Distributed Memory |
| OBUFTDS_DCIEN          |      8 |                  IO |
| MUXF8                  |      8 |               MuxFx |
| IBUFDS_IBUFDISABLE_INT |      8 |                  IO |
| PHASER_OUT_PHY         |      7 |                  IO |
| OUT_FIFO               |      7 |                  IO |
| IDELAYCTRL             |      6 |                  IO |
| INV                    |      5 |                 LUT |
| BUFH                   |      5 |               Clock |
| PHASER_IN_PHY          |      4 |                  IO |
| MMCME2_ADV             |      4 |               Clock |
| IN_FIFO                |      4 |                  IO |
| PLLE2_ADV              |      3 |               Clock |
| PHY_CONTROL            |      2 |                  IO |
| PHASER_REF             |      2 |                  IO |
| OR2L                   |      2 |              Others |
| IBUFDS_GTE2            |      2 |                  IO |
| GTXE2_COMMON           |      2 |                  IO |
| GTXE2_CHANNEL          |      2 |                  IO |
| BUFR                   |      2 |               Clock |
| BUFHCE                 |      2 |               Clock |
| XADC                   |      1 |              Others |
| STARTUPE2              |      1 |              Others |
| BUFIO                  |      1 |               Clock |
+------------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-------------------------+------+
|         Ref Name        | Used |
+-------------------------+------+
| fifo_short_2clk         |   84 |
| bootram                 |    2 |
| axi64_8k_2clk_fifo      |    2 |
| axi64_4k_2clk_fifo      |    2 |
| ten_gig_eth_pcs_pma     |    1 |
| radio_clk_gen           |    1 |
| pcie_clk_gen            |    1 |
| one_gig_eth_pcs_pma     |    1 |
| ddr3_32bit              |    1 |
| bus_clk_gen             |    1 |
| LvFpga_Chinch_Interface |    1 |
+-------------------------+------+


Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1_AR76780 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Mar 20 18:18:31 2024
| Host         : WXL-de-PC running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -no_detailed_paths -file /home/wxl/uhd/fpga/usrp3/top/x300/build-X310_HG/build.rpt -append
| Design       : x300
| Device       : 7k410t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (97)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 11 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (25)
--------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 23 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (97)
-------------------------------------
 There are 97 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0               380315        0.003        0.000                      0               379708        0.001        0.000                       0                143794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
DB0_ADC_DCLK                                                                                                                                                   {0.000 2.500}        5.000           200.000         
DB1_ADC_DCLK                                                                                                                                                   {0.000 2.500}        5.000           200.000         
ETH_CLK                                                                                                                                                        {0.000 4.000}        8.000           125.000         
FPGA_125MHz_CLK                                                                                                                                                {0.000 4.000}        8.000           125.000         
  bus_clk                                                                                                                                                      {0.000 2.667}        5.333           187.500         
  bus_clk_div2                                                                                                                                                 {0.000 5.333}        10.667          93.750          
  ce_clk                                                                                                                                                       {0.000 2.333}        4.667           214.286         
  clkfbout_pcie_clk_gen                                                                                                                                        {0.000 4.000}        8.000           125.000         
  ioport2_clk                                                                                                                                                  {0.000 4.000}        8.000           125.000         
    IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkFbOutMmcm                                                                                                         {0.000 4.000}        8.000           125.000         
    IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut0Mmcm                                                                                                          {0.000 2.000}        4.000           250.000         
      IoTxClock                                                                                                                                                {0.000 2.000}        4.000           250.000         
    IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut1Mmcm                                                                                                          {0.000 4.000}        8.000           125.000         
  ioport2_idelay_ref_clk                                                                                                                                       {0.000 2.500}        5.000           200.000         
  rio40_clk                                                                                                                                                    {0.000 12.500}       25.000          40.000          
FPGA_CLK                                                                                                                                                       {0.000 2.500}        5.000           200.000         
  CLK_OUT3_radio_clk_gen                                                                                                                                       {0.417 1.667}        2.500           400.000         
    DB0_DAC_DCI                                                                                                                                                {0.417 1.667}        2.500           400.000         
    DB1_DAC_DCI                                                                                                                                                {0.417 1.667}        2.500           400.000         
  clkfbout_radio_clk_gen                                                                                                                                       {0.000 2.500}        5.000           200.000         
  radio_clk                                                                                                                                                    {0.000 2.500}        5.000           200.000         
  radio_clk_2x                                                                                                                                                 {-0.312 0.937}       2.500           400.000         
FPGA_REFCLK                                                                                                                                                    {0.000 16.281}       32.563          30.710          
IoRxClock                                                                                                                                                      {0.000 2.000}        4.000           250.000         
  IoPort2Wrapperx/RxLowSpeedClk                                                                                                                                {0.000 4.000}        8.000           125.000         
VIRT_DAC_CLK                                                                                                                                                   {0.000 1.250}        2.500           400.000         
XG_CLK                                                                                                                                                         {0.000 3.200}        6.400           156.250         
  dclk_buf                                                                                                                                                     {0.000 6.400}        12.800          78.125          
sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                         {0.000 8.000}        16.000          62.500          
sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                         {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                                     {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                                      {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                                      {0.000 8.000}        16.000          62.500          
sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK                                 {0.000 1.551}        3.103           322.269         
sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK                                 {0.000 1.551}        3.103           322.269         
sys_clk_i                                                                                                                                                      {0.000 4.998}        9.996           100.040         
  freq_refclk                                                                                                                                                  {1.562 2.395}        1.666           600.240         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {1.562 2.395}        1.666           600.240         
      iserdes_clkdiv                                                                                                                                           {1.562 3.228}        3.332           300.120         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {1.562 2.395}        1.666           600.240         
      iserdes_clkdiv_1                                                                                                                                         {1.562 3.228}        3.332           300.120         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {1.562 2.395}        1.666           600.240         
      iserdes_clkdiv_2                                                                                                                                         {1.562 3.228}        3.332           300.120         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {1.562 2.395}        1.666           600.240         
      iserdes_clkdiv_3                                                                                                                                         {1.562 3.228}        3.332           300.120         
  mem_refclk                                                                                                                                                   {0.000 0.833}        1.666           600.240         
    oserdes_clk                                                                                                                                                {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv                                                                                                                                           {0.000 1.666}        3.332           300.120         
    oserdes_clk_1                                                                                                                                              {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv_1                                                                                                                                         {0.000 1.666}        3.332           300.120         
    oserdes_clk_2                                                                                                                                              {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv_2                                                                                                                                         {0.000 1.666}        3.332           300.120         
    oserdes_clk_3                                                                                                                                              {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv_3                                                                                                                                         {0.000 1.666}        3.332           300.120         
    oserdes_clk_4                                                                                                                                              {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv_4                                                                                                                                         {0.000 3.332}        6.664           150.060         
    oserdes_clk_5                                                                                                                                              {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv_5                                                                                                                                         {0.000 3.332}        6.664           150.060         
    oserdes_clk_6                                                                                                                                              {0.000 0.833}        1.666           600.240         
      oserdes_clkdiv_6                                                                                                                                         {0.000 3.332}        6.664           150.060         
  pll_clk3_out                                                                                                                                                 {0.000 3.332}        6.664           150.060         
    ddr3_axi_clk                                                                                                                                               {0.000 3.332}        6.664           150.060         
    ddr3_axi_clk_x2                                                                                                                                            {0.000 1.666}        3.332           300.120         
    mmcm_clkout1                                                                                                                                               {0.000 2.499}        4.998           200.080         
    mmcm_ps_clk_bufg_in                                                                                                                                        {0.000 6.664}        13.328          75.030          
  pll_clkfbout                                                                                                                                                 {0.000 4.998}        9.996           100.040         
  sync_pulse                                                                                                                                                   {0.729 2.395}        26.656          37.515          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DB0_ADC_DCLK                                                                                                                                                         1.947        0.000                      0                  249        0.108        0.000                      0                  249        2.100        0.000                       0                   161  
DB1_ADC_DCLK                                                                                                                                                         1.999        0.000                      0                  249        0.068        0.000                      0                  249        2.100        0.000                       0                   161  
ETH_CLK                                                                                                                                                              7.029        0.000                      0                    7        0.172        0.000                      0                    7        2.286        0.000                       0                    14  
FPGA_125MHz_CLK                                                                                                                                                                                                                                                                                                  2.000        0.000                       0                     2  
  bus_clk                                                                                                                                                            0.327        0.000                      0               127010        0.030        0.000                      0               127010        1.899        0.000                       0                 53906  
  bus_clk_div2                                                                                                                                                       1.842        0.000                      0                30914        0.052        0.000                      0                30914        4.565        0.000                       0                 13409  
  ce_clk                                                                                                                                                             0.288        0.000                      0                46296        0.050        0.000                      0                46296        1.565        0.000                       0                 11660  
  clkfbout_pcie_clk_gen                                                                                                                                                                                                                                                                                          6.591        0.000                       0                     3  
  ioport2_clk                                                                                                                                                        0.458        0.000                      0                32988        0.056        0.000                      0                32988        2.000        0.000                       0                 15495  
    IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkFbOutMmcm                                                                                                                                                                                                                                                           6.929        0.000                       0                     2  
    IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut0Mmcm                                                                                                                                                                                                                                                            2.591        0.000                       0                    20  
    IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut1Mmcm                                                                                                                3.169        0.000                      0                  855        0.053        0.000                      0                  855        3.232        0.000                       0                   379  
  ioport2_idelay_ref_clk                                                                                                                                                                                                                                                                                         0.264        0.000                       0                     3  
  rio40_clk                                                                                                                                                         23.006        0.000                      0                  400        0.103        0.000                      0                  400       12.100        0.000                       0                   458  
FPGA_CLK                                                                                                                                                                                                                                                                                                         1.100        0.000                       0                     1  
  CLK_OUT3_radio_clk_gen                                                                                                                                                                                                                                                                                         1.092        0.000                       0                     4  
  clkfbout_radio_clk_gen                                                                                                                                                                                                                                                                                         3.592        0.000                       0                     3  
  radio_clk                                                                                                                                                          0.396        0.000                      0                77233        0.035        0.000                      0                77233        0.264        0.000                       0                 28578  
  radio_clk_2x                                                                                                                                                       0.332        0.000                      0                   40        0.156        0.000                      0                   40        0.850        0.000                       0                    90  
FPGA_REFCLK                                                                                                                                                         25.749        0.000                      0                  286        0.431        0.000                      0                  286       15.882        0.000                       0                   187  
IoRxClock                                                                                                                                                            0.031        0.000                      0                   18        0.066        0.000                      0                   17        2.751        0.000                       0                    38  
  IoPort2Wrapperx/RxLowSpeedClk                                                                                                                                      3.343        0.000                      0                  696        0.094        0.000                      0                  696        3.600        0.000                       0                   400  
XG_CLK                                                                                                                                                               2.021        0.000                      0                 6502        0.067        0.000                      0                 6501        2.432        0.000                       0                  3383  
  dclk_buf                                                                                                                                                          10.068        0.000                      0                  185        0.108        0.000                      0                  185        6.000        0.000                       0                   123  
sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                                           5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                      14.929        0.000                       0                     2  
  clkout0                                                                                                                                                            3.700        0.000                      0                 2236        0.057        0.000                      0                 2236        3.358        0.000                       0                  1072  
  clkout1                                                                                                                                                           13.362        0.000                      0                  149        0.138        0.000                      0                  149        7.600        0.000                       0                   118  
sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK                                       0.135        0.000                      0                 3753        0.066        0.000                      0                 3753        0.001        0.000                       0                  1460  
sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK                                       0.972        0.000                      0                  339        0.069        0.000                      0                  339        0.001        0.000                       0                   203  
sys_clk_i                                                                                                                                                                                                                                                                                                        2.998        0.000                       0                     1  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.351        0.000                       0                    14  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    0.596        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 1.808        0.000                      0                   33        0.070        0.000                      0                   33        0.752        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    0.596        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               1.822        0.000                      0                   33        0.070        0.000                      0                   33        0.752        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    0.596        0.000                       0                    16  
      iserdes_clkdiv_2                                                                                                                                               1.827        0.000                      0                   33        0.070        0.000                      0                   33        0.752        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    0.596        0.000                       0                    16  
      iserdes_clkdiv_3                                                                                                                                               1.814        0.000                      0                   33        0.070        0.000                      0                   33        0.752        0.000                       0                     9  
  mem_refclk                                                                                                                                                         0.586        0.000                      0                    2        0.324        0.000                      0                    2        0.298        0.000                       0                    14  
    oserdes_clk                                                                                                                                                      0.605        0.000                      0                    4        0.369        0.000                      0                    4        0.596        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 2.345        0.000                      0                   36        0.064        0.000                      0                   36        0.752        0.000                       0                    11  
    oserdes_clk_1                                                                                                                                                    0.592        0.000                      0                    4        0.375        0.000                      0                    4        0.596        0.000                       0                    12  
      oserdes_clkdiv_1                                                                                                                                               2.212        0.000                      0                   36        0.068        0.000                      0                   36        0.752        0.000                       0                    11  
    oserdes_clk_2                                                                                                                                                    0.600        0.000                      0                    4        0.371        0.000                      0                    4        0.596        0.000                       0                    12  
      oserdes_clkdiv_2                                                                                                                                               2.219        0.000                      0                   36        0.066        0.000                      0                   36        0.752        0.000                       0                    11  
    oserdes_clk_3                                                                                                                                                    0.612        0.000                      0                    4        0.364        0.000                      0                    4        0.596        0.000                       0                    12  
      oserdes_clkdiv_3                                                                                                                                               2.183        0.000                      0                   36        0.061        0.000                      0                   36        0.752        0.000                       0                    11  
    oserdes_clk_4                                                                                                                                                                                                                                                                                                0.596        0.000                       0                     2  
      oserdes_clkdiv_4                                                                                                                                               5.667        0.000                      0                    8        0.075        0.000                      0                    8        2.418        0.000                       0                     3  
    oserdes_clk_5                                                                                                                                                                                                                                                                                                0.596        0.000                       0                    12  
      oserdes_clkdiv_5                                                                                                                                               5.551        0.000                      0                   48        0.066        0.000                      0                   48        2.418        0.000                       0                    13  
    oserdes_clk_6                                                                                                                                                                                                                                                                                                0.596        0.000                       0                    11  
      oserdes_clkdiv_6                                                                                                                                               5.515        0.000                      0                   40        0.061        0.000                      0                   40        2.418        0.000                       0                    11  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   1.832        0.000                       0                     3  
    ddr3_axi_clk                                                                                                                                                     1.429        0.000                      0                26231        0.062        0.000                      0                26231        2.082        0.000                       0                 11292  
    ddr3_axi_clk_x2                                                                                                                                                  0.629        0.000                      0                 1380        0.089        0.000                      0                 1380        0.898        0.000                       0                   834  
    mmcm_clkout1                                                                                                                                                     4.326        0.000                      0                   14        0.128        0.000                      0                   14        0.266        0.000                       0                    18  
    mmcm_ps_clk_bufg_in                                                                                                                                              4.587        0.000                      0                   16        0.122        0.000                      0                   16        6.264        0.000                       0                    20  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   8.925        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     0.594        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
bus_clk_div2                                                                                                                                               bus_clk                                                                                                                                                          0.577        0.000                      0                 1163        0.063        0.000                      0                 1128  
input port clock                                                                                                                                           bus_clk_div2                                                                                                                                                     2.338        0.000                      0                    3                                                                        
bus_clk                                                                                                                                                    bus_clk_div2                                                                                                                                                     0.519        0.000                      0                  349        0.399        0.000                      0                  314  
ce_clk                                                                                                                                                     bus_clk_div2                                                                                                                                                     3.925        0.000                      0                   40                                                                        
bus_clk_div2                                                                                                                                               ce_clk                                                                                                                                                           9.931        0.000                      0                   40                                                                        
input port clock                                                                                                                                           ioport2_clk                                                                                                                                                      5.426        0.000                      0                    3                                                                        
IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut1Mmcm                                                                                                          ioport2_clk                                                                                                                                                      4.222        0.000                      0                    9                                                                        
IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut0Mmcm                                                                                                          IoTxClock                                                                                                                                                        0.032        0.000                      0                   34        0.124        0.000                      0                   34  
ioport2_clk                                                                                                                                                IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut1Mmcm                                                                                                                4.001        0.000                      0                   33                                                                        
radio_clk_2x                                                                                                                                               DB0_DAC_DCI                                                                                                                                                      0.066        0.000                      0                   18        0.003        0.000                      0                   18  
radio_clk_2x                                                                                                                                               DB1_DAC_DCI                                                                                                                                                      0.016        0.000                      0                   18        0.009        0.000                      0                   18  
input port clock                                                                                                                                           radio_clk                                                                                                                                                        0.995        0.000                      0                   78                                                                        
DB0_ADC_DCLK                                                                                                                                               radio_clk                                                                                                                                                        0.058        0.000                      0                   28                                                                        
DB1_ADC_DCLK                                                                                                                                               radio_clk                                                                                                                                                        0.058        0.000                      0                   28                                                                        
FPGA_REFCLK                                                                                                                                                radio_clk                                                                                                                                                        2.305        0.000                      0                    1        0.311        0.000                      0                    1  
radio_clk                                                                                                                                                  radio_clk_2x                                                                                                                                                     0.603        0.000                      0                   70        0.091        0.000                      0                   70  
input port clock                                                                                                                                           FPGA_REFCLK                                                                                                                                                      1.528        0.000                      0                    1                                                                        
input port clock                                                                                                                                           IoRxClock                                                                                                                                                        0.423        0.000                      0                    1                                                                        
CLK_OUT3_radio_clk_gen                                                                                                                                     VIRT_DAC_CLK                                                                                                                                                     0.043        0.000                      0                    4        0.028        0.000                      0                    4  
DB0_DAC_DCI                                                                                                                                                VIRT_DAC_CLK                                                                                                                                                     0.139        0.000                      0                    1        0.028        0.000                      0                    1  
DB1_DAC_DCI                                                                                                                                                VIRT_DAC_CLK                                                                                                                                                     0.043        0.000                      0                    1        0.148        0.000                      0                    1  
dclk_buf                                                                                                                                                   XG_CLK                                                                                                                                                           2.152        0.000                      0                   16                                                                        
XG_CLK                                                                                                                                                     dclk_buf                                                                                                                                                         2.299        0.000                      0                   26                                                                        
clkout1                                                                                                                                                    clkout0                                                                                                                                                          5.644        0.000                      0                   28        0.107        0.000                      0                   28  
clkout0                                                                                                                                                    clkout1                                                                                                                                                          4.647        0.000                      0                   26        0.106        0.000                      0                   26  
ddr3_axi_clk                                                                                                                                               u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk        5.561        0.000                      0                    8       24.993        0.000                      0                    8  
ddr3_axi_clk                                                                                                                                               u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk        4.648        0.000                      0                    8       25.641        0.000                      0                    8  
ddr3_axi_clk                                                                                                                                               u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        3.690        0.000                      0                    8       26.136        0.000                      0                    8  
ddr3_axi_clk                                                                                                                                               u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        2.957        0.000                      0                    8       26.640        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.443        0.000                      0                    2        0.252        0.000                      0                    2  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   0.914        0.000                      0                   15        0.073        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 0.914        0.000                      0                   15        0.077        0.000                      0                   15  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 0.914        0.000                      0                   15        0.075        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 0.914        0.000                      0                   15        0.067        0.000                      0                   15  
oserdes_clk_4                                                                                                                                              oserdes_clkdiv_4                                                                                                                                                 0.914        0.000                      0                    3        0.094        0.000                      0                    3  
oserdes_clk_5                                                                                                                                              oserdes_clkdiv_5                                                                                                                                                 0.914        0.000                      0                   13        0.094        0.000                      0                   13  
oserdes_clk_6                                                                                                                                              oserdes_clkdiv_6                                                                                                                                                 0.808        0.000                      0                   11        0.025        0.000                      0                   11  
ddr3_axi_clk_x2                                                                                                                                            ddr3_axi_clk                                                                                                                                                     2.614        0.000                      0                   58                                                                        
mmcm_ps_clk_bufg_in                                                                                                                                        ddr3_axi_clk                                                                                                                                                     4.775        0.000                      0                    5        0.140        0.000                      0                    5  
ddr3_axi_clk                                                                                                                                               ddr3_axi_clk_x2                                                                                                                                                  0.119        0.000                      0                  232        0.278        0.000                      0                  174  
ddr3_axi_clk                                                                                                                                               mmcm_ps_clk_bufg_in                                                                                                                                              3.909        0.000                      0                    1        0.767        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                      From Clock                                                                                                                      To Clock                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                      ----------                                                                                                                      --------                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                               DB0_ADC_DCLK                                                                                                                    DB0_ADC_DCLK                                                                                                                          3.090        0.000                      0                   94        0.531        0.000                      0                   94  
**async_default**                                                                                                               DB1_ADC_DCLK                                                                                                                    DB1_ADC_DCLK                                                                                                                          2.421        0.000                      0                   94        0.549        0.000                      0                   94  
**async_default**                                                                                                               FPGA_REFCLK                                                                                                                     FPGA_REFCLK                                                                                                                          29.667        0.000                      0                   87        0.990        0.000                      0                   87  
**async_default**                                                                                                               ioport2_clk                                                                                                                     IoPort2Wrapperx/TxClockGenx/TxUseMmcm.ClkOut1Mmcm                                                                                     1.724        0.000                      0                  259        1.567        0.000                      0                  259  
**async_default**                                                                                                               XG_CLK                                                                                                                          XG_CLK                                                                                                                                1.871        0.000                      0                 1041        0.524        0.000                      0                 1041  
**async_default**                                                                                                               bus_clk                                                                                                                         bus_clk                                                                                                                               1.157        0.000                      0                 5272        0.091        0.000                      0                 5272  
**async_default**                                                                                                               bus_clk_div2                                                                                                                    bus_clk_div2                                                                                                                          6.611        0.000                      0                 2044        0.236        0.000                      0                 2044  
**async_default**                                                                                                               ce_clk                                                                                                                          ce_clk                                                                                                                                1.708        0.000                      0                 2296        0.043        0.000                      0                 2296  
**async_default**                                                                                                               clkout0                                                                                                                         clkout0                                                                                                                               6.532        0.000                      0                    2        0.529        0.000                      0                    2  
**async_default**                                                                                                               ddr3_axi_clk                                                                                                                    ddr3_axi_clk                                                                                                                          4.428        0.000                      0                  251        0.288        0.000                      0                  251  
**async_default**                                                                                                               ddr3_axi_clk_x2                                                                                                                 ddr3_axi_clk_x2                                                                                                                       1.381        0.000                      0                  258        0.248        0.000                      0                  258  
**async_default**                                                                                                               ioport2_clk                                                                                                                     ioport2_clk                                                                                                                           0.134        0.000                      0                 6205        0.244        0.000                      0                 6205  
**async_default**                                                                                                               radio_clk                                                                                                                       radio_clk                                                                                                                             1.465        0.000                      0                 1958        0.129        0.000                      0                 1958  
**async_default**                                                                                                               rio40_clk                                                                                                                       rio40_clk                                                                                                                            23.726        0.000                      0                   48        0.281        0.000                      0                   48  
**async_default**                                                                                                               sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.187        0.000                      0                    1        0.360        0.000                      0                    1  
**default**                                                                                                                     bus_clk                                                                                                                                                                                                                                                               3.401        0.000                      0                    6                                                                        
**default**                                                                                                                     bus_clk_div2                                                                                                                                                                                                                                                          0.912        0.000                      0                    3                                                                        
**default**                                                                                                                     ddr3_axi_clk                                                                                                                                                                                                                                                          2.068        0.000                      0                    2                                                                        
**default**                                                                                                                     input port clock                                                                                                                                                                                                                                                      2.309        0.000                      0                    1                                                                        
**default**                                                                                                                     ioport2_clk                                                                                                                                                                                                                                                           4.235        0.000                      0                    3                                                                        
**default**                                                                                                                     radio_clk                                                                                                                                                                                                                                                             0.752        0.000                      0                  102                                                                        


