{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663529695711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663529695713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:34:55 2022 " "Processing started: Sun Sep 18 21:34:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663529695713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529695713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BMC_coding -c BMC_coding " "Command: quartus_map --read_settings_files=on --write_settings_files=off BMC_coding -c BMC_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529695713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663529697538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663529697538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmc_coding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bmc_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BMC_coding-rtl " "Found design unit 1: BMC_coding-rtl" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717500 ""} { "Info" "ISGN_ENTITY_NAME" "1 BMC_coding " "Found entity 1: BMC_coding" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717506 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "components/registers/register_1_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_1_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717513 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "components/registers/register_1_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4_bit-rtl " "Found design unit 1: register_4_bit-rtl" {  } { { "components/registers/register_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_4_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717519 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4_bit " "Found entity 1: register_4_bit" {  } { { "components/registers/register_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16_bit-rtl " "Found design unit 1: register_16_bit-rtl" {  } { { "components/registers/register_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_16_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717526 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16_bit " "Found entity 1: register_16_bit" {  } { { "components/registers/register_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32_bit-rtl " "Found design unit 1: register_32_bit-rtl" {  } { { "components/registers/register_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_32_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717532 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Found entity 1: register_32_bit" {  } { { "components/registers/register_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_32_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor_gates/xor_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/xor_gates/xor_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_4_bit-rtl " "Found design unit 1: xor_4_bit-rtl" {  } { { "components/xor_gates/xor_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_4_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717538 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_4_bit " "Found entity 1: xor_4_bit" {  } { { "components/xor_gates/xor_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor_gates/xor_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/xor_gates/xor_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_16_bit-rtl " "Found design unit 1: xor_16_bit-rtl" {  } { { "components/xor_gates/xor_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_16_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717544 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_16_bit " "Found entity 1: xor_16_bit" {  } { { "components/xor_gates/xor_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor_gates/xor_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/xor_gates/xor_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32_bit-rtl " "Found design unit 1: xor_32_bit-rtl" {  } { { "components/xor_gates/xor_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_32_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717551 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32_bit " "Found entity 1: xor_32_bit" {  } { { "components/xor_gates/xor_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_32_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux/mux_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux/mux_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_bit-rtl " "Found design unit 1: mux_4_bit-rtl" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717557 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_bit " "Found entity 1: mux_4_bit" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux/mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux/mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit-rtl " "Found design unit 1: mux_16_bit-rtl" {  } { { "components/mux/mux_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_16_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717563 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit " "Found entity 1: mux_16_bit" {  } { { "components/mux/mux_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux/mux_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux/mux_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_bit-rtl " "Found design unit 1: mux_32_bit-rtl" {  } { { "components/mux/mux_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_32_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_bit " "Found entity 1: mux_32_bit" {  } { { "components/mux/mux_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_32_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529717568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BMC_coding " "Elaborating entity \"BMC_coding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663529717666 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input BMC_coding.vhd(26) " "VHDL Process Statement warning at BMC_coding.vhd(26): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717669 "|BMC_coding"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encoded_data BMC_coding.vhd(27) " "VHDL Process Statement warning at BMC_coding.vhd(27): signal \"encoded_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717669 "|BMC_coding"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data BMC_coding.vhd(23) " "VHDL Process Statement warning at BMC_coding.vhd(23): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663529717670 "|BMC_coding"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output BMC_coding.vhd(23) " "VHDL Process Statement warning at BMC_coding.vhd(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663529717670 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] BMC_coding.vhd(23) " "Inferred latch for \"output\[0\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717671 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] BMC_coding.vhd(23) " "Inferred latch for \"output\[1\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717671 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] BMC_coding.vhd(23) " "Inferred latch for \"output\[2\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] BMC_coding.vhd(23) " "Inferred latch for \"output\[3\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] BMC_coding.vhd(23) " "Inferred latch for \"output\[4\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] BMC_coding.vhd(23) " "Inferred latch for \"output\[5\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] BMC_coding.vhd(23) " "Inferred latch for \"output\[6\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] BMC_coding.vhd(23) " "Inferred latch for \"output\[7\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] BMC_coding.vhd(23) " "Inferred latch for \"output\[8\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717672 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] BMC_coding.vhd(23) " "Inferred latch for \"output\[9\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] BMC_coding.vhd(23) " "Inferred latch for \"output\[10\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] BMC_coding.vhd(23) " "Inferred latch for \"output\[11\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] BMC_coding.vhd(23) " "Inferred latch for \"output\[12\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] BMC_coding.vhd(23) " "Inferred latch for \"output\[13\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] BMC_coding.vhd(23) " "Inferred latch for \"output\[14\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] BMC_coding.vhd(23) " "Inferred latch for \"output\[15\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] BMC_coding.vhd(23) " "Inferred latch for \"output\[16\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] BMC_coding.vhd(23) " "Inferred latch for \"output\[17\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717673 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] BMC_coding.vhd(23) " "Inferred latch for \"output\[18\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] BMC_coding.vhd(23) " "Inferred latch for \"output\[19\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] BMC_coding.vhd(23) " "Inferred latch for \"output\[20\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] BMC_coding.vhd(23) " "Inferred latch for \"output\[21\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] BMC_coding.vhd(23) " "Inferred latch for \"output\[22\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] BMC_coding.vhd(23) " "Inferred latch for \"output\[23\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] BMC_coding.vhd(23) " "Inferred latch for \"output\[24\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] BMC_coding.vhd(23) " "Inferred latch for \"output\[25\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] BMC_coding.vhd(23) " "Inferred latch for \"output\[26\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717674 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] BMC_coding.vhd(23) " "Inferred latch for \"output\[27\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] BMC_coding.vhd(23) " "Inferred latch for \"output\[28\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] BMC_coding.vhd(23) " "Inferred latch for \"output\[29\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] BMC_coding.vhd(23) " "Inferred latch for \"output\[30\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] BMC_coding.vhd(23) " "Inferred latch for \"output\[31\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] BMC_coding.vhd(23) " "Inferred latch for \"data\[0\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] BMC_coding.vhd(23) " "Inferred latch for \"data\[1\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] BMC_coding.vhd(23) " "Inferred latch for \"data\[2\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] BMC_coding.vhd(23) " "Inferred latch for \"data\[3\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] BMC_coding.vhd(23) " "Inferred latch for \"data\[4\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717675 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] BMC_coding.vhd(23) " "Inferred latch for \"data\[5\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] BMC_coding.vhd(23) " "Inferred latch for \"data\[6\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] BMC_coding.vhd(23) " "Inferred latch for \"data\[7\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] BMC_coding.vhd(23) " "Inferred latch for \"data\[8\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] BMC_coding.vhd(23) " "Inferred latch for \"data\[9\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] BMC_coding.vhd(23) " "Inferred latch for \"data\[10\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] BMC_coding.vhd(23) " "Inferred latch for \"data\[11\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] BMC_coding.vhd(23) " "Inferred latch for \"data\[12\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] BMC_coding.vhd(23) " "Inferred latch for \"data\[13\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717676 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] BMC_coding.vhd(23) " "Inferred latch for \"data\[14\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] BMC_coding.vhd(23) " "Inferred latch for \"data\[15\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] BMC_coding.vhd(23) " "Inferred latch for \"data\[16\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] BMC_coding.vhd(23) " "Inferred latch for \"data\[17\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] BMC_coding.vhd(23) " "Inferred latch for \"data\[18\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] BMC_coding.vhd(23) " "Inferred latch for \"data\[19\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] BMC_coding.vhd(23) " "Inferred latch for \"data\[20\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] BMC_coding.vhd(23) " "Inferred latch for \"data\[21\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] BMC_coding.vhd(23) " "Inferred latch for \"data\[22\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717677 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] BMC_coding.vhd(23) " "Inferred latch for \"data\[23\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] BMC_coding.vhd(23) " "Inferred latch for \"data\[24\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] BMC_coding.vhd(23) " "Inferred latch for \"data\[25\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] BMC_coding.vhd(23) " "Inferred latch for \"data\[26\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] BMC_coding.vhd(23) " "Inferred latch for \"data\[27\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] BMC_coding.vhd(23) " "Inferred latch for \"data\[28\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] BMC_coding.vhd(23) " "Inferred latch for \"data\[29\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] BMC_coding.vhd(23) " "Inferred latch for \"data\[30\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] BMC_coding.vhd(23) " "Inferred latch for \"data\[31\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717678 "|BMC_coding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder\"" {  } { { "BMC_coding.vhd" "encoder" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32_bit encoder:encoder\|xor_32_bit:xor_parity " "Elaborating entity \"xor_32_bit\" for hierarchy \"encoder:encoder\|xor_32_bit:xor_parity\"" {  } { { "encoder/encoder.vhd" "xor_parity" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_16_bit encoder:encoder\|xor_32_bit:xor_parity\|xor_16_bit:xor_16_bit_ins1 " "Elaborating entity \"xor_16_bit\" for hierarchy \"encoder:encoder\|xor_32_bit:xor_parity\|xor_16_bit:xor_16_bit_ins1\"" {  } { { "components/xor_gates/xor_32_bit.vhd" "xor_16_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_32_bit.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4_bit encoder:encoder\|xor_32_bit:xor_parity\|xor_16_bit:xor_16_bit_ins1\|xor_4_bit:xor_4_bit_ins1 " "Elaborating entity \"xor_4_bit\" for hierarchy \"encoder:encoder\|xor_32_bit:xor_parity\|xor_16_bit:xor_16_bit_ins1\|xor_4_bit:xor_4_bit_ins1\"" {  } { { "components/xor_gates/xor_16_bit.vhd" "xor_4_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_16_bit.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32_bit encoder:encoder\|register_32_bit:register_parity " "Elaborating entity \"register_32_bit\" for hierarchy \"encoder:encoder\|register_32_bit:register_parity\"" {  } { { "encoder/encoder.vhd" "register_parity" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16_bit encoder:encoder\|register_32_bit:register_parity\|register_16_bit:register_16_bit_ins1 " "Elaborating entity \"register_16_bit\" for hierarchy \"encoder:encoder\|register_32_bit:register_parity\|register_16_bit:register_16_bit_ins1\"" {  } { { "components/registers/register_32_bit.vhd" "register_16_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_32_bit.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4_bit encoder:encoder\|register_32_bit:register_parity\|register_16_bit:register_16_bit_ins1\|register_4_bit:register_4_bit_ins1 " "Elaborating entity \"register_4_bit\" for hierarchy \"encoder:encoder\|register_32_bit:register_parity\|register_16_bit:register_16_bit_ins1\|register_4_bit:register_4_bit_ins1\"" {  } { { "components/registers/register_16_bit.vhd" "register_4_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_16_bit.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit encoder:encoder\|register_32_bit:register_parity\|register_16_bit:register_16_bit_ins1\|register_4_bit:register_4_bit_ins1\|register_1_bit:register_1_bit_ins1 " "Elaborating entity \"register_1_bit\" for hierarchy \"encoder:encoder\|register_32_bit:register_parity\|register_16_bit:register_16_bit_ins1\|register_4_bit:register_4_bit_ins1\|register_1_bit:register_1_bit_ins1\"" {  } { { "components/registers/register_4_bit.vhd" "register_1_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_4_bit.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_bit encoder:encoder\|mux_32_bit:mux_32_bit_ins1 " "Elaborating entity \"mux_32_bit\" for hierarchy \"encoder:encoder\|mux_32_bit:mux_32_bit_ins1\"" {  } { { "encoder/encoder.vhd" "mux_32_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_bit encoder:encoder\|mux_32_bit:mux_32_bit_ins1\|mux_16_bit:mux_16_bit_ins1 " "Elaborating entity \"mux_16_bit\" for hierarchy \"encoder:encoder\|mux_32_bit:mux_32_bit_ins1\|mux_16_bit:mux_16_bit_ins1\"" {  } { { "components/mux/mux_32_bit.vhd" "mux_16_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_32_bit.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_bit encoder:encoder\|mux_32_bit:mux_32_bit_ins1\|mux_16_bit:mux_16_bit_ins1\|mux_4_bit:mux_4_bit_ins1 " "Elaborating entity \"mux_4_bit\" for hierarchy \"encoder:encoder\|mux_32_bit:mux_32_bit_ins1\|mux_16_bit:mux_16_bit_ins1\|mux_4_bit:mux_4_bit_ins1\"" {  } { { "components/mux/mux_16_bit.vhd" "mux_4_bit_ins1" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_16_bit.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529717888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 mux_4_bit.vhd(20) " "VHDL Process Statement warning at mux_4_bit.vhd(20): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717889 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input2 mux_4_bit.vhd(22) " "VHDL Process Statement warning at mux_4_bit.vhd(22): signal \"input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 mux_4_bit.vhd(27) " "VHDL Process Statement warning at mux_4_bit.vhd(27): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input2 mux_4_bit.vhd(29) " "VHDL Process Statement warning at mux_4_bit.vhd(29): signal \"input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 mux_4_bit.vhd(34) " "VHDL Process Statement warning at mux_4_bit.vhd(34): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input2 mux_4_bit.vhd(36) " "VHDL Process Statement warning at mux_4_bit.vhd(36): signal \"input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 mux_4_bit.vhd(41) " "VHDL Process Statement warning at mux_4_bit.vhd(41): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input2 mux_4_bit.vhd(43) " "VHDL Process Statement warning at mux_4_bit.vhd(43): signal \"input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux_4_bit.vhd(17) " "VHDL Process Statement warning at mux_4_bit.vhd(17): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux_4_bit.vhd(17) " "Inferred latch for \"output\[0\]\" at mux_4_bit.vhd(17)" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux_4_bit.vhd(17) " "Inferred latch for \"output\[1\]\" at mux_4_bit.vhd(17)" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux_4_bit.vhd(17) " "Inferred latch for \"output\[2\]\" at mux_4_bit.vhd(17)" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux_4_bit.vhd(17) " "Inferred latch for \"output\[3\]\" at mux_4_bit.vhd(17)" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529717890 "|BMC_coding|encoder:encoder|mux_32_bit:mux_32_bit_ins1|mux_16_bit:mux_16_bit_ins1|mux_4_bit:mux_4_bit_ins1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663529719431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663529720431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529720431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663529720571 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663529720571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663529720571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663529720571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663529720613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:35:20 2022 " "Processing ended: Sun Sep 18 21:35:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663529720613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663529720613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663529720613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529720613 ""}
