<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Architecture and Code Optimization (ARC) Laboratory @ SNU USENIX ATC 2019USENIX ATC 2019, RENTON, WA, USAJuly 12th, 2019</p>
    <p>Practical Erase Suspension for Modern Low-latency SSDs</p>
    <p>Shine Kim Jonghyun Bae Hakbeom Jang* Wenjing Jin Jeonghun Gong</p>
    <p>Seoungyeon Lee Tae Jun Ham Jae W. Lee</p>
    <p>Seoul National University SAMSUNG Electronics *Sungkyunkwan University</p>
  </div>
  <div class="page">
    <p>NAND Flash-based SSD</p>
    <p>NAND Flash-based SSD</p>
  </div>
  <div class="page">
    <p>NAND Flash-based SSD</p>
    <p>NAND Flash-based SSD</p>
  </div>
  <div class="page">
    <p>NAND Flash-based SSD</p>
    <p>Read Latency (4KB Random, Read 70%, Write 30%, QD 16)</p>
    <p>NAND Flash-based SSD 160us</p>
    <p>Average 99.999% Maximum</p>
  </div>
  <div class="page">
    <p>The source of long read tail latency</p>
    <p>Read Tail Latency (4KB Random, Read 70%, Write 30%, QD 16)</p>
    <p>ASIS Over-10ms</p>
    <p>READ Request 11ms</p>
    <p>Maximum NAND</p>
    <p>A block is ERASING (~10ms)</p>
  </div>
  <div class="page">
    <p>The source of long read tail latency</p>
    <p>Read Tail Latency (4KB Random, Read 70%, Write 30%, QD 16)</p>
    <p>ASIS Over-10ms</p>
    <p>Sub-200us</p>
    <p>READ Request READ Request</p>
    <p>TO-BE Sub-200us</p>
    <p>MaximumMaximum</p>
    <p>A block is ERASING NAND</p>
    <p>With Practical Erase SuspensionNAND</p>
    <p>A block is ERASING (~10ms)</p>
  </div>
  <div class="page">
    <p>A block is ERASING</p>
    <p>NAND With Practical Erase</p>
    <p>Suspension</p>
    <p>The source of long read tail latency</p>
    <p>Read Tail Latency (4KB Random, Read 70%, Write 30%, QD 16)</p>
    <p>ASIS</p>
    <p>Over-10ms</p>
    <p>Sub-200us NAND</p>
    <p>A block is ERASING (~10ms)</p>
    <p>READ Request READ Request</p>
    <p>TO-BE</p>
    <p>Sub-200us Competitive with</p>
    <p>the emerging NVM-based SSD</p>
    <p>MaximumMaximum</p>
  </div>
  <div class="page">
    <p>NAND Erase Operation</p>
    <p>Incremental Step Pulse Erasing (ISPE) scheme</p>
    <p>Time (ms)</p>
    <p>: Erase pulse : Verify pulse</p>
    <p>E ra</p>
    <p>se V</p>
    <p>ol ta</p>
    <p>ge</p>
  </div>
  <div class="page">
    <p>Practical Erase Suspension</p>
    <p>Suspending/Resuming at well-aligned safe points</p>
    <p>Time (ms)</p>
    <p>: Erase pulse : Verify pulse</p>
    <p>E ra</p>
    <p>se V</p>
    <p>ol ta</p>
    <p>ge</p>
    <p>READ request</p>
    <p>Immediate Erase Suspension</p>
  </div>
  <div class="page">
    <p>Practical Erase Suspension</p>
    <p>Suspending/Resuming at well-aligned safe points</p>
    <p>Time (ms)</p>
    <p>: Erase pulse : Verify pulse</p>
    <p>E ra</p>
    <p>se V</p>
    <p>ol ta</p>
    <p>ge</p>
    <p>READ request</p>
    <p>Deferred Erase Suspension</p>
  </div>
  <div class="page">
    <p>Practical Erase Suspension</p>
    <p>Suspending/Resuming at well-aligned safe points</p>
    <p>Time (ms)</p>
    <p>: Erase pulse : Verify pulse</p>
    <p>E ra</p>
    <p>se V</p>
    <p>ol ta</p>
    <p>ge</p>
    <p>READ request</p>
    <p>Immediate Erase Suspension</p>
    <p>Deferred Erase Suspension</p>
    <p>Timeout-based switching mechanism</p>
  </div>
  <div class="page">
    <p>Summary</p>
    <p>Practical erase suspension harnesses the full potential of NAND flash</p>
    <p>based SSDs</p>
  </div>
  <div class="page">
    <p>Summary</p>
    <p>Practical erase suspension harnesses the full potential of NAND flash</p>
    <p>based SSDs</p>
    <p>Baseline Practical Erase Suspension</p>
    <p>Baseline Practical Erase Suspension</p>
    <p>Baseline Practical Erase Suspension</p>
    <p>FIO Random Test Aerospike Database TPC-C</p>
    <p>Tail Read Latency</p>
    <p>La te</p>
    <p>nc y</p>
    <p>(! s)</p>
  </div>
  <div class="page">
    <p>Thank You J USENIX ATC19</p>
    <p>Track I Solid-State &amp; Hard Disk Drives Session</p>
    <p>July 12th 09:55am</p>
  </div>
</Presentation>
