# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Logic_Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/Sem\ 7/Logic\ 2/Project {G:/Sem 7/Logic 2/Project/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:41 on Dec 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/Sem 7/Logic 2/Project" G:/Sem 7/Logic 2/Project/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 08:47:41 on Dec 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
