Version 4
SHEET 1 4068 1184
WIRE 464 240 320 240
WIRE -80 256 -224 256
WIRE 464 272 464 240
WIRE 1424 320 1264 320
WIRE 960 336 800 336
WIRE 320 352 320 240
WIRE 800 352 800 336
WIRE 1264 352 1264 320
WIRE 960 368 960 336
WIRE -224 384 -224 256
WIRE 464 384 464 352
WIRE 1424 384 1424 320
WIRE 240 400 144 400
WIRE 272 400 240 400
WIRE 336 400 320 400
WIRE -272 432 -352 432
WIRE -208 432 -224 432
WIRE -80 432 -80 256
WIRE 464 432 464 384
WIRE -128 448 -144 448
WIRE 144 448 144 400
WIRE 336 448 336 400
WIRE 336 448 320 448
WIRE -352 464 -352 432
WIRE -400 480 -416 480
WIRE -224 496 -224 480
WIRE -208 496 -208 432
WIRE -208 496 -224 496
WIRE 1264 512 1264 432
WIRE 1424 512 1424 464
WIRE 1424 512 1264 512
WIRE 800 528 800 432
WIRE 960 528 960 448
WIRE 960 528 800 528
WIRE 1264 528 1264 512
WIRE 800 544 800 528
WIRE 144 576 144 528
WIRE 320 576 320 448
WIRE 320 576 144 576
WIRE 336 576 320 576
WIRE 464 576 464 512
WIRE 464 576 336 576
WIRE -352 592 -352 544
WIRE -224 592 -224 496
WIRE -224 592 -352 592
WIRE -80 592 -80 512
WIRE -80 592 -224 592
WIRE 336 608 336 576
WIRE -224 624 -224 592
WIRE -240 768 -368 768
WIRE -224 768 -224 736
WIRE -224 768 -240 768
WIRE -96 768 -224 768
WIRE 320 768 144 768
WIRE 336 768 336 736
WIRE 336 768 320 768
WIRE 464 768 336 768
WIRE -368 816 -368 768
WIRE 144 816 144 768
WIRE -416 832 -432 832
WIRE -96 832 -96 768
WIRE 96 832 80 832
WIRE 464 832 464 768
WIRE -144 848 -160 848
WIRE 416 848 400 848
WIRE 1408 848 1248 848
WIRE 896 880 736 880
WIRE 1248 880 1248 848
WIRE -240 896 -240 768
WIRE -224 896 -240 896
WIRE 320 896 320 768
WIRE 336 896 320 896
WIRE 736 896 736 880
WIRE 896 912 896 880
WIRE 1408 912 1408 848
WIRE -368 944 -368 896
WIRE -288 944 -368 944
WIRE -224 944 -224 896
WIRE -224 944 -240 944
WIRE 144 944 144 896
WIRE 224 944 144 944
WIRE 272 944 224 944
WIRE 336 944 336 896
WIRE 336 944 320 944
WIRE -96 992 -96 912
WIRE 464 992 464 912
WIRE 1248 1040 1248 960
WIRE 1408 1040 1408 992
WIRE 1408 1040 1248 1040
WIRE 1248 1056 1248 1040
WIRE 736 1072 736 976
WIRE 896 1072 896 992
WIRE 896 1072 736 1072
WIRE 736 1088 736 1072
WIRE -240 1104 -240 992
WIRE -96 1104 -96 1072
WIRE -96 1104 -240 1104
WIRE 320 1104 320 992
WIRE 368 1104 320 1104
WIRE 464 1104 464 1072
WIRE 464 1104 368 1104
FLAG 336 608 0
FLAG 1264 528 0
FLAG 464 384 DN
FLAG 240 400 GN
FLAG 800 544 0
FLAG 336 736 0
FLAG 368 1104 DP
FLAG 224 944 GP
FLAG 416 896 0
FLAG 96 880 0
FLAG 80 832 GN
FLAG 400 848 DN
FLAG 1248 1056 0
FLAG 736 1088 0
FLAG -224 736 0
FLAG -144 896 0
FLAG -416 880 0
FLAG -432 832 GN
FLAG -160 848 DN
FLAG -128 496 0
FLAG -400 528 0
FLAG -416 480 GN
FLAG -144 448 DN
FLAG -224 624 0
SYMBOL voltage 464 416 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDrain
SYMATTR Value .6
SYMBOL voltage 144 432 R0
WINDOW 123 24 132 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value2 AC 1
SYMATTR InstName VGate
SYMATTR Value .5
SYMBOL bi 1264 352 R0
WINDOW 3 -227 242 Left 2
WINDOW 0 34 190 Left 2
SYMATTR Value I=mWN*W/L*BetaSqN/2*(V(GN)-VThN)**2/(1+1*(V(GN)-VThN))*(1+.25*V(DN))
SYMATTR InstName Bsquare-law-with-mobility-reduction
SYMBOL res 1408 368 R0
SYMATTR InstName Rdm
SYMATTR Value {Rdrain}
SYMBOL res 448 256 R0
SYMATTR InstName Rd
SYMATTR Value {Rdrain}
SYMBOL bi 800 352 R0
WINDOW 3 -18 -43 Left 2
WINDOW 0 -11 -81 Left 2
SYMATTR Value I=mWN*W/L*BetaSqN/2*(V(GN)-VThN)**2
SYMATTR InstName B_I_Square-law
SYMBOL res 944 352 R0
SYMATTR InstName Rdm1
SYMATTR Value {Rdrain}
SYMBOL res 448 1088 M180
WINDOW 0 31 76 Left 2
WINDOW 3 31 40 Left 2
SYMATTR InstName Rd1
SYMATTR Value {Rdrain}
SYMBOL e 144 800 R0
SYMATTR InstName EGP
SYMATTR Value 1
SYMBOL e 464 816 R0
SYMATTR InstName EDP
SYMATTR Value 1
SYMBOL bi 1248 880 R0
WINDOW 3 -110 225 Left 2
WINDOW 0 -115 124 Left 2
SYMATTR Value I=mWP*W/L*BetaSqP/2*(V(GP)-VThP)**2/(1+1*(V(GP)-VThP))*(1+.25*V(DP))
SYMATTR InstName Bsquare1
SYMBOL res 1392 896 R0
SYMATTR InstName Rdm2
SYMATTR Value {Rdrain}
SYMBOL bi 736 896 R0
WINDOW 3 -17 -79 Left 2
WINDOW 0 -18 -46 Left 2
SYMATTR Value I=mWP*W/L*BetaSqP/2*(V(GP)-VThP)**2
SYMATTR InstName B_I_Square1
SYMBOL res 880 896 R0
SYMATTR InstName Rdm3
SYMATTR Value {Rdrain}
SYMBOL res -112 1088 M180
WINDOW 0 31 76 Left 2
WINDOW 3 31 40 Left 2
SYMATTR InstName Rd2
SYMATTR Value {Rdrain}
SYMBOL e -368 800 R0
SYMATTR InstName EGP1
SYMATTR Value 1
SYMBOL e -96 816 R0
SYMATTR InstName EDP1
SYMATTR Value 1
SYMBOL e -352 448 R0
SYMATTR InstName EGN1
SYMATTR Value 1
SYMBOL e -80 416 R0
SYMATTR InstName EDN1
SYMATTR Value 1
SYMBOL UMC13nmos 272 352 R0
SYMATTR InstName U2
SYMATTR SpiceLine2 m=2
SYMATTR Value W=1u
SYMBOL UMC13pmos 272 896 R0
SYMATTR InstName U7
SYMATTR Value W=1u
SYMATTR SpiceLine2 m=2
SYMBOL AAICE_level1_pmos -288 896 R0
SYMATTR InstName M2
SYMBOL AAICE_level1_nmos -272 384 R0
SYMATTR InstName M1
TEXT -536 -584 Left 3 ;README FIRST\nGoals: \n1) DC-simulation of ID(VGS) in saturation to show it can be modelled as a Quadratic Voltage Controlled Current Source\n2) Find out what second order effects are modelled beyond what is in the AAICE level-1 model \n \nQuestions:\nQ1: Plot the derivative of ID versus VGS (see also text below) and find Vth and Beta\nQ2: Change the parameters Beta and Vth in the macromodel to fit ID(VGS)\nQ3: Compare the realistic 130nm MOSFET with the AAICE level-1 MOSFET and identify differences - what is NOT modelled in level-1?\nQ4: Find a way to visualize/identify the effect of: 1) channel length reduction; 2) body effect; 3) weak inversion; 4) mobility reduction\n \nAnalysis types defined (select by Edit menu -> SPICE Analysis):\n* DC analysis of output voltage, input current and input impedance (using derivative dV(Amp_in)/dI(Amp_in))\n(search in help for "waveform arithmetic" or look in file LTspice_Waveform_Arithmetic.pdf\n \n*There are three basic means of selecting plotted traces. \n  1.  Probing directly from the schematic. plot voltage(click at a wire); plot current (click on the body of the component).\n  2.  Menu command Plot Settings=>Visible Traces (Click first on Plot to show the "Plot Settings" Menu options)\n  3.  Menu command Plot Settings=>Add Trace\nNote: taking the derivative of I(V) can be done ploting d(I) - see also HELP > Waveform Arithmetic
TEXT 496 640 Left 2 !.dc VGate 0 1.2 .001
TEXT 48 184 Left 3 ;Realistic 130nm Transistor stage
TEXT 768 184 Left 3 ;Quadratic Voltage Controlled Current Source "Macro Model"
TEXT -400 688 Left 3 !.param BetaSqN=3.6E-4 VThN=0.32 W=1u L=0.12u mWN=1 mWP=1 Rdrain=1 BetaSqP=.97E-4 VThP=-0.285
TEXT 408 1168 Left 2 !;op
TEXT -544 184 Left 3 ;AAICE LEVEL-1 TRANSISTORS
