Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 04:19:54 2022
| Host         : LAPTOP-T1EMALFP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                  877        0.137        0.000                      0                  877        4.500        0.000                       0                   323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.232        0.000                      0                  877        0.137        0.000                      0                  877        4.500        0.000                       0                   323  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_is_p1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 2.501ns (25.953%)  route 7.136ns (74.047%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          1.051    14.856    register_file/D[0]
    SLICE_X6Y39          FDRE                                         r  register_file/M_is_p1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X6Y39          FDRE                                         r  register_file/M_is_p1_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)       -0.056    15.088    register_file/M_is_p1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_sequence_count_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 2.501ns (26.166%)  route 7.057ns (73.834%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.973    14.778    register_file/D[0]
    SLICE_X5Y40          FDRE                                         r  register_file/M_sequence_count_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X5Y40          FDRE                                         r  register_file/M_sequence_count_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.109    15.035    register_file/M_sequence_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_literal_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 2.501ns (26.515%)  route 6.931ns (73.485%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.847    14.652    register_file/D[0]
    SLICE_X6Y40          FDRE                                         r  register_file/M_literal_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X6Y40          FDRE                                         r  register_file/M_literal_out_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)       -0.054    15.090    register_file/M_literal_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_p1_sequence_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 2.501ns (26.876%)  route 6.805ns (73.124%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.720    14.525    register_file/D[0]
    SLICE_X7Y39          FDRE                                         r  register_file/M_p1_sequence_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X7Y39          FDRE                                         r  register_file/M_p1_sequence_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.067    15.077    register_file/M_p1_sequence_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_temp_var2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.501ns (26.897%)  route 6.797ns (73.103%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.713    14.518    register_file/D[0]
    SLICE_X4Y40          FDRE                                         r  register_file/M_temp_var2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X4Y40          FDRE                                         r  register_file/M_temp_var2_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.067    15.077    register_file/M_temp_var2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_p2_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 2.501ns (27.233%)  route 6.683ns (72.766%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.598    14.403    register_file/D[0]
    SLICE_X4Y39          FDRE                                         r  register_file/M_p2_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X4Y39          FDRE                                         r  register_file/M_p2_score_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)       -0.067    15.077    register_file/M_p2_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_p1_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.501ns (27.036%)  route 6.749ns (72.963%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.665    14.470    register_file/D[0]
    SLICE_X2Y40          FDRE                                         r  register_file/M_p1_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.517    14.922    register_file/CLK
    SLICE_X2Y40          FDRE                                         r  register_file/M_p1_score_q_reg[0]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.013    15.147    register_file/M_p1_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_loop_var_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 2.501ns (27.331%)  route 6.650ns (72.669%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.565    14.370    register_file/D[0]
    SLICE_X7Y40          FDRE                                         r  register_file/M_loop_var_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X7Y40          FDRE                                         r  register_file/M_loop_var_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.067    15.077    register_file/M_loop_var_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_temp_var1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 2.501ns (27.531%)  route 6.583ns (72.469%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.499    14.304    register_file/D[0]
    SLICE_X7Y41          FDRE                                         r  register_file/M_temp_var1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.516    14.921    register_file/CLK
    SLICE_X7Y41          FDRE                                         r  register_file/M_temp_var1_q_reg[0]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)       -0.067    15.078    register_file/M_temp_var1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/M_round_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 2.501ns (27.825%)  route 6.487ns (72.175%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.635     5.219    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=9, routed)           0.953     6.628    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  control_unit/temp0_carry__0_i_31/O
                         net (fo=1, routed)           0.659     7.411    control_unit/temp0_carry__0_i_31_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  control_unit/temp0_carry__0_i_22/O
                         net (fo=73, routed)          0.911     8.447    register_file/M_p1_sequence_q[8]_i_8
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.571 f  register_file/temp0_carry__1_i_26/O
                         net (fo=1, routed)           0.727     9.298    register_file/temp0_carry__1_i_26_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.422 r  register_file/temp0_carry__1_i_14/O
                         net (fo=8, routed)           1.137    10.559    register_file/FSM_onehot_M_game_fsm_q_reg[5]_33[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.124    10.683 r  register_file/temp0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.683    game_alu/arith/M_p1_sequence_q[0]_i_8_3[0]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.196 r  game_alu/arith/temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.196    game_alu/arith/temp0_carry__1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.435 f  game_alu/arith/temp0_carry__2/O[2]
                         net (fo=1, routed)           0.550    11.985    game_alu/arith/temp[14]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.301    12.286 f  game_alu/arith/M_p1_sequence_q[0]_i_8/O
                         net (fo=1, routed)           0.570    12.856    game_alu/arith/M_p1_sequence_q[0]_i_8_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124    12.980 r  game_alu/arith/M_p1_sequence_q[0]_i_5/O
                         net (fo=1, routed)           0.292    13.273    control_unit/M_round_q_reg[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  control_unit/M_p1_sequence_q[0]_i_2/O
                         net (fo=1, routed)           0.284    13.681    control_unit/M_p1_sequence_q[0]_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.805 r  control_unit/M_p1_sequence_q[0]_i_1/O
                         net (fo=10, routed)          0.403    14.208    register_file/D[0]
    SLICE_X5Y39          FDRE                                         r  register_file/M_round_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         1.515    14.920    register_file/CLK
    SLICE_X5Y39          FDRE                                         r  register_file/M_round_q_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.067    15.077    register_file/M_round_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  r_button/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.080    r_button/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  r_button/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.093    r_button/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.116 r  r_button/M_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.116    r_button/M_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.118 r  r_button/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.118    r_button/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y50          FDRE                                         r  r_button/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  r_button/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.067    r_button/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.120 r  r_button/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.120    r_button/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_M_game_fsm_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.462%)  route 0.107ns (36.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.591     1.535    control_unit/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  control_unit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=8, routed)           0.107     1.783    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  control_unit/FSM_onehot_M_game_fsm_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.828    control_unit/FSM_onehot_M_game_fsm_q[29]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.861     2.051    control_unit/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[29]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.091     1.639    control_unit/FSM_onehot_M_game_fsm_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  r_button/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.067    r_button/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.133 r  r_button/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.133    r_button/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_M_game_fsm_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_M_game_fsm_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.118%)  route 0.165ns (53.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.591     1.535    control_unit/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  control_unit/FSM_onehot_M_game_fsm_q_reg[19]/Q
                         net (fo=7, routed)           0.165     1.840    control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[19]
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    control_unit/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  control_unit/FSM_onehot_M_game_fsm_q_reg[20]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.070     1.644    control_unit/FSM_onehot_M_game_fsm_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.348%)  route 0.127ns (20.652%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  r_button/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.067    r_button/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.156 r  r_button/M_ctr_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.156    r_button/M_ctr_q_reg[16]_i_1__1_n_6
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 r_button/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_button/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.415%)  route 0.127ns (20.585%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.596     1.540    r_button/CLK
    SLICE_X2Y48          FDRE                                         r  r_button/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  r_button/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    r_button/M_ctr_q_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  r_button/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    r_button/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  r_button/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.027    r_button/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  r_button/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.067    r_button/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.158 r  r_button/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.158    r_button/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=322, routed)         0.864     2.054    r_button/CLK
    SLICE_X2Y51          FDRE                                         r  r_button/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.943    r_button/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    p_button1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    p_button1/M_ctr_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    p_button1/sync/M_pipe_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    p_button1/sync/M_pipe_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    p_button2/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    p_button2/M_ctr_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   p_button2/sync/M_pipe_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   p_button2/sync/M_pipe_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47    r_button/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    r_button/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    r_button/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    r_button/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    register_file/M_p1_sequence_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    register_file/M_p1_sequence_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    register_file/M_p1_sequence_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    register_file/M_p1_sequence_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   register_file/M_p1_sequence_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    register_file/M_p1_sequence_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    register_file/M_p1_sequence_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    r_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    r_button/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    r_button/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    register_file/M_p1_sequence_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    register_file/M_p1_sequence_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    register_file/M_p1_sequence_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    register_file/M_p1_sequence_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42    register_file/M_p1_sequence_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42    register_file/M_p1_sequence_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    register_file/M_p1_sequence_q_reg[5]/C



