# DigitalSystems_RTL
This is the second project of the Digital System course at the university under the supervision of [Dr. Zainalabedin Navabi Shirazi](https://ece.ut.ac.ir/en/~navabi) and it is about RTL design using SystemVerilog HDL(Hardware Description Language).
# Parts of project
You can see the [CA & Report](https://github.com/mahdimoeini8102/DigitalSystems_RTL/tree/main/CA%20%26%20Report) folder which includes a description of the project and the report in which I wrote and the [Codes](https://github.com/mahdimoeini8102/DigitalSystems_RTL/tree/main/Codes) folder which includes all my codes in SystemVerilog HDL.
