$date
	Wed May  2 09:59:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module count $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
1"
bx !
$end
#1
0"
#2
1"
#3
0"
#4
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
b0 !
b0 $
1"
1#
#11
0"
#12
1"
#13
0"
#14
1"
#15
0"
0#
#16
b1 !
b1 $
1"
#17
0"
#18
b10 !
b10 $
1"
#19
0"
#20
b11 !
b11 $
1"
#21
0"
#22
b100 !
b100 $
1"
#23
0"
#24
b101 !
b101 $
1"
#25
0"
