INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pynqrypt_encrypt.cpp
   Compiling pynqrypt.cpp_pre.cpp.tb.cpp
   Compiling pynqrypt_hls.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_pynqrypt_encrypt_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pynqrypt_encrypt_top glbl -Oenable_linking_all_libraries -prj pynqrypt_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s pynqrypt_encrypt 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pynqrypt_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_p_round_key_V_R...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_round_...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_encryp...
Compiling module xil_defaultlib.pynqrypt_encrypt_flow_control_lo...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_encryp...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_encryp...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt
Compiling module xil_defaultlib.pynqrypt_encrypt_control_s_axi
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_stor...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_load...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_thro...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_writ...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_read...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi(CONS...
Compiling module xil_defaultlib.pynqrypt_encrypt
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pynqrypt_encrypt_top
Compiling module work.glbl
Built simulation snapshot pynqrypt_encrypt

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pynqrypt_encrypt/xsim_script.tcl
# xsim {pynqrypt_encrypt} -autoloadwcfg -tclbatch {pynqrypt_encrypt.tcl}
Time resolution is 1 ps
source pynqrypt_encrypt.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1538505000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1538565 ns : File "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v" Line 443
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec 10 12:10:38 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
