# axis-stream
Verilog HDL implementation of a fully functional AXI-Stream Master → Processing Block → Slave subsystem with a self-checking testbench.
