
---------- Begin Simulation Statistics ----------
final_tick                               1829969577288                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 714987                       # Simulator instruction rate (inst/s)
host_mem_usage                                8655860                       # Number of bytes of host memory used
host_op_rate                                  1358291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1415.43                       # Real time elapsed on the host
host_tick_rate                             1292872954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1012013274                       # Number of instructions simulated
sim_ops                                    1922563666                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.829970                       # Number of seconds simulated
sim_ticks                                1829969577288                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5495404136                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5495404136                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                          2602000                       # Number of branches fetched
system.cpu1.committedInsts                   12013273                       # Number of instructions committed
system.cpu1.committedOps                     22560614                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                    2190088                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          191                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1325118                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          101                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.990863                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                   14837034                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          195                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.009137                       # Percentage of non-idle cycles
system.cpu1.numCycles                        50212174                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              458794.722901                       # Number of busy cycles
system.cpu1.num_cc_register_reads            10615041                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            6971735                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      1520289                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                560201                       # Number of float alu accesses
system.cpu1.num_fp_insts                       560201                       # number of float instructions
system.cpu1.num_fp_register_reads              769384                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             424067                       # number of times the floating registers were written
system.cpu1.num_func_calls                     662440                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              49753379.277099                       # Number of idle cycles
system.cpu1.num_int_alu_accesses             22159771                       # Number of integer alu accesses
system.cpu1.num_int_insts                    22159771                       # number of integer instructions
system.cpu1.num_int_register_reads           43025756                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          18106975                       # number of times the integer registers were written
system.cpu1.num_load_insts                    2180840                       # Number of load instructions
system.cpu1.num_mem_refs                      3505758                       # number of memory refs
system.cpu1.num_store_insts                   1324918                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               113023      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                 18695474     82.87%     83.37% # Class of executed instruction
system.cpu1.op_class::IntMult                   17031      0.08%     83.44% # Class of executed instruction
system.cpu1.op_class::IntDiv                       98      0.00%     83.44% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  20394      0.09%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    4470      0.02%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   54516      0.24%     83.80% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     982      0.00%     83.80% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    9420      0.04%     83.84% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  38510      0.17%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              27958      0.12%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              22404      0.10%     84.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv               3059      0.01%     84.25% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.25% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             45459      0.20%     84.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt              2058      0.01%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::MemRead                 2052496      9.10%     93.56% # Class of executed instruction
system.cpu1.op_class::MemWrite                1209956      5.36%     98.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             128344      0.57%     99.49% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite            114962      0.51%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  22560614                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5601495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11466067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12898331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          961                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25797603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            961                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5860182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5346                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5596149                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4390                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4390                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5860182                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17330639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17330639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17330639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375674752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375674752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375674752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5864572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5864572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5864572                       # Request fanout histogram
system.membus.reqLayer4.occupancy         19198300278                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31391071284                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37932696                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37932696                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37932696                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37932696                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83736.635762                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83736.635762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83736.635762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83736.635762                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37630998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37630998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37630998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37630998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83070.635762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83070.635762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83070.635762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83070.635762                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37932696                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37932696                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83736.635762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83736.635762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37630998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37630998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83070.635762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83070.635762                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.389007                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.389007                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801541                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801541                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 572864427135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 572864427135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 572864427135                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 572864427135                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 45818.080857                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45818.080857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 45818.080857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45818.080857                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2123                       # number of writebacks
system.cpu0.dcache.writebacks::total             2123                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 564537415149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 564537415149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 564537415149                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 564537415149                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 45152.080857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45152.080857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 45152.080857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45152.080857                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 572836368888                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 572836368888                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45819.790948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45819.790948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 564510075516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 564510075516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 45153.790948                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45153.790948                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     28058247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     28058247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26003.936052                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26003.936052                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     27339633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27339633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25337.936052                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25337.936052                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14833226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14833226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14833226                       # number of overall hits
system.cpu1.icache.overall_hits::total       14833226                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3808                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3808                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3808                       # number of overall misses
system.cpu1.icache.overall_misses::total         3808                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    225421353                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    225421353                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    225421353                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    225421353                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14837034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14837034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14837034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14837034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000257                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000257                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59196.783876                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59196.783876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59196.783876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59196.783876                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3296                       # number of writebacks
system.cpu1.icache.writebacks::total             3296                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3808                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3808                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    222885225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    222885225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    222885225                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    222885225                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58530.783876                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58530.783876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58530.783876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58530.783876                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3296                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14833226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14833226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    225421353                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    225421353                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14837034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14837034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59196.783876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59196.783876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    222885225                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    222885225                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58530.783876                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58530.783876                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984658                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14837034                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3808                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3896.279937                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984658                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        118700080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       118700080                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3123216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3123216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3123216                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3123216                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       391990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        391990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       391990                       # number of overall misses
system.cpu1.dcache.overall_misses::total       391990                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4542871914                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4542871914                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4542871914                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4542871914                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3515206                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3515206                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3515206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3515206                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.111513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.111513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.111513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111513                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11589.254609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11589.254609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11589.254609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11589.254609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       227950                       # number of writebacks
system.cpu1.dcache.writebacks::total           227950                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       391990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       391990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       391990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       391990                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4281806574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4281806574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4281806574                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4281806574                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.111513                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.111513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.111513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.111513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10923.254609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10923.254609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10923.254609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10923.254609                       # average overall mshr miss latency
system.cpu1.dcache.replacements                391982                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1826732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1826732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       363356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       363356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3946366017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3946366017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2190088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2190088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10860.880285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10860.880285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       363356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       363356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3704370921                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3704370921                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.165909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.165909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10194.880285                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10194.880285                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1296484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1296484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        28634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        28634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    596505897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    596505897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1325118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1325118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.021609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 20832.084131                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20832.084131                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    577435653                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    577435653                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.021609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 20166.084131                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20166.084131                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3515206                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           391990                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.967591                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28513638                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28513638                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6648788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              384620                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7034700                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6648788                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1291                       # number of overall hits
system.l2.overall_hits::.cpu1.data             384620                       # number of overall hits
system.l2.overall_hits::total                 7034700                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5854233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              7370                       # number of demand (read+write) misses
system.l2.demand_misses::total                5864572                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5854233                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2517                       # number of overall misses
system.l2.overall_misses::.cpu1.data             7370                       # number of overall misses
system.l2.overall_misses::total               5864572                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37163466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 496694361780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    208265526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    620997381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     497560788153                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37163466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 496694361780                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    208265526                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    620997381                       # number of overall miss cycles
system.l2.overall_miss_latency::total    497560788153                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          391990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12899272                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         391990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12899272                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.468225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.660977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.018802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.454644                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.468225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.660977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.018802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.454644                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82220.057522                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84843.627129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82743.554231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84260.160244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84841.790356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82220.057522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84843.627129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82743.554231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84260.160244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84841.790356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5346                       # number of writebacks
system.l2.writebacks::total                      5346                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5854233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         7370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5864572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5854233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         7370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5864572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34079113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 456732388930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    191087212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    570684342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 457528239597                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34079113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 456732388930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    191087212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    570684342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 457528239597                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.468225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.018802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.454644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.468225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.018802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.454644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75396.267699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78017.460004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75918.638061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77433.424966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78015.623237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75396.267699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78017.460004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75918.638061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77433.424966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78015.623237                       # average overall mshr miss latency
system.l2.replacements                        5602456                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       230073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           230073                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       230073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       230073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3336                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           4017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4390                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     19856457                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    339699960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     359556417                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        28634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.345690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.140288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.147747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 53234.469169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84565.586258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81903.511845                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         4017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     17309903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    312275046                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    329584949                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.345690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.140288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.147747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 46407.246649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77738.373413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75076.298178                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37163466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    208265526                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    245428992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.660977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82220.057522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82743.554231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82663.857191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34079113                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    191087212                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    225166325                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.696785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75396.267699                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75918.638061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75839.112496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6648082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       360003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7008085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5853860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5857213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 496674505323                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    281297421                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 496955802744                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       363356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12865298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.468236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.009228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.455272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84845.641222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83894.250224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84845.096592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5853860                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5857213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 456715079027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    258409296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 456973488323                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.468236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.009228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.455272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78019.474164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77068.087086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78018.929536                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258895.381953                       # Cycle average of tags in use
system.l2.tags.total_refs                    25797603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5864600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.398868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.135872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       25.386376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    258306.276824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      137.058543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      425.524344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.985360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987608                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       232225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 418626248                       # Number of tag accesses
system.l2.tags.data_accesses                418626248                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     374670912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        161088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        471680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          375332608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       161088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        190016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       342144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          342144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5854233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           7370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5864572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5346                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        204741607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            88028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           257753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             205103196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        88028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           103836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         186967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               186967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         186967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       204741607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           88028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          257753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            205290163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5853962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      7370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.304949117312                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          280                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          280                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12204016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4763                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5864572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5346                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5864572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   244                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            183724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            183700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            182896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            183490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            183426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            183017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           183114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           183477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           183271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           183264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           183418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           183147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           183378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           182905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           183326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           183231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           183048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           183283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           183332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           183492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           183235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           183623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           183213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           183162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           183287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           183280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           183260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      58.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 124977419743                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19539850932                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            227555772835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21311.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38803.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5864572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5860534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5869341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      5869341    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5869341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6071.271429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1789.132175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  21435.829756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          206     73.57%     73.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           47     16.79%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            6      2.14%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            6      2.14%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      1.07%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            2      0.71%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            2      0.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            2      0.71%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            1      0.36%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-57343            1      0.36%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.36%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.36%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192512-196607            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::249856-253951            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           280                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              280    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           280                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              375315264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  322560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               375332608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               342144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       205.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    205.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1829968783416                       # Total gap between requests
system.mem_ctrls.avgGap                     311753.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    374653568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       161088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       471680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       322560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15807.913070812390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 204732129.238581955433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 88027.692918661036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 257752.918875856878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176265.225391359389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5854233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         7370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5346                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16359433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 227165321263                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92383271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    281708868                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21421891596735                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36193.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38803.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36703.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38223.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4007087840.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4576247728.417690                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         8078837335.924287                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8042743903.113465                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       5812713.984000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     158851736667.150665                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     81767161769.442444                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     540853674183.002380                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       802176214300.762939                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        438.354945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1612353278566                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82263300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 135352998722                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4576261762.801742                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8078862112.010024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8042461384.166287                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       6076928.256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158851736667.150665                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     81765084644.626160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     540855108137.188477                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       802175591635.920044                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        438.354605                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1612359164528                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82263300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 135347112760                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1829969577288                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12869559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       235419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18262032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12865298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1175962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38696875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800329216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       454656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     39676160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              840491584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5602456                       # Total snoops (count)
system.tol2bus.snoopTraffic                    342144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18501728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18500767     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    961      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18501728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8746052193                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         391598342                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3804524                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12490741083                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
