# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# File: C:\Users\Honk\Desktop\sources\Altera\COMPUTER\COMPUTER\COMPTUER.csv
# Generated on: Tue Jul 16 23:54:59 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
acc_a[7],Output,,,,PIN_119,,,,,
acc_a[6],Output,,,,PIN_112,,,,,
acc_a[5],Output,,,,PIN_11,,,,,
acc_a[4],Output,,,,PIN_55,,,,,
acc_a[3],Output,,,,PIN_98,,,,,
acc_a[2],Output,,,,PIN_49,,,,,
acc_a[1],Output,,,,PIN_85,,,,,
acc_a[0],Output,,,,PIN_120,,,,,
acc_b[7],Output,,,,PIN_138,,,,,
acc_b[6],Output,,,,PIN_7,,,,,
acc_b[5],Output,,,,PIN_1,,,,,
acc_b[4],Output,,,,PIN_51,,,,,
acc_b[3],Output,,,,PIN_141,,,,,
acc_b[2],Output,,,,PIN_10,,,,,
acc_b[1],Output,,,,PIN_113,,,,,
acc_b[0],Output,,,,PIN_59,,,,,
addr[3],Input,,,,PIN_68,,,,,
addr[2],Input,,,,PIN_83,,,,,
addr[1],Input,,,,PIN_72,,,,,
addr[0],Input,,,,PIN_91,,,,,
bus[7],Output,,,,PIN_70,,,,,
bus[6],Output,,,,PIN_74,,,,,
bus[5],Output,,,,PIN_60,,,,,
bus[4],Output,,,,PIN_53,,,,,
bus[3],Output,,,,PIN_73,,,,,
bus[2],Output,,,,PIN_71,,,,,
bus[1],Output,,,,PIN_52,,,,,
bus[0],Output,,,,PIN_84,,,,,
chg,Output,,,,PIN_115,,,,,
clk,Output,,,,PIN_80,,,,,
clk_50m,Input,PIN_23,1,B1_N0,PIN_23,,,,,
clr,Input,PIN_25,2,B2_N0,PIN_25,,,,,
dig[7],Output,PIN_127,7,B7_N0,PIN_127,,,,,
dig[6],Output,PIN_124,7,B7_N0,PIN_124,,,,,
dig[5],Output,PIN_126,7,B7_N0,PIN_126,,,,,
dig[4],Output,PIN_132,8,B8_N0,PIN_132,,,,,
dig[3],Output,PIN_129,8,B8_N0,PIN_129,,,,,
dig[2],Output,PIN_125,7,B7_N0,PIN_125,,,,,
dig[1],Output,PIN_121,7,B7_N0,PIN_121,,,,,
dig[0],Output,PIN_128,8,B8_N0,PIN_128,,,,,
ea,Output,,,,PIN_58,,,,,
eb,Output,,,,PIN_54,,,,,
edr,Output,,,,PIN_99,,,,,
eout,Output,,,,PIN_100,,,,,
ia,Output,,,,PIN_144,,,,,
ib,Output,,,,PIN_106,,,,,
idr,Output,,,,PIN_87,,,,,
iir,Output,,,,PIN_65,,,,,
imar,Output,,,,PIN_44,,,,,
ipc,Output,,,,PIN_69,,,,,
ram_in[7],Input,,,,PIN_3,,,,,
ram_in[6],Input,,,,PIN_50,,,,,
ram_in[5],Input,,,,PIN_142,,,,,
ram_in[4],Input,,,,PIN_43,,,,,
ram_in[3],Input,,,,PIN_34,,,,,
ram_in[2],Input,,,,PIN_88,,,,,
ram_in[1],Input,,,,PIN_89,,,,,
ram_in[0],Input,,,,PIN_90,,,,,
ram_out[7],Output,,,,PIN_31,,,,,
ram_out[6],Output,,,,PIN_42,,,,,
ram_out[5],Output,,,,PIN_38,,,,,
ram_out[4],Output,,,,PIN_39,,,,,
ram_out[3],Output,,,,PIN_64,,,,,
ram_out[2],Output,,,,PIN_30,,,,,
ram_out[1],Output,,,,PIN_46,,,,,
ram_out[0],Output,,,,PIN_28,,,,,
sel[3],Output,PIN_133,8,B8_N0,PIN_137,,,,,
sel[2],Output,PIN_135,8,B8_N0,PIN_136,,,,,
sel[1],Output,PIN_136,8,B8_N0,PIN_135,,,,,
sel[0],Output,PIN_137,8,B8_N0,PIN_133,,,,,
shl,Output,,,,PIN_103,,,,,
shr,Output,,,,PIN_111,,,,,
sum,Output,,,,PIN_2,,,,,
sum_a,Output,,,,PIN_114,,,,,
sum_b,Output,,,,PIN_104,,,,,
t[7],Output,,,,PIN_67,,,,,
t[6],Output,,,,PIN_76,,,,,
t[5],Output,,,,PIN_110,,,,,
t[4],Output,,,,PIN_86,,,,,
t[3],Output,,,,PIN_75,,,,,
t[2],Output,,,,PIN_66,,,,,
t[1],Output,,,,PIN_105,,,,,
t[0],Output,,,,PIN_77,,,,,
wr,Input,,,,PIN_24,,,,,
