Analysis & Synthesis report for DE1_SoC
Tue May 19 16:27:34 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE1_SoC|Camera:camera2|ps
 10. State Machine - |DE1_SoC|Camera:camera1|ps
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:Flushing_Download_back_to_LP_SB_Active
 16. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC
 17. Parameter Settings for User Entity Instance: CountUp:countUpCam1
 18. Parameter Settings for User Entity Instance: CountUp:countUpCam2
 19. Parameter Settings for User Entity Instance: Percents:cam1Percent
 20. Parameter Settings for User Entity Instance: Percents:cam2Percent
 21. Parameter Settings for User Entity Instance: Camera:camera1
 22. Parameter Settings for User Entity Instance: Camera:camera2
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:Flushing_Download_back_to_LP_SB_Active
 24. Port Connectivity Checks: "Camera:camera2"
 25. Port Connectivity Checks: "Camera:camera1"
 26. Port Connectivity Checks: "ClockDivider:cdiv"
 27. SignalTap II Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "Flushing_Download_back_to_LP_SB_Active"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 19 16:27:34 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 670                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,310,720                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                         ; Library      ;
+--------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; ../Lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v ; yes             ; User Verilog HDL File        ; C:/Users/klholden/Documents/nightmares/Lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v ; switchesqsys ;
; DE1_SoC.sv                                                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/Lab 3/DE1_SoC.sv                                                                              ;              ;
; Camera.sv                                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/Lab 3/Camera.sv                                                                               ;              ;
; CountUp.sv                                                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/Lab 3/CountUp.sv                                                                              ;              ;
; DFlipFlop.sv                                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/Lab 3/DFlipFlop.sv                                                                            ;              ;
; UserInput.sv                                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/Lab 3/UserInput.sv                                                                            ;              ;
; Percents.sv                                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/klholden/Documents/nightmares/Lab 3/Percents.sv                                                                             ;              ;
; sld_signaltap.vhd                                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                     ;              ;
; sld_signaltap_impl.vhd                                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                ;              ;
; sld_ela_control.vhd                                                                              ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                   ;              ;
; lpm_shiftreg.tdf                                                                                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                      ;              ;
; lpm_constant.inc                                                                                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                      ;              ;
; dffeea.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                                            ;              ;
; aglobal140.inc                                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                        ;              ;
; sld_mbpmg.vhd                                                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                         ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                          ;              ;
; sld_buffer_manager.vhd                                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                ;              ;
; altsyncram.tdf                                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;              ;
; stratix_ram_block.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;              ;
; lpm_mux.inc                                                                                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;              ;
; lpm_decode.inc                                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;              ;
; a_rdenreg.inc                                                                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;              ;
; altrom.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                            ;              ;
; altram.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                            ;              ;
; altdpram.inc                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                          ;              ;
; db/altsyncram_k784.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/altsyncram_k784.tdf                                                                  ;              ;
; db/decode_tma.tdf                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/decode_tma.tdf                                                                       ;              ;
; db/mux_mib.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/mux_mib.tdf                                                                          ;              ;
; altdpram.tdf                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                                                          ;              ;
; memmodes.inc                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                        ;              ;
; a_hdffe.inc                                                                                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                           ;              ;
; alt_le_rden_reg.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                   ;              ;
; altsyncram.inc                                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                                                        ;              ;
; lpm_mux.tdf                                                                                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                           ;              ;
; muxlut.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                                                            ;              ;
; bypassff.inc                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                          ;              ;
; altshift.inc                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                          ;              ;
; db/mux_glc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/mux_glc.tdf                                                                          ;              ;
; lpm_decode.tdf                                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                        ;              ;
; declut.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                                                            ;              ;
; lpm_compare.inc                                                                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                       ;              ;
; db/decode_vnf.tdf                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/decode_vnf.tdf                                                                       ;              ;
; lpm_counter.tdf                                                                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                       ;              ;
; lpm_add_sub.inc                                                                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;              ;
; cmpconst.inc                                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                                                          ;              ;
; lpm_counter.inc                                                                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                       ;              ;
; alt_counter_stratix.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                               ;              ;
; db/cntr_r8i.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cntr_r8i.tdf                                                                         ;              ;
; db/cmpr_c9c.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cmpr_c9c.tdf                                                                         ;              ;
; db/cntr_85j.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cntr_85j.tdf                                                                         ;              ;
; db/cntr_49i.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cntr_49i.tdf                                                                         ;              ;
; db/cmpr_e9c.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cmpr_e9c.tdf                                                                         ;              ;
; db/cntr_kri.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cntr_kri.tdf                                                                         ;              ;
; db/cmpr_99c.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/klholden/Documents/nightmares/Lab 3/db/cmpr_99c.tdf                                                                         ;              ;
; sld_rom_sr.vhd                                                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;              ;
; sld_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ;              ;
; sld_jtag_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;              ;
+--------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 435                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 562                      ;
;     -- 7 input functions                    ; 3                        ;
;     -- 6 input functions                    ; 133                      ;
;     -- 5 input functions                    ; 102                      ;
;     -- 4 input functions                    ; 82                       ;
;     -- <=3 input functions                  ; 242                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 670                      ;
;                                             ;                          ;
; I/O pins                                    ; 67                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1310720                  ;
; Total DSP Blocks                            ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 546                      ;
; Total fan-out                               ; 9698                     ;
; Average fan-out                             ; 6.32                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC                                                                                                ; 562 (1)           ; 670 (0)      ; 1310720           ; 0          ; 67   ; 0            ; |DE1_SoC                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |Camera:camera1|                                                                                     ; 32 (32)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Camera:camera1                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Camera:camera2|                                                                                     ; 38 (38)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Camera:camera2                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |ClockDivider:cdiv|                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|ClockDivider:cdiv                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |CountUp:countUpCam1|                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|CountUp:countUpCam1                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |CountUp:countUpCam2|                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|CountUp:countUpCam2                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |DFlipFlop:downloadStuff|                                                                            ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:downloadStuff                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Percents:cam1Percent|                                                                               ; 27 (27)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Percents:cam1Percent                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Percents:cam2Percent|                                                                               ; 11 (11)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Percents:cam2Percent                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |UserInput:resetInput|                                                                               ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|UserInput:resetInput                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 91 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 90 (57)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                             ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_signaltap:Flushing_Download_back_to_LP_SB_Active|                                               ; 340 (2)           ; 533 (11)     ; 1310720           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 338 (0)           ; 522 (0)      ; 1310720           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 338 (67)          ; 522 (134)    ; 1310720           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 106 (106)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 21 (0)            ; 4 (0)        ; 1310720           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_k784:auto_generated|                                                         ; 21 (0)            ; 4 (4)        ; 1310720           ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated                                                                                                                                          ; work         ;
;                   |decode_tma:decode2|                                                                  ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|decode_tma:decode2                                                                                                                       ; work         ;
;                   |mux_mib:mux3|                                                                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|mux_mib:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 112 (112)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 92 (11)           ; 108 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_r8i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_r8i:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 46 (46)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 10           ; 131072       ; 10           ; 1310720 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


Encoding Type:  User-Encoded
+-------------------------------------------------+
; State Machine - |DE1_SoC|Camera:camera2|ps      ;
+---------------------+------+------+------+------+
; Name                ; ps~5 ; ps~4 ; ps~3 ; ps~2 ;
+---------------------+------+------+------+------+
; ps.active           ; 0    ; 0    ; 0    ; 0    ;
; ps.standBy          ; 0    ; 0    ; 1    ; 1    ;
; ps.lowPower         ; 0    ; 0    ; 1    ; 0    ;
; ps.reaches50        ; 0    ; 0    ; 0    ; 1    ;
; ps.signalToDownload ; 0    ; 1    ; 1    ; 0    ;
; ps.reaches90        ; 0    ; 1    ; 1    ; 1    ;
; ps.downloading      ; 0    ; 1    ; 0    ; 0    ;
; ps.idle             ; 0    ; 1    ; 0    ; 1    ;
; ps.flushing         ; 1    ; 0    ; 1    ; 0    ;
+---------------------+------+------+------+------+


Encoding Type:  User-Encoded
+-------------------------------------------------+
; State Machine - |DE1_SoC|Camera:camera1|ps      ;
+---------------------+------+------+------+------+
; Name                ; ps~5 ; ps~4 ; ps~3 ; ps~2 ;
+---------------------+------+------+------+------+
; ps.active           ; 0    ; 0    ; 0    ; 0    ;
; ps.standBy          ; 0    ; 0    ; 1    ; 1    ;
; ps.lowPower         ; 0    ; 0    ; 1    ; 0    ;
; ps.reaches50        ; 0    ; 0    ; 0    ; 1    ;
; ps.signalToDownload ; 0    ; 1    ; 1    ; 0    ;
; ps.reaches90        ; 0    ; 1    ; 1    ; 1    ;
; ps.downloading      ; 0    ; 1    ; 0    ; 0    ;
; ps.idle             ; 0    ; 1    ; 0    ; 1    ;
; ps.flushing         ; 1    ; 0    ; 1    ; 0    ;
+---------------------+------+------+------+------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+-----------------------------------------+-------------------------------------------------+
; Register name                           ; Reason for Removal                              ;
+-----------------------------------------+-------------------------------------------------+
; Percents:cam2Percent|clkCounter[18]     ; Merged with Percents:cam1Percent|clkCounter[18] ;
; Percents:cam2Percent|clkCounter[17]     ; Merged with Percents:cam1Percent|clkCounter[17] ;
; Percents:cam2Percent|clkCounter[16]     ; Merged with Percents:cam1Percent|clkCounter[16] ;
; Percents:cam2Percent|clkCounter[15]     ; Merged with Percents:cam1Percent|clkCounter[15] ;
; Percents:cam2Percent|clkCounter[14]     ; Merged with Percents:cam1Percent|clkCounter[14] ;
; Percents:cam2Percent|clkCounter[13]     ; Merged with Percents:cam1Percent|clkCounter[13] ;
; Percents:cam2Percent|clkCounter[12]     ; Merged with Percents:cam1Percent|clkCounter[12] ;
; Percents:cam2Percent|clkCounter[11]     ; Merged with Percents:cam1Percent|clkCounter[11] ;
; Percents:cam2Percent|clkCounter[10]     ; Merged with Percents:cam1Percent|clkCounter[10] ;
; Percents:cam2Percent|clkCounter[9]      ; Merged with Percents:cam1Percent|clkCounter[9]  ;
; Percents:cam2Percent|clkCounter[8]      ; Merged with Percents:cam1Percent|clkCounter[8]  ;
; Percents:cam2Percent|clkCounter[7]      ; Merged with Percents:cam1Percent|clkCounter[7]  ;
; Percents:cam2Percent|clkCounter[6]      ; Merged with Percents:cam1Percent|clkCounter[6]  ;
; Percents:cam2Percent|clkCounter[5]      ; Merged with Percents:cam1Percent|clkCounter[5]  ;
; Percents:cam2Percent|clkCounter[4]      ; Merged with Percents:cam1Percent|clkCounter[4]  ;
; Percents:cam2Percent|clkCounter[3]      ; Merged with Percents:cam1Percent|clkCounter[3]  ;
; Percents:cam2Percent|clkCounter[2]      ; Merged with Percents:cam1Percent|clkCounter[2]  ;
; Percents:cam2Percent|clkCounter[1]      ; Merged with Percents:cam1Percent|clkCounter[1]  ;
; Percents:cam2Percent|clkCounter[0]      ; Merged with Percents:cam1Percent|clkCounter[0]  ;
; ClockDivider:cdiv|divided_clocks[6..31] ; Lost fanout                                     ;
; Total Number of Removed Registers = 45  ;                                                 ;
+-----------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 670   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 179   ;
; Number of registers using Asynchronous Clear ; 249   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 410   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                         ; 3       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC|Percents:cam1Percent|clkCounter[18]                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|Percents:cam2Percent|percentFilled[1]                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|Percents:cam1Percent|percentFilled[1]                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for sld_signaltap:Flushing_Download_back_to_LP_SB_Active ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                                          ;
+-----------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC ;
+---------------------+---------+-----------------------------------------+
; Parameter Name      ; Value   ; Type                                    ;
+---------------------+---------+-----------------------------------------+
; defaultCam1Behavior ; 1       ; Unsigned Binary                         ;
; defaultCam2Behavior ; 0       ; Unsigned Binary                         ;
; blank               ; 1111111 ; Unsigned Binary                         ;
; whichClock          ; 0       ; Signed Integer                          ;
+---------------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CountUp:countUpCam1 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; c0             ; 0000    ; Unsigned Binary                       ;
; c1             ; 0001    ; Unsigned Binary                       ;
; c2             ; 0010    ; Unsigned Binary                       ;
; c3             ; 0011    ; Unsigned Binary                       ;
; c4             ; 0100    ; Unsigned Binary                       ;
; c5             ; 0101    ; Unsigned Binary                       ;
; c6             ; 0110    ; Unsigned Binary                       ;
; c7             ; 0111    ; Unsigned Binary                       ;
; c8             ; 1000    ; Unsigned Binary                       ;
; c9             ; 1001    ; Unsigned Binary                       ;
; c10            ; 1010    ; Unsigned Binary                       ;
; nothing        ; 1111111 ; Unsigned Binary                       ;
; zero           ; 1000000 ; Unsigned Binary                       ;
; one            ; 1001111 ; Unsigned Binary                       ;
; two            ; 0100100 ; Unsigned Binary                       ;
; three          ; 0110000 ; Unsigned Binary                       ;
; four           ; 0011001 ; Unsigned Binary                       ;
; five           ; 0010010 ; Unsigned Binary                       ;
; six            ; 0000010 ; Unsigned Binary                       ;
; seven          ; 1111000 ; Unsigned Binary                       ;
; eight          ; 0000000 ; Unsigned Binary                       ;
; nine           ; 0011000 ; Unsigned Binary                       ;
; ten            ; 0100010 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CountUp:countUpCam2 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; c0             ; 0000    ; Unsigned Binary                       ;
; c1             ; 0001    ; Unsigned Binary                       ;
; c2             ; 0010    ; Unsigned Binary                       ;
; c3             ; 0011    ; Unsigned Binary                       ;
; c4             ; 0100    ; Unsigned Binary                       ;
; c5             ; 0101    ; Unsigned Binary                       ;
; c6             ; 0110    ; Unsigned Binary                       ;
; c7             ; 0111    ; Unsigned Binary                       ;
; c8             ; 1000    ; Unsigned Binary                       ;
; c9             ; 1001    ; Unsigned Binary                       ;
; c10            ; 1010    ; Unsigned Binary                       ;
; nothing        ; 1111111 ; Unsigned Binary                       ;
; zero           ; 1000000 ; Unsigned Binary                       ;
; one            ; 1001111 ; Unsigned Binary                       ;
; two            ; 0100100 ; Unsigned Binary                       ;
; three          ; 0110000 ; Unsigned Binary                       ;
; four           ; 0011001 ; Unsigned Binary                       ;
; five           ; 0010010 ; Unsigned Binary                       ;
; six            ; 0000010 ; Unsigned Binary                       ;
; seven          ; 1111000 ; Unsigned Binary                       ;
; eight          ; 0000000 ; Unsigned Binary                       ;
; nine           ; 0011000 ; Unsigned Binary                       ;
; ten            ; 0100010 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Percents:cam1Percent ;
+----------------+---------------------+----------------------------+
; Parameter Name ; Value               ; Type                       ;
+----------------+---------------------+----------------------------+
; uranusHz       ; 1011111010111100001 ; Unsigned Binary            ;
+----------------+---------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Percents:cam2Percent ;
+----------------+---------------------+----------------------------+
; Parameter Name ; Value               ; Type                       ;
+----------------+---------------------+----------------------------+
; uranusHz       ; 1011111010111100001 ; Unsigned Binary            ;
+----------------+---------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Camera:camera1 ;
+------------------+---------+--------------------------------+
; Parameter Name   ; Value   ; Type                           ;
+------------------+---------+--------------------------------+
; zeroPercent      ; 0000    ; Unsigned Binary                ;
; halfPercent      ; 0101    ; Unsigned Binary                ;
; eightyPercent    ; 1000    ; Unsigned Binary                ;
; ninetyPercent    ; 1001    ; Unsigned Binary                ;
; hundredPercent   ; 1010    ; Unsigned Binary                ;
; fiftyPercent     ; 110     ; Unsigned Binary                ;
; standbySignal    ; 101     ; Unsigned Binary                ;
; filmSignal       ; 011     ; Unsigned Binary                ;
; noSignal         ; 111     ; Unsigned Binary                ;
; lowPower         ; 0000    ; Unsigned Binary                ;
; standBy          ; 0001    ; Unsigned Binary                ;
; active           ; 0010    ; Unsigned Binary                ;
; reaches50        ; 0011    ; Unsigned Binary                ;
; signalToDownload ; 0100    ; Unsigned Binary                ;
; reaches90        ; 0101    ; Unsigned Binary                ;
; downloading      ; 0110    ; Unsigned Binary                ;
; idle             ; 0111    ; Unsigned Binary                ;
; flushing         ; 1000    ; Unsigned Binary                ;
; low              ; 1000111 ; Unsigned Binary                ;
; hold             ; 0001001 ; Unsigned Binary                ;
; activeD          ; 0001000 ; Unsigned Binary                ;
; downloadD        ; 0100001 ; Unsigned Binary                ;
; idleD            ; 0111111 ; Unsigned Binary                ;
; flush            ; 0001110 ; Unsigned Binary                ;
; fifty            ; 0010010 ; Unsigned Binary                ;
; eighty           ; 0000000 ; Unsigned Binary                ;
; ninty            ; 0011000 ; Unsigned Binary                ;
+------------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Camera:camera2 ;
+------------------+---------+--------------------------------+
; Parameter Name   ; Value   ; Type                           ;
+------------------+---------+--------------------------------+
; zeroPercent      ; 0000    ; Unsigned Binary                ;
; halfPercent      ; 0101    ; Unsigned Binary                ;
; eightyPercent    ; 1000    ; Unsigned Binary                ;
; ninetyPercent    ; 1001    ; Unsigned Binary                ;
; hundredPercent   ; 1010    ; Unsigned Binary                ;
; fiftyPercent     ; 110     ; Unsigned Binary                ;
; standbySignal    ; 101     ; Unsigned Binary                ;
; filmSignal       ; 011     ; Unsigned Binary                ;
; noSignal         ; 111     ; Unsigned Binary                ;
; lowPower         ; 0000    ; Unsigned Binary                ;
; standBy          ; 0001    ; Unsigned Binary                ;
; active           ; 0010    ; Unsigned Binary                ;
; reaches50        ; 0011    ; Unsigned Binary                ;
; signalToDownload ; 0100    ; Unsigned Binary                ;
; reaches90        ; 0101    ; Unsigned Binary                ;
; downloading      ; 0110    ; Unsigned Binary                ;
; idle             ; 0111    ; Unsigned Binary                ;
; flushing         ; 1000    ; Unsigned Binary                ;
; low              ; 1000111 ; Unsigned Binary                ;
; hold             ; 0001001 ; Unsigned Binary                ;
; activeD          ; 0001000 ; Unsigned Binary                ;
; downloadD        ; 0100001 ; Unsigned Binary                ;
; idleD            ; 0111111 ; Unsigned Binary                ;
; flush            ; 0001110 ; Unsigned Binary                ;
; fifty            ; 0010010 ; Unsigned Binary                ;
; eighty           ; 0000000 ; Unsigned Binary                ;
; ninty            ; 0011000 ; Unsigned Binary                ;
+------------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Flushing_Download_back_to_LP_SB_Active ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334535                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 10                                 ; Untyped        ;
; sld_trigger_bits                                ; 1                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                             ; Untyped        ;
; sld_segment_size                                ; 131072                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 34                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; Port Connectivity Checks: "Camera:camera2"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; rstBehavior ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Camera:camera1"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; rstBehavior ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDivider:cdiv"                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                                          ;
+----------------+----------------------------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name                          ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+----------------------------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 7              ; Flushing_Download_back_to_LP_SB_Active ; 1                   ; 10               ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+----------------------------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 47                          ;
;     ENA               ; 6                           ;
;     SCLR              ; 19                          ;
;     plain             ; 22                          ;
; arriav_lcell_comb     ; 154                         ;
;     arith             ; 24                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 128                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 21                          ;
; boundary_port         ; 78                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.24                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 23                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 9                                        ;
; boundary_port         ; 60                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.35                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Flushing_Download_back_to_LP_SB_Active"                                                                                                                                    ;
+--------------------------------------------+---------------+-----------+------------------------------------------------------+-------------------+-----------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                                       ; Netlist Type Used ; Actual Connection                                         ; Details ;
+--------------------------------------------+---------------+-----------+------------------------------------------------------+-------------------+-----------------------------------------------------------+---------+
; Camera:camera1|inSignals[0]                ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera2|ps.reaches50~0_wirecell                    ; N/A     ;
; Camera:camera1|inSignals[1]                ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera2|ps.signalToDownload~0_wirecell             ; N/A     ;
; Camera:camera1|inSignals[2]                ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera2|ps.reaches90~0_wirecell                    ; N/A     ;
; Camera:camera1|ps.active                   ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera1|ps.active~0                                ; N/A     ;
; Camera:camera1|ps.flushing                 ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera1|ps~5                                       ; N/A     ;
; Camera:camera1|ps.flushing                 ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera1|ps~5                                       ; N/A     ;
; Camera:camera1|ps.lowPower                 ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera1|ps.lowPower~0                              ; N/A     ;
; Camera:camera1|ps.standBy                  ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera1|ps.standBy~0                               ; N/A     ;
; Camera:camera2|outSignals[0]               ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera2|ps.reaches50~0_wirecell                    ; N/A     ;
; Camera:camera2|outSignals[1]               ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera2|ps.signalToDownload~0_wirecell             ; N/A     ;
; Camera:camera2|outSignals[2]               ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; Camera:camera2|ps.reaches90~0_wirecell                    ; N/A     ;
; ClockDivider:cdiv|divided_clocks[5]        ; pre-synthesis ; connected ; Top                                                  ; post-synthesis    ; ClockDivider:cdiv|divided_clocks[5]                       ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|gnd ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~GND ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
; Flushing_Download_back_to_LP_SB_Active|vcc ; post-fitting  ; connected ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active ; post-synthesis    ; sld_signaltap:Flushing_Download_back_to_LP_SB_Active|~VCC ; N/A     ;
+--------------------------------------------+---------------+-----------+------------------------------------------------------+-------------------+-----------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Tue May 19 16:27:26 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.v
    Info (12023): Found entity 1: switchesqsys
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv
    Info (12023): Found entity 1: switchesqsys_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: switchesqsys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: switchesqsys_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_outsignal.v
    Info (12023): Found entity 1: switchesqsys_outSignal
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_readytodownload1.v
    Info (12023): Found entity 1: switchesqsys_readyToDownload1
Info (12021): Found 5 design units, including 5 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v
    Info (12023): Found entity 1: switchesqsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: switchesqsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: switchesqsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: switchesqsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: switchesqsys_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_leds.v
    Info (12023): Found entity 1: switchesqsys_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_switches.v
    Info (12023): Found entity 1: switchesqsys_switches
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v
    Info (12023): Found entity 1: switchesqsys_onchip_memory
Info (12021): Found 21 design units, including 21 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_register_bank_a_module
    Info (12023): Found entity 2: switchesqsys_nios2_processor_register_bank_b_module
    Info (12023): Found entity 3: switchesqsys_nios2_processor_nios2_oci_debug
    Info (12023): Found entity 4: switchesqsys_nios2_processor_ociram_sp_ram_module
    Info (12023): Found entity 5: switchesqsys_nios2_processor_nios2_ocimem
    Info (12023): Found entity 6: switchesqsys_nios2_processor_nios2_avalon_reg
    Info (12023): Found entity 7: switchesqsys_nios2_processor_nios2_oci_break
    Info (12023): Found entity 8: switchesqsys_nios2_processor_nios2_oci_xbrk
    Info (12023): Found entity 9: switchesqsys_nios2_processor_nios2_oci_dbrk
    Info (12023): Found entity 10: switchesqsys_nios2_processor_nios2_oci_itrace
    Info (12023): Found entity 11: switchesqsys_nios2_processor_nios2_oci_td_mode
    Info (12023): Found entity 12: switchesqsys_nios2_processor_nios2_oci_dtrace
    Info (12023): Found entity 13: switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: switchesqsys_nios2_processor_nios2_oci_fifo
    Info (12023): Found entity 17: switchesqsys_nios2_processor_nios2_oci_pib
    Info (12023): Found entity 18: switchesqsys_nios2_processor_nios2_oci_im
    Info (12023): Found entity 19: switchesqsys_nios2_processor_nios2_performance_monitors
    Info (12023): Found entity 20: switchesqsys_nios2_processor_nios2_oci
    Info (12023): Found entity 21: switchesqsys_nios2_processor
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file /users/klholden/documents/nightmares/lab4/qsys_tutorial/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v
    Info (12023): Found entity 1: switchesqsys_nios2_processor_test_bench
Info (12021): Found 3 design units, including 3 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC
    Info (12023): Found entity 2: ClockDivider
    Info (12023): Found entity 3: DE1_SoC_testbench
Info (12021): Found 2 design units, including 2 entities, in source file camera.sv
    Info (12023): Found entity 1: Camera
    Info (12023): Found entity 2: Camera_testbench
Info (12021): Found 2 design units, including 2 entities, in source file countup.sv
    Info (12023): Found entity 1: CountUp
    Info (12023): Found entity 2: CountUpTestbench
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.sv
    Info (12023): Found entity 1: DFlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file userinput.sv
    Info (12023): Found entity 1: UserInput
Info (12021): Found 2 design units, including 2 entities, in source file percents.sv
    Info (12023): Found entity 1: Percents
    Info (12023): Found entity 2: PercentTestbench
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(2587): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:cdiv"
Info (12128): Elaborating entity "CountUp" for hierarchy "CountUp:countUpCam1"
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "DFlipFlop:downloadStuff"
Info (12128): Elaborating entity "UserInput" for hierarchy "UserInput:resetInput"
Info (12128): Elaborating entity "Percents" for hierarchy "Percents:cam1Percent"
Info (12128): Elaborating entity "Camera" for hierarchy "Camera:camera1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k784.tdf
    Info (12023): Found entity 1: altsyncram_k784
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mib.tdf
    Info (12023): Found entity 1: mux_mib
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf
    Info (12023): Found entity 1: cntr_r8i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Flushing_Download_back_to_LP_SB_Active"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX2F2YWxvbl9zY19maWZv -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uLVNUIFNpbmdsZSBDbG9jayBGSUZP -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity altera_avalon_sc_fifo -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfYWdlbnQ=" -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIE1hc3RlciBBZ2VudA==" -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION VHJhbnNsYXRlcyBBdmFsb24tTU0gbWFzdGVyIHRyYW5zYWN0aW9ucyBpbnRvIFFzeXMgY29tbWFuZCBwYWNrZXRzIGFuZCB0cmFuc2xhdGVzIHRoZSBRc3lzIEF2YWxvbi1NTSBzbGF2ZSByZXNwb25zZSBwYWNrZXRzIGludG8gQXZhbG9uLU1NIHJlc3BvbnNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgYW4gZXhwbGFuYXRpb24gb2YgYnVyc3RpbmcgYmVoYXZpb3Iu -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfdHJhbnNsYXRvcg==" -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIE1hc3RlciBUcmFuc2xhdG9y -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBtYXN0ZXIgaW50ZXJmYWNlIHRvIGEgc2ltcGxlciByZXByZXNlbnRhdGlvbiB0aGF0IHRoZSBRc3lzIG5ldHdvcmsgdXNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZGVmaW5pdGlvbnMgb2YgdGhlIEF2YWxvbi1NTSBzaWduYWxzIGFuZCBleHBsYW5hdGlvbnMgb2YgdGhlIGJ1cnN0aW5nIHByb3BlcnRpZXMu -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9zbGF2ZV9hZ2VudA==" -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIFNsYXZlIEFnZW50 -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjb21tYW5kIHBhY2tldHMgYW5kIGlzc3VlcyB0aGUgcmVzdWx0aW5nIHRyYW5zYWN0aW9ucyB0byB0aGUgQXZhbG9uIGludGVyZmFjZS4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZXhwbGFuYXRpb25zIG9mIHRoZSBidXJzdGluZyBwcm9wZXJ0aWVzLg==" -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX1dSSVRFUkVTUE9OU0U=::MA==::VXNlIHdyaXRlcmVzcG9uc2U=" -entity altera_merlin_slave_agent -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX21lcmxpbl9zbGF2ZV90cmFuc2xhdG9y -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIFNsYXZlIFRyYW5zbGF0b3I=" -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBzbGF2ZSBpbnRlcmZhY2UgdG8gYSBzaW1wbGlmaWVkIHJlcHJlc2VudGF0aW9uIHRoYXQgdGhlIFFzeXMgbmV0d29yayB1c2VzLiBSZWZlciB0byB0aGUgQXZhbG9uIEludGVyZmFjZSBTcGVjaWZpY2F0aW9ucyAoaHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvbWFudWFsL21ubF9hdmFsb25fc3BlYy5wZGYpIGZvciBkZWZpbml0aW9ucyBvZiB0aGUgQXZhbG9uLU1NIHNpZ25hbHMgYW5kIGV4cGxhbmF0aW9ucyBvZiB0aGUgYnVyc3RpbmcgcHJvcGVydGllcyBhbmQgYWRkcmVzcyBhbGlnbm1lbnQu -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVZfREFUQV9IT0xEX0NZQ0xFUw==::MA==::QVZfREFUQV9IT0xEX0NZQ0xFUw==" -entity altera_merlin_slave_translator -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX3Jlc2V0X2NvbnRyb2xsZXI=" -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIFJlc2V0IENvbnRyb2xsZXI=" -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "Rm9yIHN5c3RlbXMgd2l0aCBtdWx0aXBsZSByZXNldCBpbnB1dHMsIHRoZSBNZXJsaW4gUmVzZXQgQ29udHJvbGxlciBPUnMgYWxsIHJlc2V0IGlucHV0cyBhbmQgZ2VuZXJhdGVzIGEgc2luZ2xlIHJlc2V0IG91dHB1dC4=" -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity altera_reset_controller -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lz -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3dpdGNoZXNxc3lz -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=" -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME switchesqsys HAS_SOPCINFO 1 GENERATION_ID 1432077759" -entity switchesqsys -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_LEDs" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX0xFRHM=" -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_LEDs -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2lycV9tYXBwZXI=" -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIElSUSBNYXBwZXI=" -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgaW5kaXZpZHVhbCBpbnRlcnJ1cHQgd2lyZXMgdG8gYSBidXMuIEJ5IGRlZmF1bHQsIHRoZSBpbnRlcnJ1cHQgc2VuZGVyIGNvbm5lY3RlZCB0byB0aGUgcmVjZWl2ZXIwIGludGVyZmFjZSBvZiB0aGUgSVJRIG1hcHBlciBpcyB0aGUgaGlnaGVzdCBwcmlvcml0eSB3aXRoIHNlcXVlbnRpYWwgcmVjZWl2ZXJzIGJlaWluZyBzdWNjZXNzaXZlbHkgbG93ZXIgcHJpb3JpdHku -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_irq_mapper -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_jtag_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2p0YWdfdWFydA==" -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME SlRBRyBVQVJU -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=::ZmFsc2U=::ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=" -entity switchesqsys_jtag_uart -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8w -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNUYzMUM2::QXV0byBERVZJQ0U=" -entity switchesqsys_mm_interconnect_0 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9kZW11eA==" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9kZW11eF8wMDE=" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9tdXg=" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9tdXhfMDAy -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcg==" -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDE=" -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDI=" -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDQ=" -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_004 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9kZW11eF8wMDI=" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9tdXg=" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9tdXhfMDAx -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_nios2_processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX25pb3MyX3Byb2Nlc3Nvcg==" -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TmlvcyBJSSBQcm9jZXNzb3I=" -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWx0ZXJhIE5pb3MgSUkgUHJvY2Vzc29y -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv::ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1::ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv" -entity switchesqsys_nios2_processor -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_onchip_memory" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX29uY2hpcF9tZW1vcnk=" -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME T24tQ2hpcCBNZW1vcnkgKFJBTSBvciBST00p -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==::c3dpdGNoZXNxc3lzX29uY2hpcF9tZW1vcnkuaGV4::ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==" -entity switchesqsys_onchip_memory -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_outSignal" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX291dFNpZ25hbA==" -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_outSignal -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_readyToDownload1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX3JlYWR5VG9Eb3dubG9hZDE=" -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_readyToDownload1 -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_switches" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX3N3aXRjaGVz -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_switches -qip ../Lab4/qsys_tutorial/nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Info (144001): Generated suppressed messages file C:/Users/klholden/Documents/nightmares/Lab 3/output_files/DE1_SoC.map.smsg
Info (35024): Succesfully connected in-system debug instance "Flushing_Download_back_to_LP_SB_Active" to all 44 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 985 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 323 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Tue May 19 16:27:34 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/klholden/Documents/nightmares/Lab 3/output_files/DE1_SoC.map.smsg.


