$date
	Mon Sep 19 11:06:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! L $end
$var wire 1 " G $end
$var wire 1 # E $end
$var reg 1 $ x0 $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$var reg 1 ( y0 $end
$var reg 1 ) y1 $end
$var reg 1 * y2 $end
$var reg 1 + y3 $end
$scope module que4 $end
$var wire 1 # E $end
$var wire 1 " G $end
$var wire 1 ! L $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end
$var wire 1 ( y0 $end
$var wire 1 ) y1 $end
$var wire 1 * y2 $end
$var wire 1 + y3 $end
$var wire 1 , l1 $end
$var wire 1 - l0 $end
$var wire 1 . g1 $end
$var wire 1 / g0 $end
$var wire 1 0 e1 $end
$var wire 1 1 e0 $end
$scope module stage0 $end
$var wire 1 & a0 $end
$var wire 1 ' a1 $end
$var wire 1 * b0 $end
$var wire 1 + b1 $end
$var wire 1 0 e $end
$var wire 1 . g $end
$var wire 1 , l $end
$upscope $end
$scope module stage1 $end
$var wire 1 $ a0 $end
$var wire 1 % a1 $end
$var wire 1 ( b0 $end
$var wire 1 ) b1 $end
$var wire 1 1 e $end
$var wire 1 / g $end
$var wire 1 - l $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
11
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
1#
0"
0!
$end
#20
1"
1.
0#
1-
01
00
1)
1&
#40
0"
0.
1!
10
1*
1$
#60
