@W: MT530 :"c:\microsemi_prj\hw8\p2b\hdl\synchronizer.v":24:0:24:5|Found inferred clock SlowFast|Bclk which controls 7 sequential elements including synchronizer.sync. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemi_prj\hw8\p2b\hdl\shiftregister.v":7:0:7:5|Found inferred clock SlowFast|Aclk which controls 6 sequential elements including shiftRegister.data_out[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
