#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 28 08:57:06 2021
# Process ID: 11664
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9348 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\Learning\ALU\ALU.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset answer_mem [get_ips  {answer_mem clk_wiz ila testdata_mem}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {answer_mem clk_wiz ila testdata_mem}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property -dict [list CONFIG.Coe_File {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/testdata.coe}] [get_ips testdata_mem]
generate_target all [get_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci]
catch { config_ip_cache -export [get_ips -all testdata_mem] }
export_ip_user_files -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci]
launch_runs testdata_mem_synth_1 -jobs 2
wait_on_run testdata_mem_synth_1
export_simulation -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci] -directory E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files -ipstatic_source_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/questasim64_10.6c/vivado2017_lib} {riviera=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/riviera} {activehdl=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/answer.coe}] [get_ips answer_mem]
generate_target all [get_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci]
catch { config_ip_cache -export [get_ips -all answer_mem] }
export_ip_user_files -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci]
launch_runs answer_mem_synth_1 -jobs 2
wait_on_run answer_mem_synth_1
export_simulation -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci] -directory E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files -ipstatic_source_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/questasim64_10.6c/vivado2017_lib} {riviera=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/riviera} {activehdl=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/imports/new/two_to_one_MUX.vhd G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/imports/new/eight_bit_adder.vhd G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/new/ALU_v1.1.vhd G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/imports/new/four_to_one_MUX.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/ALU.vhd] -no_script -reset -force -quiet
remove_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/ALU.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]]
save_wave_config {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
