// This file generated automatically by rtl/scripts/csrs/csr_cdefines.pl
#define csr_PsDmaBase_ADDR 0x100
#define csr_PreSequenceReg0b0s0_ADDR 0x0
#define csr_SequenceReg0b70s0_ADDR 0x100
#define csr_SequenceReg0b155s1_ADDR 0x200
#define csr_SequenceReg0b240s2_ADDR 0x300
#define csr_PieVecCfg_ADDR 0x0
#define csr_MicroContMuxSel_ADDR 0x0
#define csr_ZCalRZN_ADDR 0x300
#define csr_PclkGateControl_ADDR 0x200
#define csr_DfiFreqRatio_ADDR 0x0
#define csr_DFIMRL_ADDR 0x0
#define csr_PsDmaOffset_ADDR 0x101
#define csr_PreSequenceReg0b0s1_ADDR 0x1
#define csr_Seq0BGPR1_ADDR 0x801
#define csr_SequenceReg0b70s1_ADDR 0x101
#define csr_SequenceReg0b155s2_ADDR 0x201
#define csr_SequenceReg0b241s0_ADDR 0x301
#define csr_PieInitVecSel_ADDR 0x1
#define csr_ContextToMicro_ADDR 0x1
#define csr_ZCalBaseCtrl_ADDR 0x301
#define csr_PclkDivRatio_ADDR 0x1
#define csr_ACTxDly_ADDR 0x1
#define csr_EnableWriteLinkEcc_ADDR 0x1
#define csr_PclkPtrInitVal_ADDR 0x2
#define csr_PsDmaLen_ADDR 0x102
#define csr_PreSequenceReg0b0s2_ADDR 0x2
#define csr_Seq0BGPR2_ADDR 0x802
#define csr_SequenceReg0b70s2_ADDR 0x102
#define csr_SequenceReg0b156s0_ADDR 0x202
#define csr_SequenceReg0b241s1_ADDR 0x302
#define csr_PieInitVecSelB_ADDR 0x2
#define csr_ExternalAHBReset_ADDR 0x2
#define csr_ZCalCompVref_ADDR 0x302
#define csr_CKTxDly_ADDR 0x2
#define csr_DbyteMiscMode_ADDR 0x2
#define csr_CmdFifoWrModeMaster_ADDR 0x3
#define csr_PsDmaStatus_ADDR 0x103
#define csr_PreSequenceReg0b1s0_ADDR 0x3
#define csr_Seq0BGPR3_ADDR 0x803
#define csr_SequenceReg0b71s0_ADDR 0x103
#define csr_SequenceReg0b156s1_ADDR 0x203
#define csr_SequenceReg0b241s2_ADDR 0x303
#define csr_PieInitVecSelC_ADDR 0x3
#define csr_TDRDisable_ADDR 0x3
#define csr_ZCalRate_ADDR 0x303
#define csr_AcReserved0_ADDR 0x3
#define csr_DxDfiClkDis_ADDR 0x3
#define csr_PsDmaCtrl_ADDR 0x104
#define csr_PreSequenceReg0b1s1_ADDR 0x4
#define csr_Seq0BGPR4_ADDR 0x804
#define csr_SequenceReg0b71s1_ADDR 0x104
#define csr_SequenceReg0b156s2_ADDR 0x204
#define csr_SequenceReg0b242s0_ADDR 0x304
#define csr_DctShadowRegs_ADDR 0x4
#define csr_UctShadowRegs_ADDR 0x4
#define csr_ZCalClkInfo_ADDR 0x4
#define csr_AcReserved1_ADDR 0x4
#define csr_DxPClkDis_ADDR 0x4
#define csr_PsDmaParityInvert_ADDR 0x105
#define csr_PreSequenceReg0b1s2_ADDR 0x5
#define csr_Seq0BGPR5_ADDR 0x805
#define csr_SequenceReg0b71s2_ADDR 0x105
#define csr_SequenceReg0b157s0_ADDR 0x205
#define csr_SequenceReg0b242s1_ADDR 0x305
#define csr_APBParityInvert_ADDR 0x5
#define csr_ZCalCtrl_ADDR 0x305
#define csr_TxCKDcaCtrlCKT_ADDR 0x5
#define csr_RxDigStrbEn_ADDR 0x5
#define csr_PostSequenceReg0b0s0_ADDR 0x6
#define csr_Seq0BGPR6_ADDR 0x806
#define csr_SequenceReg0b72s0_ADDR 0x106
#define csr_SequenceReg0b157s1_ADDR 0x206
#define csr_SequenceReg0b242s2_ADDR 0x306
#define csr_PieVecCfg1_ADDR 0x6
#define csr_LcdlDbgCntl3_ADDR 0x6
#define csr_ZCalCompInvert_ADDR 0x306
#define csr_DxPipeEn_ADDR 0x6
#define csr_TxCKDcaCtrlCKC_ADDR 0x6
#define csr_DqsPreambleControl_ADDR 0x7
#define csr_PostSequenceReg0b0s1_ADDR 0x7
#define csr_Seq0BGPR7_ADDR 0x807
#define csr_SequenceReg0b72s1_ADDR 0x107
#define csr_SequenceReg0b157s2_ADDR 0x207
#define csr_SequenceReg0b243s0_ADDR 0x307
#define csr_PieVecCfg2_ADDR 0x7
#define csr_ZCalCompOffset_ADDR 0x307
#define csr_TxDcaMode_ADDR 0x7
#define csr_DMIPinPresent_ADDR 0x8
#define csr_PsDmaXlatOffset0_ADDR 0x108
#define csr_PostSequenceReg0b0s2_ADDR 0x8
#define csr_Seq0BGPR8_ADDR 0x808
#define csr_SequenceReg0b72s2_ADDR 0x108
#define csr_SequenceReg0b158s0_ADDR 0x208
#define csr_SequenceReg0b243s1_ADDR 0x308
#define csr_ZCalPUOffset_ADDR 0x308
#define csr_TxACDcaCtrl_ADDR 0x8
#define csr_CkDisVal_ADDR 0x9
#define csr_PsDmaXlatOffset1_ADDR 0x109
#define csr_PostSequenceReg0b1s0_ADDR 0x9
#define csr_Seq0BGPR9_ADDR 0x809
#define csr_SequenceReg0b73s0_ADDR 0x109
#define csr_SequenceReg0b158s1_ADDR 0x209
#define csr_SequenceReg0b243s2_ADDR 0x309
#define csr_ZCalCompOvr_ADDR 0x309
#define csr_RxDfeModeCfg_ADDR 0x9
#define csr_PsDmaXlatOffset2_ADDR 0x10a
#define csr_PostSequenceReg0b1s1_ADDR 0xa
#define csr_Seq0BGPR10_ADDR 0x80a
#define csr_SequenceReg0b73s1_ADDR 0x10a
#define csr_SequenceReg0b158s2_ADDR 0x20a
#define csr_SequenceReg0b244s0_ADDR 0x30a
#define csr_AcDllLockParam_ADDR 0xa
#define csr_ZCalPUOvr_ADDR 0x30a
#define csr_DxRxStandbyEn_ADDR 0xa
#define csr_PsDmaXlatOffset3_ADDR 0x10b
#define csr_PostSequenceReg0b1s2_ADDR 0xb
#define csr_Seq0BGPR11_ADDR 0x80b
#define csr_SequenceReg0b73s2_ADDR 0x10b
#define csr_SequenceReg0b159s0_ADDR 0x20b
#define csr_SequenceReg0b244s1_ADDR 0x30b
#define csr_ZCalCompCtrl_ADDR 0x30b
#define csr_DxDigStrobeMode_ADDR 0xb
#define csr_PsDmaXlatLen0_ADDR 0x10c
#define csr_Seq0BDisableFlag0_ADDR 0xc
#define csr_Seq0BGPR12_ADDR 0x80c
#define csr_SequenceReg0b74s0_ADDR 0x10c
#define csr_SequenceReg0b159s1_ADDR 0x20c
#define csr_SequenceReg0b244s2_ADDR 0x30c
#define csr_ZCalSlewRateCtrl_ADDR 0x30c
#define csr_PptDqsCntInvTrnTg0_ADDR 0xc
#define csr_AcPipeEn_ADDR 0xc
#define csr_HwtMRL_ADDR 0xd
#define csr_PsDmaXlatLen1_ADDR 0x10d
#define csr_Seq0BDisableFlag1_ADDR 0xd
#define csr_Seq0BGPR13_ADDR 0x80d
#define csr_SequenceReg0b74s1_ADDR 0x10d
#define csr_SequenceReg0b159s2_ADDR 0x20d
#define csr_SequenceReg0b245s0_ADDR 0x30d
#define csr_ZCalClrFirstRunDone_ADDR 0x30d
#define csr_PptDqsCntInvTrnTg1_ADDR 0xd
#define csr_PsDmaXlatLen2_ADDR 0x10e
#define csr_Seq0BDisableFlag2_ADDR 0xe
#define csr_Seq0BGPR14_ADDR 0x80e
#define csr_SequenceReg0b74s2_ADDR 0x10e
#define csr_SequenceReg0b160s0_ADDR 0x20e
#define csr_SequenceReg0b245s1_ADDR 0x30e
#define csr_ZCalPDSearchGainTV_ADDR 0x30e
#define csr_DfiCtrlMsgCode_ADDR 0xe
#define csr_PsDmaXlatLen3_ADDR 0x10f
#define csr_Seq0BDisableFlag3_ADDR 0xf
#define csr_Seq0BGPR15_ADDR 0x80f
#define csr_SequenceReg0b75s0_ADDR 0x10f
#define csr_SequenceReg0b160s1_ADDR 0x20f
#define csr_SequenceReg0b245s2_ADDR 0x30f
#define csr_ZCalAnaSettlingTime_ADDR 0x30f
#define csr_RxReplicaCtl04_ADDR 0xf
#define csr_RxClkT2UIDlyTg0_ADDR 0x10
#define csr_PsDmaXlatBase0_ADDR 0x110
#define csr_Seq0BDisableFlag4_ADDR 0x10
#define csr_SequenceReg0b75s1_ADDR 0x110
#define csr_SequenceReg0b160s2_ADDR 0x210
#define csr_SequenceReg0b246s0_ADDR 0x310
#define csr_ZCalReset_ADDR 0x310
#define csr_PPTTrainSetup_ADDR 0x10
#define csr_RxClkT2UIDlyTg1_ADDR 0x11
#define csr_PPGCCtrl1_ADDR 0x11
#define csr_PsDmaXlatBase1_ADDR 0x111
#define csr_Seq0BDisableFlag5_ADDR 0x11
#define csr_SequenceReg0b75s2_ADDR 0x111
#define csr_SequenceReg0b161s0_ADDR 0x211
#define csr_SequenceReg0b246s1_ADDR 0x311
#define csr_ZCalRun_ADDR 0x311
#define csr_PPTTrainSetup2_ADDR 0x11
#define csr_RxClkC2UIDlyTg0_ADDR 0x12
#define csr_PsDmaXlatBase2_ADDR 0x112
#define csr_Seq0BDisableFlag6_ADDR 0x12
#define csr_SequenceReg0b76s0_ADDR 0x112
#define csr_SequenceReg0b161s1_ADDR 0x212
#define csr_SequenceReg0b246s2_ADDR 0x312
#define csr_DllGainCtl_ADDR 0x12
#define csr_ZCalBusy_ADDR 0x312
#define csr_RxClkC2UIDlyTg1_ADDR 0x13
#define csr_PsDmaXlatBase3_ADDR 0x113
#define csr_Seq0BDisableFlag7_ADDR 0x13
#define csr_SequenceReg0b76s1_ADDR 0x113
#define csr_SequenceReg0b161s2_ADDR 0x213
#define csr_SequenceReg0b247s0_ADDR 0x313
#define csr_DbyteRxDqsModeCntrl_ADDR 0x13
#define csr_ZCalCompResult_ADDR 0x313
#define csr_RxReplicaRangeVal_ADDR 0x14
#define csr_PsDmaXlatBase4_ADDR 0x114
#define csr_Seq0BDisableFlag8_ADDR 0x14
#define csr_SequenceReg0b76s2_ADDR 0x114
#define csr_SequenceReg0b162s0_ADDR 0x214
#define csr_SequenceReg0b247s1_ADDR 0x314
#define csr_ZCalPUResult_ADDR 0x314
#define csr_TrackingModeCntrl_ADDR 0x14
#define csr_PsDmaXlatBase5_ADDR 0x115
#define csr_Seq0BDisableFlag9_ADDR 0x15
#define csr_SequenceReg0b77s0_ADDR 0x115
#define csr_SequenceReg0b162s1_ADDR 0x215
#define csr_SequenceReg0b247s2_ADDR 0x315
#define csr_SingleEndedMode_ADDR 0x15
#define csr_ZCalPDResult_ADDR 0x315
#define csr_PptWck2DqoCntInvTrnTg0_ADDR 0x15
#define csr_PsDmaXlatBase6_ADDR 0x116
#define csr_Seq0BDisableFlag10_ADDR 0x16
#define csr_SequenceReg0b77s1_ADDR 0x116
#define csr_SequenceReg0b162s2_ADDR 0x216
#define csr_SequenceReg0b248s0_ADDR 0x316
#define csr_RxStandbyExtnd_ADDR 0x16
#define csr_ZCalCodePU_ADDR 0x316
#define csr_PptWck2DqoCntInvTrnTg1_ADDR 0x16
#define csr_PsDmaXlatBase7_ADDR 0x117
#define csr_Seq0BDisableFlag11_ADDR 0x17
#define csr_SequenceReg0b77s2_ADDR 0x117
#define csr_SequenceReg0b163s0_ADDR 0x217
#define csr_SequenceReg0b248s1_ADDR 0x317
#define csr_DxDllLockParam_ADDR 0x17
#define csr_ZCalCodePD_ADDR 0x317
#define csr_DbyteReserved0_ADDR 0x17
#define csr_PsDmaXlatBase8_ADDR 0x118
#define csr_Seq0BDisableFlag12_ADDR 0x18
#define csr_SequenceReg0b78s0_ADDR 0x118
#define csr_SequenceReg0b163s1_ADDR 0x218
#define csr_SequenceReg0b248s2_ADDR 0x318
#define csr_ZCalCompSearchSeed_ADDR 0x318
#define csr_DbyteReserved1_ADDR 0x18
#define csr_DfiCtrlRxFifoRst_ADDR 0x18
#define csr_PsDmaXlatBase9_ADDR 0x119
#define csr_Seq0BDisableFlag13_ADDR 0x19
#define csr_SequenceReg0b78s1_ADDR 0x119
#define csr_SequenceReg0b163s2_ADDR 0x219
#define csr_SequenceReg0b249s0_ADDR 0x319
#define csr_ZCalPUSearchSeed_ADDR 0x319
#define csr_MtestMuxSel_ADDR 0x1a
#define csr_PsDmaXlatBase10_ADDR 0x11a
#define csr_Seq0BDisableFlag14_ADDR 0x1a
#define csr_SequenceReg0b78s2_ADDR 0x11a
#define csr_SequenceReg0b164s0_ADDR 0x21a
#define csr_SequenceReg0b249s1_ADDR 0x31a
#define csr_ZCalPDSearchSeed_ADDR 0x31a
#define csr_InhibitTxRdPtrInit_ADDR 0x1b
#define csr_PsDmaXlatBase11_ADDR 0x11b
#define csr_Seq0BDisableFlag15_ADDR 0x1b
#define csr_SequenceReg0b79s0_ADDR 0x11b
#define csr_SequenceReg0b164s1_ADDR 0x21b
#define csr_SequenceReg0b249s2_ADDR 0x31b
#define csr_ZCalCompSearchGainIV_ADDR 0x31b
#define csr_PhyInterruptEnable_ADDR 0x11b
#define csr_AllowInhibitTxRdPtrInit_ADDR 0x1c
#define csr_PsDmaXlatBase12_ADDR 0x11c
#define csr_StartVector0b0_ADDR 0x1c
#define csr_SequenceReg0b79s1_ADDR 0x11c
#define csr_SequenceReg0b164s2_ADDR 0x21c
#define csr_SequenceReg0b250s0_ADDR 0x31c
#define csr_ZCalCompSearchGainTV_ADDR 0x31c
#define csr_PhyInterruptFWControl_ADDR 0x11c
#define csr_PsDmaXlatBase13_ADDR 0x11d
#define csr_StartVector0b1_ADDR 0x1d
#define csr_SequenceReg0b79s2_ADDR 0x11d
#define csr_SequenceReg0b165s0_ADDR 0x21d
#define csr_SequenceReg0b250s1_ADDR 0x31d
#define csr_ZCalPUSearchGainIV_ADDR 0x31d
#define csr_PhyInterruptMask_ADDR 0x11d
#define csr_PsDmaXlatBase14_ADDR 0x11e
#define csr_StartVector0b2_ADDR 0x1e
#define csr_SequenceReg0b80s0_ADDR 0x11e
#define csr_SequenceReg0b165s1_ADDR 0x21e
#define csr_SequenceReg0b250s2_ADDR 0x31e
#define csr_ZCalPUSearchGainTV_ADDR 0x31e
#define csr_PhyInterruptClear_ADDR 0x11e
#define csr_PsDmaXlatBase15_ADDR 0x11f
#define csr_StartVector0b3_ADDR 0x1f
#define csr_SequenceReg0b80s1_ADDR 0x11f
#define csr_SequenceReg0b165s2_ADDR 0x21f
#define csr_SequenceReg0b251s0_ADDR 0x31f
#define csr_ZCalPDSearchGainIV_ADDR 0x31f
#define csr_PhyInterruptStatus_ADDR 0x11f
#define csr_RxEnDlyTg0_ADDR 0x20
#define csr_PsDmaHalfSpeed_ADDR 0x120
#define csr_StartVector0b4_ADDR 0x20
#define csr_SequenceReg0b80s2_ADDR 0x120
#define csr_SequenceReg0b166s0_ADDR 0x220
#define csr_SequenceReg0b251s1_ADDR 0x320
#define csr_ZQUpdate_ADDR 0x320
#define csr_ACSMRunCtrl_ADDR 0x20
#define csr_RxEnDlyTg1_ADDR 0x21
#define csr_PsDmaRamSize_ADDR 0x121
#define csr_StartVector0b5_ADDR 0x21
#define csr_SequenceReg0b81s0_ADDR 0x121
#define csr_SequenceReg0b166s1_ADDR 0x221
#define csr_SequenceReg0b251s2_ADDR 0x321
#define csr_ZQCalCodePU_ADDR 0x321
#define csr_ACSMDone_ADDR 0x21
#define csr_StartVector0b6_ADDR 0x22
#define csr_SequenceReg0b81s1_ADDR 0x122
#define csr_SequenceReg0b166s2_ADDR 0x222
#define csr_SequenceReg0b252s0_ADDR 0x322
#define csr_ZQCalCodePD_ADDR 0x322
#define csr_PhyInterruptOverride_ADDR 0x122
#define csr_ACSMStartAddr_ADDR 0x22
#define csr_StartVector0b7_ADDR 0x23
#define csr_SequenceReg0b81s2_ADDR 0x123
#define csr_SequenceReg0b167s0_ADDR 0x223
#define csr_SequenceReg0b252s1_ADDR 0x323
#define csr_ZQCalBaseCtrl_ADDR 0x323
#define csr_ACSMStopAddr_ADDR 0x23
#define csr_RxDigStrbDlyTg0_ADDR 0x24
#define csr_PrbsTapDly0_ADDR 0x24
#define csr_StartVector0b8_ADDR 0x24
#define csr_SequenceReg0b82s0_ADDR 0x124
#define csr_SequenceReg0b167s1_ADDR 0x224
#define csr_SequenceReg0b252s2_ADDR 0x324
#define csr_AcsmPtrXlat0_ADDR 0x124
#define csr_ZQCalCodeOffsetPU_ADDR 0x324
#define csr_ACSMLastAddr_ADDR 0x24
#define csr_RxDigStrbDlyTg1_ADDR 0x25
#define csr_PrbsTapDly1_ADDR 0x25
#define csr_StartVector0b9_ADDR 0x25
#define csr_SequenceReg0b82s1_ADDR 0x125
#define csr_SequenceReg0b167s2_ADDR 0x225
#define csr_SequenceReg0b253s0_ADDR 0x325
#define csr_AcsmPtrXlat1_ADDR 0x125
#define csr_ZQCalCodeOffsetPD_ADDR 0x325
#define csr_ACSMAlgaIncVal_ADDR 0x25
#define csr_TxDqDlyTg0_ADDR 0x26
#define csr_PrbsTapDly2_ADDR 0x26
#define csr_StartVector0b10_ADDR 0x26
#define csr_SequenceReg0b82s2_ADDR 0x126
#define csr_SequenceReg0b168s0_ADDR 0x226
#define csr_SequenceReg0b253s1_ADDR 0x326
#define csr_AcsmPtrXlat2_ADDR 0x126
#define csr_ZQCalCodeOvrPU_ADDR 0x326
#define csr_ACSMAddressMask_ADDR 0x26
#define csr_TxDqDlyTg1_ADDR 0x27
#define csr_PrbsTapDly3_ADDR 0x27
#define csr_StartVector0b11_ADDR 0x27
#define csr_SequenceReg0b83s0_ADDR 0x127
#define csr_SequenceReg0b168s1_ADDR 0x227
#define csr_SequenceReg0b253s2_ADDR 0x327
#define csr_AcsmPtrXlat3_ADDR 0x127
#define csr_ZQCalCodeOvrPD_ADDR 0x327
#define csr_ACSMOuterLoopRepeatCnt_ADDR 0x27
#define csr_TxDqsDlyTg0_ADDR 0x28
#define csr_PrbsTapDly4_ADDR 0x28
#define csr_StartVector0b12_ADDR 0x28
#define csr_SequenceReg0b83s1_ADDR 0x128
#define csr_SequenceReg0b168s2_ADDR 0x228
#define csr_SequenceReg0b254s0_ADDR 0x328
#define csr_AcsmPtrXlat4_ADDR 0x128
#define csr_VrefDacRefCtl_ADDR 0x328
#define csr_ACSMCkeControl_ADDR 0x28
#define csr_TxDqsDlyTg1_ADDR 0x29
#define csr_PrbsTapDly5_ADDR 0x29
#define csr_StartVector0b13_ADDR 0x29
#define csr_SequenceReg0b83s2_ADDR 0x129
#define csr_SequenceReg0b169s0_ADDR 0x229
#define csr_SequenceReg0b254s1_ADDR 0x329
#define csr_AcsmPtrXlat5_ADDR 0x129
#define csr_ACSMCkeStatus_ADDR 0x29
#define csr_TxWckDlyTg0_ADDR 0x2a
#define csr_PrbsTapDly6_ADDR 0x2a
#define csr_StartVector0b14_ADDR 0x2a
#define csr_SequenceReg0b84s0_ADDR 0x12a
#define csr_SequenceReg0b169s1_ADDR 0x22a
#define csr_SequenceReg0b254s2_ADDR 0x32a
#define csr_AcsmPtrXlat6_ADDR 0x12a
#define csr_ACSMWckEnControl_ADDR 0x2a
#define csr_TxWckDlyTg1_ADDR 0x2b
#define csr_PrbsTapDly7_ADDR 0x2b
#define csr_StartVector0b15_ADDR 0x2b
#define csr_SequenceReg0b84s1_ADDR 0x12b
#define csr_SequenceReg0b169s2_ADDR 0x22b
#define csr_SequenceReg0b255s0_ADDR 0x32b
#define csr_AcsmPtrXlat7_ADDR 0x12b
#define csr_ACSMWckEnStatus_ADDR 0x2b
#define csr_Seq0bWaitCondSel_ADDR 0x2c
#define csr_SequenceReg0b84s2_ADDR 0x12c
#define csr_SequenceReg0b170s0_ADDR 0x22c
#define csr_SequenceReg0b255s1_ADDR 0x32c
#define csr_AcsmPtrXlat8_ADDR 0x12c
#define csr_ACSMRxEnPulse_ADDR 0x2c
#define csr_PhyInLP3_ADDR 0x2d
#define csr_SequenceReg0b85s0_ADDR 0x12d
#define csr_SequenceReg0b170s1_ADDR 0x22d
#define csr_SequenceReg0b255s2_ADDR 0x32d
#define csr_AcsmPtrXlat9_ADDR 0x12d
#define csr_ACSMRxValPulse_ADDR 0x2d
#define csr_SequenceReg0b0s0_ADDR 0x2e
#define csr_SequenceReg0b85s1_ADDR 0x12e
#define csr_SequenceReg0b170s2_ADDR 0x22e
#define csr_AcsmPtrXlat10_ADDR 0x12e
#define csr_TxSlewDIFF0_ADDR 0x2e
#define csr_ACSMTxEnPulse_ADDR 0x2e
#define csr_SequenceReg0b0s1_ADDR 0x2f
#define csr_SequenceReg0b85s2_ADDR 0x12f
#define csr_SequenceReg0b171s0_ADDR 0x22f
#define csr_AcsmPtrXlat11_ADDR 0x12f
#define csr_TxSlewDIFF1_ADDR 0x2f
#define csr_ACSMWrcsPulse_ADDR 0x2f
#define csr_GenPrbsByte0_ADDR 0x30
#define csr_SequenceReg0b0s2_ADDR 0x30
#define csr_SequenceReg0b86s0_ADDR 0x130
#define csr_SequenceReg0b171s1_ADDR 0x230
#define csr_AcsmPtrXlat12_ADDR 0x130
#define csr_TxImpedanceCMOS0_ADDR 0x330
#define csr_TxModeCtlSE0_ADDR 0x30
#define csr_DctWriteOnly_ADDR 0x30
#define csr_DctWriteOnlyShadow_ADDR 0x30
#define csr_ACSMRdcsPulse_ADDR 0x30
#define csr_GenPrbsByte1_ADDR 0x31
#define csr_SequenceReg0b1s0_ADDR 0x31
#define csr_SequenceReg0b86s1_ADDR 0x131
#define csr_SequenceReg0b171s2_ADDR 0x231
#define csr_AcsmPtrXlat13_ADDR 0x131
#define csr_TxImpedanceCMOS1_ADDR 0x331
#define csr_TxModeCtlSE1_ADDR 0x31
#define csr_DctWriteProt_ADDR 0x31
#define csr_ACSMInfiniteOLRC_ADDR 0x31
#define csr_GenPrbsByte2_ADDR 0x32
#define csr_SequenceReg0b1s1_ADDR 0x32
#define csr_SequenceReg0b86s2_ADDR 0x132
#define csr_SequenceReg0b172s0_ADDR 0x232
#define csr_AcsmPtrXlat14_ADDR 0x132
#define csr_UctWriteOnly_ADDR 0x32
#define csr_UctWriteOnlyShadow_ADDR 0x32
#define csr_ACSMDefaultAddr_ADDR 0x32
#define csr_GenPrbsByte3_ADDR 0x33
#define csr_SequenceReg0b1s2_ADDR 0x33
#define csr_SequenceReg0b87s0_ADDR 0x133
#define csr_SequenceReg0b172s1_ADDR 0x233
#define csr_AcsmPtrXlat15_ADDR 0x133
#define csr_TxSlewSE0_ADDR 0x33
#define csr_UctWriteProt_ADDR 0x33
#define csr_ACSMDefaultCs_ADDR 0x33
#define csr_GenPrbsByte4_ADDR 0x34
#define csr_SequenceReg0b2s0_ADDR 0x34
#define csr_SequenceReg0b87s1_ADDR 0x134
#define csr_SequenceReg0b172s2_ADDR 0x234
#define csr_AcsmPtrXlat16_ADDR 0x134
#define csr_TxSlewSE1_ADDR 0x34
#define csr_UctDatWriteOnly_ADDR 0x34
#define csr_UctDatWriteOnlyShadow_ADDR 0x34
#define csr_ACSMStaticCtrl_ADDR 0x34
#define csr_GenPrbsByte5_ADDR 0x35
#define csr_SequenceReg0b2s1_ADDR 0x35
#define csr_SequenceReg0b87s2_ADDR 0x135
#define csr_SequenceReg0b173s0_ADDR 0x235
#define csr_AcsmPtrXlat17_ADDR 0x135
#define csr_TxModeCtlDIFF0_ADDR 0x35
#define csr_NeverGateCsrClock_ADDR 0x35
#define csr_UctDatWriteProt_ADDR 0x35
#define csr_ACSMWckWriteStaticLoPulse_ADDR 0x35
#define csr_GenPrbsByte6_ADDR 0x36
#define csr_SequenceReg0b2s2_ADDR 0x36
#define csr_SequenceReg0b88s0_ADDR 0x136
#define csr_SequenceReg0b173s1_ADDR 0x236
#define csr_AcsmPtrXlat18_ADDR 0x136
#define csr_TxModeCtlDIFF1_ADDR 0x36
#define csr_NeverGateAcCsrClock_ADDR 0x36
#define csr_UctlErr_ADDR 0x36
#define csr_ACSMWckWriteStaticHiPulse_ADDR 0x36
#define csr_GenPrbsByte7_ADDR 0x37
#define csr_SequenceReg0b3s0_ADDR 0x37
#define csr_SequenceReg0b88s1_ADDR 0x137
#define csr_SequenceReg0b173s2_ADDR 0x237
#define csr_AcsmPtrXlat19_ADDR 0x137
#define csr_RxVrefCtl_ADDR 0x37
#define csr_DfiCfgRdDataValidTicks_ADDR 0x37
#define csr_ACSMWckWriteTogglePulse_ADDR 0x37
#define csr_GenPrbsByte8_ADDR 0x38
#define csr_SequenceReg0b3s1_ADDR 0x38
#define csr_SequenceReg0b88s2_ADDR 0x138
#define csr_SequenceReg0b174s0_ADDR 0x238
#define csr_AcsmPtrXlat20_ADDR 0x138
#define csr_RxModeCtlSE0_ADDR 0x38
#define csr_ACSMWckWriteFastTogglePulse_ADDR 0x38
#define csr_GenPrbsByte9_ADDR 0x39
#define csr_SequenceReg0b3s2_ADDR 0x39
#define csr_SequenceReg0b89s0_ADDR 0x139
#define csr_SequenceReg0b174s1_ADDR 0x239
#define csr_AcsmPtrXlat21_ADDR 0x139
#define csr_RxModeCtlSE1_ADDR 0x39
#define csr_RxModeCtlRxReplica_ADDR 0x39
#define csr_ACSMWckReadStaticLoPulse_ADDR 0x39
#define csr_GenPrbsByte10_ADDR 0x3a
#define csr_SequenceReg0b4s0_ADDR 0x3a
#define csr_SequenceReg0b89s1_ADDR 0x13a
#define csr_SequenceReg0b174s2_ADDR 0x23a
#define csr_AcsmPtrXlat22_ADDR 0x13a
#define csr_RxModeCtlDIFF0_ADDR 0x3a
#define csr_ACSMWckReadStaticHiPulse_ADDR 0x3a
#define csr_GenPrbsByte11_ADDR 0x3b
#define csr_SequenceReg0b4s1_ADDR 0x3b
#define csr_SequenceReg0b89s2_ADDR 0x13b
#define csr_SequenceReg0b175s0_ADDR 0x23b
#define csr_AcsmPtrXlat23_ADDR 0x13b
#define csr_RxModeCtlDIFF1_ADDR 0x3b
#define csr_ACSMWckReadTogglePulse_ADDR 0x3b
#define csr_GenPrbsByte12_ADDR 0x3c
#define csr_SequenceReg0b4s2_ADDR 0x3c
#define csr_SequenceReg0b90s0_ADDR 0x13c
#define csr_SequenceReg0b175s1_ADDR 0x23c
#define csr_AcsmPtrXlat24_ADDR 0x13c
#define csr_RxGainCurrAdjDIFF0_ADDR 0x3c
#define csr_ACSMWckReadFastTogglePulse_ADDR 0x3c
#define csr_GenPrbsByte13_ADDR 0x3d
#define csr_SequenceReg0b5s0_ADDR 0x3d
#define csr_SequenceReg0b90s1_ADDR 0x13d
#define csr_SequenceReg0b175s2_ADDR 0x23d
#define csr_AcsmPtrXlat25_ADDR 0x13d
#define csr_RxGainCurrAdjDIFF1_ADDR 0x3d
#define csr_ACSMWckFreqSwStaticLoPulse_ADDR 0x3d
#define csr_GenPrbsByte14_ADDR 0x3e
#define csr_SequenceReg0b5s1_ADDR 0x3e
#define csr_SequenceReg0b90s2_ADDR 0x13e
#define csr_SequenceReg0b176s0_ADDR 0x23e
#define csr_AcsmPtrXlat26_ADDR 0x13e
#define csr_RxGainCurrAdjRxReplica_ADDR 0x3e
#define csr_ACSMWckFreqSwStaticHiPulse_ADDR 0x3e
#define csr_GenPrbsByte15_ADDR 0x3f
#define csr_SequenceReg0b5s2_ADDR 0x3f
#define csr_SequenceReg0b91s0_ADDR 0x13f
#define csr_SequenceReg0b176s1_ADDR 0x23f
#define csr_AcsmPtrXlat27_ADDR 0x13f
#define csr_ACSMWckFreqSwTogglePulse_ADDR 0x3f
#define csr_SequenceReg0b6s0_ADDR 0x40
#define csr_SequenceReg0b91s1_ADDR 0x140
#define csr_SequenceReg0b176s2_ADDR 0x240
#define csr_AcsmPtrXlat28_ADDR 0x140
#define csr_TxImpedanceSE0_ADDR 0x40
#define csr_ACSMWckFreqSwFastTogglePulse_ADDR 0x40
#define csr_Dfi0DebugControl_ADDR 0x40
#define csr_SequenceReg0b6s1_ADDR 0x41
#define csr_SequenceReg0b91s2_ADDR 0x141
#define csr_SequenceReg0b177s0_ADDR 0x241
#define csr_AcsmPtrXlat29_ADDR 0x141
#define csr_TxImpedanceSE1_ADDR 0x41
#define csr_ACSMWckFreeRunMode_ADDR 0x41
#define csr_Dfi0DebugCapture0_ADDR 0x41
#define csr_SequenceReg0b6s2_ADDR 0x42
#define csr_SequenceReg0b92s0_ADDR 0x142
#define csr_SequenceReg0b177s1_ADDR 0x242
#define csr_AcsmPtrXlat30_ADDR 0x142
#define csr_TxImpedanceDIFF0T_ADDR 0x42
#define csr_ACSMLowSpeedClockEnable_ADDR 0x42
#define csr_Dfi0DebugCapture1_ADDR 0x42
#define csr_SequenceReg0b7s0_ADDR 0x43
#define csr_SequenceReg0b92s1_ADDR 0x143
#define csr_SequenceReg0b177s2_ADDR 0x243
#define csr_AcsmPtrXlat31_ADDR 0x143
#define csr_TxImpedanceDIFF0C_ADDR 0x43
#define csr_MasterReserved_ADDR 0x43
#define csr_Dfi0DebugPerfCtrEn_ADDR 0x43
#define csr_SequenceReg0b7s1_ADDR 0x44
#define csr_SequenceReg0b92s2_ADDR 0x144
#define csr_SequenceReg0b178s0_ADDR 0x244
#define csr_AcsmPtrXlat32_ADDR 0x144
#define csr_TxImpedanceDIFF1T_ADDR 0x44
#define csr_ACSMLowSpeedClockDelay_ADDR 0x44
#define csr_Dfi0DebugPerfCtr_ADDR 0x44
#define csr_SequenceReg0b7s2_ADDR 0x45
#define csr_SequenceReg0b93s0_ADDR 0x145
#define csr_SequenceReg0b178s1_ADDR 0x245
#define csr_AcsmPtrXlat33_ADDR 0x145
#define csr_TxImpedanceDIFF1C_ADDR 0x45
#define csr_ACSMRptCntOverride_ADDR 0x45
#define csr_SequenceReg0b8s0_ADDR 0x46
#define csr_SequenceReg0b93s1_ADDR 0x146
#define csr_SequenceReg0b178s2_ADDR 0x246
#define csr_AcsmPtrXlat34_ADDR 0x146
#define csr_ACSMRptCntDbl_ADDR 0x46
#define csr_SequenceReg0b8s1_ADDR 0x47
#define csr_SequenceReg0b93s2_ADDR 0x147
#define csr_SequenceReg0b179s0_ADDR 0x247
#define csr_AcsmPtrXlat35_ADDR 0x147
#define csr_ACSMParityStatus_ADDR 0x47
#define csr_SequenceReg0b8s2_ADDR 0x48
#define csr_SequenceReg0b94s0_ADDR 0x148
#define csr_SequenceReg0b179s1_ADDR 0x248
#define csr_AcsmPtrXlat36_ADDR 0x148
#define csr_OdtImpedanceSE0_ADDR 0x48
#define csr_Dfi1DebugControl_ADDR 0x48
#define csr_SequenceReg0b9s0_ADDR 0x49
#define csr_SequenceReg0b94s1_ADDR 0x149
#define csr_SequenceReg0b179s2_ADDR 0x249
#define csr_AcsmPtrXlat37_ADDR 0x149
#define csr_OdtImpedanceSE1_ADDR 0x49
#define csr_PllCtrl3_ADDR 0x49
#define csr_Dfi1DebugCapture0_ADDR 0x49
#define csr_SequenceReg0b9s1_ADDR 0x4a
#define csr_SequenceReg0b94s2_ADDR 0x14a
#define csr_SequenceReg0b180s0_ADDR 0x24a
#define csr_AcsmPtrXlat38_ADDR 0x14a
#define csr_OdtImpedanceDIFF0T_ADDR 0x4a
#define csr_PllCtrl1_ADDR 0x4a
#define csr_Dfi1DebugCapture1_ADDR 0x4a
#define csr_SequenceReg0b9s2_ADDR 0x4b
#define csr_SequenceReg0b95s0_ADDR 0x14b
#define csr_SequenceReg0b180s1_ADDR 0x24b
#define csr_AcsmPtrXlat39_ADDR 0x14b
#define csr_OdtImpedanceDIFF0C_ADDR 0x4b
#define csr_PllCtrl4_ADDR 0x4b
#define csr_Dfi1DebugPerfCtrEn_ADDR 0x4b
#define csr_SequenceReg0b10s0_ADDR 0x4c
#define csr_SequenceReg0b95s1_ADDR 0x14c
#define csr_SequenceReg0b180s2_ADDR 0x24c
#define csr_AcsmPtrXlat40_ADDR 0x14c
#define csr_OdtImpedanceDIFF1T_ADDR 0x4c
#define csr_PllCtrl5_ADDR 0x4c
#define csr_Dfi1DebugPerfCtr_ADDR 0x4c
#define csr_SequenceReg0b10s1_ADDR 0x4d
#define csr_SequenceReg0b95s2_ADDR 0x14d
#define csr_SequenceReg0b181s0_ADDR 0x24d
#define csr_AcsmPtrXlat41_ADDR 0x14d
#define csr_OdtImpedanceDIFF1C_ADDR 0x4d
#define csr_PllCtrl6_ADDR 0x4d
#define csr_SequenceReg0b10s2_ADDR 0x4e
#define csr_SequenceReg0b96s0_ADDR 0x14e
#define csr_SequenceReg0b181s1_ADDR 0x24e
#define csr_AcsmPtrXlat42_ADDR 0x14e
#define csr_VrefDAC0_ADDR 0x4e
#define csr_PllDacValIn_ADDR 0x4e
#define csr_SequenceReg0b11s0_ADDR 0x4f
#define csr_SequenceReg0b96s1_ADDR 0x14f
#define csr_SequenceReg0b181s2_ADDR 0x24f
#define csr_AcsmPtrXlat43_ADDR 0x14f
#define csr_VrefDAC1_ADDR 0x4f
#define csr_SequenceReg0b11s1_ADDR 0x50
#define csr_SequenceReg0b96s2_ADDR 0x150
#define csr_SequenceReg0b182s0_ADDR 0x250
#define csr_AcsmPtrXlat44_ADDR 0x150
#define csr_VrefDAC2_ADDR 0x50
#define csr_ATestMode_ADDR 0x50
#define csr_AcVrefDAC0_ADDR 0x50
#define csr_SequenceReg0b11s2_ADDR 0x51
#define csr_SequenceReg0b97s0_ADDR 0x151
#define csr_SequenceReg0b182s1_ADDR 0x251
#define csr_AcsmPtrXlat45_ADDR 0x151
#define csr_VrefDAC3_ADDR 0x51
#define csr_DfiMode_ADDR 0x51
#define csr_AcVrefDAC1_ADDR 0x51
#define csr_MtestPgmInfo_ADDR 0x52
#define csr_SequenceReg0b12s0_ADDR 0x52
#define csr_SequenceReg0b97s1_ADDR 0x152
#define csr_SequenceReg0b182s2_ADDR 0x252
#define csr_AcsmPtrXlat46_ADDR 0x152
#define csr_RxDfe0FifoCheckStatus_ADDR 0x52
#define csr_AcVrefDAC2_ADDR 0x52
#define csr_SequenceReg0b12s1_ADDR 0x53
#define csr_SequenceReg0b97s2_ADDR 0x153
#define csr_SequenceReg0b183s0_ADDR 0x253
#define csr_AcsmPtrXlat47_ADDR 0x153
#define csr_RxDfe1FifoCheckStatus_ADDR 0x53
#define csr_AcVrefDAC3_ADDR 0x53
#define csr_SequenceReg0b12s2_ADDR 0x54
#define csr_SequenceReg0b98s0_ADDR 0x154
#define csr_SequenceReg0b183s1_ADDR 0x254
#define csr_AcsmPtrXlat48_ADDR 0x154
#define csr_PMIEnable_ADDR 0x54
#define csr_RxDfe0FifoChkErrVal_ADDR 0x54
#define csr_SequenceReg0b13s0_ADDR 0x55
#define csr_SequenceReg0b98s1_ADDR 0x155
#define csr_SequenceReg0b183s2_ADDR 0x255
#define csr_AcsmPtrXlat49_ADDR 0x155
#define csr_PhyTID_ADDR 0x55
#define csr_RxDfe1FifoChkErrVal_ADDR 0x55
#define csr_RxClkCntl_ADDR 0x56
#define csr_SequenceReg0b13s1_ADDR 0x56
#define csr_SequenceReg0b98s2_ADDR 0x156
#define csr_SequenceReg0b184s0_ADDR 0x256
#define csr_AcsmPtrXlat50_ADDR 0x156
#define csr_RxClkCntl1_ADDR 0x57
#define csr_WrLevBits_ADDR 0x57
#define csr_SequenceReg0b13s2_ADDR 0x57
#define csr_SequenceReg0b99s0_ADDR 0x157
#define csr_SequenceReg0b184s1_ADDR 0x257
#define csr_AcsmPtrXlat51_ADDR 0x157
#define csr_SequenceReg0b14s0_ADDR 0x58
#define csr_SequenceReg0b99s1_ADDR 0x158
#define csr_SequenceReg0b184s2_ADDR 0x258
#define csr_AcsmPtrXlat52_ADDR 0x158
#define csr_SequenceReg0b14s1_ADDR 0x59
#define csr_SequenceReg0b99s2_ADDR 0x159
#define csr_SequenceReg0b185s0_ADDR 0x259
#define csr_AcsmPtrXlat53_ADDR 0x159
#define csr_DbyteRxEnTrain_ADDR 0x59
#define csr_SequenceReg0b14s2_ADDR 0x5a
#define csr_SequenceReg0b100s0_ADDR 0x15a
#define csr_SequenceReg0b185s1_ADDR 0x25a
#define csr_TxDQSDcaCtrlTTg0_ADDR 0x5a
#define csr_Dfi0Status_ADDR 0x5a
#define csr_SequenceReg0b15s0_ADDR 0x5b
#define csr_SequenceReg0b100s1_ADDR 0x15b
#define csr_SequenceReg0b185s2_ADDR 0x25b
#define csr_TxDQSDcaCtrlTTg1_ADDR 0x5b
#define csr_Dfi1Status_ADDR 0x5b
#define csr_SequenceReg0b15s1_ADDR 0x5c
#define csr_SequenceReg0b100s2_ADDR 0x15c
#define csr_SequenceReg0b186s0_ADDR 0x25c
#define csr_TxDQSDcaCtrlCTg0_ADDR 0x5c
#define csr_SequenceReg0b15s2_ADDR 0x5d
#define csr_SequenceReg0b101s0_ADDR 0x15d
#define csr_SequenceReg0b186s1_ADDR 0x25d
#define csr_TxDQSDcaCtrlCTg1_ADDR 0x5d
#define csr_SequenceReg0b16s0_ADDR 0x5e
#define csr_SequenceReg0b101s1_ADDR 0x15e
#define csr_SequenceReg0b186s2_ADDR 0x25e
#define csr_TxWCKDcaCtrlTTg0_ADDR 0x5e
#define csr_SequenceReg0b16s1_ADDR 0x5f
#define csr_SequenceReg0b101s2_ADDR 0x15f
#define csr_SequenceReg0b187s0_ADDR 0x25f
#define csr_TxWCKDcaCtrlTTg1_ADDR 0x5f
#define csr_PrbsGenCtl_ADDR 0x60
#define csr_SequenceReg0b16s2_ADDR 0x60
#define csr_SequenceReg0b102s0_ADDR 0x160
#define csr_SequenceReg0b187s1_ADDR 0x260
#define csr_MemResetL_ADDR 0x60
#define csr_ACDiffCtl_ADDR 0x60
#define csr_TxWCKDcaCtrlCTg0_ADDR 0x60
#define csr_PrbsGenStateLo_ADDR 0x61
#define csr_SequenceReg0b17s0_ADDR 0x61
#define csr_SequenceReg0b102s1_ADDR 0x161
#define csr_SequenceReg0b187s2_ADDR 0x261
#define csr_ClrPORMemReset_ADDR 0x61
#define csr_TxWCKDcaCtrlCTg1_ADDR 0x61
#define csr_PrbsGenStateHi_ADDR 0x62
#define csr_SequenceReg0b17s1_ADDR 0x62
#define csr_SequenceReg0b102s2_ADDR 0x162
#define csr_SequenceReg0b188s0_ADDR 0x262
#define csr_RxWCKDcaCtrlTTg0_ADDR 0x62
#define csr_PrbsChkStateLo_ADDR 0x63
#define csr_SequenceReg0b17s2_ADDR 0x63
#define csr_SequenceReg0b103s0_ADDR 0x163
#define csr_SequenceReg0b188s1_ADDR 0x263
#define csr_RxWCKDcaCtrlTTg1_ADDR 0x63
#define csr_PrbsChkStateHi_ADDR 0x64
#define csr_SequenceReg0b18s0_ADDR 0x64
#define csr_SequenceReg0b103s1_ADDR 0x164
#define csr_SequenceReg0b188s2_ADDR 0x264
#define csr_RxWCKDcaCtrlCTg0_ADDR 0x64
#define csr_PrbsGenCtl1_ADDR 0x65
#define csr_SequenceReg0b18s1_ADDR 0x65
#define csr_SequenceReg0b103s2_ADDR 0x165
#define csr_SequenceReg0b189s0_ADDR 0x265
#define csr_RxWCKDcaCtrlCTg1_ADDR 0x65
#define csr_SequenceReg0b18s2_ADDR 0x66
#define csr_SequenceReg0b104s0_ADDR 0x166
#define csr_SequenceReg0b189s1_ADDR 0x266
#define csr_TxDQDcaCtrlTg0_ADDR 0x66
#define csr_SequenceReg0b19s0_ADDR 0x67
#define csr_SequenceReg0b104s1_ADDR 0x167
#define csr_SequenceReg0b189s2_ADDR 0x267
#define csr_TxDQDcaCtrlTg1_ADDR 0x67
#define csr_SequenceReg0b19s1_ADDR 0x68
#define csr_SequenceReg0b104s2_ADDR 0x168
#define csr_SequenceReg0b190s0_ADDR 0x268
#define csr_SequenceReg0b19s2_ADDR 0x69
#define csr_SequenceReg0b105s0_ADDR 0x169
#define csr_SequenceReg0b190s1_ADDR 0x269
#define csr_SequenceReg0b20s0_ADDR 0x6a
#define csr_SequenceReg0b105s1_ADDR 0x16a
#define csr_SequenceReg0b190s2_ADDR 0x26a
#define csr_SequenceReg0b20s1_ADDR 0x6b
#define csr_SequenceReg0b105s2_ADDR 0x16b
#define csr_SequenceReg0b191s0_ADDR 0x26b
#define csr_SequenceReg0b20s2_ADDR 0x6c
#define csr_SequenceReg0b106s0_ADDR 0x16c
#define csr_SequenceReg0b191s1_ADDR 0x26c
#define csr_SequenceReg0b21s0_ADDR 0x6d
#define csr_SequenceReg0b106s1_ADDR 0x16d
#define csr_SequenceReg0b191s2_ADDR 0x26d
#define csr_SequenceReg0b21s1_ADDR 0x6e
#define csr_SequenceReg0b106s2_ADDR 0x16e
#define csr_SequenceReg0b192s0_ADDR 0x26e
#define csr_PUBMODE_ADDR 0x6e
#define csr_SequenceReg0b21s2_ADDR 0x6f
#define csr_SequenceReg0b107s0_ADDR 0x16f
#define csr_SequenceReg0b192s1_ADDR 0x26f
#define csr_SequenceReg0b22s0_ADDR 0x70
#define csr_SequenceReg0b107s1_ADDR 0x170
#define csr_SequenceReg0b192s2_ADDR 0x270
#define csr_RxDfe0FifoInfo_ADDR 0x70
#define csr_DllTrainParam_ADDR 0x71
#define csr_SequenceReg0b22s1_ADDR 0x71
#define csr_SequenceReg0b107s2_ADDR 0x171
#define csr_SequenceReg0b193s0_ADDR 0x271
#define csr_RxDfe1FifoInfo_ADDR 0x71
#define csr_RxReplicaLcdlDbgCntl_ADDR 0x171
#define csr_HwtLpCsEnA_ADDR 0x72
#define csr_SequenceReg0b22s2_ADDR 0x72
#define csr_SequenceReg0b108s0_ADDR 0x172
#define csr_SequenceReg0b193s1_ADDR 0x272
#define csr_RxFifoVisibility_ADDR 0x72
#define csr_RxReplicaLcdlDbgCntl2_ADDR 0x172
#define csr_HwtLpCsEnB_ADDR 0x73
#define csr_SequenceReg0b23s0_ADDR 0x73
#define csr_SequenceReg0b108s1_ADDR 0x173
#define csr_SequenceReg0b193s2_ADDR 0x273
#define csr_RxDfe0FifoContents_ADDR 0x73
#define csr_RxReplicaLcdlStatus_ADDR 0xd73
#define csr_HwtLpCsEnBypass_ADDR 0x74
#define csr_SequenceReg0b23s1_ADDR 0x74
#define csr_SequenceReg0b108s2_ADDR 0x174
#define csr_SequenceReg0b194s0_ADDR 0x274
#define csr_RxDfe1FifoContents_ADDR 0x74
#define csr_RxReplicaLcdlStatus2_ADDR 0xd74
#define csr_SequenceReg0b23s2_ADDR 0x75
#define csr_SequenceReg0b109s0_ADDR 0x175
#define csr_SequenceReg0b194s1_ADDR 0x275
#define csr_WckDiffCtl_ADDR 0x75
#define csr_RxReplicaDllGainCtl_ADDR 0x175
#define csr_SequenceReg0b24s0_ADDR 0x76
#define csr_SequenceReg0b109s1_ADDR 0x176
#define csr_SequenceReg0b194s2_ADDR 0x276
#define csr_HwtCtrl_ADDR 0x77
#define csr_SequenceReg0b24s1_ADDR 0x77
#define csr_SequenceReg0b109s2_ADDR 0x177
#define csr_SequenceReg0b195s0_ADDR 0x277
#define csr_RxReplicaDllLockParam_ADDR 0x177
#define csr_SequenceReg0b24s2_ADDR 0x78
#define csr_SequenceReg0b110s0_ADDR 0x178
#define csr_SequenceReg0b195s1_ADDR 0x278
#define csr_DllControl_ADDR 0x78
#define csr_RxReplicaLcdlCalPhase_ADDR 0x178
#define csr_SequenceReg0b25s0_ADDR 0x79
#define csr_SequenceReg0b110s1_ADDR 0x179
#define csr_SequenceReg0b195s2_ADDR 0x279
#define csr_PulseDllUpdatePhase_ADDR 0x79
#define csr_RxReplicaLcdlCalCtrl_ADDR 0x179
#define csr_HwtControlOvr_ADDR 0x7a
#define csr_SequenceReg0b25s1_ADDR 0x7a
#define csr_SequenceReg0b110s2_ADDR 0x17a
#define csr_SequenceReg0b196s0_ADDR 0x27a
#define csr_ACSMNopAddr_ADDR 0x17a
#define csr_SequenceReg0b25s2_ADDR 0x7b
#define csr_SequenceReg0b111s0_ADDR 0x17b
#define csr_SequenceReg0b196s1_ADDR 0x27b
#define csr_SequenceReg0b26s0_ADDR 0x7c
#define csr_SequenceReg0b111s1_ADDR 0x17c
#define csr_SequenceReg0b196s2_ADDR 0x27c
#define csr_SequenceReg0b26s1_ADDR 0x7d
#define csr_SequenceReg0b111s2_ADDR 0x17d
#define csr_SequenceReg0b197s0_ADDR 0x27d
#define csr_HwtControlVal_ADDR 0x7e
#define csr_SequenceReg0b26s2_ADDR 0x7e
#define csr_SequenceReg0b112s0_ADDR 0x17e
#define csr_SequenceReg0b197s1_ADDR 0x27e
#define csr_SequenceReg0b27s0_ADDR 0x7f
#define csr_SequenceReg0b112s1_ADDR 0x17f
#define csr_SequenceReg0b197s2_ADDR 0x27f
#define csr_SequenceReg0b27s1_ADDR 0x80
#define csr_SequenceReg0b112s2_ADDR 0x180
#define csr_SequenceReg0b198s0_ADDR 0x280
#define csr_UcclkHclkEnables_ADDR 0x80
#define csr_Dq0LnSel_ADDR 0x80
#define csr_AcCoreLoopBackMode_ADDR 0x80
#define csr_SequenceReg0b27s2_ADDR 0x81
#define csr_SequenceReg0b113s0_ADDR 0x181
#define csr_SequenceReg0b198s1_ADDR 0x281
#define csr_Dq1LnSel_ADDR 0x81
#define csr_AcLoopBackEn_ADDR 0x81
#define csr_SequenceReg0b28s0_ADDR 0x82
#define csr_SequenceReg0b113s1_ADDR 0x182
#define csr_SequenceReg0b198s2_ADDR 0x282
#define csr_Dq2LnSel_ADDR 0x82
#define csr_AcRxPowerDown_ADDR 0x82
#define csr_ArcEccIndications_ADDR 0x82
#define csr_SequenceReg0b28s1_ADDR 0x83
#define csr_SequenceReg0b113s2_ADDR 0x183
#define csr_SequenceReg0b199s0_ADDR 0x283
#define csr_Dq3LnSel_ADDR 0x83
#define csr_ArcIccmSbErrCtr_ADDR 0x83
#define csr_SequenceReg0b28s2_ADDR 0x84
#define csr_SequenceReg0b114s0_ADDR 0x184
#define csr_SequenceReg0b199s1_ADDR 0x284
#define csr_LcdlCalPhase_ADDR 0x84
#define csr_Dq4LnSel_ADDR 0x84
#define csr_AcRxStandbyEn_ADDR 0x84
#define csr_ArcDccmSbErrCtr_ADDR 0x84
#define csr_SequenceReg0b29s0_ADDR 0x85
#define csr_SequenceReg0b114s1_ADDR 0x185
#define csr_SequenceReg0b199s2_ADDR 0x285
#define csr_LcdlCalCtrl_ADDR 0x85
#define csr_Dq5LnSel_ADDR 0x85
#define csr_AcDigStrobeMode_ADDR 0x85
#define csr_ArcSbCtrEnables_ADDR 0x85
#define csr_SequenceReg0b29s1_ADDR 0x86
#define csr_SequenceReg0b114s2_ADDR 0x186
#define csr_SequenceReg0b200s0_ADDR 0x286
#define csr_Dq6LnSel_ADDR 0x86
#define csr_AcDigStrobeGenSel_ADDR 0x86
#define csr_ArcPmuEccCtl_ADDR 0x86
#define csr_SequenceReg0b29s2_ADDR 0x87
#define csr_SequenceReg0b115s0_ADDR 0x187
#define csr_SequenceReg0b200s1_ADDR 0x287
#define csr_Dq7LnSel_ADDR 0x87
#define csr_AcDigStrobePat_ADDR 0x87
#define csr_SequenceReg0b30s0_ADDR 0x88
#define csr_SequenceReg0b115s1_ADDR 0x188
#define csr_SequenceReg0b200s2_ADDR 0x288
#define csr_PllUPllProg0_ADDR 0x88
#define csr_AcOdtEn_ADDR 0x88
#define csr_StartDCCMClear_ADDR 0x88
#define csr_SequenceReg0b30s1_ADDR 0x89
#define csr_SequenceReg0b115s2_ADDR 0x189
#define csr_SequenceReg0b201s0_ADDR 0x289
#define csr_PllUPllProg1_ADDR 0x89
#define csr_AsyncDbyteTxMode_ADDR 0x89
#define csr_AcRxStrobeEnPat_ADDR 0x89
#define csr_DCCMClearRunning_ADDR 0x89
#define csr_SequenceReg0b30s2_ADDR 0x8a
#define csr_SequenceReg0b116s0_ADDR 0x18a
#define csr_SequenceReg0b201s1_ADDR 0x28a
#define csr_PllUPllProg2_ADDR 0x8a
#define csr_AsyncDbyteRxMode_ADDR 0x8a
#define csr_SequenceReg0b31s0_ADDR 0x8b
#define csr_SequenceReg0b116s1_ADDR 0x18b
#define csr_SequenceReg0b201s2_ADDR 0x28b
#define csr_PState_ADDR 0x8b
#define csr_AsyncDbyteTxEn_ADDR 0x8b
#define csr_SequenceReg0b31s1_ADDR 0x8c
#define csr_SequenceReg0b116s2_ADDR 0x18c
#define csr_SequenceReg0b202s0_ADDR 0x28c
#define csr_PllUPllProg3_ADDR 0x8c
#define csr_AsyncDbyteTxData_ADDR 0x8c
#define csr_SequenceReg0b31s2_ADDR 0x8d
#define csr_SequenceReg0b117s0_ADDR 0x18d
#define csr_SequenceReg0b202s1_ADDR 0x28d
#define csr_AsyncDbyteRxData_ADDR 0x8d
#define csr_SequenceReg0b32s0_ADDR 0x8e
#define csr_SequenceReg0b117s1_ADDR 0x18e
#define csr_SequenceReg0b202s2_ADDR 0x28e
#define csr_SelDbCurDlyTmngInfo_ADDR 0x8e
#define csr_SequenceReg0b32s1_ADDR 0x8f
#define csr_SequenceReg0b117s2_ADDR 0x18f
#define csr_SequenceReg0b203s0_ADDR 0x28f
#define csr_DbCurrentDlyTimingInfoTg0_ADDR 0x8f
#define csr_DbCurrentDlyTimingInfoTg1_ADDR 0x18f
#define csr_SequenceReg0b32s2_ADDR 0x90
#define csr_SequenceReg0b118s0_ADDR 0x190
#define csr_SequenceReg0b203s1_ADDR 0x290
#define csr_PorControl_ADDR 0x90
#define csr_MapCA0toDfi_ADDR 0x90
#define csr_SequenceReg0b33s0_ADDR 0x91
#define csr_SequenceReg0b118s1_ADDR 0x191
#define csr_SequenceReg0b203s2_ADDR 0x291
#define csr_PORMemReset_ADDR 0x91
#define csr_MapCA1toDfi_ADDR 0x91
#define csr_DxCoreLoopBackMode_ADDR 0x91
#define csr_SequenceReg0b33s1_ADDR 0x92
#define csr_SequenceReg0b118s2_ADDR 0x192
#define csr_SequenceReg0b204s0_ADDR 0x292
#define csr_MapCA2toDfi_ADDR 0x92
#define csr_DxLoopBackEn_ADDR 0x92
#define csr_SequenceReg0b33s2_ADDR 0x93
#define csr_SequenceReg0b119s0_ADDR 0x193
#define csr_SequenceReg0b204s1_ADDR 0x293
#define csr_MapCA3toDfi_ADDR 0x93
#define csr_DxRxPowerDown_ADDR 0x93
#define csr_SequenceReg0b34s0_ADDR 0x94
#define csr_SequenceReg0b119s1_ADDR 0x194
#define csr_SequenceReg0b204s2_ADDR 0x294
#define csr_MapCA4toDfi_ADDR 0x94
#define csr_DxDigStrobeGenSel_ADDR 0x94
#define csr_SequenceReg0b34s1_ADDR 0x95
#define csr_SequenceReg0b119s2_ADDR 0x195
#define csr_SequenceReg0b205s0_ADDR 0x295
#define csr_MapCA5toDfi_ADDR 0x95
#define csr_DxDigStrobePat_ADDR 0x95
#define csr_SequenceReg0b34s2_ADDR 0x96
#define csr_SequenceReg0b120s0_ADDR 0x196
#define csr_SequenceReg0b205s1_ADDR 0x296
#define csr_MapCA6toDfi_ADDR 0x96
#define csr_DxRxStrobeEnPatWck_ADDR 0x96
#define csr_SequenceReg0b35s0_ADDR 0x97
#define csr_SequenceReg0b120s1_ADDR 0x197
#define csr_SequenceReg0b205s2_ADDR 0x297
#define csr_DxOdtEn_ADDR 0x97
#define csr_SequenceReg0b35s1_ADDR 0x98
#define csr_SequenceReg0b120s2_ADDR 0x198
#define csr_SequenceReg0b206s0_ADDR 0x298
#define csr_DxPDsampleDIFF_ADDR 0x98
#define csr_SequenceReg0b35s2_ADDR 0x99
#define csr_SequenceReg0b121s0_ADDR 0x199
#define csr_SequenceReg0b206s1_ADDR 0x299
#define csr_MicroReset_ADDR 0x99
#define csr_RxClkTrkErr00_ADDR 0x99
#define csr_SequenceReg0b36s0_ADDR 0x9a
#define csr_SequenceReg0b121s1_ADDR 0x19a
#define csr_SequenceReg0b206s2_ADDR 0x29a
#define csr_SequenceReg0b36s1_ADDR 0x9b
#define csr_SequenceReg0b121s2_ADDR 0x19b
#define csr_SequenceReg0b207s0_ADDR 0x29b
#define csr_SequenceReg0b36s2_ADDR 0x9c
#define csr_SequenceReg0b122s0_ADDR 0x19c
#define csr_SequenceReg0b207s1_ADDR 0x29c
#define csr_SequenceReg0b37s0_ADDR 0x9d
#define csr_SequenceReg0b122s1_ADDR 0x19d
#define csr_SequenceReg0b207s2_ADDR 0x29d
#define csr_SequenceReg0b37s1_ADDR 0x9e
#define csr_SequenceReg0b122s2_ADDR 0x19e
#define csr_SequenceReg0b208s0_ADDR 0x29e
#define csr_PptInfoSel_ADDR 0x9e
#define csr_SequenceReg0b37s2_ADDR 0x9f
#define csr_SequenceReg0b123s0_ADDR 0x19f
#define csr_SequenceReg0b208s1_ADDR 0x29f
#define csr_Wck2DqoPptInfo_ADDR 0x9f
#define csr_RxFifoInit_ADDR 0xa0
#define csr_SequenceReg0b38s0_ADDR 0xa0
#define csr_SequenceReg0b123s1_ADDR 0x1a0
#define csr_SequenceReg0b208s2_ADDR 0x2a0
#define csr_Dqs2DqPptInfo_ADDR 0xa0
#define csr_AsyncAcTxMode_ADDR 0xa0
#define csr_ForceClkDisable_ADDR 0xa1
#define csr_SequenceReg0b38s1_ADDR 0xa1
#define csr_SequenceReg0b123s2_ADDR 0x1a1
#define csr_SequenceReg0b209s0_ADDR 0x2a1
#define csr_PptRxDqsTrackInfo_ADDR 0xa1
#define csr_AsyncAcRxMode_ADDR 0xa1
#define csr_ClockingCtrl_ADDR 0xa2
#define csr_SequenceReg0b38s2_ADDR 0xa2
#define csr_SequenceReg0b124s0_ADDR 0x1a2
#define csr_SequenceReg0b209s1_ADDR 0x2a2
#define csr_PptRxEnEvnt_ADDR 0xa2
#define csr_AsyncAcTxEn_ADDR 0xa2
#define csr_ForceInternalUpdate_ADDR 0xa3
#define csr_SequenceReg0b39s0_ADDR 0xa3
#define csr_SequenceReg0b124s1_ADDR 0x1a3
#define csr_SequenceReg0b209s2_ADDR 0x2a3
#define csr_PptCtlStatic_ADDR 0xa3
#define csr_AsyncAcTxData_ADDR 0xa3
#define csr_PhyConfig_ADDR 0xa4
#define csr_SequenceReg0b39s1_ADDR 0xa4
#define csr_SequenceReg0b124s2_ADDR 0x1a4
#define csr_SequenceReg0b210s0_ADDR 0x2a4
#define csr_PptCtlDyn_ADDR 0xa4
#define csr_SequenceReg0b39s2_ADDR 0xa5
#define csr_SequenceReg0b125s0_ADDR 0x1a5
#define csr_SequenceReg0b210s1_ADDR 0x2a5
#define csr_AsyncAcRxData_ADDR 0xa5
#define csr_RxTrainPattern8BitMode_ADDR 0xa5
#define csr_LP5Mode_ADDR 0xa5
#define csr_SequenceReg0b40s0_ADDR 0xa6
#define csr_SequenceReg0b125s1_ADDR 0x1a6
#define csr_SequenceReg0b210s2_ADDR 0x2a6
#define csr_DfiHandshakeDelays_ADDR 0xa6
#define csr_RxTrainPatternEnable_ADDR 0xa6
#define csr_ForceClkGaterEnables_ADDR 0xa6
#define csr_TrainingParam_ADDR 0xa7
#define csr_SequenceReg0b40s1_ADDR 0xa7
#define csr_SequenceReg0b125s2_ADDR 0x1a7
#define csr_SequenceReg0b211s0_ADDR 0x2a7
#define csr_DFIPHYUPD_ADDR 0xa7
#define csr_SnoopCntrl_ADDR 0xa7
#define csr_TrainingParam1_ADDR 0xa8
#define csr_SequenceReg0b40s2_ADDR 0xa8
#define csr_SequenceReg0b126s0_ADDR 0x1a8
#define csr_SequenceReg0b211s1_ADDR 0x2a8
#define csr_DfiLpCtrlEn_ADDR 0xa8
#define csr_ACSMParityInvert_ADDR 0xa8
#define csr_SequenceReg0b41s0_ADDR 0xa9
#define csr_SequenceReg0b126s1_ADDR 0x1a9
#define csr_SequenceReg0b211s2_ADDR 0x2a9
#define csr_DfiLpDataEn_ADDR 0xa9
#define csr_TrainingCntr_ADDR 0xaa
#define csr_SequenceReg0b41s1_ADDR 0xaa
#define csr_SequenceReg0b126s2_ADDR 0x1aa
#define csr_SequenceReg0b212s0_ADDR 0x2aa
#define csr_AsyncDTOTxMode_ADDR 0xaa
#define csr_DynOdtEnCntrl_ADDR 0xaa
#define csr_SequenceReg0b41s2_ADDR 0xab
#define csr_SequenceReg0b127s0_ADDR 0x1ab
#define csr_SequenceReg0b212s1_ADDR 0x2ab
#define csr_AsyncDTOTxEn_ADDR 0xab
#define csr_CaBusTriEn_ADDR 0xab
#define csr_SequenceReg0b42s0_ADDR 0xac
#define csr_SequenceReg0b127s1_ADDR 0x1ac
#define csr_SequenceReg0b212s2_ADDR 0x2ac
#define csr_AsyncDTOTxData_ADDR 0xac
#define csr_AcLnDisable_ADDR 0xac
#define csr_RxReplicaCtl00_ADDR 0xac
#define csr_SequenceReg0b42s1_ADDR 0xad
#define csr_SequenceReg0b127s2_ADDR 0x1ad
#define csr_SequenceReg0b213s0_ADDR 0x2ad
#define csr_DfiClkAcLnDis_ADDR 0xad
#define csr_RxReplicaCtl01_ADDR 0xad
#define csr_SequenceReg0b42s2_ADDR 0xae
#define csr_SequenceReg0b128s0_ADDR 0x1ae
#define csr_SequenceReg0b213s1_ADDR 0x2ae
#define csr_PClkAcLnDis_ADDR 0xae
#define csr_RxReplicaCtl02_ADDR 0xae
#define csr_SequenceReg0b43s0_ADDR 0xaf
#define csr_SequenceReg0b128s1_ADDR 0x1af
#define csr_SequenceReg0b213s2_ADDR 0x2af
#define csr_AcLcdlCalPhDetOut_ADDR 0xaf
#define csr_RxReplicaCtl03_ADDR 0xaf
#define csr_DtsmByteCtrl0_ADDR 0xb0
#define csr_SequenceReg0b43s1_ADDR 0xb0
#define csr_SequenceReg0b128s2_ADDR 0x1b0
#define csr_SequenceReg0b214s0_ADDR 0x2b0
#define csr_ATestPrbsErrCntSE0_ADDR 0xb0
#define csr_DtsmByteCtrl1_ADDR 0xb1
#define csr_SequenceReg0b43s2_ADDR 0xb1
#define csr_SequenceReg0b129s0_ADDR 0x1b1
#define csr_SequenceReg0b214s1_ADDR 0x2b1
#define csr_ATestPrbsErrCntSE1_ADDR 0xb1
#define csr_TxChkDataSelects_ADDR 0xb2
#define csr_SequenceReg0b44s0_ADDR 0xb2
#define csr_SequenceReg0b129s1_ADDR 0x1b2
#define csr_SequenceReg0b214s2_ADDR 0x2b2
#define csr_ATestPrbsErrCntSE2_ADDR 0xb2
#define csr_DtsmGateInc_ADDR 0xb3
#define csr_SequenceReg0b44s1_ADDR 0xb3
#define csr_SequenceReg0b129s2_ADDR 0x1b3
#define csr_SequenceReg0b215s0_ADDR 0x2b3
#define csr_ATestPrbsErrCntSE3_ADDR 0xb3
#define csr_DtsmGateDec_ADDR 0xb4
#define csr_SequenceReg0b44s2_ADDR 0xb4
#define csr_SequenceReg0b130s0_ADDR 0x1b4
#define csr_SequenceReg0b215s1_ADDR 0x2b4
#define csr_ATestPrbsErrCntSE4_ADDR 0xb4
#define csr_DtsmLaneCtrl0_ADDR 0xb5
#define csr_SequenceReg0b45s0_ADDR 0xb5
#define csr_SequenceReg0b130s1_ADDR 0x1b5
#define csr_SequenceReg0b215s2_ADDR 0x2b5
#define csr_ATestPrbsErrCntSE5_ADDR 0xb5
#define csr_MasUpdGoodCtr_ADDR 0xb5
#define csr_DtsmCmpCount_ADDR 0xb6
#define csr_SequenceReg0b45s1_ADDR 0xb6
#define csr_SequenceReg0b130s2_ADDR 0x1b6
#define csr_SequenceReg0b216s0_ADDR 0x2b6
#define csr_ATestPrbsErrCntSE6_ADDR 0xb6
#define csr_PhyUpd0GoodCtr_ADDR 0xb6
#define csr_DtsmErrCount_ADDR 0xb7
#define csr_SequenceReg0b45s2_ADDR 0xb7
#define csr_SequenceReg0b131s0_ADDR 0x1b7
#define csr_SequenceReg0b216s1_ADDR 0x2b7
#define csr_ATestPrbsErrCntSE7_ADDR 0xb7
#define csr_PhyUpd1GoodCtr_ADDR 0xb7
#define csr_DtsmGoodCount_ADDR 0xb8
#define csr_SequenceReg0b46s0_ADDR 0xb8
#define csr_SequenceReg0b131s1_ADDR 0x1b8
#define csr_SequenceReg0b216s2_ADDR 0x2b8
#define csr_AcPDsampleSEC0_ADDR 0xb8
#define csr_CtlUpd0GoodCtr_ADDR 0xb8
#define csr_DtsmGoodBar_ADDR 0xb9
#define csr_SequenceReg0b46s1_ADDR 0xb9
#define csr_SequenceReg0b131s2_ADDR 0x1b9
#define csr_SequenceReg0b217s0_ADDR 0x2b9
#define csr_AcPDsampleSEC1_ADDR 0xb9
#define csr_CtlUpd1GoodCtr_ADDR 0xb9
#define csr_DtsmErrBar_ADDR 0xba
#define csr_SequenceReg0b46s2_ADDR 0xba
#define csr_SequenceReg0b132s0_ADDR 0x1ba
#define csr_SequenceReg0b217s1_ADDR 0x2ba
#define csr_AcPDsampleDIFF_ADDR 0xba
#define csr_MasUpdFailCtr_ADDR 0xba
#define csr_DtsmCountClears_ADDR 0xbb
#define csr_SequenceReg0b47s0_ADDR 0xbb
#define csr_SequenceReg0b132s1_ADDR 0x1bb
#define csr_SequenceReg0b217s2_ADDR 0x2bb
#define csr_PhyUpd0FailCtr_ADDR 0xbb
#define csr_DtsmGoodThldXingInd_ADDR 0xbc
#define csr_SequenceReg0b47s1_ADDR 0xbc
#define csr_SequenceReg0b132s2_ADDR 0x1bc
#define csr_SequenceReg0b218s0_ADDR 0x2bc
#define csr_PhyUpd1FailCtr_ADDR 0xbc
#define csr_DtsmErrThldXingInd_ADDR 0xbd
#define csr_SequenceReg0b47s2_ADDR 0xbd
#define csr_SequenceReg0b133s0_ADDR 0x1bd
#define csr_SequenceReg0b218s1_ADDR 0x2bd
#define csr_PhyPerfCtrEnable_ADDR 0xbd
#define csr_TrainingIncDecDtsmEn_ADDR 0xbe
#define csr_SequenceReg0b48s0_ADDR 0xbe
#define csr_SequenceReg0b133s1_ADDR 0x1be
#define csr_SequenceReg0b218s2_ADDR 0x2be
#define csr_AcPhase1UI_ADDR 0xbe
#define csr_SequenceReg0b48s1_ADDR 0xbf
#define csr_SequenceReg0b133s2_ADDR 0x1bf
#define csr_SequenceReg0b219s0_ADDR 0x2bf
#define csr_AcLcdlStatus_ADDR 0xbf
#define csr_PpgcFltCfg0_ADDR 0xc0
#define csr_SequenceReg0b48s2_ADDR 0xc0
#define csr_SequenceReg0b134s0_ADDR 0x1c0
#define csr_SequenceReg0b219s1_ADDR 0x2c0
#define csr_AcLcdlStatus2_ADDR 0xc0
#define csr_PpgcFltCfg1_ADDR 0xc1
#define csr_SequenceReg0b49s0_ADDR 0xc1
#define csr_SequenceReg0b134s1_ADDR 0x1c1
#define csr_SequenceReg0b219s2_ADDR 0x2c1
#define csr_DlyTestCntRingOscAclcdl0_ADDR 0xc1
#define csr_PpgcFltCfg2_ADDR 0xc2
#define csr_SequenceReg0b49s1_ADDR 0xc2
#define csr_SequenceReg0b134s2_ADDR 0x1c2
#define csr_SequenceReg0b220s0_ADDR 0x2c2
#define csr_DlyTestCntRingOscAclcdl1_ADDR 0xc2
#define csr_SequenceReg0b49s2_ADDR 0xc3
#define csr_SequenceReg0b135s0_ADDR 0x1c3
#define csr_SequenceReg0b220s1_ADDR 0x2c3
#define csr_DlyTestCntRingOscAclcdl2_ADDR 0xc3
#define csr_PllPwrDn_ADDR 0xc3
#define csr_SequenceReg0b50s0_ADDR 0xc4
#define csr_SequenceReg0b135s1_ADDR 0x1c4
#define csr_SequenceReg0b220s2_ADDR 0x2c4
#define csr_DlyTestCntRingOscAclcdl3_ADDR 0xc4
#define csr_SequenceReg0b50s1_ADDR 0xc5
#define csr_SequenceReg0b135s2_ADDR 0x1c5
#define csr_SequenceReg0b221s0_ADDR 0x2c5
#define csr_DlyTestCntRingOscAclcdl4_ADDR 0xc5
#define csr_SequenceReg0b50s2_ADDR 0xc6
#define csr_SequenceReg0b136s0_ADDR 0x1c6
#define csr_SequenceReg0b221s1_ADDR 0x2c6
#define csr_DlyTestCntRingOscAclcdl5_ADDR 0xc6
#define csr_PllCtrl0_ADDR 0xc6
#define csr_SequenceReg0b51s0_ADDR 0xc7
#define csr_SequenceReg0b136s1_ADDR 0x1c7
#define csr_SequenceReg0b221s2_ADDR 0x2c7
#define csr_DlyTestCntRingOscAclcdl6_ADDR 0xc7
#define csr_SequenceReg0b51s1_ADDR 0xc8
#define csr_SequenceReg0b136s2_ADDR 0x1c8
#define csr_SequenceReg0b222s0_ADDR 0x2c8
#define csr_DlyTestCntRingOscAclcdl7_ADDR 0xc8
#define csr_PllTst_ADDR 0xc8
#define csr_SequenceReg0b51s2_ADDR 0xc9
#define csr_SequenceReg0b137s0_ADDR 0x1c9
#define csr_SequenceReg0b222s1_ADDR 0x2c9
#define csr_DlyTestCntRingOscAclcdl8_ADDR 0xc9
#define csr_PllLockStatus_ADDR 0xc9
#define csr_SequenceReg0b52s0_ADDR 0xca
#define csr_SequenceReg0b137s1_ADDR 0x1ca
#define csr_SequenceReg0b222s2_ADDR 0x2ca
#define csr_DlyTestCntRingOscAclcdl9_ADDR 0xca
#define csr_SequenceReg0b52s1_ADDR 0xcb
#define csr_SequenceReg0b137s2_ADDR 0x1cb
#define csr_SequenceReg0b223s0_ADDR 0x2cb
#define csr_DlyTestCntRingOscAclcdl10_ADDR 0xcb
#define csr_SequenceReg0b52s2_ADDR 0xcc
#define csr_SequenceReg0b138s0_ADDR 0x1cc
#define csr_SequenceReg0b223s1_ADDR 0x2cc
#define csr_SequenceReg0b53s0_ADDR 0xcd
#define csr_SequenceReg0b138s1_ADDR 0x1cd
#define csr_SequenceReg0b223s2_ADDR 0x2cd
#define csr_PllEndofCal_ADDR 0xcd
#define csr_SequenceReg0b53s1_ADDR 0xce
#define csr_SequenceReg0b138s2_ADDR 0x1ce
#define csr_SequenceReg0b224s0_ADDR 0x2ce
#define csr_PllStandbyEff_ADDR 0xce
#define csr_SequenceReg0b53s2_ADDR 0xcf
#define csr_SequenceReg0b139s0_ADDR 0x1cf
#define csr_SequenceReg0b224s1_ADDR 0x2cf
#define csr_PllDacValOut_ADDR 0xcf
#define csr_SequenceReg0b54s0_ADDR 0xd0
#define csr_SequenceReg0b139s1_ADDR 0x1d0
#define csr_SequenceReg0b224s2_ADDR 0x2d0
#define csr_DlyTestSeq_ADDR 0xd0
#define csr_RxReplicaPathPhase0_ADDR 0xd0
#define csr_SequenceReg0b54s1_ADDR 0xd1
#define csr_SequenceReg0b139s2_ADDR 0x1d1
#define csr_SequenceReg0b225s0_ADDR 0x2d1
#define csr_DlyTestRingSel1_ADDR 0xd1
#define csr_RxReplicaPathPhase1_ADDR 0xd1
#define csr_PpgcMskPat0_ADDR 0xd2
#define csr_SequenceReg0b54s2_ADDR 0xd2
#define csr_SequenceReg0b140s0_ADDR 0x1d2
#define csr_SequenceReg0b225s1_ADDR 0x2d2
#define csr_DlyTestRingSel2_ADDR 0xd2
#define csr_RxReplicaPathPhase2_ADDR 0xd2
#define csr_PpgcMskPat1_ADDR 0xd3
#define csr_SequenceReg0b55s0_ADDR 0xd3
#define csr_SequenceReg0b140s1_ADDR 0x1d3
#define csr_SequenceReg0b225s2_ADDR 0x2d3
#define csr_DlyTestCntDfiClkIV_ADDR 0xd3
#define csr_RxReplicaPathPhase3_ADDR 0xd3
#define csr_PpgcMskPat2_ADDR 0xd4
#define csr_SequenceReg0b55s1_ADDR 0xd4
#define csr_SequenceReg0b140s2_ADDR 0x1d4
#define csr_SequenceReg0b226s0_ADDR 0x2d4
#define csr_DlyTestCntDfiClk_ADDR 0xd4
#define csr_RxReplicaPathPhase4_ADDR 0xd4
#define csr_PpgcMskPat3_ADDR 0xd5
#define csr_SequenceReg0b55s2_ADDR 0xd5
#define csr_SequenceReg0b141s0_ADDR 0x1d5
#define csr_SequenceReg0b226s1_ADDR 0x2d5
#define csr_RxReplicaLcdlPh1UI_ADDR 0xd5
#define csr_PllLockedStatus_ADDR 0xd5
#define csr_PpgcGenOutputInvertMode_ADDR 0xd6
#define csr_SequenceReg0b56s0_ADDR 0xd6
#define csr_SequenceReg0b141s1_ADDR 0x1d6
#define csr_SequenceReg0b226s2_ADDR 0x2d6
#define csr_RxReplicaRatioNow_ADDR 0xd6
#define csr_PllLockedControl_ADDR 0xd6
#define csr_PpgcChkOutputInvertMode_ADDR 0xd7
#define csr_SequenceReg0b56s1_ADDR 0xd7
#define csr_SequenceReg0b141s2_ADDR 0x1d7
#define csr_SequenceReg0b227s0_ADDR 0x2d7
#define csr_RxReplicaRxClkDlyCorrection_ADDR 0xd7
#define csr_PllLockedHiCtr_ADDR 0xd7
#define csr_SequenceReg0b56s2_ADDR 0xd8
#define csr_SequenceReg0b142s0_ADDR 0x1d8
#define csr_SequenceReg0b227s1_ADDR 0x2d8
#define csr_RxReplicaStatus00_ADDR 0xd8
#define csr_PllLockedTransCtr_ADDR 0xd8
#define csr_SequenceReg0b57s0_ADDR 0xd9
#define csr_SequenceReg0b142s1_ADDR 0x1d9
#define csr_SequenceReg0b227s2_ADDR 0x2d9
#define csr_EnPhyUpdZQCalUpdate_ADDR 0xd9
#define csr_RxReplicaUICalWait_ADDR 0xd9
#define csr_SequenceReg0b57s1_ADDR 0xda
#define csr_SequenceReg0b142s2_ADDR 0x1da
#define csr_SequenceReg0b228s0_ADDR 0x2da
#define csr_RxReplicaInterval_ADDR 0xda
#define csr_SequenceReg0b57s2_ADDR 0xdb
#define csr_SequenceReg0b143s0_ADDR 0x1db
#define csr_SequenceReg0b228s1_ADDR 0x2db
#define csr_DxLcdlCalPhDetOut0_ADDR 0xdb
#define csr_SequenceReg0b58s0_ADDR 0xdc
#define csr_SequenceReg0b143s1_ADDR 0x1dc
#define csr_SequenceReg0b228s2_ADDR 0x2dc
#define csr_DxLcdlCalPhDetOut1_ADDR 0xdc
#define csr_SequenceReg0b58s1_ADDR 0xdd
#define csr_SequenceReg0b143s2_ADDR 0x1dd
#define csr_SequenceReg0b229s0_ADDR 0x2dd
#define csr_DxLcdlCalPhDetOut2_ADDR 0xdd
#define csr_SequenceReg0b58s2_ADDR 0xde
#define csr_SequenceReg0b144s0_ADDR 0x1de
#define csr_SequenceReg0b229s1_ADDR 0x2de
#define csr_DbyteCntrl_ADDR 0xde
#define csr_SequenceReg0b59s0_ADDR 0xdf
#define csr_SequenceReg0b144s1_ADDR 0x1df
#define csr_SequenceReg0b229s2_ADDR 0x2df
#define csr_DxPhase1UI_ADDR 0xdf
#define csr_SequenceReg0b59s1_ADDR 0xe0
#define csr_SequenceReg0b144s2_ADDR 0x1e0
#define csr_SequenceReg0b230s0_ADDR 0x2e0
#define csr_DxLcdlStatus_ADDR 0xe0
#define csr_PllStandby_ADDR 0xe0
#define csr_SequenceReg0b59s2_ADDR 0xe1
#define csr_SequenceReg0b145s0_ADDR 0x1e1
#define csr_SequenceReg0b230s1_ADDR 0x2e1
#define csr_DxLcdlStatus2_ADDR 0xe1
#define csr_PllBypassMode_ADDR 0xe1
#define csr_SequenceReg0b60s0_ADDR 0xe2
#define csr_SequenceReg0b145s1_ADDR 0x1e2
#define csr_SequenceReg0b230s2_ADDR 0x2e2
#define csr_DlyTestCntRingOscDblcdlDq_ADDR 0xe2
#define csr_PllStartLock_ADDR 0xe2
#define csr_SequenceReg0b60s1_ADDR 0xe3
#define csr_SequenceReg0b145s2_ADDR 0x1e3
#define csr_SequenceReg0b231s0_ADDR 0x2e3
#define csr_DlyTestCntRingOscDblcdlDqs_ADDR 0xe3
#define csr_LcdlDbgCntl_ADDR 0xe3
#define csr_SequenceReg0b60s2_ADDR 0xe4
#define csr_SequenceReg0b146s0_ADDR 0x1e4
#define csr_SequenceReg0b231s1_ADDR 0x2e4
#define csr_DlyTestCntRingOscDblcdlWck_ADDR 0xe4
#define csr_SequenceReg0b61s0_ADDR 0xe5
#define csr_SequenceReg0b146s1_ADDR 0x1e5
#define csr_SequenceReg0b231s2_ADDR 0x2e5
#define csr_LcdlDbgCntl2_ADDR 0xe5
#define csr_SequenceReg0b61s1_ADDR 0xe6
#define csr_SequenceReg0b146s2_ADDR 0x1e6
#define csr_SequenceReg0b232s0_ADDR 0x2e6
#define csr_SequenceReg0b61s2_ADDR 0xe7
#define csr_SequenceReg0b147s0_ADDR 0x1e7
#define csr_SequenceReg0b232s1_ADDR 0x2e7
#define csr_SequencerOverride_ADDR 0xe7
#define csr_SequenceReg0b62s0_ADDR 0xe8
#define csr_SequenceReg0b147s1_ADDR 0x1e8
#define csr_SequenceReg0b232s2_ADDR 0x2e8
#define csr_RxDiffSeDIFF0_ADDR 0xe8
#define csr_SequenceReg0b62s1_ADDR 0xe9
#define csr_SequenceReg0b147s2_ADDR 0x1e9
#define csr_SequenceReg0b233s0_ADDR 0x2e9
#define csr_RxDiffSeVrefDACDIFF0_ADDR 0xe9
#define csr_SequenceReg0b62s2_ADDR 0xea
#define csr_SequenceReg0b148s0_ADDR 0x1ea
#define csr_SequenceReg0b233s1_ADDR 0x2ea
#define csr_RxDiffSeDIFF1_ADDR 0xea
#define csr_SequenceReg0b63s0_ADDR 0xeb
#define csr_SequenceReg0b148s1_ADDR 0x1eb
#define csr_SequenceReg0b233s2_ADDR 0x2eb
#define csr_RxDiffSeVrefDACDIFF1_ADDR 0xeb
#define csr_SequenceReg0b63s1_ADDR 0xec
#define csr_SequenceReg0b148s2_ADDR 0x1ec
#define csr_SequenceReg0b234s0_ADDR 0x2ec
#define csr_CUSTPHYREV_ADDR 0xec
#define csr_SequenceReg0b63s2_ADDR 0xed
#define csr_SequenceReg0b149s0_ADDR 0x1ed
#define csr_SequenceReg0b234s1_ADDR 0x2ed
#define csr_CUSTPUBREV_ADDR 0xed
#define csr_SequenceReg0b64s0_ADDR 0xee
#define csr_SequenceReg0b149s1_ADDR 0x1ee
#define csr_SequenceReg0b234s2_ADDR 0x2ee
#define csr_PUBREV_ADDR 0xee
#define csr_PHYREV_ADDR 0xee
#define csr_SequenceReg0b64s1_ADDR 0xef
#define csr_SequenceReg0b149s2_ADDR 0x1ef
#define csr_SequenceReg0b235s0_ADDR 0x2ef
#define csr_FspState_ADDR 0xef
#define csr_PUBVAR_ADDR 0xef
#define csr_SequenceReg0b64s2_ADDR 0xf0
#define csr_SequenceReg0b150s0_ADDR 0x1f0
#define csr_SequenceReg0b235s1_ADDR 0x2f0
#define csr_Seq0BDLY0_ADDR 0x8f0
#define csr_DfiFreqXlat0_ADDR 0xf0
#define csr_FspSkipList_ADDR 0xf0
#define csr_SequenceReg0b65s0_ADDR 0xf1
#define csr_SequenceReg0b150s1_ADDR 0x1f1
#define csr_SequenceReg0b235s2_ADDR 0x2f1
#define csr_Seq0BDLY1_ADDR 0x8f1
#define csr_DfiFreqXlat1_ADDR 0xf1
#define csr_FspSkipList1_ADDR 0xf1
#define csr_SequenceReg0b65s1_ADDR 0xf2
#define csr_SequenceReg0b150s2_ADDR 0x1f2
#define csr_SequenceReg0b236s0_ADDR 0x2f2
#define csr_Seq0BDLY2_ADDR 0x8f2
#define csr_DfiFreqXlat2_ADDR 0xf2
#define csr_FspSkipList2_ADDR 0xf2
#define csr_SequenceReg0b65s2_ADDR 0xf3
#define csr_SequenceReg0b151s0_ADDR 0x1f3
#define csr_SequenceReg0b236s1_ADDR 0x2f3
#define csr_Seq0BDLY3_ADDR 0x8f3
#define csr_DfiFreqXlat3_ADDR 0xf3
#define csr_SequenceReg0b66s0_ADDR 0xf4
#define csr_SequenceReg0b151s1_ADDR 0x1f4
#define csr_SequenceReg0b236s2_ADDR 0x2f4
#define csr_Seq0BDLY4_ADDR 0x8f4
#define csr_DfiFreqXlat4_ADDR 0xf4
#define csr_SequenceReg0b66s1_ADDR 0xf5
#define csr_SequenceReg0b151s2_ADDR 0x1f5
#define csr_SequenceReg0b237s0_ADDR 0x2f5
#define csr_Seq0BDLY5_ADDR 0x8f5
#define csr_DfiFreqXlat5_ADDR 0xf5
#define csr_SequenceReg0b66s2_ADDR 0xf6
#define csr_SequenceReg0b152s0_ADDR 0x1f6
#define csr_SequenceReg0b237s1_ADDR 0x2f6
#define csr_Seq0BDLY6_ADDR 0x8f6
#define csr_DfiFreqXlat6_ADDR 0xf6
#define csr_SequenceReg0b67s0_ADDR 0xf7
#define csr_SequenceReg0b152s1_ADDR 0x1f7
#define csr_SequenceReg0b237s2_ADDR 0x2f7
#define csr_Seq0BDLY7_ADDR 0x8f7
#define csr_DfiFreqXlat7_ADDR 0xf7
#define csr_SequenceReg0b67s1_ADDR 0xf8
#define csr_SequenceReg0b152s2_ADDR 0x1f8
#define csr_SequenceReg0b238s0_ADDR 0x2f8
#define csr_DfiFreqXlat8_ADDR 0xf8
#define csr_TxRdPtrInit_ADDR 0xf8
#define csr_SequenceReg0b67s2_ADDR 0xf9
#define csr_SequenceReg0b153s0_ADDR 0x1f9
#define csr_SequenceReg0b238s1_ADDR 0x2f9
#define csr_DfiFreqXlat9_ADDR 0xf9
#define csr_DfiInitComplete_ADDR 0xf9
#define csr_SequenceReg0b68s0_ADDR 0xfa
#define csr_SequenceReg0b153s1_ADDR 0x1fa
#define csr_SequenceReg0b238s2_ADDR 0x2fa
#define csr_DfiFreqXlat10_ADDR 0xfa
#define csr_DfiInitCompleteShadow_ADDR 0xfa
#define csr_SequenceReg0b68s1_ADDR 0xfb
#define csr_SequenceReg0b153s2_ADDR 0x1fb
#define csr_SequenceReg0b239s0_ADDR 0x2fb
#define csr_DfiFreqXlat11_ADDR 0xfb
#define csr_RxFifoChecks_ADDR 0xfb
#define csr_SequenceReg0b68s2_ADDR 0xfc
#define csr_SequenceReg0b154s0_ADDR 0x1fc
#define csr_SequenceReg0b239s1_ADDR 0x2fc
#define csr_DfiFreqXlat12_ADDR 0xfc
#define csr_SequenceReg0b69s0_ADDR 0xfd
#define csr_SequenceReg0b154s1_ADDR 0x1fd
#define csr_SequenceReg0b239s2_ADDR 0x2fd
#define csr_DfiFreqXlat13_ADDR 0xfd
#define csr_SequenceReg0b69s1_ADDR 0xfe
#define csr_SequenceReg0b154s2_ADDR 0x1fe
#define csr_SequenceReg0b240s0_ADDR 0x2fe
#define csr_DfiFreqXlat14_ADDR 0xfe
#define csr_Seq0BFixedAddrBits_ADDR 0x8ff
#define csr_SequenceReg0b69s2_ADDR 0xff
#define csr_SequenceReg0b155s0_ADDR 0x1ff
#define csr_SequenceReg0b240s1_ADDR 0x2ff
#define csr_DfiFreqXlat15_ADDR 0xff
#define csr_APBScratchPadAC_ADDR 0xeff
#define csr_APBScratchPadDBYTE_ADDR 0xeff
#define csr_APBScratchPadMASTER_ADDR 0xeff
#define csr_APBScratchPadINITENG_ADDR 0xeff
#define csr_APBScratchPadAPBONLY_ADDR 0xeff
#define csr_APBScratchPadDRTUB_ADDR 0xeff
#define csr_APBScratchPadPPGC_ADDR 0xeff
#define csr_PsDmaBase_RANGE  3:0
#define csr_PsDmaBase_BITS   3:0
#define csr_PsDmaBase_MSB  3
#define csr_PsDmaBase_LSB  0
#define csr_PsDmaBase_MASK 0xf
#define csr_PreSequenceReg0b0s0_RANGE  15:0
#define csr_PreSequenceReg0b0s0_BITS   15:0
#define csr_PreSequenceReg0b0s0_MSB  15
#define csr_PreSequenceReg0b0s0_LSB  0
#define csr_PreSequenceReg0b0s0_MASK 0xffff
#define csr_SequenceReg0b70s0_RANGE  15:0
#define csr_SequenceReg0b70s0_BITS   15:0
#define csr_SequenceReg0b70s0_MSB  15
#define csr_SequenceReg0b70s0_LSB  0
#define csr_SequenceReg0b70s0_MASK 0xffff
#define csr_SequenceReg0b155s1_RANGE  15:0
#define csr_SequenceReg0b155s1_BITS   15:0
#define csr_SequenceReg0b155s1_MSB  15
#define csr_SequenceReg0b155s1_LSB  0
#define csr_SequenceReg0b155s1_MASK 0xffff
#define csr_SequenceReg0b240s2_RANGE  10:0
#define csr_SequenceReg0b240s2_BITS   10:0
#define csr_SequenceReg0b240s2_MSB  10
#define csr_SequenceReg0b240s2_LSB  0
#define csr_SequenceReg0b240s2_MASK 0x7ff
#define csr_PieVecCfg_RANGE  15:0
#define csr_PieVecCfg_BITS   15:0
#define csr_PieVecCfg_MSB  15
#define csr_PieVecCfg_LSB  0
#define csr_PieVecCfg_MASK 0xffff
#define csr_PieInitStartVec0_RANGE  3:0
#define csr_PieInitStartVec0_BITS   3:0
#define csr_PieInitStartVec0_MSB  3
#define csr_PieInitStartVec0_LSB  0
#define csr_PieInitStartVec0_MASK 0xf
#define csr_PieInitStartVec1_RANGE  7:4
#define csr_PieInitStartVec1_BITS   3:0
#define csr_PieInitStartVec1_MSB  7
#define csr_PieInitStartVec1_LSB  4
#define csr_PieInitStartVec1_MASK 0xf0
#define csr_PieInitStartVec2_RANGE  11:8
#define csr_PieInitStartVec2_BITS   3:0
#define csr_PieInitStartVec2_MSB  11
#define csr_PieInitStartVec2_LSB  8
#define csr_PieInitStartVec2_MASK 0xf00
#define csr_PieInitStartVec3_RANGE  15:12
#define csr_PieInitStartVec3_BITS   3:0
#define csr_PieInitStartVec3_MSB  15
#define csr_PieInitStartVec3_LSB  12
#define csr_PieInitStartVec3_MASK 0xf000
#define csr_MicroContMuxSel_RANGE  0:0
#define csr_MicroContMuxSel_BITS   0:0
#define csr_MicroContMuxSel_MSB  0
#define csr_MicroContMuxSel_LSB  0
#define csr_MicroContMuxSel_MASK 0x1
#define csr_ZCalRZN_RANGE  11:0
#define csr_ZCalRZN_BITS   11:0
#define csr_ZCalRZN_MSB  11
#define csr_ZCalRZN_LSB  0
#define csr_ZCalRZN_MASK 0xfff
#define csr_ZCalStrenCodePU_RANGE  7:0
#define csr_ZCalStrenCodePU_BITS   7:0
#define csr_ZCalStrenCodePU_MSB  7
#define csr_ZCalStrenCodePU_LSB  0
#define csr_ZCalStrenCodePU_MASK 0xff
#define csr_ZCalStrenCodePD_RANGE  11:8
#define csr_ZCalStrenCodePD_BITS   3:0
#define csr_ZCalStrenCodePD_MSB  11
#define csr_ZCalStrenCodePD_LSB  8
#define csr_ZCalStrenCodePD_MASK 0xf00
#define csr_PclkGateControl_RANGE  7:0
#define csr_PclkGateControl_BITS   7:0
#define csr_PclkGateControl_MSB  7
#define csr_PclkGateControl_LSB  0
#define csr_PclkGateControl_MASK 0xff
#define csr_PclkEn0_RANGE  1:0
#define csr_PclkEn0_BITS   1:0
#define csr_PclkEn0_MSB  1
#define csr_PclkEn0_LSB  0
#define csr_PclkEn0_MASK 0x3
#define csr_ReservedPclkEn0_RANGE  3:2
#define csr_ReservedPclkEn0_BITS   1:0
#define csr_ReservedPclkEn0_MSB  3
#define csr_ReservedPclkEn0_LSB  2
#define csr_ReservedPclkEn0_MASK 0xc
#define csr_PclkEn1_RANGE  5:4
#define csr_PclkEn1_BITS   1:0
#define csr_PclkEn1_MSB  5
#define csr_PclkEn1_LSB  4
#define csr_PclkEn1_MASK 0x30
#define csr_ReservedPclkEn1_RANGE  7:6
#define csr_ReservedPclkEn1_BITS   1:0
#define csr_ReservedPclkEn1_MSB  7
#define csr_ReservedPclkEn1_LSB  6
#define csr_ReservedPclkEn1_MASK 0xc0
#define csr_DfiFreqRatio_RANGE  1:0
#define csr_DfiFreqRatio_BITS   1:0
#define csr_DfiFreqRatio_MSB  1
#define csr_DfiFreqRatio_LSB  0
#define csr_DfiFreqRatio_MASK 0x3
#define csr_DFIMRL_RANGE  4:0
#define csr_DFIMRL_BITS   4:0
#define csr_DFIMRL_MSB  4
#define csr_DFIMRL_LSB  0
#define csr_DFIMRL_MASK 0x1f
#define csr_PsDmaOffset_RANGE  10:0
#define csr_PsDmaOffset_BITS   10:0
#define csr_PsDmaOffset_MSB  10
#define csr_PsDmaOffset_LSB  0
#define csr_PsDmaOffset_MASK 0x7ff
#define csr_PreSequenceReg0b0s1_RANGE  15:0
#define csr_PreSequenceReg0b0s1_BITS   15:0
#define csr_PreSequenceReg0b0s1_MSB  15
#define csr_PreSequenceReg0b0s1_LSB  0
#define csr_PreSequenceReg0b0s1_MASK 0xffff
#define csr_Seq0BGPR1_RANGE  15:0
#define csr_Seq0BGPR1_BITS   15:0
#define csr_Seq0BGPR1_MSB  15
#define csr_Seq0BGPR1_LSB  0
#define csr_Seq0BGPR1_MASK 0xffff
#define csr_SequenceReg0b70s1_RANGE  15:0
#define csr_SequenceReg0b70s1_BITS   15:0
#define csr_SequenceReg0b70s1_MSB  15
#define csr_SequenceReg0b70s1_LSB  0
#define csr_SequenceReg0b70s1_MASK 0xffff
#define csr_SequenceReg0b155s2_RANGE  10:0
#define csr_SequenceReg0b155s2_BITS   10:0
#define csr_SequenceReg0b155s2_MSB  10
#define csr_SequenceReg0b155s2_LSB  0
#define csr_SequenceReg0b155s2_MASK 0x7ff
#define csr_SequenceReg0b241s0_RANGE  15:0
#define csr_SequenceReg0b241s0_BITS   15:0
#define csr_SequenceReg0b241s0_MSB  15
#define csr_SequenceReg0b241s0_LSB  0
#define csr_SequenceReg0b241s0_MASK 0xffff
#define csr_PieInitVecSel_RANGE  15:0
#define csr_PieInitVecSel_BITS   15:0
#define csr_PieInitVecSel_MSB  15
#define csr_PieInitVecSel_LSB  0
#define csr_PieInitVecSel_MASK 0xffff
#define csr_PieInitVecSel0_RANGE  3:0
#define csr_PieInitVecSel0_BITS   3:0
#define csr_PieInitVecSel0_MSB  3
#define csr_PieInitVecSel0_LSB  0
#define csr_PieInitVecSel0_MASK 0xf
#define csr_PieInitVecSel1_RANGE  7:4
#define csr_PieInitVecSel1_BITS   3:0
#define csr_PieInitVecSel1_MSB  7
#define csr_PieInitVecSel1_LSB  4
#define csr_PieInitVecSel1_MASK 0xf0
#define csr_PieInitVecSel2_RANGE  11:8
#define csr_PieInitVecSel2_BITS   3:0
#define csr_PieInitVecSel2_MSB  11
#define csr_PieInitVecSel2_LSB  8
#define csr_PieInitVecSel2_MASK 0xf00
#define csr_PieInitVecSel3_RANGE  15:12
#define csr_PieInitVecSel3_BITS   3:0
#define csr_PieInitVecSel3_MSB  15
#define csr_PieInitVecSel3_LSB  12
#define csr_PieInitVecSel3_MASK 0xf000
#define csr_ContextToMicro_RANGE  0:0
#define csr_ContextToMicro_BITS   0:0
#define csr_ContextToMicro_MSB  0
#define csr_ContextToMicro_LSB  0
#define csr_ContextToMicro_MASK 0x1
#define csr_ZCalBaseCtrl_RANGE  8:0
#define csr_ZCalBaseCtrl_BITS   8:0
#define csr_ZCalBaseCtrl_MSB  8
#define csr_ZCalBaseCtrl_LSB  0
#define csr_ZCalBaseCtrl_MASK 0x1ff
#define csr_ZCalBasePU_RANGE  0:0
#define csr_ZCalBasePU_BITS   0:0
#define csr_ZCalBasePU_MSB  0
#define csr_ZCalBasePU_LSB  0
#define csr_ZCalBasePU_MASK 0x1
#define csr_ZCalBasePD_RANGE  1:1
#define csr_ZCalBasePD_BITS   0:0
#define csr_ZCalBasePD_MSB  1
#define csr_ZCalBasePD_LSB  1
#define csr_ZCalBasePD_MASK 0x2
#define csr_ReservedZCalBase_RANGE  3:2
#define csr_ReservedZCalBase_BITS   1:0
#define csr_ReservedZCalBase_MSB  3
#define csr_ReservedZCalBase_LSB  2
#define csr_ReservedZCalBase_MASK 0xc
#define csr_ZCalTxModeCtl_RANGE  6:4
#define csr_ZCalTxModeCtl_BITS   2:0
#define csr_ZCalTxModeCtl_MSB  6
#define csr_ZCalTxModeCtl_LSB  4
#define csr_ZCalTxModeCtl_MASK 0x70
#define csr_ReservedZCalTxModeCtl_RANGE  7:7
#define csr_ReservedZCalTxModeCtl_BITS   0:0
#define csr_ReservedZCalTxModeCtl_MSB  7
#define csr_ReservedZCalTxModeCtl_LSB  7
#define csr_ReservedZCalTxModeCtl_MASK 0x80
#define csr_ZCalClkDis_RANGE  8:8
#define csr_ZCalClkDis_BITS   0:0
#define csr_ZCalClkDis_MSB  8
#define csr_ZCalClkDis_LSB  8
#define csr_ZCalClkDis_MASK 0x100
#define csr_PclkDivRatio_RANGE  13:0
#define csr_PclkDivRatio_BITS   13:0
#define csr_PclkDivRatio_MSB  13
#define csr_PclkDivRatio_LSB  0
#define csr_PclkDivRatio_MASK 0x3fff
#define csr_PclkDivCa0_RANGE  1:0
#define csr_PclkDivCa0_BITS   1:0
#define csr_PclkDivCa0_MSB  1
#define csr_PclkDivCa0_LSB  0
#define csr_PclkDivCa0_MASK 0x3
#define csr_ReservedPclkDivCa0_RANGE  3:2
#define csr_ReservedPclkDivCa0_BITS   1:0
#define csr_ReservedPclkDivCa0_MSB  3
#define csr_ReservedPclkDivCa0_LSB  2
#define csr_ReservedPclkDivCa0_MASK 0xc
#define csr_PclkDivCa1_RANGE  5:4
#define csr_PclkDivCa1_BITS   1:0
#define csr_PclkDivCa1_MSB  5
#define csr_PclkDivCa1_LSB  4
#define csr_PclkDivCa1_MASK 0x30
#define csr_ReservedPclkDivCa1_RANGE  7:6
#define csr_ReservedPclkDivCa1_BITS   1:0
#define csr_ReservedPclkDivCa1_MSB  7
#define csr_ReservedPclkDivCa1_LSB  6
#define csr_ReservedPclkDivCa1_MASK 0xc0
#define csr_PclkDivDq0_RANGE  9:8
#define csr_PclkDivDq0_BITS   1:0
#define csr_PclkDivDq0_MSB  9
#define csr_PclkDivDq0_LSB  8
#define csr_PclkDivDq0_MASK 0x300
#define csr_ReservedPclkDivDq0_RANGE  11:10
#define csr_ReservedPclkDivDq0_BITS   1:0
#define csr_ReservedPclkDivDq0_MSB  11
#define csr_ReservedPclkDivDq0_LSB  10
#define csr_ReservedPclkDivDq0_MASK 0xc00
#define csr_PclkDivDq1_RANGE  13:12
#define csr_PclkDivDq1_BITS   1:0
#define csr_PclkDivDq1_MSB  13
#define csr_PclkDivDq1_LSB  12
#define csr_PclkDivDq1_MASK 0x3000
#define csr_ACTxDly_RANGE  7:0
#define csr_ACTxDly_BITS   7:0
#define csr_ACTxDly_MSB  7
#define csr_ACTxDly_LSB  0
#define csr_ACTxDly_MASK 0xff
#define csr_EnableWriteLinkEcc_RANGE  0:0
#define csr_EnableWriteLinkEcc_BITS   0:0
#define csr_EnableWriteLinkEcc_MSB  0
#define csr_EnableWriteLinkEcc_LSB  0
#define csr_EnableWriteLinkEcc_MASK 0x1
#define csr_PclkPtrInitVal_RANGE  3:0
#define csr_PclkPtrInitVal_BITS   3:0
#define csr_PclkPtrInitVal_MSB  3
#define csr_PclkPtrInitVal_LSB  0
#define csr_PclkPtrInitVal_MASK 0xf
#define csr_PsDmaLen_RANGE  10:0
#define csr_PsDmaLen_BITS   10:0
#define csr_PsDmaLen_MSB  10
#define csr_PsDmaLen_LSB  0
#define csr_PsDmaLen_MASK 0x7ff
#define csr_PreSequenceReg0b0s2_RANGE  10:0
#define csr_PreSequenceReg0b0s2_BITS   10:0
#define csr_PreSequenceReg0b0s2_MSB  10
#define csr_PreSequenceReg0b0s2_LSB  0
#define csr_PreSequenceReg0b0s2_MASK 0x7ff
#define csr_Seq0BGPR2_RANGE  15:0
#define csr_Seq0BGPR2_BITS   15:0
#define csr_Seq0BGPR2_MSB  15
#define csr_Seq0BGPR2_LSB  0
#define csr_Seq0BGPR2_MASK 0xffff
#define csr_SequenceReg0b70s2_RANGE  10:0
#define csr_SequenceReg0b70s2_BITS   10:0
#define csr_SequenceReg0b70s2_MSB  10
#define csr_SequenceReg0b70s2_LSB  0
#define csr_SequenceReg0b70s2_MASK 0x7ff
#define csr_SequenceReg0b156s0_RANGE  15:0
#define csr_SequenceReg0b156s0_BITS   15:0
#define csr_SequenceReg0b156s0_MSB  15
#define csr_SequenceReg0b156s0_LSB  0
#define csr_SequenceReg0b156s0_MASK 0xffff
#define csr_SequenceReg0b241s1_RANGE  15:0
#define csr_SequenceReg0b241s1_BITS   15:0
#define csr_SequenceReg0b241s1_MSB  15
#define csr_SequenceReg0b241s1_LSB  0
#define csr_SequenceReg0b241s1_MASK 0xffff
#define csr_PieInitVecSelB_RANGE  15:0
#define csr_PieInitVecSelB_BITS   15:0
#define csr_PieInitVecSelB_MSB  15
#define csr_PieInitVecSelB_LSB  0
#define csr_PieInitVecSelB_MASK 0xffff
#define csr_PieInitVecSel4_RANGE  3:0
#define csr_PieInitVecSel4_BITS   3:0
#define csr_PieInitVecSel4_MSB  3
#define csr_PieInitVecSel4_LSB  0
#define csr_PieInitVecSel4_MASK 0xf
#define csr_PieInitVecSel5_RANGE  7:4
#define csr_PieInitVecSel5_BITS   3:0
#define csr_PieInitVecSel5_MSB  7
#define csr_PieInitVecSel5_LSB  4
#define csr_PieInitVecSel5_MASK 0xf0
#define csr_PieInitVecSel6_RANGE  11:8
#define csr_PieInitVecSel6_BITS   3:0
#define csr_PieInitVecSel6_MSB  11
#define csr_PieInitVecSel6_LSB  8
#define csr_PieInitVecSel6_MASK 0xf00
#define csr_PieInitVecSel7_RANGE  15:12
#define csr_PieInitVecSel7_BITS   3:0
#define csr_PieInitVecSel7_MSB  15
#define csr_PieInitVecSel7_LSB  12
#define csr_PieInitVecSel7_MASK 0xf000
#define csr_ExternalAHBReset_RANGE  0:0
#define csr_ExternalAHBReset_BITS   0:0
#define csr_ExternalAHBReset_MSB  0
#define csr_ExternalAHBReset_LSB  0
#define csr_ExternalAHBReset_MASK 0x1
#define csr_ZCalCompVref_RANGE  8:0
#define csr_ZCalCompVref_BITS   8:0
#define csr_ZCalCompVref_MSB  8
#define csr_ZCalCompVref_LSB  0
#define csr_ZCalCompVref_MASK 0x1ff
#define csr_ZCalCompVrefDAC_RANGE  6:0
#define csr_ZCalCompVrefDAC_BITS   6:0
#define csr_ZCalCompVrefDAC_MSB  6
#define csr_ZCalCompVrefDAC_LSB  0
#define csr_ZCalCompVrefDAC_MASK 0x7f
#define csr_ReservedZCalCompVrefDAC_RANGE  7:7
#define csr_ReservedZCalCompVrefDAC_BITS   0:0
#define csr_ReservedZCalCompVrefDAC_MSB  7
#define csr_ReservedZCalCompVrefDAC_LSB  7
#define csr_ReservedZCalCompVrefDAC_MASK 0x80
#define csr_ZCalDACRangeSel_RANGE  8:8
#define csr_ZCalDACRangeSel_BITS   0:0
#define csr_ZCalDACRangeSel_MSB  8
#define csr_ZCalDACRangeSel_LSB  8
#define csr_ZCalDACRangeSel_MASK 0x100
#define csr_CKTxDly_RANGE  7:0
#define csr_CKTxDly_BITS   7:0
#define csr_CKTxDly_MSB  7
#define csr_CKTxDly_LSB  0
#define csr_CKTxDly_MASK 0xff
#define csr_DbyteMiscMode_RANGE  2:2
#define csr_DbyteMiscMode_BITS   0:0
#define csr_DbyteMiscMode_MSB  2
#define csr_DbyteMiscMode_LSB  2
#define csr_DbyteMiscMode_MASK 0x4
#define csr_DByteDisable_RANGE  2:2
#define csr_DByteDisable_BITS   0:0
#define csr_DByteDisable_MSB  2
#define csr_DByteDisable_LSB  2
#define csr_DByteDisable_MASK 0x4
#define csr_CmdFifoWrModeMaster_RANGE  0:0
#define csr_CmdFifoWrModeMaster_BITS   0:0
#define csr_CmdFifoWrModeMaster_MSB  0
#define csr_CmdFifoWrModeMaster_LSB  0
#define csr_CmdFifoWrModeMaster_MASK 0x1
#define csr_PsDmaStatus_RANGE  8:0
#define csr_PsDmaStatus_BITS   8:0
#define csr_PsDmaStatus_MSB  8
#define csr_PsDmaStatus_LSB  0
#define csr_PsDmaStatus_MASK 0x1ff
#define csr_PsDmaParityErr_RANGE  6:0
#define csr_PsDmaParityErr_BITS   6:0
#define csr_PsDmaParityErr_MSB  6
#define csr_PsDmaParityErr_LSB  0
#define csr_PsDmaParityErr_MASK 0x7f
#define csr_PsDmaXferInProgress_RANGE  7:7
#define csr_PsDmaXferInProgress_BITS   0:0
#define csr_PsDmaXferInProgress_MSB  7
#define csr_PsDmaXferInProgress_LSB  7
#define csr_PsDmaXferInProgress_MASK 0x80
#define csr_PsDmaXferDone_RANGE  8:8
#define csr_PsDmaXferDone_BITS   0:0
#define csr_PsDmaXferDone_MSB  8
#define csr_PsDmaXferDone_LSB  8
#define csr_PsDmaXferDone_MASK 0x100
#define csr_PreSequenceReg0b1s0_RANGE  15:0
#define csr_PreSequenceReg0b1s0_BITS   15:0
#define csr_PreSequenceReg0b1s0_MSB  15
#define csr_PreSequenceReg0b1s0_LSB  0
#define csr_PreSequenceReg0b1s0_MASK 0xffff
#define csr_Seq0BGPR3_RANGE  15:0
#define csr_Seq0BGPR3_BITS   15:0
#define csr_Seq0BGPR3_MSB  15
#define csr_Seq0BGPR3_LSB  0
#define csr_Seq0BGPR3_MASK 0xffff
#define csr_SequenceReg0b71s0_RANGE  15:0
#define csr_SequenceReg0b71s0_BITS   15:0
#define csr_SequenceReg0b71s0_MSB  15
#define csr_SequenceReg0b71s0_LSB  0
#define csr_SequenceReg0b71s0_MASK 0xffff
#define csr_SequenceReg0b156s1_RANGE  15:0
#define csr_SequenceReg0b156s1_BITS   15:0
#define csr_SequenceReg0b156s1_MSB  15
#define csr_SequenceReg0b156s1_LSB  0
#define csr_SequenceReg0b156s1_MASK 0xffff
#define csr_SequenceReg0b241s2_RANGE  10:0
#define csr_SequenceReg0b241s2_BITS   10:0
#define csr_SequenceReg0b241s2_MSB  10
#define csr_SequenceReg0b241s2_LSB  0
#define csr_SequenceReg0b241s2_MASK 0x7ff
#define csr_PieInitVecSelC_RANGE  15:0
#define csr_PieInitVecSelC_BITS   15:0
#define csr_PieInitVecSelC_MSB  15
#define csr_PieInitVecSelC_LSB  0
#define csr_PieInitVecSelC_MASK 0xffff
#define csr_PieInitVecSel8_RANGE  3:0
#define csr_PieInitVecSel8_BITS   3:0
#define csr_PieInitVecSel8_MSB  3
#define csr_PieInitVecSel8_LSB  0
#define csr_PieInitVecSel8_MASK 0xf
#define csr_PieInitVecSel9_RANGE  7:4
#define csr_PieInitVecSel9_BITS   3:0
#define csr_PieInitVecSel9_MSB  7
#define csr_PieInitVecSel9_LSB  4
#define csr_PieInitVecSel9_MASK 0xf0
#define csr_PieInitVecSel10_RANGE  11:8
#define csr_PieInitVecSel10_BITS   3:0
#define csr_PieInitVecSel10_MSB  11
#define csr_PieInitVecSel10_LSB  8
#define csr_PieInitVecSel10_MASK 0xf00
#define csr_PieInitVecSel11_RANGE  15:12
#define csr_PieInitVecSel11_BITS   3:0
#define csr_PieInitVecSel11_MSB  15
#define csr_PieInitVecSel11_LSB  12
#define csr_PieInitVecSel11_MASK 0xf000
#define csr_TDRDisable_RANGE  0:0
#define csr_TDRDisable_BITS   0:0
#define csr_TDRDisable_MSB  0
#define csr_TDRDisable_LSB  0
#define csr_TDRDisable_MASK 0x1
#define csr_ZCalRate_RANGE  4:0
#define csr_ZCalRate_BITS   4:0
#define csr_ZCalRate_MSB  4
#define csr_ZCalRate_LSB  0
#define csr_ZCalRate_MASK 0x1f
#define csr_ZCalInterval_RANGE  3:0
#define csr_ZCalInterval_BITS   3:0
#define csr_ZCalInterval_MSB  3
#define csr_ZCalInterval_LSB  0
#define csr_ZCalInterval_MASK 0xf
#define csr_ZCalOnce_RANGE  4:4
#define csr_ZCalOnce_BITS   0:0
#define csr_ZCalOnce_MSB  4
#define csr_ZCalOnce_LSB  4
#define csr_ZCalOnce_MASK 0x10
#define csr_AcReserved0_RANGE  15:0
#define csr_AcReserved0_BITS   15:0
#define csr_AcReserved0_MSB  15
#define csr_AcReserved0_LSB  0
#define csr_AcReserved0_MASK 0xffff
#define csr_DxDfiClkDis_RANGE  10:0
#define csr_DxDfiClkDis_BITS   10:0
#define csr_DxDfiClkDis_MSB  10
#define csr_DxDfiClkDis_LSB  0
#define csr_DxDfiClkDis_MASK 0x7ff
#define csr_DfiClkDqDis_RANGE  8:0
#define csr_DfiClkDqDis_BITS   8:0
#define csr_DfiClkDqDis_MSB  8
#define csr_DfiClkDqDis_LSB  0
#define csr_DfiClkDqDis_MASK 0x1ff
#define csr_DfiClkDqsDis_RANGE  9:9
#define csr_DfiClkDqsDis_BITS   0:0
#define csr_DfiClkDqsDis_MSB  9
#define csr_DfiClkDqsDis_LSB  9
#define csr_DfiClkDqsDis_MASK 0x200
#define csr_DfiClkWckDis_RANGE  10:10
#define csr_DfiClkWckDis_BITS   0:0
#define csr_DfiClkWckDis_MSB  10
#define csr_DfiClkWckDis_LSB  10
#define csr_DfiClkWckDis_MASK 0x400
#define csr_PsDmaCtrl_RANGE  4:0
#define csr_PsDmaCtrl_BITS   4:0
#define csr_PsDmaCtrl_MSB  4
#define csr_PsDmaCtrl_LSB  0
#define csr_PsDmaCtrl_MASK 0x1f
#define csr_PsDmaStart_RANGE  0:0
#define csr_PsDmaStart_BITS   0:0
#define csr_PsDmaStart_MSB  0
#define csr_PsDmaStart_LSB  0
#define csr_PsDmaStart_MASK 0x1
#define csr_PsDmaXlatEn_RANGE  1:1
#define csr_PsDmaXlatEn_BITS   0:0
#define csr_PsDmaXlatEn_MSB  1
#define csr_PsDmaXlatEn_LSB  1
#define csr_PsDmaXlatEn_MASK 0x2
#define csr_PsDmaProgPtr_RANGE  3:2
#define csr_PsDmaProgPtr_BITS   1:0
#define csr_PsDmaProgPtr_MSB  3
#define csr_PsDmaProgPtr_LSB  2
#define csr_PsDmaProgPtr_MASK 0xc
#define csr_PsDmaForceDestPs0_RANGE  4:4
#define csr_PsDmaForceDestPs0_BITS   0:0
#define csr_PsDmaForceDestPs0_MSB  4
#define csr_PsDmaForceDestPs0_LSB  4
#define csr_PsDmaForceDestPs0_MASK 0x10
#define csr_PreSequenceReg0b1s1_RANGE  15:0
#define csr_PreSequenceReg0b1s1_BITS   15:0
#define csr_PreSequenceReg0b1s1_MSB  15
#define csr_PreSequenceReg0b1s1_LSB  0
#define csr_PreSequenceReg0b1s1_MASK 0xffff
#define csr_Seq0BGPR4_RANGE  15:0
#define csr_Seq0BGPR4_BITS   15:0
#define csr_Seq0BGPR4_MSB  15
#define csr_Seq0BGPR4_LSB  0
#define csr_Seq0BGPR4_MASK 0xffff
#define csr_SequenceReg0b71s1_RANGE  15:0
#define csr_SequenceReg0b71s1_BITS   15:0
#define csr_SequenceReg0b71s1_MSB  15
#define csr_SequenceReg0b71s1_LSB  0
#define csr_SequenceReg0b71s1_MASK 0xffff
#define csr_SequenceReg0b156s2_RANGE  10:0
#define csr_SequenceReg0b156s2_BITS   10:0
#define csr_SequenceReg0b156s2_MSB  10
#define csr_SequenceReg0b156s2_LSB  0
#define csr_SequenceReg0b156s2_MASK 0x7ff
#define csr_SequenceReg0b242s0_RANGE  15:0
#define csr_SequenceReg0b242s0_BITS   15:0
#define csr_SequenceReg0b242s0_MSB  15
#define csr_SequenceReg0b242s0_LSB  0
#define csr_SequenceReg0b242s0_MASK 0xffff
#define csr_DctShadowRegs_RANGE  0:0
#define csr_DctShadowRegs_BITS   0:0
#define csr_DctShadowRegs_MSB  0
#define csr_DctShadowRegs_LSB  0
#define csr_DctShadowRegs_MASK 0x1
#define csr_DctWriteProtShadow_RANGE  0:0
#define csr_DctWriteProtShadow_BITS   0:0
#define csr_DctWriteProtShadow_MSB  0
#define csr_DctWriteProtShadow_LSB  0
#define csr_DctWriteProtShadow_MASK 0x1
#define csr_UctShadowRegs_RANGE  1:0
#define csr_UctShadowRegs_BITS   1:0
#define csr_UctShadowRegs_MSB  1
#define csr_UctShadowRegs_LSB  0
#define csr_UctShadowRegs_MASK 0x3
#define csr_UctWriteProtShadow_RANGE  0:0
#define csr_UctWriteProtShadow_BITS   0:0
#define csr_UctWriteProtShadow_MSB  0
#define csr_UctWriteProtShadow_LSB  0
#define csr_UctWriteProtShadow_MASK 0x1
#define csr_UctDatWriteProtShadow_RANGE  1:1
#define csr_UctDatWriteProtShadow_BITS   0:0
#define csr_UctDatWriteProtShadow_MSB  1
#define csr_UctDatWriteProtShadow_LSB  1
#define csr_UctDatWriteProtShadow_MASK 0x2
#define csr_ZCalClkInfo_RANGE  10:0
#define csr_ZCalClkInfo_BITS   10:0
#define csr_ZCalClkInfo_MSB  10
#define csr_ZCalClkInfo_LSB  0
#define csr_ZCalClkInfo_MASK 0x7ff
#define csr_ZCalDfiClkTicksPer1uS_RANGE  10:0
#define csr_ZCalDfiClkTicksPer1uS_BITS   10:0
#define csr_ZCalDfiClkTicksPer1uS_MSB  10
#define csr_ZCalDfiClkTicksPer1uS_LSB  0
#define csr_ZCalDfiClkTicksPer1uS_MASK 0x7ff
#define csr_AcReserved1_RANGE  9:0
#define csr_AcReserved1_BITS   9:0
#define csr_AcReserved1_MSB  9
#define csr_AcReserved1_LSB  0
#define csr_AcReserved1_MASK 0x3ff
#define csr_DxPClkDis_RANGE  10:0
#define csr_DxPClkDis_BITS   10:0
#define csr_DxPClkDis_MSB  10
#define csr_DxPClkDis_LSB  0
#define csr_DxPClkDis_MASK 0x7ff
#define csr_PClkDqDis_RANGE  8:0
#define csr_PClkDqDis_BITS   8:0
#define csr_PClkDqDis_MSB  8
#define csr_PClkDqDis_LSB  0
#define csr_PClkDqDis_MASK 0x1ff
#define csr_PClkDqsDis_RANGE  9:9
#define csr_PClkDqsDis_BITS   0:0
#define csr_PClkDqsDis_MSB  9
#define csr_PClkDqsDis_LSB  9
#define csr_PClkDqsDis_MASK 0x200
#define csr_PClkWckDis_RANGE  10:10
#define csr_PClkWckDis_BITS   0:0
#define csr_PClkWckDis_MSB  10
#define csr_PClkWckDis_LSB  10
#define csr_PClkWckDis_MASK 0x400
#define csr_PsDmaParityInvert_RANGE  6:0
#define csr_PsDmaParityInvert_BITS   6:0
#define csr_PsDmaParityInvert_MSB  6
#define csr_PsDmaParityInvert_LSB  0
#define csr_PsDmaParityInvert_MASK 0x7f
#define csr_PreSequenceReg0b1s2_RANGE  10:0
#define csr_PreSequenceReg0b1s2_BITS   10:0
#define csr_PreSequenceReg0b1s2_MSB  10
#define csr_PreSequenceReg0b1s2_LSB  0
#define csr_PreSequenceReg0b1s2_MASK 0x7ff
#define csr_Seq0BGPR5_RANGE  15:0
#define csr_Seq0BGPR5_BITS   15:0
#define csr_Seq0BGPR5_MSB  15
#define csr_Seq0BGPR5_LSB  0
#define csr_Seq0BGPR5_MASK 0xffff
#define csr_SequenceReg0b71s2_RANGE  10:0
#define csr_SequenceReg0b71s2_BITS   10:0
#define csr_SequenceReg0b71s2_MSB  10
#define csr_SequenceReg0b71s2_LSB  0
#define csr_SequenceReg0b71s2_MASK 0x7ff
#define csr_SequenceReg0b157s0_RANGE  15:0
#define csr_SequenceReg0b157s0_BITS   15:0
#define csr_SequenceReg0b157s0_MSB  15
#define csr_SequenceReg0b157s0_LSB  0
#define csr_SequenceReg0b157s0_MASK 0xffff
#define csr_SequenceReg0b242s1_RANGE  15:0
#define csr_SequenceReg0b242s1_BITS   15:0
#define csr_SequenceReg0b242s1_MSB  15
#define csr_SequenceReg0b242s1_LSB  0
#define csr_SequenceReg0b242s1_MASK 0xffff
#define csr_APBParityInvert_RANGE  1:0
#define csr_APBParityInvert_BITS   1:0
#define csr_APBParityInvert_MSB  1
#define csr_APBParityInvert_LSB  0
#define csr_APBParityInvert_MASK 0x3
#define csr_ZCalCtrl_RANGE  13:0
#define csr_ZCalCtrl_BITS   13:0
#define csr_ZCalCtrl_MSB  13
#define csr_ZCalCtrl_LSB  0
#define csr_ZCalCtrl_MASK 0x3fff
#define csr_ReservedZCalCancelRoundErrDis_RANGE  0:0
#define csr_ReservedZCalCancelRoundErrDis_BITS   0:0
#define csr_ReservedZCalCancelRoundErrDis_MSB  0
#define csr_ReservedZCalCancelRoundErrDis_LSB  0
#define csr_ReservedZCalCancelRoundErrDis_MASK 0x1
#define csr_ReservedZCalSlowComp_RANGE  1:1
#define csr_ReservedZCalSlowComp_BITS   0:0
#define csr_ReservedZCalSlowComp_MSB  1
#define csr_ReservedZCalSlowComp_LSB  1
#define csr_ReservedZCalSlowComp_MASK 0x2
#define csr_ZCalPURoundUp_RANGE  2:2
#define csr_ZCalPURoundUp_BITS   0:0
#define csr_ZCalPURoundUp_MSB  2
#define csr_ZCalPURoundUp_LSB  2
#define csr_ZCalPURoundUp_MASK 0x4
#define csr_ZCalPDRoundUp_RANGE  3:3
#define csr_ZCalPDRoundUp_BITS   0:0
#define csr_ZCalPDRoundUp_MSB  3
#define csr_ZCalPDRoundUp_LSB  3
#define csr_ZCalPDRoundUp_MASK 0x8
#define csr_ZCalMaxTestsNumber_RANGE  12:4
#define csr_ZCalMaxTestsNumber_BITS   8:0
#define csr_ZCalMaxTestsNumber_MSB  12
#define csr_ZCalMaxTestsNumber_LSB  4
#define csr_ZCalMaxTestsNumber_MASK 0x1ff0
#define csr_ZCalDoubleLoopEn_RANGE  13:13
#define csr_ZCalDoubleLoopEn_BITS   0:0
#define csr_ZCalDoubleLoopEn_MSB  13
#define csr_ZCalDoubleLoopEn_LSB  13
#define csr_ZCalDoubleLoopEn_MASK 0x2000
#define csr_TxCKDcaCtrlCKT_RANGE  9:0
#define csr_TxCKDcaCtrlCKT_BITS   9:0
#define csr_TxCKDcaCtrlCKT_MSB  9
#define csr_TxCKDcaCtrlCKT_LSB  0
#define csr_TxCKDcaCtrlCKT_MASK 0x3ff
#define csr_TxCKDcaFinePDT_RANGE  3:0
#define csr_TxCKDcaFinePDT_BITS   3:0
#define csr_TxCKDcaFinePDT_MSB  3
#define csr_TxCKDcaFinePDT_LSB  0
#define csr_TxCKDcaFinePDT_MASK 0xf
#define csr_TxCKDcaFinePUT_RANGE  7:4
#define csr_TxCKDcaFinePUT_BITS   3:0
#define csr_TxCKDcaFinePUT_MSB  7
#define csr_TxCKDcaFinePUT_LSB  4
#define csr_TxCKDcaFinePUT_MASK 0xf0
#define csr_TxCKDcaCoarseT_RANGE  9:8
#define csr_TxCKDcaCoarseT_BITS   1:0
#define csr_TxCKDcaCoarseT_MSB  9
#define csr_TxCKDcaCoarseT_LSB  8
#define csr_TxCKDcaCoarseT_MASK 0x300
#define csr_RxDigStrbEn_RANGE  3:0
#define csr_RxDigStrbEn_BITS   3:0
#define csr_RxDigStrbEn_MSB  3
#define csr_RxDigStrbEn_LSB  0
#define csr_RxDigStrbEn_MASK 0xf
#define csr_EnStrblssRdMode_RANGE  0:0
#define csr_EnStrblssRdMode_BITS   0:0
#define csr_EnStrblssRdMode_MSB  0
#define csr_EnStrblssRdMode_LSB  0
#define csr_EnStrblssRdMode_MASK 0x1
#define csr_PowerDownRcvrDqsNoRDQS_RANGE  1:1
#define csr_PowerDownRcvrDqsNoRDQS_BITS   0:0
#define csr_PowerDownRcvrDqsNoRDQS_MSB  1
#define csr_PowerDownRcvrDqsNoRDQS_LSB  1
#define csr_PowerDownRcvrDqsNoRDQS_MASK 0x2
#define csr_RxReplicaPowerDownNoRDQS_RANGE  2:2
#define csr_RxReplicaPowerDownNoRDQS_BITS   0:0
#define csr_RxReplicaPowerDownNoRDQS_MSB  2
#define csr_RxReplicaPowerDownNoRDQS_LSB  2
#define csr_RxReplicaPowerDownNoRDQS_MASK 0x4
#define csr_OdtDisDqs_RANGE  3:3
#define csr_OdtDisDqs_BITS   0:0
#define csr_OdtDisDqs_MSB  3
#define csr_OdtDisDqs_LSB  3
#define csr_OdtDisDqs_MASK 0x8
#define csr_PostSequenceReg0b0s0_RANGE  15:0
#define csr_PostSequenceReg0b0s0_BITS   15:0
#define csr_PostSequenceReg0b0s0_MSB  15
#define csr_PostSequenceReg0b0s0_LSB  0
#define csr_PostSequenceReg0b0s0_MASK 0xffff
#define csr_Seq0BGPR6_RANGE  15:0
#define csr_Seq0BGPR6_BITS   15:0
#define csr_Seq0BGPR6_MSB  15
#define csr_Seq0BGPR6_LSB  0
#define csr_Seq0BGPR6_MASK 0xffff
#define csr_SequenceReg0b72s0_RANGE  15:0
#define csr_SequenceReg0b72s0_BITS   15:0
#define csr_SequenceReg0b72s0_MSB  15
#define csr_SequenceReg0b72s0_LSB  0
#define csr_SequenceReg0b72s0_MASK 0xffff
#define csr_SequenceReg0b157s1_RANGE  15:0
#define csr_SequenceReg0b157s1_BITS   15:0
#define csr_SequenceReg0b157s1_MSB  15
#define csr_SequenceReg0b157s1_LSB  0
#define csr_SequenceReg0b157s1_MASK 0xffff
#define csr_SequenceReg0b242s2_RANGE  10:0
#define csr_SequenceReg0b242s2_BITS   10:0
#define csr_SequenceReg0b242s2_MSB  10
#define csr_SequenceReg0b242s2_LSB  0
#define csr_SequenceReg0b242s2_MASK 0x7ff
#define csr_PieVecCfg1_RANGE  15:0
#define csr_PieVecCfg1_BITS   15:0
#define csr_PieVecCfg1_MSB  15
#define csr_PieVecCfg1_LSB  0
#define csr_PieVecCfg1_MASK 0xffff
#define csr_PieInitStartVec4_RANGE  3:0
#define csr_PieInitStartVec4_BITS   3:0
#define csr_PieInitStartVec4_MSB  3
#define csr_PieInitStartVec4_LSB  0
#define csr_PieInitStartVec4_MASK 0xf
#define csr_PieInitStartVec5_RANGE  7:4
#define csr_PieInitStartVec5_BITS   3:0
#define csr_PieInitStartVec5_MSB  7
#define csr_PieInitStartVec5_LSB  4
#define csr_PieInitStartVec5_MASK 0xf0
#define csr_PieInitStartVec6_RANGE  11:8
#define csr_PieInitStartVec6_BITS   3:0
#define csr_PieInitStartVec6_MSB  11
#define csr_PieInitStartVec6_LSB  8
#define csr_PieInitStartVec6_MASK 0xf00
#define csr_PieInitStartVec7_RANGE  15:12
#define csr_PieInitStartVec7_BITS   3:0
#define csr_PieInitStartVec7_MSB  15
#define csr_PieInitStartVec7_LSB  12
#define csr_PieInitStartVec7_MASK 0xf000
#define csr_LcdlDbgCntl3_RANGE  4:0
#define csr_LcdlDbgCntl3_BITS   4:0
#define csr_LcdlDbgCntl3_MSB  4
#define csr_LcdlDbgCntl3_LSB  0
#define csr_LcdlDbgCntl3_MASK 0x1f
#define csr_StickyUnlockThreshold_RANGE  4:0
#define csr_StickyUnlockThreshold_BITS   4:0
#define csr_StickyUnlockThreshold_MSB  4
#define csr_StickyUnlockThreshold_LSB  0
#define csr_StickyUnlockThreshold_MASK 0x1f
#define csr_ZCalCompInvert_RANGE  2:0
#define csr_ZCalCompInvert_BITS   2:0
#define csr_ZCalCompInvert_MSB  2
#define csr_ZCalCompInvert_LSB  0
#define csr_ZCalCompInvert_MASK 0x7
#define csr_ZCalCompInvertComp_RANGE  0:0
#define csr_ZCalCompInvertComp_BITS   0:0
#define csr_ZCalCompInvertComp_MSB  0
#define csr_ZCalCompInvertComp_LSB  0
#define csr_ZCalCompInvertComp_MASK 0x1
#define csr_ZCalCompInvertPU_RANGE  1:1
#define csr_ZCalCompInvertPU_BITS   0:0
#define csr_ZCalCompInvertPU_MSB  1
#define csr_ZCalCompInvertPU_LSB  1
#define csr_ZCalCompInvertPU_MASK 0x2
#define csr_ZCalCompInvertPD_RANGE  2:2
#define csr_ZCalCompInvertPD_BITS   0:0
#define csr_ZCalCompInvertPD_MSB  2
#define csr_ZCalCompInvertPD_LSB  2
#define csr_ZCalCompInvertPD_MASK 0x4
#define csr_DxPipeEn_RANGE  1:0
#define csr_DxPipeEn_BITS   1:0
#define csr_DxPipeEn_MSB  1
#define csr_DxPipeEn_LSB  0
#define csr_DxPipeEn_MASK 0x3
#define csr_DxWrPipeEn_RANGE  0:0
#define csr_DxWrPipeEn_BITS   0:0
#define csr_DxWrPipeEn_MSB  0
#define csr_DxWrPipeEn_LSB  0
#define csr_DxWrPipeEn_MASK 0x1
#define csr_DxRdPipeEn_RANGE  1:1
#define csr_DxRdPipeEn_BITS   0:0
#define csr_DxRdPipeEn_MSB  1
#define csr_DxRdPipeEn_LSB  1
#define csr_DxRdPipeEn_MASK 0x2
#define csr_TxCKDcaCtrlCKC_RANGE  9:0
#define csr_TxCKDcaCtrlCKC_BITS   9:0
#define csr_TxCKDcaCtrlCKC_MSB  9
#define csr_TxCKDcaCtrlCKC_LSB  0
#define csr_TxCKDcaCtrlCKC_MASK 0x3ff
#define csr_TxCKDcaFinePDC_RANGE  3:0
#define csr_TxCKDcaFinePDC_BITS   3:0
#define csr_TxCKDcaFinePDC_MSB  3
#define csr_TxCKDcaFinePDC_LSB  0
#define csr_TxCKDcaFinePDC_MASK 0xf
#define csr_TxCKDcaFinePUC_RANGE  7:4
#define csr_TxCKDcaFinePUC_BITS   3:0
#define csr_TxCKDcaFinePUC_MSB  7
#define csr_TxCKDcaFinePUC_LSB  4
#define csr_TxCKDcaFinePUC_MASK 0xf0
#define csr_TxCKDcaCoarseC_RANGE  9:8
#define csr_TxCKDcaCoarseC_BITS   1:0
#define csr_TxCKDcaCoarseC_MSB  9
#define csr_TxCKDcaCoarseC_LSB  8
#define csr_TxCKDcaCoarseC_MASK 0x300
#define csr_DqsPreambleControl_RANGE  10:6
#define csr_DqsPreambleControl_BITS   4:0
#define csr_DqsPreambleControl_MSB  10
#define csr_DqsPreambleControl_LSB  6
#define csr_DqsPreambleControl_MASK 0x7c0
#define csr_LP4PostambleExt_RANGE  6:6
#define csr_LP4PostambleExt_BITS   0:0
#define csr_LP4PostambleExt_MSB  6
#define csr_LP4PostambleExt_LSB  6
#define csr_LP4PostambleExt_MASK 0x40
#define csr_WDQSEXTENSION_RANGE  7:7
#define csr_WDQSEXTENSION_BITS   0:0
#define csr_WDQSEXTENSION_MSB  7
#define csr_WDQSEXTENSION_LSB  7
#define csr_WDQSEXTENSION_MASK 0x80
#define csr_WCKEXTENSION_RANGE  8:8
#define csr_WCKEXTENSION_BITS   0:0
#define csr_WCKEXTENSION_MSB  8
#define csr_WCKEXTENSION_LSB  8
#define csr_WCKEXTENSION_MASK 0x100
#define csr_DqPreOeExt_RANGE  9:9
#define csr_DqPreOeExt_BITS   0:0
#define csr_DqPreOeExt_MSB  9
#define csr_DqPreOeExt_LSB  9
#define csr_DqPreOeExt_MASK 0x200
#define csr_DqPstOeExt_RANGE  10:10
#define csr_DqPstOeExt_BITS   0:0
#define csr_DqPstOeExt_MSB  10
#define csr_DqPstOeExt_LSB  10
#define csr_DqPstOeExt_MASK 0x400
#define csr_PostSequenceReg0b0s1_RANGE  15:0
#define csr_PostSequenceReg0b0s1_BITS   15:0
#define csr_PostSequenceReg0b0s1_MSB  15
#define csr_PostSequenceReg0b0s1_LSB  0
#define csr_PostSequenceReg0b0s1_MASK 0xffff
#define csr_Seq0BGPR7_RANGE  15:0
#define csr_Seq0BGPR7_BITS   15:0
#define csr_Seq0BGPR7_MSB  15
#define csr_Seq0BGPR7_LSB  0
#define csr_Seq0BGPR7_MASK 0xffff
#define csr_SequenceReg0b72s1_RANGE  15:0
#define csr_SequenceReg0b72s1_BITS   15:0
#define csr_SequenceReg0b72s1_MSB  15
#define csr_SequenceReg0b72s1_LSB  0
#define csr_SequenceReg0b72s1_MASK 0xffff
#define csr_SequenceReg0b157s2_RANGE  10:0
#define csr_SequenceReg0b157s2_BITS   10:0
#define csr_SequenceReg0b157s2_MSB  10
#define csr_SequenceReg0b157s2_LSB  0
#define csr_SequenceReg0b157s2_MASK 0x7ff
#define csr_SequenceReg0b243s0_RANGE  15:0
#define csr_SequenceReg0b243s0_BITS   15:0
#define csr_SequenceReg0b243s0_MSB  15
#define csr_SequenceReg0b243s0_LSB  0
#define csr_SequenceReg0b243s0_MASK 0xffff
#define csr_PieVecCfg2_RANGE  15:0
#define csr_PieVecCfg2_BITS   15:0
#define csr_PieVecCfg2_MSB  15
#define csr_PieVecCfg2_LSB  0
#define csr_PieVecCfg2_MASK 0xffff
#define csr_PieInitStartVec8_RANGE  3:0
#define csr_PieInitStartVec8_BITS   3:0
#define csr_PieInitStartVec8_MSB  3
#define csr_PieInitStartVec8_LSB  0
#define csr_PieInitStartVec8_MASK 0xf
#define csr_PieInitStartVec9_RANGE  7:4
#define csr_PieInitStartVec9_BITS   3:0
#define csr_PieInitStartVec9_MSB  7
#define csr_PieInitStartVec9_LSB  4
#define csr_PieInitStartVec9_MASK 0xf0
#define csr_PieInitStartVec10_RANGE  11:8
#define csr_PieInitStartVec10_BITS   3:0
#define csr_PieInitStartVec10_MSB  11
#define csr_PieInitStartVec10_LSB  8
#define csr_PieInitStartVec10_MASK 0xf00
#define csr_PieInitStartVec11_RANGE  15:12
#define csr_PieInitStartVec11_BITS   3:0
#define csr_PieInitStartVec11_MSB  15
#define csr_PieInitStartVec11_LSB  12
#define csr_PieInitStartVec11_MASK 0xf000
#define csr_ZCalCompOffset_RANGE  5:0
#define csr_ZCalCompOffset_BITS   5:0
#define csr_ZCalCompOffset_MSB  5
#define csr_ZCalCompOffset_LSB  0
#define csr_ZCalCompOffset_MASK 0x3f
#define csr_ZCalCompOffsetVal_RANGE  5:0
#define csr_ZCalCompOffsetVal_BITS   5:0
#define csr_ZCalCompOffsetVal_MSB  5
#define csr_ZCalCompOffsetVal_LSB  0
#define csr_ZCalCompOffsetVal_MASK 0x3f
#define csr_TxDcaMode_RANGE  0:0
#define csr_TxDcaMode_BITS   0:0
#define csr_TxDcaMode_MSB  0
#define csr_TxDcaMode_LSB  0
#define csr_TxDcaMode_MASK 0x1
#define csr_DMIPinPresent_RANGE  0:0
#define csr_DMIPinPresent_BITS   0:0
#define csr_DMIPinPresent_MSB  0
#define csr_DMIPinPresent_LSB  0
#define csr_DMIPinPresent_MASK 0x1
#define csr_RdDbiEnabled_RANGE  0:0
#define csr_RdDbiEnabled_BITS   0:0
#define csr_RdDbiEnabled_MSB  0
#define csr_RdDbiEnabled_LSB  0
#define csr_RdDbiEnabled_MASK 0x1
#define csr_PsDmaXlatOffset0_RANGE  10:0
#define csr_PsDmaXlatOffset0_BITS   10:0
#define csr_PsDmaXlatOffset0_MSB  10
#define csr_PsDmaXlatOffset0_LSB  0
#define csr_PsDmaXlatOffset0_MASK 0x7ff
#define csr_PostSequenceReg0b0s2_RANGE  10:0
#define csr_PostSequenceReg0b0s2_BITS   10:0
#define csr_PostSequenceReg0b0s2_MSB  10
#define csr_PostSequenceReg0b0s2_LSB  0
#define csr_PostSequenceReg0b0s2_MASK 0x7ff
#define csr_Seq0BGPR8_RANGE  15:0
#define csr_Seq0BGPR8_BITS   15:0
#define csr_Seq0BGPR8_MSB  15
#define csr_Seq0BGPR8_LSB  0
#define csr_Seq0BGPR8_MASK 0xffff
#define csr_SequenceReg0b72s2_RANGE  10:0
#define csr_SequenceReg0b72s2_BITS   10:0
#define csr_SequenceReg0b72s2_MSB  10
#define csr_SequenceReg0b72s2_LSB  0
#define csr_SequenceReg0b72s2_MASK 0x7ff
#define csr_SequenceReg0b158s0_RANGE  15:0
#define csr_SequenceReg0b158s0_BITS   15:0
#define csr_SequenceReg0b158s0_MSB  15
#define csr_SequenceReg0b158s0_LSB  0
#define csr_SequenceReg0b158s0_MASK 0xffff
#define csr_SequenceReg0b243s1_RANGE  15:0
#define csr_SequenceReg0b243s1_BITS   15:0
#define csr_SequenceReg0b243s1_MSB  15
#define csr_SequenceReg0b243s1_LSB  0
#define csr_SequenceReg0b243s1_MASK 0xffff
#define csr_ZCalPUOffset_RANGE  3:0
#define csr_ZCalPUOffset_BITS   3:0
#define csr_ZCalPUOffset_MSB  3
#define csr_ZCalPUOffset_LSB  0
#define csr_ZCalPUOffset_MASK 0xf
#define csr_ZCalPUOffsetVal_RANGE  3:0
#define csr_ZCalPUOffsetVal_BITS   3:0
#define csr_ZCalPUOffsetVal_MSB  3
#define csr_ZCalPUOffsetVal_LSB  0
#define csr_ZCalPUOffsetVal_MASK 0xf
#define csr_TxACDcaCtrl_RANGE  1:0
#define csr_TxACDcaCtrl_BITS   1:0
#define csr_TxACDcaCtrl_MSB  1
#define csr_TxACDcaCtrl_LSB  0
#define csr_TxACDcaCtrl_MASK 0x3
#define csr_TxACDcaCoarse_RANGE  1:0
#define csr_TxACDcaCoarse_BITS   1:0
#define csr_TxACDcaCoarse_MSB  1
#define csr_TxACDcaCoarse_LSB  0
#define csr_TxACDcaCoarse_MASK 0x3
#define csr_CkDisVal_RANGE  1:1
#define csr_CkDisVal_BITS   0:0
#define csr_CkDisVal_MSB  1
#define csr_CkDisVal_LSB  1
#define csr_CkDisVal_MASK 0x2
#define csr_PsDmaXlatOffset1_RANGE  10:0
#define csr_PsDmaXlatOffset1_BITS   10:0
#define csr_PsDmaXlatOffset1_MSB  10
#define csr_PsDmaXlatOffset1_LSB  0
#define csr_PsDmaXlatOffset1_MASK 0x7ff
#define csr_PostSequenceReg0b1s0_RANGE  15:0
#define csr_PostSequenceReg0b1s0_BITS   15:0
#define csr_PostSequenceReg0b1s0_MSB  15
#define csr_PostSequenceReg0b1s0_LSB  0
#define csr_PostSequenceReg0b1s0_MASK 0xffff
#define csr_Seq0BGPR9_RANGE  15:0
#define csr_Seq0BGPR9_BITS   15:0
#define csr_Seq0BGPR9_MSB  15
#define csr_Seq0BGPR9_LSB  0
#define csr_Seq0BGPR9_MASK 0xffff
#define csr_SequenceReg0b73s0_RANGE  15:0
#define csr_SequenceReg0b73s0_BITS   15:0
#define csr_SequenceReg0b73s0_MSB  15
#define csr_SequenceReg0b73s0_LSB  0
#define csr_SequenceReg0b73s0_MASK 0xffff
#define csr_SequenceReg0b158s1_RANGE  15:0
#define csr_SequenceReg0b158s1_BITS   15:0
#define csr_SequenceReg0b158s1_MSB  15
#define csr_SequenceReg0b158s1_LSB  0
#define csr_SequenceReg0b158s1_MASK 0xffff
#define csr_SequenceReg0b243s2_RANGE  10:0
#define csr_SequenceReg0b243s2_BITS   10:0
#define csr_SequenceReg0b243s2_MSB  10
#define csr_SequenceReg0b243s2_LSB  0
#define csr_SequenceReg0b243s2_MASK 0x7ff
#define csr_ZCalCompOvr_RANGE  15:0
#define csr_ZCalCompOvr_BITS   15:0
#define csr_ZCalCompOvr_MSB  15
#define csr_ZCalCompOvr_LSB  0
#define csr_ZCalCompOvr_MASK 0xffff
#define csr_ZCalCompOvrEn_RANGE  0:0
#define csr_ZCalCompOvrEn_BITS   0:0
#define csr_ZCalCompOvrEn_MSB  0
#define csr_ZCalCompOvrEn_LSB  0
#define csr_ZCalCompOvrEn_MASK 0x1
#define csr_ReservedZCalCompOvrEn_RANGE  7:1
#define csr_ReservedZCalCompOvrEn_BITS   6:0
#define csr_ReservedZCalCompOvrEn_MSB  7
#define csr_ReservedZCalCompOvrEn_LSB  1
#define csr_ReservedZCalCompOvrEn_MASK 0xfe
#define csr_ZCalCompOvrVal_RANGE  14:8
#define csr_ZCalCompOvrVal_BITS   6:0
#define csr_ZCalCompOvrVal_MSB  14
#define csr_ZCalCompOvrVal_LSB  8
#define csr_ZCalCompOvrVal_MASK 0x7f00
#define csr_ReservedZCalCompOvrVal_RANGE  15:15
#define csr_ReservedZCalCompOvrVal_BITS   0:0
#define csr_ReservedZCalCompOvrVal_MSB  15
#define csr_ReservedZCalCompOvrVal_LSB  15
#define csr_ReservedZCalCompOvrVal_MASK 0x8000
#define csr_RxDfeModeCfg_RANGE  3:0
#define csr_RxDfeModeCfg_BITS   3:0
#define csr_RxDfeModeCfg_MSB  3
#define csr_RxDfeModeCfg_LSB  0
#define csr_RxDfeModeCfg_MASK 0xf
#define csr_RxDfeMode_RANGE  2:0
#define csr_RxDfeMode_BITS   2:0
#define csr_RxDfeMode_MSB  2
#define csr_RxDfeMode_LSB  0
#define csr_RxDfeMode_MASK 0x7
#define csr_RxDfeGap_RANGE  3:3
#define csr_RxDfeGap_BITS   0:0
#define csr_RxDfeGap_MSB  3
#define csr_RxDfeGap_LSB  3
#define csr_RxDfeGap_MASK 0x8
#define csr_PsDmaXlatOffset2_RANGE  10:0
#define csr_PsDmaXlatOffset2_BITS   10:0
#define csr_PsDmaXlatOffset2_MSB  10
#define csr_PsDmaXlatOffset2_LSB  0
#define csr_PsDmaXlatOffset2_MASK 0x7ff
#define csr_PostSequenceReg0b1s1_RANGE  15:0
#define csr_PostSequenceReg0b1s1_BITS   15:0
#define csr_PostSequenceReg0b1s1_MSB  15
#define csr_PostSequenceReg0b1s1_LSB  0
#define csr_PostSequenceReg0b1s1_MASK 0xffff
#define csr_Seq0BGPR10_RANGE  15:0
#define csr_Seq0BGPR10_BITS   15:0
#define csr_Seq0BGPR10_MSB  15
#define csr_Seq0BGPR10_LSB  0
#define csr_Seq0BGPR10_MASK 0xffff
#define csr_SequenceReg0b73s1_RANGE  15:0
#define csr_SequenceReg0b73s1_BITS   15:0
#define csr_SequenceReg0b73s1_MSB  15
#define csr_SequenceReg0b73s1_LSB  0
#define csr_SequenceReg0b73s1_MASK 0xffff
#define csr_SequenceReg0b158s2_RANGE  10:0
#define csr_SequenceReg0b158s2_BITS   10:0
#define csr_SequenceReg0b158s2_MSB  10
#define csr_SequenceReg0b158s2_LSB  0
#define csr_SequenceReg0b158s2_MASK 0x7ff
#define csr_SequenceReg0b244s0_RANGE  15:0
#define csr_SequenceReg0b244s0_BITS   15:0
#define csr_SequenceReg0b244s0_MSB  15
#define csr_SequenceReg0b244s0_LSB  0
#define csr_SequenceReg0b244s0_MASK 0xffff
#define csr_AcDllLockParam_RANGE  8:0
#define csr_AcDllLockParam_BITS   8:0
#define csr_AcDllLockParam_MSB  8
#define csr_AcDllLockParam_LSB  0
#define csr_AcDllLockParam_MASK 0x1ff
#define csr_AcLcdlSeed0_RANGE  8:0
#define csr_AcLcdlSeed0_BITS   8:0
#define csr_AcLcdlSeed0_MSB  8
#define csr_AcLcdlSeed0_LSB  0
#define csr_AcLcdlSeed0_MASK 0x1ff
#define csr_ZCalPUOvr_RANGE  15:0
#define csr_ZCalPUOvr_BITS   15:0
#define csr_ZCalPUOvr_MSB  15
#define csr_ZCalPUOvr_LSB  0
#define csr_ZCalPUOvr_MASK 0xffff
#define csr_ZCalPUOvrEn_RANGE  0:0
#define csr_ZCalPUOvrEn_BITS   0:0
#define csr_ZCalPUOvrEn_MSB  0
#define csr_ZCalPUOvrEn_LSB  0
#define csr_ZCalPUOvrEn_MASK 0x1
#define csr_ReservedZCalPUOvrEn_RANGE  7:1
#define csr_ReservedZCalPUOvrEn_BITS   6:0
#define csr_ReservedZCalPUOvrEn_MSB  7
#define csr_ReservedZCalPUOvrEn_LSB  1
#define csr_ReservedZCalPUOvrEn_MASK 0xfe
#define csr_ZCalPUOvrVal_RANGE  15:8
#define csr_ZCalPUOvrVal_BITS   7:0
#define csr_ZCalPUOvrVal_MSB  15
#define csr_ZCalPUOvrVal_LSB  8
#define csr_ZCalPUOvrVal_MASK 0xff00
#define csr_DxRxStandbyEn_RANGE  0:0
#define csr_DxRxStandbyEn_BITS   0:0
#define csr_DxRxStandbyEn_MSB  0
#define csr_DxRxStandbyEn_LSB  0
#define csr_DxRxStandbyEn_MASK 0x1
#define csr_PsDmaXlatOffset3_RANGE  10:0
#define csr_PsDmaXlatOffset3_BITS   10:0
#define csr_PsDmaXlatOffset3_MSB  10
#define csr_PsDmaXlatOffset3_LSB  0
#define csr_PsDmaXlatOffset3_MASK 0x7ff
#define csr_PostSequenceReg0b1s2_RANGE  10:0
#define csr_PostSequenceReg0b1s2_BITS   10:0
#define csr_PostSequenceReg0b1s2_MSB  10
#define csr_PostSequenceReg0b1s2_LSB  0
#define csr_PostSequenceReg0b1s2_MASK 0x7ff
#define csr_Seq0BGPR11_RANGE  15:0
#define csr_Seq0BGPR11_BITS   15:0
#define csr_Seq0BGPR11_MSB  15
#define csr_Seq0BGPR11_LSB  0
#define csr_Seq0BGPR11_MASK 0xffff
#define csr_SequenceReg0b73s2_RANGE  10:0
#define csr_SequenceReg0b73s2_BITS   10:0
#define csr_SequenceReg0b73s2_MSB  10
#define csr_SequenceReg0b73s2_LSB  0
#define csr_SequenceReg0b73s2_MASK 0x7ff
#define csr_SequenceReg0b159s0_RANGE  15:0
#define csr_SequenceReg0b159s0_BITS   15:0
#define csr_SequenceReg0b159s0_MSB  15
#define csr_SequenceReg0b159s0_LSB  0
#define csr_SequenceReg0b159s0_MASK 0xffff
#define csr_SequenceReg0b244s1_RANGE  15:0
#define csr_SequenceReg0b244s1_BITS   15:0
#define csr_SequenceReg0b244s1_MSB  15
#define csr_SequenceReg0b244s1_LSB  0
#define csr_SequenceReg0b244s1_MASK 0xffff
#define csr_ZCalCompCtrl_RANGE  10:0
#define csr_ZCalCompCtrl_BITS   10:0
#define csr_ZCalCompCtrl_MSB  10
#define csr_ZCalCompCtrl_LSB  0
#define csr_ZCalCompCtrl_MASK 0x7ff
#define csr_ZCalCompGainCurrAdj_RANGE  7:0
#define csr_ZCalCompGainCurrAdj_BITS   7:0
#define csr_ZCalCompGainCurrAdj_MSB  7
#define csr_ZCalCompGainCurrAdj_LSB  0
#define csr_ZCalCompGainCurrAdj_MASK 0xff
#define csr_ZCalCompGainResAdj_RANGE  8:8
#define csr_ZCalCompGainResAdj_BITS   0:0
#define csr_ZCalCompGainResAdj_MSB  8
#define csr_ZCalCompGainResAdj_LSB  8
#define csr_ZCalCompGainResAdj_MASK 0x100
#define csr_ZCalCompBiasBypassEn_RANGE  9:9
#define csr_ZCalCompBiasBypassEn_BITS   0:0
#define csr_ZCalCompBiasBypassEn_MSB  9
#define csr_ZCalCompBiasBypassEn_LSB  9
#define csr_ZCalCompBiasBypassEn_MASK 0x200
#define csr_ZCalCompBiasPowerUp_RANGE  10:10
#define csr_ZCalCompBiasPowerUp_BITS   0:0
#define csr_ZCalCompBiasPowerUp_MSB  10
#define csr_ZCalCompBiasPowerUp_LSB  10
#define csr_ZCalCompBiasPowerUp_MASK 0x400
#define csr_DxDigStrobeMode_RANGE  1:0
#define csr_DxDigStrobeMode_BITS   1:0
#define csr_DxDigStrobeMode_MSB  1
#define csr_DxDigStrobeMode_LSB  0
#define csr_DxDigStrobeMode_MASK 0x3
#define csr_PsDmaXlatLen0_RANGE  10:0
#define csr_PsDmaXlatLen0_BITS   10:0
#define csr_PsDmaXlatLen0_MSB  10
#define csr_PsDmaXlatLen0_LSB  0
#define csr_PsDmaXlatLen0_MASK 0x7ff
#define csr_Seq0BDisableFlag0_RANGE  15:0
#define csr_Seq0BDisableFlag0_BITS   15:0
#define csr_Seq0BDisableFlag0_MSB  15
#define csr_Seq0BDisableFlag0_LSB  0
#define csr_Seq0BDisableFlag0_MASK 0xffff
#define csr_Seq0BGPR12_RANGE  15:0
#define csr_Seq0BGPR12_BITS   15:0
#define csr_Seq0BGPR12_MSB  15
#define csr_Seq0BGPR12_LSB  0
#define csr_Seq0BGPR12_MASK 0xffff
#define csr_SequenceReg0b74s0_RANGE  15:0
#define csr_SequenceReg0b74s0_BITS   15:0
#define csr_SequenceReg0b74s0_MSB  15
#define csr_SequenceReg0b74s0_LSB  0
#define csr_SequenceReg0b74s0_MASK 0xffff
#define csr_SequenceReg0b159s1_RANGE  15:0
#define csr_SequenceReg0b159s1_BITS   15:0
#define csr_SequenceReg0b159s1_MSB  15
#define csr_SequenceReg0b159s1_LSB  0
#define csr_SequenceReg0b159s1_MASK 0xffff
#define csr_SequenceReg0b244s2_RANGE  10:0
#define csr_SequenceReg0b244s2_BITS   10:0
#define csr_SequenceReg0b244s2_MSB  10
#define csr_SequenceReg0b244s2_LSB  0
#define csr_SequenceReg0b244s2_MASK 0x7ff
#define csr_ZCalSlewRateCtrl_RANGE  7:0
#define csr_ZCalSlewRateCtrl_BITS   7:0
#define csr_ZCalSlewRateCtrl_MSB  7
#define csr_ZCalSlewRateCtrl_LSB  0
#define csr_ZCalSlewRateCtrl_MASK 0xff
#define csr_ZCalTxSlewPU_RANGE  3:0
#define csr_ZCalTxSlewPU_BITS   3:0
#define csr_ZCalTxSlewPU_MSB  3
#define csr_ZCalTxSlewPU_LSB  0
#define csr_ZCalTxSlewPU_MASK 0xf
#define csr_ZCalTxSlewPD_RANGE  7:4
#define csr_ZCalTxSlewPD_BITS   3:0
#define csr_ZCalTxSlewPD_MSB  7
#define csr_ZCalTxSlewPD_LSB  4
#define csr_ZCalTxSlewPD_MASK 0xf0
#define csr_PptDqsCntInvTrnTg0_RANGE  15:0
#define csr_PptDqsCntInvTrnTg0_BITS   15:0
#define csr_PptDqsCntInvTrnTg0_MSB  15
#define csr_PptDqsCntInvTrnTg0_LSB  0
#define csr_PptDqsCntInvTrnTg0_MASK 0xffff
#define csr_AcPipeEn_RANGE  1:0
#define csr_AcPipeEn_BITS   1:0
#define csr_AcPipeEn_MSB  1
#define csr_AcPipeEn_LSB  0
#define csr_AcPipeEn_MASK 0x3
#define csr_HwtMRL_RANGE  4:0
#define csr_HwtMRL_BITS   4:0
#define csr_HwtMRL_MSB  4
#define csr_HwtMRL_LSB  0
#define csr_HwtMRL_MASK 0x1f
#define csr_PsDmaXlatLen1_RANGE  10:0
#define csr_PsDmaXlatLen1_BITS   10:0
#define csr_PsDmaXlatLen1_MSB  10
#define csr_PsDmaXlatLen1_LSB  0
#define csr_PsDmaXlatLen1_MASK 0x7ff
#define csr_Seq0BDisableFlag1_RANGE  15:0
#define csr_Seq0BDisableFlag1_BITS   15:0
#define csr_Seq0BDisableFlag1_MSB  15
#define csr_Seq0BDisableFlag1_LSB  0
#define csr_Seq0BDisableFlag1_MASK 0xffff
#define csr_Seq0BGPR13_RANGE  15:0
#define csr_Seq0BGPR13_BITS   15:0
#define csr_Seq0BGPR13_MSB  15
#define csr_Seq0BGPR13_LSB  0
#define csr_Seq0BGPR13_MASK 0xffff
#define csr_SequenceReg0b74s1_RANGE  15:0
#define csr_SequenceReg0b74s1_BITS   15:0
#define csr_SequenceReg0b74s1_MSB  15
#define csr_SequenceReg0b74s1_LSB  0
#define csr_SequenceReg0b74s1_MASK 0xffff
#define csr_SequenceReg0b159s2_RANGE  10:0
#define csr_SequenceReg0b159s2_BITS   10:0
#define csr_SequenceReg0b159s2_MSB  10
#define csr_SequenceReg0b159s2_LSB  0
#define csr_SequenceReg0b159s2_MASK 0x7ff
#define csr_SequenceReg0b245s0_RANGE  15:0
#define csr_SequenceReg0b245s0_BITS   15:0
#define csr_SequenceReg0b245s0_MSB  15
#define csr_SequenceReg0b245s0_LSB  0
#define csr_SequenceReg0b245s0_MASK 0xffff
#define csr_ZCalClrFirstRunDone_RANGE  0:0
#define csr_ZCalClrFirstRunDone_BITS   0:0
#define csr_ZCalClrFirstRunDone_MSB  0
#define csr_ZCalClrFirstRunDone_LSB  0
#define csr_ZCalClrFirstRunDone_MASK 0x1
#define csr_PptDqsCntInvTrnTg1_RANGE  15:0
#define csr_PptDqsCntInvTrnTg1_BITS   15:0
#define csr_PptDqsCntInvTrnTg1_MSB  15
#define csr_PptDqsCntInvTrnTg1_LSB  0
#define csr_PptDqsCntInvTrnTg1_MASK 0xffff
#define csr_PsDmaXlatLen2_RANGE  10:0
#define csr_PsDmaXlatLen2_BITS   10:0
#define csr_PsDmaXlatLen2_MSB  10
#define csr_PsDmaXlatLen2_LSB  0
#define csr_PsDmaXlatLen2_MASK 0x7ff
#define csr_Seq0BDisableFlag2_RANGE  15:0
#define csr_Seq0BDisableFlag2_BITS   15:0
#define csr_Seq0BDisableFlag2_MSB  15
#define csr_Seq0BDisableFlag2_LSB  0
#define csr_Seq0BDisableFlag2_MASK 0xffff
#define csr_Seq0BGPR14_RANGE  15:0
#define csr_Seq0BGPR14_BITS   15:0
#define csr_Seq0BGPR14_MSB  15
#define csr_Seq0BGPR14_LSB  0
#define csr_Seq0BGPR14_MASK 0xffff
#define csr_SequenceReg0b74s2_RANGE  10:0
#define csr_SequenceReg0b74s2_BITS   10:0
#define csr_SequenceReg0b74s2_MSB  10
#define csr_SequenceReg0b74s2_LSB  0
#define csr_SequenceReg0b74s2_MASK 0x7ff
#define csr_SequenceReg0b160s0_RANGE  15:0
#define csr_SequenceReg0b160s0_BITS   15:0
#define csr_SequenceReg0b160s0_MSB  15
#define csr_SequenceReg0b160s0_LSB  0
#define csr_SequenceReg0b160s0_MASK 0xffff
#define csr_SequenceReg0b245s1_RANGE  15:0
#define csr_SequenceReg0b245s1_BITS   15:0
#define csr_SequenceReg0b245s1_MSB  15
#define csr_SequenceReg0b245s1_LSB  0
#define csr_SequenceReg0b245s1_MASK 0xffff
#define csr_ZCalPDSearchGainTV_RANGE  8:0
#define csr_ZCalPDSearchGainTV_BITS   8:0
#define csr_ZCalPDSearchGainTV_MSB  8
#define csr_ZCalPDSearchGainTV_LSB  0
#define csr_ZCalPDSearchGainTV_MASK 0x1ff
#define csr_ZCalPDSearchGainTVVal_RANGE  3:0
#define csr_ZCalPDSearchGainTVVal_BITS   3:0
#define csr_ZCalPDSearchGainTVVal_MSB  3
#define csr_ZCalPDSearchGainTVVal_LSB  0
#define csr_ZCalPDSearchGainTVVal_MASK 0xf
#define csr_ZCalPDSearchGainTVValB_RANGE  7:4
#define csr_ZCalPDSearchGainTVValB_BITS   3:0
#define csr_ZCalPDSearchGainTVValB_MSB  7
#define csr_ZCalPDSearchGainTVValB_LSB  4
#define csr_ZCalPDSearchGainTVValB_MASK 0xf0
#define csr_ZCalPDSearchGainTVAuto_RANGE  8:8
#define csr_ZCalPDSearchGainTVAuto_BITS   0:0
#define csr_ZCalPDSearchGainTVAuto_MSB  8
#define csr_ZCalPDSearchGainTVAuto_LSB  8
#define csr_ZCalPDSearchGainTVAuto_MASK 0x100
#define csr_DfiCtrlMsgCode_RANGE  15:0
#define csr_DfiCtrlMsgCode_BITS   15:0
#define csr_DfiCtrlMsgCode_MSB  15
#define csr_DfiCtrlMsgCode_LSB  0
#define csr_DfiCtrlMsgCode_MASK 0xffff
#define csr_PsDmaXlatLen3_RANGE  10:0
#define csr_PsDmaXlatLen3_BITS   10:0
#define csr_PsDmaXlatLen3_MSB  10
#define csr_PsDmaXlatLen3_LSB  0
#define csr_PsDmaXlatLen3_MASK 0x7ff
#define csr_Seq0BDisableFlag3_RANGE  15:0
#define csr_Seq0BDisableFlag3_BITS   15:0
#define csr_Seq0BDisableFlag3_MSB  15
#define csr_Seq0BDisableFlag3_LSB  0
#define csr_Seq0BDisableFlag3_MASK 0xffff
#define csr_Seq0BGPR15_RANGE  15:0
#define csr_Seq0BGPR15_BITS   15:0
#define csr_Seq0BGPR15_MSB  15
#define csr_Seq0BGPR15_LSB  0
#define csr_Seq0BGPR15_MASK 0xffff
#define csr_SequenceReg0b75s0_RANGE  15:0
#define csr_SequenceReg0b75s0_BITS   15:0
#define csr_SequenceReg0b75s0_MSB  15
#define csr_SequenceReg0b75s0_LSB  0
#define csr_SequenceReg0b75s0_MASK 0xffff
#define csr_SequenceReg0b160s1_RANGE  15:0
#define csr_SequenceReg0b160s1_BITS   15:0
#define csr_SequenceReg0b160s1_MSB  15
#define csr_SequenceReg0b160s1_LSB  0
#define csr_SequenceReg0b160s1_MASK 0xffff
#define csr_SequenceReg0b245s2_RANGE  10:0
#define csr_SequenceReg0b245s2_BITS   10:0
#define csr_SequenceReg0b245s2_MSB  10
#define csr_SequenceReg0b245s2_LSB  0
#define csr_SequenceReg0b245s2_MASK 0x7ff
#define csr_ZCalAnaSettlingTime_RANGE  5:0
#define csr_ZCalAnaSettlingTime_BITS   5:0
#define csr_ZCalAnaSettlingTime_MSB  5
#define csr_ZCalAnaSettlingTime_LSB  0
#define csr_ZCalAnaSettlingTime_MASK 0x3f
#define csr_RxReplicaCtl04_RANGE  6:0
#define csr_RxReplicaCtl04_BITS   6:0
#define csr_RxReplicaCtl04_MSB  6
#define csr_RxReplicaCtl04_LSB  0
#define csr_RxReplicaCtl04_MASK 0x7f
#define csr_RxReplicaTrackEn_RANGE  0:0
#define csr_RxReplicaTrackEn_BITS   0:0
#define csr_RxReplicaTrackEn_MSB  0
#define csr_RxReplicaTrackEn_LSB  0
#define csr_RxReplicaTrackEn_MASK 0x1
#define csr_RxReplicaLongCal_RANGE  1:1
#define csr_RxReplicaLongCal_BITS   0:0
#define csr_RxReplicaLongCal_MSB  1
#define csr_RxReplicaLongCal_LSB  1
#define csr_RxReplicaLongCal_MASK 0x2
#define csr_RxReplicaStride_RANGE  5:2
#define csr_RxReplicaStride_BITS   3:0
#define csr_RxReplicaStride_MSB  5
#define csr_RxReplicaStride_LSB  2
#define csr_RxReplicaStride_MASK 0x3c
#define csr_RxReplicaStandby_RANGE  6:6
#define csr_RxReplicaStandby_BITS   0:0
#define csr_RxReplicaStandby_MSB  6
#define csr_RxReplicaStandby_LSB  6
#define csr_RxReplicaStandby_MASK 0x40
#define csr_RxClkT2UIDlyTg0_RANGE  9:0
#define csr_RxClkT2UIDlyTg0_BITS   9:0
#define csr_RxClkT2UIDlyTg0_MSB  9
#define csr_RxClkT2UIDlyTg0_LSB  0
#define csr_RxClkT2UIDlyTg0_MASK 0x3ff
#define csr_PsDmaXlatBase0_RANGE  3:0
#define csr_PsDmaXlatBase0_BITS   3:0
#define csr_PsDmaXlatBase0_MSB  3
#define csr_PsDmaXlatBase0_LSB  0
#define csr_PsDmaXlatBase0_MASK 0xf
#define csr_Seq0BDisableFlag4_RANGE  15:0
#define csr_Seq0BDisableFlag4_BITS   15:0
#define csr_Seq0BDisableFlag4_MSB  15
#define csr_Seq0BDisableFlag4_LSB  0
#define csr_Seq0BDisableFlag4_MASK 0xffff
#define csr_SequenceReg0b75s1_RANGE  15:0
#define csr_SequenceReg0b75s1_BITS   15:0
#define csr_SequenceReg0b75s1_MSB  15
#define csr_SequenceReg0b75s1_LSB  0
#define csr_SequenceReg0b75s1_MASK 0xffff
#define csr_SequenceReg0b160s2_RANGE  10:0
#define csr_SequenceReg0b160s2_BITS   10:0
#define csr_SequenceReg0b160s2_MSB  10
#define csr_SequenceReg0b160s2_LSB  0
#define csr_SequenceReg0b160s2_MASK 0x7ff
#define csr_SequenceReg0b246s0_RANGE  15:0
#define csr_SequenceReg0b246s0_BITS   15:0
#define csr_SequenceReg0b246s0_MSB  15
#define csr_SequenceReg0b246s0_LSB  0
#define csr_SequenceReg0b246s0_MASK 0xffff
#define csr_ZCalReset_RANGE  0:0
#define csr_ZCalReset_BITS   0:0
#define csr_ZCalReset_MSB  0
#define csr_ZCalReset_LSB  0
#define csr_ZCalReset_MASK 0x1
#define csr_PPTTrainSetup_RANGE  7:0
#define csr_PPTTrainSetup_BITS   7:0
#define csr_PPTTrainSetup_MSB  7
#define csr_PPTTrainSetup_LSB  0
#define csr_PPTTrainSetup_MASK 0xff
#define csr_PhyMstrTrainInterval_RANGE  3:0
#define csr_PhyMstrTrainInterval_BITS   3:0
#define csr_PhyMstrTrainInterval_MSB  3
#define csr_PhyMstrTrainInterval_LSB  0
#define csr_PhyMstrTrainInterval_MASK 0xf
#define csr_PhyMstrMaxReqToAck_RANGE  6:4
#define csr_PhyMstrMaxReqToAck_BITS   2:0
#define csr_PhyMstrMaxReqToAck_MSB  6
#define csr_PhyMstrMaxReqToAck_LSB  4
#define csr_PhyMstrMaxReqToAck_MASK 0x70
#define csr_PhyMstrCtrlMode_RANGE  7:7
#define csr_PhyMstrCtrlMode_BITS   0:0
#define csr_PhyMstrCtrlMode_MSB  7
#define csr_PhyMstrCtrlMode_LSB  7
#define csr_PhyMstrCtrlMode_MASK 0x80
#define csr_RxClkT2UIDlyTg1_RANGE  9:0
#define csr_RxClkT2UIDlyTg1_BITS   9:0
#define csr_RxClkT2UIDlyTg1_MSB  9
#define csr_RxClkT2UIDlyTg1_LSB  0
#define csr_RxClkT2UIDlyTg1_MASK 0x3ff
#define csr_PPGCCtrl1_RANGE  4:1
#define csr_PPGCCtrl1_BITS   3:0
#define csr_PPGCCtrl1_MSB  4
#define csr_PPGCCtrl1_LSB  1
#define csr_PPGCCtrl1_MASK 0x1e
#define csr_HwtTxDbiEn_RANGE  1:1
#define csr_HwtTxDbiEn_BITS   0:0
#define csr_HwtTxDbiEn_MSB  1
#define csr_HwtTxDbiEn_LSB  1
#define csr_HwtTxDbiEn_MASK 0x2
#define csr_HwtRxDbiEn_RANGE  2:2
#define csr_HwtRxDbiEn_BITS   0:0
#define csr_HwtRxDbiEn_MSB  2
#define csr_HwtRxDbiEn_LSB  2
#define csr_HwtRxDbiEn_MASK 0x4
#define csr_HwtTxDmDbiVal_RANGE  3:3
#define csr_HwtTxDmDbiVal_BITS   0:0
#define csr_HwtTxDmDbiVal_MSB  3
#define csr_HwtTxDmDbiVal_LSB  3
#define csr_HwtTxDmDbiVal_MASK 0x8
#define csr_HwtTxDmDbiSel_RANGE  4:4
#define csr_HwtTxDmDbiSel_BITS   0:0
#define csr_HwtTxDmDbiSel_MSB  4
#define csr_HwtTxDmDbiSel_LSB  4
#define csr_HwtTxDmDbiSel_MASK 0x10
#define csr_PsDmaXlatBase1_RANGE  3:0
#define csr_PsDmaXlatBase1_BITS   3:0
#define csr_PsDmaXlatBase1_MSB  3
#define csr_PsDmaXlatBase1_LSB  0
#define csr_PsDmaXlatBase1_MASK 0xf
#define csr_Seq0BDisableFlag5_RANGE  15:0
#define csr_Seq0BDisableFlag5_BITS   15:0
#define csr_Seq0BDisableFlag5_MSB  15
#define csr_Seq0BDisableFlag5_LSB  0
#define csr_Seq0BDisableFlag5_MASK 0xffff
#define csr_SequenceReg0b75s2_RANGE  10:0
#define csr_SequenceReg0b75s2_BITS   10:0
#define csr_SequenceReg0b75s2_MSB  10
#define csr_SequenceReg0b75s2_LSB  0
#define csr_SequenceReg0b75s2_MASK 0x7ff
#define csr_SequenceReg0b161s0_RANGE  15:0
#define csr_SequenceReg0b161s0_BITS   15:0
#define csr_SequenceReg0b161s0_MSB  15
#define csr_SequenceReg0b161s0_LSB  0
#define csr_SequenceReg0b161s0_MASK 0xffff
#define csr_SequenceReg0b246s1_RANGE  15:0
#define csr_SequenceReg0b246s1_BITS   15:0
#define csr_SequenceReg0b246s1_MSB  15
#define csr_SequenceReg0b246s1_LSB  0
#define csr_SequenceReg0b246s1_MASK 0xffff
#define csr_ZCalRun_RANGE  0:0
#define csr_ZCalRun_BITS   0:0
#define csr_ZCalRun_MSB  0
#define csr_ZCalRun_LSB  0
#define csr_ZCalRun_MASK 0x1
#define csr_PPTTrainSetup2_RANGE  4:0
#define csr_PPTTrainSetup2_BITS   4:0
#define csr_PPTTrainSetup2_MSB  4
#define csr_PPTTrainSetup2_LSB  0
#define csr_PPTTrainSetup2_MASK 0x1f
#define csr_PhyMstrFreqOverride_RANGE  4:0
#define csr_PhyMstrFreqOverride_BITS   4:0
#define csr_PhyMstrFreqOverride_MSB  4
#define csr_PhyMstrFreqOverride_LSB  0
#define csr_PhyMstrFreqOverride_MASK 0x1f
#define csr_RxClkC2UIDlyTg0_RANGE  9:0
#define csr_RxClkC2UIDlyTg0_BITS   9:0
#define csr_RxClkC2UIDlyTg0_MSB  9
#define csr_RxClkC2UIDlyTg0_LSB  0
#define csr_RxClkC2UIDlyTg0_MASK 0x3ff
#define csr_PsDmaXlatBase2_RANGE  3:0
#define csr_PsDmaXlatBase2_BITS   3:0
#define csr_PsDmaXlatBase2_MSB  3
#define csr_PsDmaXlatBase2_LSB  0
#define csr_PsDmaXlatBase2_MASK 0xf
#define csr_Seq0BDisableFlag6_RANGE  15:0
#define csr_Seq0BDisableFlag6_BITS   15:0
#define csr_Seq0BDisableFlag6_MSB  15
#define csr_Seq0BDisableFlag6_LSB  0
#define csr_Seq0BDisableFlag6_MASK 0xffff
#define csr_SequenceReg0b76s0_RANGE  15:0
#define csr_SequenceReg0b76s0_BITS   15:0
#define csr_SequenceReg0b76s0_MSB  15
#define csr_SequenceReg0b76s0_LSB  0
#define csr_SequenceReg0b76s0_MASK 0xffff
#define csr_SequenceReg0b161s1_RANGE  15:0
#define csr_SequenceReg0b161s1_BITS   15:0
#define csr_SequenceReg0b161s1_MSB  15
#define csr_SequenceReg0b161s1_LSB  0
#define csr_SequenceReg0b161s1_MASK 0xffff
#define csr_SequenceReg0b246s2_RANGE  10:0
#define csr_SequenceReg0b246s2_BITS   10:0
#define csr_SequenceReg0b246s2_MSB  10
#define csr_SequenceReg0b246s2_LSB  0
#define csr_SequenceReg0b246s2_MASK 0x7ff
#define csr_DllGainCtl_RANGE  15:0
#define csr_DllGainCtl_BITS   15:0
#define csr_DllGainCtl_MSB  15
#define csr_DllGainCtl_LSB  0
#define csr_DllGainCtl_MASK 0xffff
#define csr_AcDllGainIV_RANGE  3:0
#define csr_AcDllGainIV_BITS   3:0
#define csr_AcDllGainIV_MSB  3
#define csr_AcDllGainIV_LSB  0
#define csr_AcDllGainIV_MASK 0xf
#define csr_AcDllGainTV_RANGE  7:4
#define csr_AcDllGainTV_BITS   3:0
#define csr_AcDllGainTV_MSB  7
#define csr_AcDllGainTV_LSB  4
#define csr_AcDllGainTV_MASK 0xf0
#define csr_DxDllGainIV_RANGE  11:8
#define csr_DxDllGainIV_BITS   3:0
#define csr_DxDllGainIV_MSB  11
#define csr_DxDllGainIV_LSB  8
#define csr_DxDllGainIV_MASK 0xf00
#define csr_DxDllGainTV_RANGE  15:12
#define csr_DxDllGainTV_BITS   3:0
#define csr_DxDllGainTV_MSB  15
#define csr_DxDllGainTV_LSB  12
#define csr_DxDllGainTV_MASK 0xf000
#define csr_ZCalBusy_RANGE  0:0
#define csr_ZCalBusy_BITS   0:0
#define csr_ZCalBusy_MSB  0
#define csr_ZCalBusy_LSB  0
#define csr_ZCalBusy_MASK 0x1
#define csr_RxClkC2UIDlyTg1_RANGE  9:0
#define csr_RxClkC2UIDlyTg1_BITS   9:0
#define csr_RxClkC2UIDlyTg1_MSB  9
#define csr_RxClkC2UIDlyTg1_LSB  0
#define csr_RxClkC2UIDlyTg1_MASK 0x3ff
#define csr_PsDmaXlatBase3_RANGE  3:0
#define csr_PsDmaXlatBase3_BITS   3:0
#define csr_PsDmaXlatBase3_MSB  3
#define csr_PsDmaXlatBase3_LSB  0
#define csr_PsDmaXlatBase3_MASK 0xf
#define csr_Seq0BDisableFlag7_RANGE  15:0
#define csr_Seq0BDisableFlag7_BITS   15:0
#define csr_Seq0BDisableFlag7_MSB  15
#define csr_Seq0BDisableFlag7_LSB  0
#define csr_Seq0BDisableFlag7_MASK 0xffff
#define csr_SequenceReg0b76s1_RANGE  15:0
#define csr_SequenceReg0b76s1_BITS   15:0
#define csr_SequenceReg0b76s1_MSB  15
#define csr_SequenceReg0b76s1_LSB  0
#define csr_SequenceReg0b76s1_MASK 0xffff
#define csr_SequenceReg0b161s2_RANGE  10:0
#define csr_SequenceReg0b161s2_BITS   10:0
#define csr_SequenceReg0b161s2_MSB  10
#define csr_SequenceReg0b161s2_LSB  0
#define csr_SequenceReg0b161s2_MASK 0x7ff
#define csr_SequenceReg0b247s0_RANGE  15:0
#define csr_SequenceReg0b247s0_BITS   15:0
#define csr_SequenceReg0b247s0_MSB  15
#define csr_SequenceReg0b247s0_LSB  0
#define csr_SequenceReg0b247s0_MASK 0xffff
#define csr_DbyteRxDqsModeCntrl_RANGE  6:0
#define csr_DbyteRxDqsModeCntrl_BITS   6:0
#define csr_DbyteRxDqsModeCntrl_MSB  6
#define csr_DbyteRxDqsModeCntrl_LSB  0
#define csr_DbyteRxDqsModeCntrl_MASK 0x7f
#define csr_RxPostambleMode_RANGE  0:0
#define csr_RxPostambleMode_BITS   0:0
#define csr_RxPostambleMode_MSB  0
#define csr_RxPostambleMode_LSB  0
#define csr_RxPostambleMode_MASK 0x1
#define csr_RxPreambleMode_RANGE  1:1
#define csr_RxPreambleMode_BITS   0:0
#define csr_RxPreambleMode_MSB  1
#define csr_RxPreambleMode_LSB  1
#define csr_RxPreambleMode_MASK 0x2
#define csr_LPDDR5RdqsEn_RANGE  2:2
#define csr_LPDDR5RdqsEn_BITS   0:0
#define csr_LPDDR5RdqsEn_MSB  2
#define csr_LPDDR5RdqsEn_LSB  2
#define csr_LPDDR5RdqsEn_MASK 0x4
#define csr_LPDDR5RdqsPre_RANGE  4:3
#define csr_LPDDR5RdqsPre_BITS   1:0
#define csr_LPDDR5RdqsPre_MSB  4
#define csr_LPDDR5RdqsPre_LSB  3
#define csr_LPDDR5RdqsPre_MASK 0x18
#define csr_LPDDR5RdqsPst_RANGE  6:5
#define csr_LPDDR5RdqsPst_BITS   1:0
#define csr_LPDDR5RdqsPst_MSB  6
#define csr_LPDDR5RdqsPst_LSB  5
#define csr_LPDDR5RdqsPst_MASK 0x60
#define csr_ZCalCompResult_RANGE  6:0
#define csr_ZCalCompResult_BITS   6:0
#define csr_ZCalCompResult_MSB  6
#define csr_ZCalCompResult_LSB  0
#define csr_ZCalCompResult_MASK 0x7f
#define csr_RxReplicaRangeVal_RANGE  15:0
#define csr_RxReplicaRangeVal_BITS   15:0
#define csr_RxReplicaRangeVal_MSB  15
#define csr_RxReplicaRangeVal_LSB  0
#define csr_RxReplicaRangeVal_MASK 0xffff
#define csr_RxReplicaShortCalRangeA_RANGE  7:0
#define csr_RxReplicaShortCalRangeA_BITS   7:0
#define csr_RxReplicaShortCalRangeA_MSB  7
#define csr_RxReplicaShortCalRangeA_LSB  0
#define csr_RxReplicaShortCalRangeA_MASK 0xff
#define csr_RxReplicaShortCalRangeB_RANGE  15:8
#define csr_RxReplicaShortCalRangeB_BITS   7:0
#define csr_RxReplicaShortCalRangeB_MSB  15
#define csr_RxReplicaShortCalRangeB_LSB  8
#define csr_RxReplicaShortCalRangeB_MASK 0xff00
#define csr_PsDmaXlatBase4_RANGE  3:0
#define csr_PsDmaXlatBase4_BITS   3:0
#define csr_PsDmaXlatBase4_MSB  3
#define csr_PsDmaXlatBase4_LSB  0
#define csr_PsDmaXlatBase4_MASK 0xf
#define csr_Seq0BDisableFlag8_RANGE  15:0
#define csr_Seq0BDisableFlag8_BITS   15:0
#define csr_Seq0BDisableFlag8_MSB  15
#define csr_Seq0BDisableFlag8_LSB  0
#define csr_Seq0BDisableFlag8_MASK 0xffff
#define csr_SequenceReg0b76s2_RANGE  10:0
#define csr_SequenceReg0b76s2_BITS   10:0
#define csr_SequenceReg0b76s2_MSB  10
#define csr_SequenceReg0b76s2_LSB  0
#define csr_SequenceReg0b76s2_MASK 0x7ff
#define csr_SequenceReg0b162s0_RANGE  15:0
#define csr_SequenceReg0b162s0_BITS   15:0
#define csr_SequenceReg0b162s0_MSB  15
#define csr_SequenceReg0b162s0_LSB  0
#define csr_SequenceReg0b162s0_MASK 0xffff
#define csr_SequenceReg0b247s1_RANGE  15:0
#define csr_SequenceReg0b247s1_BITS   15:0
#define csr_SequenceReg0b247s1_MSB  15
#define csr_SequenceReg0b247s1_LSB  0
#define csr_SequenceReg0b247s1_MASK 0xffff
#define csr_ZCalPUResult_RANGE  7:0
#define csr_ZCalPUResult_BITS   7:0
#define csr_ZCalPUResult_MSB  7
#define csr_ZCalPUResult_LSB  0
#define csr_ZCalPUResult_MASK 0xff
#define csr_TrackingModeCntrl_RANGE  15:0
#define csr_TrackingModeCntrl_BITS   15:0
#define csr_TrackingModeCntrl_MSB  15
#define csr_TrackingModeCntrl_LSB  0
#define csr_TrackingModeCntrl_MASK 0xffff
#define csr_EnWck2DqoSnoopTracking_RANGE  0:0
#define csr_EnWck2DqoSnoopTracking_BITS   0:0
#define csr_EnWck2DqoSnoopTracking_MSB  0
#define csr_EnWck2DqoSnoopTracking_LSB  0
#define csr_EnWck2DqoSnoopTracking_MASK 0x1
#define csr_Twck2dqoTrackingLimit_RANGE  3:1
#define csr_Twck2dqoTrackingLimit_BITS   2:0
#define csr_Twck2dqoTrackingLimit_MSB  3
#define csr_Twck2dqoTrackingLimit_LSB  1
#define csr_Twck2dqoTrackingLimit_MASK 0xe
#define csr_EnRxDqsTracking_RANGE  4:4
#define csr_EnRxDqsTracking_BITS   0:0
#define csr_EnRxDqsTracking_MSB  4
#define csr_EnRxDqsTracking_LSB  4
#define csr_EnRxDqsTracking_MASK 0x10
#define csr_Tdqs2dqTrackingLimit_RANGE  7:5
#define csr_Tdqs2dqTrackingLimit_BITS   2:0
#define csr_Tdqs2dqTrackingLimit_MSB  7
#define csr_Tdqs2dqTrackingLimit_LSB  5
#define csr_Tdqs2dqTrackingLimit_MASK 0xe0
#define csr_DqsOscRunTimeSel_RANGE  11:8
#define csr_DqsOscRunTimeSel_BITS   3:0
#define csr_DqsOscRunTimeSel_MSB  11
#define csr_DqsOscRunTimeSel_LSB  8
#define csr_DqsOscRunTimeSel_MASK 0xf00
#define csr_RxDqsTrackingThreshold_RANGE  14:12
#define csr_RxDqsTrackingThreshold_BITS   2:0
#define csr_RxDqsTrackingThreshold_MSB  14
#define csr_RxDqsTrackingThreshold_LSB  12
#define csr_RxDqsTrackingThreshold_MASK 0x7000
#define csr_EnDqsSampNegRxEn_RANGE  15:15
#define csr_EnDqsSampNegRxEn_BITS   0:0
#define csr_EnDqsSampNegRxEn_MSB  15
#define csr_EnDqsSampNegRxEn_LSB  15
#define csr_EnDqsSampNegRxEn_MASK 0x8000
#define csr_PsDmaXlatBase5_RANGE  3:0
#define csr_PsDmaXlatBase5_BITS   3:0
#define csr_PsDmaXlatBase5_MSB  3
#define csr_PsDmaXlatBase5_LSB  0
#define csr_PsDmaXlatBase5_MASK 0xf
#define csr_Seq0BDisableFlag9_RANGE  15:0
#define csr_Seq0BDisableFlag9_BITS   15:0
#define csr_Seq0BDisableFlag9_MSB  15
#define csr_Seq0BDisableFlag9_LSB  0
#define csr_Seq0BDisableFlag9_MASK 0xffff
#define csr_SequenceReg0b77s0_RANGE  15:0
#define csr_SequenceReg0b77s0_BITS   15:0
#define csr_SequenceReg0b77s0_MSB  15
#define csr_SequenceReg0b77s0_LSB  0
#define csr_SequenceReg0b77s0_MASK 0xffff
#define csr_SequenceReg0b162s1_RANGE  15:0
#define csr_SequenceReg0b162s1_BITS   15:0
#define csr_SequenceReg0b162s1_MSB  15
#define csr_SequenceReg0b162s1_LSB  0
#define csr_SequenceReg0b162s1_MASK 0xffff
#define csr_SequenceReg0b247s2_RANGE  10:0
#define csr_SequenceReg0b247s2_BITS   10:0
#define csr_SequenceReg0b247s2_MSB  10
#define csr_SequenceReg0b247s2_LSB  0
#define csr_SequenceReg0b247s2_MASK 0x7ff
#define csr_SingleEndedMode_RANGE  3:0
#define csr_SingleEndedMode_BITS   3:0
#define csr_SingleEndedMode_MSB  3
#define csr_SingleEndedMode_LSB  0
#define csr_SingleEndedMode_MASK 0xf
#define csr_SingleEndedCK_RANGE  0:0
#define csr_SingleEndedCK_BITS   0:0
#define csr_SingleEndedCK_MSB  0
#define csr_SingleEndedCK_LSB  0
#define csr_SingleEndedCK_MASK 0x1
#define csr_SingleEndedDQS_RANGE  1:1
#define csr_SingleEndedDQS_BITS   0:0
#define csr_SingleEndedDQS_MSB  1
#define csr_SingleEndedDQS_LSB  1
#define csr_SingleEndedDQS_MASK 0x2
#define csr_SingleEndedWCK_RANGE  3:2
#define csr_SingleEndedWCK_BITS   1:0
#define csr_SingleEndedWCK_MSB  3
#define csr_SingleEndedWCK_LSB  2
#define csr_SingleEndedWCK_MASK 0xc
#define csr_ZCalPDResult_RANGE  7:0
#define csr_ZCalPDResult_BITS   7:0
#define csr_ZCalPDResult_MSB  7
#define csr_ZCalPDResult_LSB  0
#define csr_ZCalPDResult_MASK 0xff
#define csr_PptWck2DqoCntInvTrnTg0_RANGE  15:0
#define csr_PptWck2DqoCntInvTrnTg0_BITS   15:0
#define csr_PptWck2DqoCntInvTrnTg0_MSB  15
#define csr_PptWck2DqoCntInvTrnTg0_LSB  0
#define csr_PptWck2DqoCntInvTrnTg0_MASK 0xffff
#define csr_PsDmaXlatBase6_RANGE  3:0
#define csr_PsDmaXlatBase6_BITS   3:0
#define csr_PsDmaXlatBase6_MSB  3
#define csr_PsDmaXlatBase6_LSB  0
#define csr_PsDmaXlatBase6_MASK 0xf
#define csr_Seq0BDisableFlag10_RANGE  15:0
#define csr_Seq0BDisableFlag10_BITS   15:0
#define csr_Seq0BDisableFlag10_MSB  15
#define csr_Seq0BDisableFlag10_LSB  0
#define csr_Seq0BDisableFlag10_MASK 0xffff
#define csr_SequenceReg0b77s1_RANGE  15:0
#define csr_SequenceReg0b77s1_BITS   15:0
#define csr_SequenceReg0b77s1_MSB  15
#define csr_SequenceReg0b77s1_LSB  0
#define csr_SequenceReg0b77s1_MASK 0xffff
#define csr_SequenceReg0b162s2_RANGE  10:0
#define csr_SequenceReg0b162s2_BITS   10:0
#define csr_SequenceReg0b162s2_MSB  10
#define csr_SequenceReg0b162s2_LSB  0
#define csr_SequenceReg0b162s2_MASK 0x7ff
#define csr_SequenceReg0b248s0_RANGE  15:0
#define csr_SequenceReg0b248s0_BITS   15:0
#define csr_SequenceReg0b248s0_MSB  15
#define csr_SequenceReg0b248s0_LSB  0
#define csr_SequenceReg0b248s0_MASK 0xffff
#define csr_RxStandbyExtnd_RANGE  2:0
#define csr_RxStandbyExtnd_BITS   2:0
#define csr_RxStandbyExtnd_MSB  2
#define csr_RxStandbyExtnd_LSB  0
#define csr_RxStandbyExtnd_MASK 0x7
#define csr_ZCalCodePU_RANGE  7:0
#define csr_ZCalCodePU_BITS   7:0
#define csr_ZCalCodePU_MSB  7
#define csr_ZCalCodePU_LSB  0
#define csr_ZCalCodePU_MASK 0xff
#define csr_PptWck2DqoCntInvTrnTg1_RANGE  15:0
#define csr_PptWck2DqoCntInvTrnTg1_BITS   15:0
#define csr_PptWck2DqoCntInvTrnTg1_MSB  15
#define csr_PptWck2DqoCntInvTrnTg1_LSB  0
#define csr_PptWck2DqoCntInvTrnTg1_MASK 0xffff
#define csr_PsDmaXlatBase7_RANGE  3:0
#define csr_PsDmaXlatBase7_BITS   3:0
#define csr_PsDmaXlatBase7_MSB  3
#define csr_PsDmaXlatBase7_LSB  0
#define csr_PsDmaXlatBase7_MASK 0xf
#define csr_Seq0BDisableFlag11_RANGE  15:0
#define csr_Seq0BDisableFlag11_BITS   15:0
#define csr_Seq0BDisableFlag11_MSB  15
#define csr_Seq0BDisableFlag11_LSB  0
#define csr_Seq0BDisableFlag11_MASK 0xffff
#define csr_SequenceReg0b77s2_RANGE  10:0
#define csr_SequenceReg0b77s2_BITS   10:0
#define csr_SequenceReg0b77s2_MSB  10
#define csr_SequenceReg0b77s2_LSB  0
#define csr_SequenceReg0b77s2_MASK 0x7ff
#define csr_SequenceReg0b163s0_RANGE  15:0
#define csr_SequenceReg0b163s0_BITS   15:0
#define csr_SequenceReg0b163s0_MSB  15
#define csr_SequenceReg0b163s0_LSB  0
#define csr_SequenceReg0b163s0_MASK 0xffff
#define csr_SequenceReg0b248s1_RANGE  15:0
#define csr_SequenceReg0b248s1_BITS   15:0
#define csr_SequenceReg0b248s1_MSB  15
#define csr_SequenceReg0b248s1_LSB  0
#define csr_SequenceReg0b248s1_MASK 0xffff
#define csr_DxDllLockParam_RANGE  8:0
#define csr_DxDllLockParam_BITS   8:0
#define csr_DxDllLockParam_MSB  8
#define csr_DxDllLockParam_LSB  0
#define csr_DxDllLockParam_MASK 0x1ff
#define csr_DxLcdlSeed0_RANGE  8:0
#define csr_DxLcdlSeed0_BITS   8:0
#define csr_DxLcdlSeed0_MSB  8
#define csr_DxLcdlSeed0_LSB  0
#define csr_DxLcdlSeed0_MASK 0x1ff
#define csr_ZCalCodePD_RANGE  7:0
#define csr_ZCalCodePD_BITS   7:0
#define csr_ZCalCodePD_MSB  7
#define csr_ZCalCodePD_LSB  0
#define csr_ZCalCodePD_MASK 0xff
#define csr_DbyteReserved0_RANGE  15:0
#define csr_DbyteReserved0_BITS   15:0
#define csr_DbyteReserved0_MSB  15
#define csr_DbyteReserved0_LSB  0
#define csr_DbyteReserved0_MASK 0xffff
#define csr_PsDmaXlatBase8_RANGE  3:0
#define csr_PsDmaXlatBase8_BITS   3:0
#define csr_PsDmaXlatBase8_MSB  3
#define csr_PsDmaXlatBase8_LSB  0
#define csr_PsDmaXlatBase8_MASK 0xf
#define csr_Seq0BDisableFlag12_RANGE  15:0
#define csr_Seq0BDisableFlag12_BITS   15:0
#define csr_Seq0BDisableFlag12_MSB  15
#define csr_Seq0BDisableFlag12_LSB  0
#define csr_Seq0BDisableFlag12_MASK 0xffff
#define csr_SequenceReg0b78s0_RANGE  15:0
#define csr_SequenceReg0b78s0_BITS   15:0
#define csr_SequenceReg0b78s0_MSB  15
#define csr_SequenceReg0b78s0_LSB  0
#define csr_SequenceReg0b78s0_MASK 0xffff
#define csr_SequenceReg0b163s1_RANGE  15:0
#define csr_SequenceReg0b163s1_BITS   15:0
#define csr_SequenceReg0b163s1_MSB  15
#define csr_SequenceReg0b163s1_LSB  0
#define csr_SequenceReg0b163s1_MASK 0xffff
#define csr_SequenceReg0b248s2_RANGE  10:0
#define csr_SequenceReg0b248s2_BITS   10:0
#define csr_SequenceReg0b248s2_MSB  10
#define csr_SequenceReg0b248s2_LSB  0
#define csr_SequenceReg0b248s2_MASK 0x7ff
#define csr_ZCalCompSearchSeed_RANGE  8:0
#define csr_ZCalCompSearchSeed_BITS   8:0
#define csr_ZCalCompSearchSeed_MSB  8
#define csr_ZCalCompSearchSeed_LSB  0
#define csr_ZCalCompSearchSeed_MASK 0x1ff
#define csr_ZCalCompSearchSeedVal_RANGE  6:0
#define csr_ZCalCompSearchSeedVal_BITS   6:0
#define csr_ZCalCompSearchSeedVal_MSB  6
#define csr_ZCalCompSearchSeedVal_LSB  0
#define csr_ZCalCompSearchSeedVal_MASK 0x7f
#define csr_ReservedZCalCompSearchSeedVal_RANGE  7:7
#define csr_ReservedZCalCompSearchSeedVal_BITS   0:0
#define csr_ReservedZCalCompSearchSeedVal_MSB  7
#define csr_ReservedZCalCompSearchSeedVal_LSB  7
#define csr_ReservedZCalCompSearchSeedVal_MASK 0x80
#define csr_ZCalCompSearchSeedAuto_RANGE  8:8
#define csr_ZCalCompSearchSeedAuto_BITS   0:0
#define csr_ZCalCompSearchSeedAuto_MSB  8
#define csr_ZCalCompSearchSeedAuto_LSB  8
#define csr_ZCalCompSearchSeedAuto_MASK 0x100
#define csr_DbyteReserved1_RANGE  9:0
#define csr_DbyteReserved1_BITS   9:0
#define csr_DbyteReserved1_MSB  9
#define csr_DbyteReserved1_LSB  0
#define csr_DbyteReserved1_MASK 0x3ff
#define csr_DfiCtrlRxFifoRst_RANGE  0:0
#define csr_DfiCtrlRxFifoRst_BITS   0:0
#define csr_DfiCtrlRxFifoRst_MSB  0
#define csr_DfiCtrlRxFifoRst_LSB  0
#define csr_DfiCtrlRxFifoRst_MASK 0x1
#define csr_PsDmaXlatBase9_RANGE  3:0
#define csr_PsDmaXlatBase9_BITS   3:0
#define csr_PsDmaXlatBase9_MSB  3
#define csr_PsDmaXlatBase9_LSB  0
#define csr_PsDmaXlatBase9_MASK 0xf
#define csr_Seq0BDisableFlag13_RANGE  15:0
#define csr_Seq0BDisableFlag13_BITS   15:0
#define csr_Seq0BDisableFlag13_MSB  15
#define csr_Seq0BDisableFlag13_LSB  0
#define csr_Seq0BDisableFlag13_MASK 0xffff
#define csr_SequenceReg0b78s1_RANGE  15:0
#define csr_SequenceReg0b78s1_BITS   15:0
#define csr_SequenceReg0b78s1_MSB  15
#define csr_SequenceReg0b78s1_LSB  0
#define csr_SequenceReg0b78s1_MASK 0xffff
#define csr_SequenceReg0b163s2_RANGE  10:0
#define csr_SequenceReg0b163s2_BITS   10:0
#define csr_SequenceReg0b163s2_MSB  10
#define csr_SequenceReg0b163s2_LSB  0
#define csr_SequenceReg0b163s2_MASK 0x7ff
#define csr_SequenceReg0b249s0_RANGE  15:0
#define csr_SequenceReg0b249s0_BITS   15:0
#define csr_SequenceReg0b249s0_MSB  15
#define csr_SequenceReg0b249s0_LSB  0
#define csr_SequenceReg0b249s0_MASK 0xffff
#define csr_ZCalPUSearchSeed_RANGE  8:0
#define csr_ZCalPUSearchSeed_BITS   8:0
#define csr_ZCalPUSearchSeed_MSB  8
#define csr_ZCalPUSearchSeed_LSB  0
#define csr_ZCalPUSearchSeed_MASK 0x1ff
#define csr_ZCalPUSearchSeedVal_RANGE  7:0
#define csr_ZCalPUSearchSeedVal_BITS   7:0
#define csr_ZCalPUSearchSeedVal_MSB  7
#define csr_ZCalPUSearchSeedVal_LSB  0
#define csr_ZCalPUSearchSeedVal_MASK 0xff
#define csr_ZCalPUSearchSeedAuto_RANGE  8:8
#define csr_ZCalPUSearchSeedAuto_BITS   0:0
#define csr_ZCalPUSearchSeedAuto_MSB  8
#define csr_ZCalPUSearchSeedAuto_LSB  8
#define csr_ZCalPUSearchSeedAuto_MASK 0x100
#define csr_MtestMuxSel_RANGE  8:0
#define csr_MtestMuxSel_BITS   8:0
#define csr_MtestMuxSel_MSB  8
#define csr_MtestMuxSel_LSB  0
#define csr_MtestMuxSel_MASK 0x1ff
#define csr_PsDmaXlatBase10_RANGE  3:0
#define csr_PsDmaXlatBase10_BITS   3:0
#define csr_PsDmaXlatBase10_MSB  3
#define csr_PsDmaXlatBase10_LSB  0
#define csr_PsDmaXlatBase10_MASK 0xf
#define csr_Seq0BDisableFlag14_RANGE  15:0
#define csr_Seq0BDisableFlag14_BITS   15:0
#define csr_Seq0BDisableFlag14_MSB  15
#define csr_Seq0BDisableFlag14_LSB  0
#define csr_Seq0BDisableFlag14_MASK 0xffff
#define csr_SequenceReg0b78s2_RANGE  10:0
#define csr_SequenceReg0b78s2_BITS   10:0
#define csr_SequenceReg0b78s2_MSB  10
#define csr_SequenceReg0b78s2_LSB  0
#define csr_SequenceReg0b78s2_MASK 0x7ff
#define csr_SequenceReg0b164s0_RANGE  15:0
#define csr_SequenceReg0b164s0_BITS   15:0
#define csr_SequenceReg0b164s0_MSB  15
#define csr_SequenceReg0b164s0_LSB  0
#define csr_SequenceReg0b164s0_MASK 0xffff
#define csr_SequenceReg0b249s1_RANGE  15:0
#define csr_SequenceReg0b249s1_BITS   15:0
#define csr_SequenceReg0b249s1_MSB  15
#define csr_SequenceReg0b249s1_LSB  0
#define csr_SequenceReg0b249s1_MASK 0xffff
#define csr_ZCalPDSearchSeed_RANGE  8:0
#define csr_ZCalPDSearchSeed_BITS   8:0
#define csr_ZCalPDSearchSeed_MSB  8
#define csr_ZCalPDSearchSeed_LSB  0
#define csr_ZCalPDSearchSeed_MASK 0x1ff
#define csr_ZCalPDSearchSeedVal_RANGE  7:0
#define csr_ZCalPDSearchSeedVal_BITS   7:0
#define csr_ZCalPDSearchSeedVal_MSB  7
#define csr_ZCalPDSearchSeedVal_LSB  0
#define csr_ZCalPDSearchSeedVal_MASK 0xff
#define csr_ZCalPDSearchSeedAuto_RANGE  8:8
#define csr_ZCalPDSearchSeedAuto_BITS   0:0
#define csr_ZCalPDSearchSeedAuto_MSB  8
#define csr_ZCalPDSearchSeedAuto_LSB  8
#define csr_ZCalPDSearchSeedAuto_MASK 0x100
#define csr_InhibitTxRdPtrInit_RANGE  1:0
#define csr_InhibitTxRdPtrInit_BITS   1:0
#define csr_InhibitTxRdPtrInit_MSB  1
#define csr_InhibitTxRdPtrInit_LSB  0
#define csr_InhibitTxRdPtrInit_MASK 0x3
#define csr_DisableRxEnDlyLoad_RANGE  0:0
#define csr_DisableRxEnDlyLoad_BITS   0:0
#define csr_DisableRxEnDlyLoad_MSB  0
#define csr_DisableRxEnDlyLoad_LSB  0
#define csr_DisableRxEnDlyLoad_MASK 0x1
#define csr_DisableTxDqDly_RANGE  1:1
#define csr_DisableTxDqDly_BITS   0:0
#define csr_DisableTxDqDly_MSB  1
#define csr_DisableTxDqDly_LSB  1
#define csr_DisableTxDqDly_MASK 0x2
#define csr_PsDmaXlatBase11_RANGE  3:0
#define csr_PsDmaXlatBase11_BITS   3:0
#define csr_PsDmaXlatBase11_MSB  3
#define csr_PsDmaXlatBase11_LSB  0
#define csr_PsDmaXlatBase11_MASK 0xf
#define csr_Seq0BDisableFlag15_RANGE  15:0
#define csr_Seq0BDisableFlag15_BITS   15:0
#define csr_Seq0BDisableFlag15_MSB  15
#define csr_Seq0BDisableFlag15_LSB  0
#define csr_Seq0BDisableFlag15_MASK 0xffff
#define csr_SequenceReg0b79s0_RANGE  15:0
#define csr_SequenceReg0b79s0_BITS   15:0
#define csr_SequenceReg0b79s0_MSB  15
#define csr_SequenceReg0b79s0_LSB  0
#define csr_SequenceReg0b79s0_MASK 0xffff
#define csr_SequenceReg0b164s1_RANGE  15:0
#define csr_SequenceReg0b164s1_BITS   15:0
#define csr_SequenceReg0b164s1_MSB  15
#define csr_SequenceReg0b164s1_LSB  0
#define csr_SequenceReg0b164s1_MASK 0xffff
#define csr_SequenceReg0b249s2_RANGE  10:0
#define csr_SequenceReg0b249s2_BITS   10:0
#define csr_SequenceReg0b249s2_MSB  10
#define csr_SequenceReg0b249s2_LSB  0
#define csr_SequenceReg0b249s2_MASK 0x7ff
#define csr_ZCalCompSearchGainIV_RANGE  8:0
#define csr_ZCalCompSearchGainIV_BITS   8:0
#define csr_ZCalCompSearchGainIV_MSB  8
#define csr_ZCalCompSearchGainIV_LSB  0
#define csr_ZCalCompSearchGainIV_MASK 0x1ff
#define csr_ZCalCompSearchGainIVVal_RANGE  3:0
#define csr_ZCalCompSearchGainIVVal_BITS   3:0
#define csr_ZCalCompSearchGainIVVal_MSB  3
#define csr_ZCalCompSearchGainIVVal_LSB  0
#define csr_ZCalCompSearchGainIVVal_MASK 0xf
#define csr_ZCalCompSearchGainIVValB_RANGE  7:4
#define csr_ZCalCompSearchGainIVValB_BITS   3:0
#define csr_ZCalCompSearchGainIVValB_MSB  7
#define csr_ZCalCompSearchGainIVValB_LSB  4
#define csr_ZCalCompSearchGainIVValB_MASK 0xf0
#define csr_ZCalCompSearchGainIVAuto_RANGE  8:8
#define csr_ZCalCompSearchGainIVAuto_BITS   0:0
#define csr_ZCalCompSearchGainIVAuto_MSB  8
#define csr_ZCalCompSearchGainIVAuto_LSB  8
#define csr_ZCalCompSearchGainIVAuto_MASK 0x100
#define csr_PhyInterruptEnable_RANGE  15:0
#define csr_PhyInterruptEnable_BITS   15:0
#define csr_PhyInterruptEnable_MSB  15
#define csr_PhyInterruptEnable_LSB  0
#define csr_PhyInterruptEnable_MASK 0xffff
#define csr_PhyTrngCmpltEn_RANGE  0:0
#define csr_PhyTrngCmpltEn_BITS   0:0
#define csr_PhyTrngCmpltEn_MSB  0
#define csr_PhyTrngCmpltEn_LSB  0
#define csr_PhyTrngCmpltEn_MASK 0x1
#define csr_PhyInitCmpltEn_RANGE  1:1
#define csr_PhyInitCmpltEn_BITS   0:0
#define csr_PhyInitCmpltEn_MSB  1
#define csr_PhyInitCmpltEn_LSB  1
#define csr_PhyInitCmpltEn_MASK 0x2
#define csr_PhyTrngFailEn_RANGE  2:2
#define csr_PhyTrngFailEn_BITS   0:0
#define csr_PhyTrngFailEn_MSB  2
#define csr_PhyTrngFailEn_LSB  2
#define csr_PhyTrngFailEn_MASK 0x4
#define csr_PhyFWReservedEn_RANGE  7:3
#define csr_PhyFWReservedEn_BITS   4:0
#define csr_PhyFWReservedEn_MSB  7
#define csr_PhyFWReservedEn_LSB  3
#define csr_PhyFWReservedEn_MASK 0xf8
#define csr_PhyAcsmParityErrEn_RANGE  8:8
#define csr_PhyAcsmParityErrEn_BITS   0:0
#define csr_PhyAcsmParityErrEn_MSB  8
#define csr_PhyAcsmParityErrEn_LSB  8
#define csr_PhyAcsmParityErrEn_MASK 0x100
#define csr_PhyPsDmaParityEn_RANGE  9:9
#define csr_PhyPsDmaParityEn_BITS   0:0
#define csr_PhyPsDmaParityEn_MSB  9
#define csr_PhyPsDmaParityEn_LSB  9
#define csr_PhyPsDmaParityEn_MASK 0x200
#define csr_PhyRxFifoCheckEn_RANGE  10:10
#define csr_PhyRxFifoCheckEn_BITS   0:0
#define csr_PhyRxFifoCheckEn_MSB  10
#define csr_PhyRxFifoCheckEn_LSB  10
#define csr_PhyRxFifoCheckEn_MASK 0x400
#define csr_PhyEccEn_RANGE  11:11
#define csr_PhyEccEn_BITS   0:0
#define csr_PhyEccEn_MSB  11
#define csr_PhyEccEn_LSB  11
#define csr_PhyEccEn_MASK 0x800
#define csr_PhyHWReservedEn_RANGE  15:12
#define csr_PhyHWReservedEn_BITS   3:0
#define csr_PhyHWReservedEn_MSB  15
#define csr_PhyHWReservedEn_LSB  12
#define csr_PhyHWReservedEn_MASK 0xf000
#define csr_AllowInhibitTxRdPtrInit_RANGE  1:0
#define csr_AllowInhibitTxRdPtrInit_BITS   1:0
#define csr_AllowInhibitTxRdPtrInit_MSB  1
#define csr_AllowInhibitTxRdPtrInit_LSB  0
#define csr_AllowInhibitTxRdPtrInit_MASK 0x3
#define csr_AllowDisableRxEnDlyLoad_RANGE  0:0
#define csr_AllowDisableRxEnDlyLoad_BITS   0:0
#define csr_AllowDisableRxEnDlyLoad_MSB  0
#define csr_AllowDisableRxEnDlyLoad_LSB  0
#define csr_AllowDisableRxEnDlyLoad_MASK 0x1
#define csr_AllowDisableTxDqDly_RANGE  1:1
#define csr_AllowDisableTxDqDly_BITS   0:0
#define csr_AllowDisableTxDqDly_MSB  1
#define csr_AllowDisableTxDqDly_LSB  1
#define csr_AllowDisableTxDqDly_MASK 0x2
#define csr_PsDmaXlatBase12_RANGE  3:0
#define csr_PsDmaXlatBase12_BITS   3:0
#define csr_PsDmaXlatBase12_MSB  3
#define csr_PsDmaXlatBase12_LSB  0
#define csr_PsDmaXlatBase12_MASK 0xf
#define csr_StartVector0b0_RANGE  7:0
#define csr_StartVector0b0_BITS   7:0
#define csr_StartVector0b0_MSB  7
#define csr_StartVector0b0_LSB  0
#define csr_StartVector0b0_MASK 0xff
#define csr_Seq0BStartVec0_RANGE  7:0
#define csr_Seq0BStartVec0_BITS   7:0
#define csr_Seq0BStartVec0_MSB  7
#define csr_Seq0BStartVec0_LSB  0
#define csr_Seq0BStartVec0_MASK 0xff
#define csr_SequenceReg0b79s1_RANGE  15:0
#define csr_SequenceReg0b79s1_BITS   15:0
#define csr_SequenceReg0b79s1_MSB  15
#define csr_SequenceReg0b79s1_LSB  0
#define csr_SequenceReg0b79s1_MASK 0xffff
#define csr_SequenceReg0b164s2_RANGE  10:0
#define csr_SequenceReg0b164s2_BITS   10:0
#define csr_SequenceReg0b164s2_MSB  10
#define csr_SequenceReg0b164s2_LSB  0
#define csr_SequenceReg0b164s2_MASK 0x7ff
#define csr_SequenceReg0b250s0_RANGE  15:0
#define csr_SequenceReg0b250s0_BITS   15:0
#define csr_SequenceReg0b250s0_MSB  15
#define csr_SequenceReg0b250s0_LSB  0
#define csr_SequenceReg0b250s0_MASK 0xffff
#define csr_ZCalCompSearchGainTV_RANGE  8:0
#define csr_ZCalCompSearchGainTV_BITS   8:0
#define csr_ZCalCompSearchGainTV_MSB  8
#define csr_ZCalCompSearchGainTV_LSB  0
#define csr_ZCalCompSearchGainTV_MASK 0x1ff
#define csr_ZCalCompSearchGainTVVal_RANGE  3:0
#define csr_ZCalCompSearchGainTVVal_BITS   3:0
#define csr_ZCalCompSearchGainTVVal_MSB  3
#define csr_ZCalCompSearchGainTVVal_LSB  0
#define csr_ZCalCompSearchGainTVVal_MASK 0xf
#define csr_ZCalCompSearchGainTVValB_RANGE  7:4
#define csr_ZCalCompSearchGainTVValB_BITS   3:0
#define csr_ZCalCompSearchGainTVValB_MSB  7
#define csr_ZCalCompSearchGainTVValB_LSB  4
#define csr_ZCalCompSearchGainTVValB_MASK 0xf0
#define csr_ZCalCompSearchGainTVAuto_RANGE  8:8
#define csr_ZCalCompSearchGainTVAuto_BITS   0:0
#define csr_ZCalCompSearchGainTVAuto_MSB  8
#define csr_ZCalCompSearchGainTVAuto_LSB  8
#define csr_ZCalCompSearchGainTVAuto_MASK 0x100
#define csr_PhyInterruptFWControl_RANGE  7:0
#define csr_PhyInterruptFWControl_BITS   7:0
#define csr_PhyInterruptFWControl_MSB  7
#define csr_PhyInterruptFWControl_LSB  0
#define csr_PhyInterruptFWControl_MASK 0xff
#define csr_PhyTrngCmpltFW_RANGE  0:0
#define csr_PhyTrngCmpltFW_BITS   0:0
#define csr_PhyTrngCmpltFW_MSB  0
#define csr_PhyTrngCmpltFW_LSB  0
#define csr_PhyTrngCmpltFW_MASK 0x1
#define csr_PhyInitCmpltFW_RANGE  1:1
#define csr_PhyInitCmpltFW_BITS   0:0
#define csr_PhyInitCmpltFW_MSB  1
#define csr_PhyInitCmpltFW_LSB  1
#define csr_PhyInitCmpltFW_MASK 0x2
#define csr_PhyTrngFailFW_RANGE  2:2
#define csr_PhyTrngFailFW_BITS   0:0
#define csr_PhyTrngFailFW_MSB  2
#define csr_PhyTrngFailFW_LSB  2
#define csr_PhyTrngFailFW_MASK 0x4
#define csr_PhyFWReservedFW_RANGE  7:3
#define csr_PhyFWReservedFW_BITS   4:0
#define csr_PhyFWReservedFW_MSB  7
#define csr_PhyFWReservedFW_LSB  3
#define csr_PhyFWReservedFW_MASK 0xf8
#define csr_PsDmaXlatBase13_RANGE  3:0
#define csr_PsDmaXlatBase13_BITS   3:0
#define csr_PsDmaXlatBase13_MSB  3
#define csr_PsDmaXlatBase13_LSB  0
#define csr_PsDmaXlatBase13_MASK 0xf
#define csr_StartVector0b1_RANGE  7:0
#define csr_StartVector0b1_BITS   7:0
#define csr_StartVector0b1_MSB  7
#define csr_StartVector0b1_LSB  0
#define csr_StartVector0b1_MASK 0xff
#define csr_Seq0BStartVec1_RANGE  7:0
#define csr_Seq0BStartVec1_BITS   7:0
#define csr_Seq0BStartVec1_MSB  7
#define csr_Seq0BStartVec1_LSB  0
#define csr_Seq0BStartVec1_MASK 0xff
#define csr_SequenceReg0b79s2_RANGE  10:0
#define csr_SequenceReg0b79s2_BITS   10:0
#define csr_SequenceReg0b79s2_MSB  10
#define csr_SequenceReg0b79s2_LSB  0
#define csr_SequenceReg0b79s2_MASK 0x7ff
#define csr_SequenceReg0b165s0_RANGE  15:0
#define csr_SequenceReg0b165s0_BITS   15:0
#define csr_SequenceReg0b165s0_MSB  15
#define csr_SequenceReg0b165s0_LSB  0
#define csr_SequenceReg0b165s0_MASK 0xffff
#define csr_SequenceReg0b250s1_RANGE  15:0
#define csr_SequenceReg0b250s1_BITS   15:0
#define csr_SequenceReg0b250s1_MSB  15
#define csr_SequenceReg0b250s1_LSB  0
#define csr_SequenceReg0b250s1_MASK 0xffff
#define csr_ZCalPUSearchGainIV_RANGE  8:0
#define csr_ZCalPUSearchGainIV_BITS   8:0
#define csr_ZCalPUSearchGainIV_MSB  8
#define csr_ZCalPUSearchGainIV_LSB  0
#define csr_ZCalPUSearchGainIV_MASK 0x1ff
#define csr_ZCalPUSearchGainIVVal_RANGE  3:0
#define csr_ZCalPUSearchGainIVVal_BITS   3:0
#define csr_ZCalPUSearchGainIVVal_MSB  3
#define csr_ZCalPUSearchGainIVVal_LSB  0
#define csr_ZCalPUSearchGainIVVal_MASK 0xf
#define csr_ZCalPUSearchGainIVValB_RANGE  7:4
#define csr_ZCalPUSearchGainIVValB_BITS   3:0
#define csr_ZCalPUSearchGainIVValB_MSB  7
#define csr_ZCalPUSearchGainIVValB_LSB  4
#define csr_ZCalPUSearchGainIVValB_MASK 0xf0
#define csr_ZCalPUSearchGainIVAuto_RANGE  8:8
#define csr_ZCalPUSearchGainIVAuto_BITS   0:0
#define csr_ZCalPUSearchGainIVAuto_MSB  8
#define csr_ZCalPUSearchGainIVAuto_LSB  8
#define csr_ZCalPUSearchGainIVAuto_MASK 0x100
#define csr_PhyInterruptMask_RANGE  15:0
#define csr_PhyInterruptMask_BITS   15:0
#define csr_PhyInterruptMask_MSB  15
#define csr_PhyInterruptMask_LSB  0
#define csr_PhyInterruptMask_MASK 0xffff
#define csr_PhyTrngCmpltMsk_RANGE  0:0
#define csr_PhyTrngCmpltMsk_BITS   0:0
#define csr_PhyTrngCmpltMsk_MSB  0
#define csr_PhyTrngCmpltMsk_LSB  0
#define csr_PhyTrngCmpltMsk_MASK 0x1
#define csr_PhyInitCmpltMsk_RANGE  1:1
#define csr_PhyInitCmpltMsk_BITS   0:0
#define csr_PhyInitCmpltMsk_MSB  1
#define csr_PhyInitCmpltMsk_LSB  1
#define csr_PhyInitCmpltMsk_MASK 0x2
#define csr_PhyTrngFailMsk_RANGE  2:2
#define csr_PhyTrngFailMsk_BITS   0:0
#define csr_PhyTrngFailMsk_MSB  2
#define csr_PhyTrngFailMsk_LSB  2
#define csr_PhyTrngFailMsk_MASK 0x4
#define csr_PhyFWReservedMsk_RANGE  7:3
#define csr_PhyFWReservedMsk_BITS   4:0
#define csr_PhyFWReservedMsk_MSB  7
#define csr_PhyFWReservedMsk_LSB  3
#define csr_PhyFWReservedMsk_MASK 0xf8
#define csr_PhyAcsmParityErrMsk_RANGE  8:8
#define csr_PhyAcsmParityErrMsk_BITS   0:0
#define csr_PhyAcsmParityErrMsk_MSB  8
#define csr_PhyAcsmParityErrMsk_LSB  8
#define csr_PhyAcsmParityErrMsk_MASK 0x100
#define csr_PhyPsDmaParityMsk_RANGE  9:9
#define csr_PhyPsDmaParityMsk_BITS   0:0
#define csr_PhyPsDmaParityMsk_MSB  9
#define csr_PhyPsDmaParityMsk_LSB  9
#define csr_PhyPsDmaParityMsk_MASK 0x200
#define csr_PhyRxFifoCheckMsk_RANGE  10:10
#define csr_PhyRxFifoCheckMsk_BITS   0:0
#define csr_PhyRxFifoCheckMsk_MSB  10
#define csr_PhyRxFifoCheckMsk_LSB  10
#define csr_PhyRxFifoCheckMsk_MASK 0x400
#define csr_PhyEccMsk_RANGE  11:11
#define csr_PhyEccMsk_BITS   0:0
#define csr_PhyEccMsk_MSB  11
#define csr_PhyEccMsk_LSB  11
#define csr_PhyEccMsk_MASK 0x800
#define csr_PhyHWReservedMsk_RANGE  15:12
#define csr_PhyHWReservedMsk_BITS   3:0
#define csr_PhyHWReservedMsk_MSB  15
#define csr_PhyHWReservedMsk_LSB  12
#define csr_PhyHWReservedMsk_MASK 0xf000
#define csr_PsDmaXlatBase14_RANGE  3:0
#define csr_PsDmaXlatBase14_BITS   3:0
#define csr_PsDmaXlatBase14_MSB  3
#define csr_PsDmaXlatBase14_LSB  0
#define csr_PsDmaXlatBase14_MASK 0xf
#define csr_StartVector0b2_RANGE  7:0
#define csr_StartVector0b2_BITS   7:0
#define csr_StartVector0b2_MSB  7
#define csr_StartVector0b2_LSB  0
#define csr_StartVector0b2_MASK 0xff
#define csr_Seq0BStartVec2_RANGE  7:0
#define csr_Seq0BStartVec2_BITS   7:0
#define csr_Seq0BStartVec2_MSB  7
#define csr_Seq0BStartVec2_LSB  0
#define csr_Seq0BStartVec2_MASK 0xff
#define csr_SequenceReg0b80s0_RANGE  15:0
#define csr_SequenceReg0b80s0_BITS   15:0
#define csr_SequenceReg0b80s0_MSB  15
#define csr_SequenceReg0b80s0_LSB  0
#define csr_SequenceReg0b80s0_MASK 0xffff
#define csr_SequenceReg0b165s1_RANGE  15:0
#define csr_SequenceReg0b165s1_BITS   15:0
#define csr_SequenceReg0b165s1_MSB  15
#define csr_SequenceReg0b165s1_LSB  0
#define csr_SequenceReg0b165s1_MASK 0xffff
#define csr_SequenceReg0b250s2_RANGE  10:0
#define csr_SequenceReg0b250s2_BITS   10:0
#define csr_SequenceReg0b250s2_MSB  10
#define csr_SequenceReg0b250s2_LSB  0
#define csr_SequenceReg0b250s2_MASK 0x7ff
#define csr_ZCalPUSearchGainTV_RANGE  8:0
#define csr_ZCalPUSearchGainTV_BITS   8:0
#define csr_ZCalPUSearchGainTV_MSB  8
#define csr_ZCalPUSearchGainTV_LSB  0
#define csr_ZCalPUSearchGainTV_MASK 0x1ff
#define csr_ZCalPUSearchGainTVVal_RANGE  3:0
#define csr_ZCalPUSearchGainTVVal_BITS   3:0
#define csr_ZCalPUSearchGainTVVal_MSB  3
#define csr_ZCalPUSearchGainTVVal_LSB  0
#define csr_ZCalPUSearchGainTVVal_MASK 0xf
#define csr_ZCalPUSearchGainTVValB_RANGE  7:4
#define csr_ZCalPUSearchGainTVValB_BITS   3:0
#define csr_ZCalPUSearchGainTVValB_MSB  7
#define csr_ZCalPUSearchGainTVValB_LSB  4
#define csr_ZCalPUSearchGainTVValB_MASK 0xf0
#define csr_ZCalPUSearchGainTVAuto_RANGE  8:8
#define csr_ZCalPUSearchGainTVAuto_BITS   0:0
#define csr_ZCalPUSearchGainTVAuto_MSB  8
#define csr_ZCalPUSearchGainTVAuto_LSB  8
#define csr_ZCalPUSearchGainTVAuto_MASK 0x100
#define csr_PhyInterruptClear_RANGE  15:0
#define csr_PhyInterruptClear_BITS   15:0
#define csr_PhyInterruptClear_MSB  15
#define csr_PhyInterruptClear_LSB  0
#define csr_PhyInterruptClear_MASK 0xffff
#define csr_PhyTrngCmpltClr_RANGE  0:0
#define csr_PhyTrngCmpltClr_BITS   0:0
#define csr_PhyTrngCmpltClr_MSB  0
#define csr_PhyTrngCmpltClr_LSB  0
#define csr_PhyTrngCmpltClr_MASK 0x1
#define csr_PhyInitCmpltClr_RANGE  1:1
#define csr_PhyInitCmpltClr_BITS   0:0
#define csr_PhyInitCmpltClr_MSB  1
#define csr_PhyInitCmpltClr_LSB  1
#define csr_PhyInitCmpltClr_MASK 0x2
#define csr_PhyTrngFailClr_RANGE  2:2
#define csr_PhyTrngFailClr_BITS   0:0
#define csr_PhyTrngFailClr_MSB  2
#define csr_PhyTrngFailClr_LSB  2
#define csr_PhyTrngFailClr_MASK 0x4
#define csr_PhyFWReservedClr_RANGE  7:3
#define csr_PhyFWReservedClr_BITS   4:0
#define csr_PhyFWReservedClr_MSB  7
#define csr_PhyFWReservedClr_LSB  3
#define csr_PhyFWReservedClr_MASK 0xf8
#define csr_PhyAcsmParityErrClr_RANGE  8:8
#define csr_PhyAcsmParityErrClr_BITS   0:0
#define csr_PhyAcsmParityErrClr_MSB  8
#define csr_PhyAcsmParityErrClr_LSB  8
#define csr_PhyAcsmParityErrClr_MASK 0x100
#define csr_PhyPsDmaParityClr_RANGE  9:9
#define csr_PhyPsDmaParityClr_BITS   0:0
#define csr_PhyPsDmaParityClr_MSB  9
#define csr_PhyPsDmaParityClr_LSB  9
#define csr_PhyPsDmaParityClr_MASK 0x200
#define csr_PhyRxFifoCheckClr_RANGE  10:10
#define csr_PhyRxFifoCheckClr_BITS   0:0
#define csr_PhyRxFifoCheckClr_MSB  10
#define csr_PhyRxFifoCheckClr_LSB  10
#define csr_PhyRxFifoCheckClr_MASK 0x400
#define csr_PhyEccClr_RANGE  11:11
#define csr_PhyEccClr_BITS   0:0
#define csr_PhyEccClr_MSB  11
#define csr_PhyEccClr_LSB  11
#define csr_PhyEccClr_MASK 0x800
#define csr_PhyHWReservedClr_RANGE  15:12
#define csr_PhyHWReservedClr_BITS   3:0
#define csr_PhyHWReservedClr_MSB  15
#define csr_PhyHWReservedClr_LSB  12
#define csr_PhyHWReservedClr_MASK 0xf000
#define csr_PsDmaXlatBase15_RANGE  3:0
#define csr_PsDmaXlatBase15_BITS   3:0
#define csr_PsDmaXlatBase15_MSB  3
#define csr_PsDmaXlatBase15_LSB  0
#define csr_PsDmaXlatBase15_MASK 0xf
#define csr_StartVector0b3_RANGE  7:0
#define csr_StartVector0b3_BITS   7:0
#define csr_StartVector0b3_MSB  7
#define csr_StartVector0b3_LSB  0
#define csr_StartVector0b3_MASK 0xff
#define csr_Seq0BStartVec3_RANGE  7:0
#define csr_Seq0BStartVec3_BITS   7:0
#define csr_Seq0BStartVec3_MSB  7
#define csr_Seq0BStartVec3_LSB  0
#define csr_Seq0BStartVec3_MASK 0xff
#define csr_SequenceReg0b80s1_RANGE  15:0
#define csr_SequenceReg0b80s1_BITS   15:0
#define csr_SequenceReg0b80s1_MSB  15
#define csr_SequenceReg0b80s1_LSB  0
#define csr_SequenceReg0b80s1_MASK 0xffff
#define csr_SequenceReg0b165s2_RANGE  10:0
#define csr_SequenceReg0b165s2_BITS   10:0
#define csr_SequenceReg0b165s2_MSB  10
#define csr_SequenceReg0b165s2_LSB  0
#define csr_SequenceReg0b165s2_MASK 0x7ff
#define csr_SequenceReg0b251s0_RANGE  15:0
#define csr_SequenceReg0b251s0_BITS   15:0
#define csr_SequenceReg0b251s0_MSB  15
#define csr_SequenceReg0b251s0_LSB  0
#define csr_SequenceReg0b251s0_MASK 0xffff
#define csr_ZCalPDSearchGainIV_RANGE  8:0
#define csr_ZCalPDSearchGainIV_BITS   8:0
#define csr_ZCalPDSearchGainIV_MSB  8
#define csr_ZCalPDSearchGainIV_LSB  0
#define csr_ZCalPDSearchGainIV_MASK 0x1ff
#define csr_ZCalPDSearchGainIVVal_RANGE  3:0
#define csr_ZCalPDSearchGainIVVal_BITS   3:0
#define csr_ZCalPDSearchGainIVVal_MSB  3
#define csr_ZCalPDSearchGainIVVal_LSB  0
#define csr_ZCalPDSearchGainIVVal_MASK 0xf
#define csr_ZCalPDSearchGainIVValB_RANGE  7:4
#define csr_ZCalPDSearchGainIVValB_BITS   3:0
#define csr_ZCalPDSearchGainIVValB_MSB  7
#define csr_ZCalPDSearchGainIVValB_LSB  4
#define csr_ZCalPDSearchGainIVValB_MASK 0xf0
#define csr_ZCalPDSearchGainIVAuto_RANGE  8:8
#define csr_ZCalPDSearchGainIVAuto_BITS   0:0
#define csr_ZCalPDSearchGainIVAuto_MSB  8
#define csr_ZCalPDSearchGainIVAuto_LSB  8
#define csr_ZCalPDSearchGainIVAuto_MASK 0x100
#define csr_PhyInterruptStatus_RANGE  15:0
#define csr_PhyInterruptStatus_BITS   15:0
#define csr_PhyInterruptStatus_MSB  15
#define csr_PhyInterruptStatus_LSB  0
#define csr_PhyInterruptStatus_MASK 0xffff
#define csr_PhyTrngCmplt_RANGE  0:0
#define csr_PhyTrngCmplt_BITS   0:0
#define csr_PhyTrngCmplt_MSB  0
#define csr_PhyTrngCmplt_LSB  0
#define csr_PhyTrngCmplt_MASK 0x1
#define csr_PhyInitCmplt_RANGE  1:1
#define csr_PhyInitCmplt_BITS   0:0
#define csr_PhyInitCmplt_MSB  1
#define csr_PhyInitCmplt_LSB  1
#define csr_PhyInitCmplt_MASK 0x2
#define csr_PhyTrngFail_RANGE  2:2
#define csr_PhyTrngFail_BITS   0:0
#define csr_PhyTrngFail_MSB  2
#define csr_PhyTrngFail_LSB  2
#define csr_PhyTrngFail_MASK 0x4
#define csr_PhyFWReserved_RANGE  7:3
#define csr_PhyFWReserved_BITS   4:0
#define csr_PhyFWReserved_MSB  7
#define csr_PhyFWReserved_LSB  3
#define csr_PhyFWReserved_MASK 0xf8
#define csr_PhyAcsmParityErr_RANGE  8:8
#define csr_PhyAcsmParityErr_BITS   0:0
#define csr_PhyAcsmParityErr_MSB  8
#define csr_PhyAcsmParityErr_LSB  8
#define csr_PhyAcsmParityErr_MASK 0x100
#define csr_PhyPsDmaParity_RANGE  9:9
#define csr_PhyPsDmaParity_BITS   0:0
#define csr_PhyPsDmaParity_MSB  9
#define csr_PhyPsDmaParity_LSB  9
#define csr_PhyPsDmaParity_MASK 0x200
#define csr_PhyRxFifoCheck_RANGE  10:10
#define csr_PhyRxFifoCheck_BITS   0:0
#define csr_PhyRxFifoCheck_MSB  10
#define csr_PhyRxFifoCheck_LSB  10
#define csr_PhyRxFifoCheck_MASK 0x400
#define csr_PhyEccErr_RANGE  11:11
#define csr_PhyEccErr_BITS   0:0
#define csr_PhyEccErr_MSB  11
#define csr_PhyEccErr_LSB  11
#define csr_PhyEccErr_MASK 0x800
#define csr_PhyHWReserved_RANGE  15:12
#define csr_PhyHWReserved_BITS   3:0
#define csr_PhyHWReserved_MSB  15
#define csr_PhyHWReserved_LSB  12
#define csr_PhyHWReserved_MASK 0xf000
#define csr_RxEnDlyTg0_RANGE  10:0
#define csr_RxEnDlyTg0_BITS   10:0
#define csr_RxEnDlyTg0_MSB  10
#define csr_RxEnDlyTg0_LSB  0
#define csr_RxEnDlyTg0_MASK 0x7ff
#define csr_PsDmaHalfSpeed_RANGE  0:0
#define csr_PsDmaHalfSpeed_BITS   0:0
#define csr_PsDmaHalfSpeed_MSB  0
#define csr_PsDmaHalfSpeed_LSB  0
#define csr_PsDmaHalfSpeed_MASK 0x1
#define csr_StartVector0b4_RANGE  7:0
#define csr_StartVector0b4_BITS   7:0
#define csr_StartVector0b4_MSB  7
#define csr_StartVector0b4_LSB  0
#define csr_StartVector0b4_MASK 0xff
#define csr_Seq0BStartVec4_RANGE  7:0
#define csr_Seq0BStartVec4_BITS   7:0
#define csr_Seq0BStartVec4_MSB  7
#define csr_Seq0BStartVec4_LSB  0
#define csr_Seq0BStartVec4_MASK 0xff
#define csr_SequenceReg0b80s2_RANGE  10:0
#define csr_SequenceReg0b80s2_BITS   10:0
#define csr_SequenceReg0b80s2_MSB  10
#define csr_SequenceReg0b80s2_LSB  0
#define csr_SequenceReg0b80s2_MASK 0x7ff
#define csr_SequenceReg0b166s0_RANGE  15:0
#define csr_SequenceReg0b166s0_BITS   15:0
#define csr_SequenceReg0b166s0_MSB  15
#define csr_SequenceReg0b166s0_LSB  0
#define csr_SequenceReg0b166s0_MASK 0xffff
#define csr_SequenceReg0b251s1_RANGE  15:0
#define csr_SequenceReg0b251s1_BITS   15:0
#define csr_SequenceReg0b251s1_MSB  15
#define csr_SequenceReg0b251s1_LSB  0
#define csr_SequenceReg0b251s1_MASK 0xffff
#define csr_ZQUpdate_RANGE  0:0
#define csr_ZQUpdate_BITS   0:0
#define csr_ZQUpdate_MSB  0
#define csr_ZQUpdate_LSB  0
#define csr_ZQUpdate_MASK 0x1
#define csr_ACSMRunCtrl_RANGE  7:0
#define csr_ACSMRunCtrl_BITS   7:0
#define csr_ACSMRunCtrl_MSB  7
#define csr_ACSMRunCtrl_LSB  0
#define csr_ACSMRunCtrl_MASK 0xff
#define csr_ACSMRun_RANGE  0:0
#define csr_ACSMRun_BITS   0:0
#define csr_ACSMRun_MSB  0
#define csr_ACSMRun_LSB  0
#define csr_ACSMRun_MASK 0x1
#define csr_AcsmProgPtr_RANGE  4:1
#define csr_AcsmProgPtr_BITS   3:0
#define csr_AcsmProgPtr_MSB  4
#define csr_AcsmProgPtr_LSB  1
#define csr_AcsmProgPtr_MASK 0x1e
#define csr_ACSMXlatEn_RANGE  5:5
#define csr_ACSMXlatEn_BITS   0:0
#define csr_ACSMXlatEn_MSB  5
#define csr_ACSMXlatEn_LSB  5
#define csr_ACSMXlatEn_MASK 0x20
#define csr_ACSMNopFlag_RANGE  6:6
#define csr_ACSMNopFlag_BITS   0:0
#define csr_ACSMNopFlag_MSB  6
#define csr_ACSMNopFlag_LSB  6
#define csr_ACSMNopFlag_MASK 0x40
#define csr_ACSMRptCntOverrideEn_RANGE  7:7
#define csr_ACSMRptCntOverrideEn_BITS   0:0
#define csr_ACSMRptCntOverrideEn_MSB  7
#define csr_ACSMRptCntOverrideEn_LSB  7
#define csr_ACSMRptCntOverrideEn_MASK 0x80
#define csr_RxEnDlyTg1_RANGE  10:0
#define csr_RxEnDlyTg1_BITS   10:0
#define csr_RxEnDlyTg1_MSB  10
#define csr_RxEnDlyTg1_LSB  0
#define csr_RxEnDlyTg1_MASK 0x7ff
#define csr_PsDmaRamSize_RANGE  1:0
#define csr_PsDmaRamSize_BITS   1:0
#define csr_PsDmaRamSize_MSB  1
#define csr_PsDmaRamSize_LSB  0
#define csr_PsDmaRamSize_MASK 0x3
#define csr_StartVector0b5_RANGE  7:0
#define csr_StartVector0b5_BITS   7:0
#define csr_StartVector0b5_MSB  7
#define csr_StartVector0b5_LSB  0
#define csr_StartVector0b5_MASK 0xff
#define csr_Seq0BStartVec5_RANGE  7:0
#define csr_Seq0BStartVec5_BITS   7:0
#define csr_Seq0BStartVec5_MSB  7
#define csr_Seq0BStartVec5_LSB  0
#define csr_Seq0BStartVec5_MASK 0xff
#define csr_SequenceReg0b81s0_RANGE  15:0
#define csr_SequenceReg0b81s0_BITS   15:0
#define csr_SequenceReg0b81s0_MSB  15
#define csr_SequenceReg0b81s0_LSB  0
#define csr_SequenceReg0b81s0_MASK 0xffff
#define csr_SequenceReg0b166s1_RANGE  15:0
#define csr_SequenceReg0b166s1_BITS   15:0
#define csr_SequenceReg0b166s1_MSB  15
#define csr_SequenceReg0b166s1_LSB  0
#define csr_SequenceReg0b166s1_MASK 0xffff
#define csr_SequenceReg0b251s2_RANGE  10:0
#define csr_SequenceReg0b251s2_BITS   10:0
#define csr_SequenceReg0b251s2_MSB  10
#define csr_SequenceReg0b251s2_LSB  0
#define csr_SequenceReg0b251s2_MASK 0x7ff
#define csr_ZQCalCodePU_RANGE  7:0
#define csr_ZQCalCodePU_BITS   7:0
#define csr_ZQCalCodePU_MSB  7
#define csr_ZQCalCodePU_LSB  0
#define csr_ZQCalCodePU_MASK 0xff
#define csr_ACSMDone_RANGE  0:0
#define csr_ACSMDone_BITS   0:0
#define csr_ACSMDone_MSB  0
#define csr_ACSMDone_LSB  0
#define csr_ACSMDone_MASK 0x1
#define csr_StartVector0b6_RANGE  7:0
#define csr_StartVector0b6_BITS   7:0
#define csr_StartVector0b6_MSB  7
#define csr_StartVector0b6_LSB  0
#define csr_StartVector0b6_MASK 0xff
#define csr_Seq0BStartVec6_RANGE  7:0
#define csr_Seq0BStartVec6_BITS   7:0
#define csr_Seq0BStartVec6_MSB  7
#define csr_Seq0BStartVec6_LSB  0
#define csr_Seq0BStartVec6_MASK 0xff
#define csr_SequenceReg0b81s1_RANGE  15:0
#define csr_SequenceReg0b81s1_BITS   15:0
#define csr_SequenceReg0b81s1_MSB  15
#define csr_SequenceReg0b81s1_LSB  0
#define csr_SequenceReg0b81s1_MASK 0xffff
#define csr_SequenceReg0b166s2_RANGE  10:0
#define csr_SequenceReg0b166s2_BITS   10:0
#define csr_SequenceReg0b166s2_MSB  10
#define csr_SequenceReg0b166s2_LSB  0
#define csr_SequenceReg0b166s2_MASK 0x7ff
#define csr_SequenceReg0b252s0_RANGE  15:0
#define csr_SequenceReg0b252s0_BITS   15:0
#define csr_SequenceReg0b252s0_MSB  15
#define csr_SequenceReg0b252s0_LSB  0
#define csr_SequenceReg0b252s0_MASK 0xffff
#define csr_ZQCalCodePD_RANGE  7:0
#define csr_ZQCalCodePD_BITS   7:0
#define csr_ZQCalCodePD_MSB  7
#define csr_ZQCalCodePD_LSB  0
#define csr_ZQCalCodePD_MASK 0xff
#define csr_PhyInterruptOverride_RANGE  15:0
#define csr_PhyInterruptOverride_BITS   15:0
#define csr_PhyInterruptOverride_MSB  15
#define csr_PhyInterruptOverride_LSB  0
#define csr_PhyInterruptOverride_MASK 0xffff
#define csr_ACSMStartAddr_RANGE  8:0
#define csr_ACSMStartAddr_BITS   8:0
#define csr_ACSMStartAddr_MSB  8
#define csr_ACSMStartAddr_LSB  0
#define csr_ACSMStartAddr_MASK 0x1ff
#define csr_StartVector0b7_RANGE  7:0
#define csr_StartVector0b7_BITS   7:0
#define csr_StartVector0b7_MSB  7
#define csr_StartVector0b7_LSB  0
#define csr_StartVector0b7_MASK 0xff
#define csr_Seq0BStartVec7_RANGE  7:0
#define csr_Seq0BStartVec7_BITS   7:0
#define csr_Seq0BStartVec7_MSB  7
#define csr_Seq0BStartVec7_LSB  0
#define csr_Seq0BStartVec7_MASK 0xff
#define csr_SequenceReg0b81s2_RANGE  10:0
#define csr_SequenceReg0b81s2_BITS   10:0
#define csr_SequenceReg0b81s2_MSB  10
#define csr_SequenceReg0b81s2_LSB  0
#define csr_SequenceReg0b81s2_MASK 0x7ff
#define csr_SequenceReg0b167s0_RANGE  15:0
#define csr_SequenceReg0b167s0_BITS   15:0
#define csr_SequenceReg0b167s0_MSB  15
#define csr_SequenceReg0b167s0_LSB  0
#define csr_SequenceReg0b167s0_MASK 0xffff
#define csr_SequenceReg0b252s1_RANGE  15:0
#define csr_SequenceReg0b252s1_BITS   15:0
#define csr_SequenceReg0b252s1_MSB  15
#define csr_SequenceReg0b252s1_LSB  0
#define csr_SequenceReg0b252s1_MASK 0xffff
#define csr_ZQCalBaseCtrl_RANGE  1:0
#define csr_ZQCalBaseCtrl_BITS   1:0
#define csr_ZQCalBaseCtrl_MSB  1
#define csr_ZQCalBaseCtrl_LSB  0
#define csr_ZQCalBaseCtrl_MASK 0x3
#define csr_ZQCalBasePU_RANGE  0:0
#define csr_ZQCalBasePU_BITS   0:0
#define csr_ZQCalBasePU_MSB  0
#define csr_ZQCalBasePU_LSB  0
#define csr_ZQCalBasePU_MASK 0x1
#define csr_ZQCalBasePD_RANGE  1:1
#define csr_ZQCalBasePD_BITS   0:0
#define csr_ZQCalBasePD_MSB  1
#define csr_ZQCalBasePD_LSB  1
#define csr_ZQCalBasePD_MASK 0x2
#define csr_ACSMStopAddr_RANGE  8:0
#define csr_ACSMStopAddr_BITS   8:0
#define csr_ACSMStopAddr_MSB  8
#define csr_ACSMStopAddr_LSB  0
#define csr_ACSMStopAddr_MASK 0x1ff
#define csr_RxDigStrbDlyTg0_RANGE  10:0
#define csr_RxDigStrbDlyTg0_BITS   10:0
#define csr_RxDigStrbDlyTg0_MSB  10
#define csr_RxDigStrbDlyTg0_LSB  0
#define csr_RxDigStrbDlyTg0_MASK 0x7ff
#define csr_PrbsTapDly0_RANGE  15:0
#define csr_PrbsTapDly0_BITS   15:0
#define csr_PrbsTapDly0_MSB  15
#define csr_PrbsTapDly0_LSB  0
#define csr_PrbsTapDly0_MASK 0xffff
#define csr_StartVector0b8_RANGE  7:0
#define csr_StartVector0b8_BITS   7:0
#define csr_StartVector0b8_MSB  7
#define csr_StartVector0b8_LSB  0
#define csr_StartVector0b8_MASK 0xff
#define csr_Seq0BStartVec8_RANGE  7:0
#define csr_Seq0BStartVec8_BITS   7:0
#define csr_Seq0BStartVec8_MSB  7
#define csr_Seq0BStartVec8_LSB  0
#define csr_Seq0BStartVec8_MASK 0xff
#define csr_SequenceReg0b82s0_RANGE  15:0
#define csr_SequenceReg0b82s0_BITS   15:0
#define csr_SequenceReg0b82s0_MSB  15
#define csr_SequenceReg0b82s0_LSB  0
#define csr_SequenceReg0b82s0_MASK 0xffff
#define csr_SequenceReg0b167s1_RANGE  15:0
#define csr_SequenceReg0b167s1_BITS   15:0
#define csr_SequenceReg0b167s1_MSB  15
#define csr_SequenceReg0b167s1_LSB  0
#define csr_SequenceReg0b167s1_MASK 0xffff
#define csr_SequenceReg0b252s2_RANGE  10:0
#define csr_SequenceReg0b252s2_BITS   10:0
#define csr_SequenceReg0b252s2_MSB  10
#define csr_SequenceReg0b252s2_LSB  0
#define csr_SequenceReg0b252s2_MASK 0x7ff
#define csr_AcsmPtrXlat0_RANGE  15:0
#define csr_AcsmPtrXlat0_BITS   15:0
#define csr_AcsmPtrXlat0_MSB  15
#define csr_AcsmPtrXlat0_LSB  0
#define csr_AcsmPtrXlat0_MASK 0xffff
#define csr_AcsmStartAddrVal0_RANGE  7:0
#define csr_AcsmStartAddrVal0_BITS   7:0
#define csr_AcsmStartAddrVal0_MSB  7
#define csr_AcsmStartAddrVal0_LSB  0
#define csr_AcsmStartAddrVal0_MASK 0xff
#define csr_AcsmStopAddrVal0_RANGE  15:8
#define csr_AcsmStopAddrVal0_BITS   7:0
#define csr_AcsmStopAddrVal0_MSB  15
#define csr_AcsmStopAddrVal0_LSB  8
#define csr_AcsmStopAddrVal0_MASK 0xff00
#define csr_ZQCalCodeOffsetPU_RANGE  3:0
#define csr_ZQCalCodeOffsetPU_BITS   3:0
#define csr_ZQCalCodeOffsetPU_MSB  3
#define csr_ZQCalCodeOffsetPU_LSB  0
#define csr_ZQCalCodeOffsetPU_MASK 0xf
#define csr_ZQCalCodeOffsetValPU_RANGE  3:0
#define csr_ZQCalCodeOffsetValPU_BITS   3:0
#define csr_ZQCalCodeOffsetValPU_MSB  3
#define csr_ZQCalCodeOffsetValPU_LSB  0
#define csr_ZQCalCodeOffsetValPU_MASK 0xf
#define csr_ACSMLastAddr_RANGE  8:0
#define csr_ACSMLastAddr_BITS   8:0
#define csr_ACSMLastAddr_MSB  8
#define csr_ACSMLastAddr_LSB  0
#define csr_ACSMLastAddr_MASK 0x1ff
#define csr_RxDigStrbDlyTg1_RANGE  10:0
#define csr_RxDigStrbDlyTg1_BITS   10:0
#define csr_RxDigStrbDlyTg1_MSB  10
#define csr_RxDigStrbDlyTg1_LSB  0
#define csr_RxDigStrbDlyTg1_MASK 0x7ff
#define csr_PrbsTapDly1_RANGE  15:0
#define csr_PrbsTapDly1_BITS   15:0
#define csr_PrbsTapDly1_MSB  15
#define csr_PrbsTapDly1_LSB  0
#define csr_PrbsTapDly1_MASK 0xffff
#define csr_StartVector0b9_RANGE  7:0
#define csr_StartVector0b9_BITS   7:0
#define csr_StartVector0b9_MSB  7
#define csr_StartVector0b9_LSB  0
#define csr_StartVector0b9_MASK 0xff
#define csr_Seq0BStartVec9_RANGE  7:0
#define csr_Seq0BStartVec9_BITS   7:0
#define csr_Seq0BStartVec9_MSB  7
#define csr_Seq0BStartVec9_LSB  0
#define csr_Seq0BStartVec9_MASK 0xff
#define csr_SequenceReg0b82s1_RANGE  15:0
#define csr_SequenceReg0b82s1_BITS   15:0
#define csr_SequenceReg0b82s1_MSB  15
#define csr_SequenceReg0b82s1_LSB  0
#define csr_SequenceReg0b82s1_MASK 0xffff
#define csr_SequenceReg0b167s2_RANGE  10:0
#define csr_SequenceReg0b167s2_BITS   10:0
#define csr_SequenceReg0b167s2_MSB  10
#define csr_SequenceReg0b167s2_LSB  0
#define csr_SequenceReg0b167s2_MASK 0x7ff
#define csr_SequenceReg0b253s0_RANGE  15:0
#define csr_SequenceReg0b253s0_BITS   15:0
#define csr_SequenceReg0b253s0_MSB  15
#define csr_SequenceReg0b253s0_LSB  0
#define csr_SequenceReg0b253s0_MASK 0xffff
#define csr_AcsmPtrXlat1_RANGE  15:0
#define csr_AcsmPtrXlat1_BITS   15:0
#define csr_AcsmPtrXlat1_MSB  15
#define csr_AcsmPtrXlat1_LSB  0
#define csr_AcsmPtrXlat1_MASK 0xffff
#define csr_AcsmStartAddrVal1_RANGE  7:0
#define csr_AcsmStartAddrVal1_BITS   7:0
#define csr_AcsmStartAddrVal1_MSB  7
#define csr_AcsmStartAddrVal1_LSB  0
#define csr_AcsmStartAddrVal1_MASK 0xff
#define csr_AcsmStopAddrVal1_RANGE  15:8
#define csr_AcsmStopAddrVal1_BITS   7:0
#define csr_AcsmStopAddrVal1_MSB  15
#define csr_AcsmStopAddrVal1_LSB  8
#define csr_AcsmStopAddrVal1_MASK 0xff00
#define csr_ZQCalCodeOffsetPD_RANGE  3:0
#define csr_ZQCalCodeOffsetPD_BITS   3:0
#define csr_ZQCalCodeOffsetPD_MSB  3
#define csr_ZQCalCodeOffsetPD_LSB  0
#define csr_ZQCalCodeOffsetPD_MASK 0xf
#define csr_ZQCalCodeOffsetValPD_RANGE  3:0
#define csr_ZQCalCodeOffsetValPD_BITS   3:0
#define csr_ZQCalCodeOffsetValPD_MSB  3
#define csr_ZQCalCodeOffsetValPD_LSB  0
#define csr_ZQCalCodeOffsetValPD_MASK 0xf
#define csr_ACSMAlgaIncVal_RANGE  13:0
#define csr_ACSMAlgaIncVal_BITS   13:0
#define csr_ACSMAlgaIncVal_MSB  13
#define csr_ACSMAlgaIncVal_LSB  0
#define csr_ACSMAlgaIncVal_MASK 0x3fff
#define csr_TxDqDlyTg0_RANGE  8:0
#define csr_TxDqDlyTg0_BITS   8:0
#define csr_TxDqDlyTg0_MSB  8
#define csr_TxDqDlyTg0_LSB  0
#define csr_TxDqDlyTg0_MASK 0x1ff
#define csr_PrbsTapDly2_RANGE  15:0
#define csr_PrbsTapDly2_BITS   15:0
#define csr_PrbsTapDly2_MSB  15
#define csr_PrbsTapDly2_LSB  0
#define csr_PrbsTapDly2_MASK 0xffff
#define csr_StartVector0b10_RANGE  7:0
#define csr_StartVector0b10_BITS   7:0
#define csr_StartVector0b10_MSB  7
#define csr_StartVector0b10_LSB  0
#define csr_StartVector0b10_MASK 0xff
#define csr_Seq0BStartVec10_RANGE  7:0
#define csr_Seq0BStartVec10_BITS   7:0
#define csr_Seq0BStartVec10_MSB  7
#define csr_Seq0BStartVec10_LSB  0
#define csr_Seq0BStartVec10_MASK 0xff
#define csr_SequenceReg0b82s2_RANGE  10:0
#define csr_SequenceReg0b82s2_BITS   10:0
#define csr_SequenceReg0b82s2_MSB  10
#define csr_SequenceReg0b82s2_LSB  0
#define csr_SequenceReg0b82s2_MASK 0x7ff
#define csr_SequenceReg0b168s0_RANGE  15:0
#define csr_SequenceReg0b168s0_BITS   15:0
#define csr_SequenceReg0b168s0_MSB  15
#define csr_SequenceReg0b168s0_LSB  0
#define csr_SequenceReg0b168s0_MASK 0xffff
#define csr_SequenceReg0b253s1_RANGE  15:0
#define csr_SequenceReg0b253s1_BITS   15:0
#define csr_SequenceReg0b253s1_MSB  15
#define csr_SequenceReg0b253s1_LSB  0
#define csr_SequenceReg0b253s1_MASK 0xffff
#define csr_AcsmPtrXlat2_RANGE  15:0
#define csr_AcsmPtrXlat2_BITS   15:0
#define csr_AcsmPtrXlat2_MSB  15
#define csr_AcsmPtrXlat2_LSB  0
#define csr_AcsmPtrXlat2_MASK 0xffff
#define csr_AcsmStartAddrVal2_RANGE  7:0
#define csr_AcsmStartAddrVal2_BITS   7:0
#define csr_AcsmStartAddrVal2_MSB  7
#define csr_AcsmStartAddrVal2_LSB  0
#define csr_AcsmStartAddrVal2_MASK 0xff
#define csr_AcsmStopAddrVal2_RANGE  15:8
#define csr_AcsmStopAddrVal2_BITS   7:0
#define csr_AcsmStopAddrVal2_MSB  15
#define csr_AcsmStopAddrVal2_LSB  8
#define csr_AcsmStopAddrVal2_MASK 0xff00
#define csr_ZQCalCodeOvrPU_RANGE  15:0
#define csr_ZQCalCodeOvrPU_BITS   15:0
#define csr_ZQCalCodeOvrPU_MSB  15
#define csr_ZQCalCodeOvrPU_LSB  0
#define csr_ZQCalCodeOvrPU_MASK 0xffff
#define csr_ZQCalCodeOvrEnPU_RANGE  0:0
#define csr_ZQCalCodeOvrEnPU_BITS   0:0
#define csr_ZQCalCodeOvrEnPU_MSB  0
#define csr_ZQCalCodeOvrEnPU_LSB  0
#define csr_ZQCalCodeOvrEnPU_MASK 0x1
#define csr_ReservedZQCalCodeOvrEnPU_RANGE  7:1
#define csr_ReservedZQCalCodeOvrEnPU_BITS   6:0
#define csr_ReservedZQCalCodeOvrEnPU_MSB  7
#define csr_ReservedZQCalCodeOvrEnPU_LSB  1
#define csr_ReservedZQCalCodeOvrEnPU_MASK 0xfe
#define csr_ZQCalCodeOvrValPU_RANGE  15:8
#define csr_ZQCalCodeOvrValPU_BITS   7:0
#define csr_ZQCalCodeOvrValPU_MSB  15
#define csr_ZQCalCodeOvrValPU_LSB  8
#define csr_ZQCalCodeOvrValPU_MASK 0xff00
#define csr_ACSMAddressMask_RANGE  13:0
#define csr_ACSMAddressMask_BITS   13:0
#define csr_ACSMAddressMask_MSB  13
#define csr_ACSMAddressMask_LSB  0
#define csr_ACSMAddressMask_MASK 0x3fff
#define csr_TxDqDlyTg1_RANGE  8:0
#define csr_TxDqDlyTg1_BITS   8:0
#define csr_TxDqDlyTg1_MSB  8
#define csr_TxDqDlyTg1_LSB  0
#define csr_TxDqDlyTg1_MASK 0x1ff
#define csr_PrbsTapDly3_RANGE  15:0
#define csr_PrbsTapDly3_BITS   15:0
#define csr_PrbsTapDly3_MSB  15
#define csr_PrbsTapDly3_LSB  0
#define csr_PrbsTapDly3_MASK 0xffff
#define csr_StartVector0b11_RANGE  7:0
#define csr_StartVector0b11_BITS   7:0
#define csr_StartVector0b11_MSB  7
#define csr_StartVector0b11_LSB  0
#define csr_StartVector0b11_MASK 0xff
#define csr_Seq0BStartVec11_RANGE  7:0
#define csr_Seq0BStartVec11_BITS   7:0
#define csr_Seq0BStartVec11_MSB  7
#define csr_Seq0BStartVec11_LSB  0
#define csr_Seq0BStartVec11_MASK 0xff
#define csr_SequenceReg0b83s0_RANGE  15:0
#define csr_SequenceReg0b83s0_BITS   15:0
#define csr_SequenceReg0b83s0_MSB  15
#define csr_SequenceReg0b83s0_LSB  0
#define csr_SequenceReg0b83s0_MASK 0xffff
#define csr_SequenceReg0b168s1_RANGE  15:0
#define csr_SequenceReg0b168s1_BITS   15:0
#define csr_SequenceReg0b168s1_MSB  15
#define csr_SequenceReg0b168s1_LSB  0
#define csr_SequenceReg0b168s1_MASK 0xffff
#define csr_SequenceReg0b253s2_RANGE  10:0
#define csr_SequenceReg0b253s2_BITS   10:0
#define csr_SequenceReg0b253s2_MSB  10
#define csr_SequenceReg0b253s2_LSB  0
#define csr_SequenceReg0b253s2_MASK 0x7ff
#define csr_AcsmPtrXlat3_RANGE  15:0
#define csr_AcsmPtrXlat3_BITS   15:0
#define csr_AcsmPtrXlat3_MSB  15
#define csr_AcsmPtrXlat3_LSB  0
#define csr_AcsmPtrXlat3_MASK 0xffff
#define csr_AcsmStartAddrVal3_RANGE  7:0
#define csr_AcsmStartAddrVal3_BITS   7:0
#define csr_AcsmStartAddrVal3_MSB  7
#define csr_AcsmStartAddrVal3_LSB  0
#define csr_AcsmStartAddrVal3_MASK 0xff
#define csr_AcsmStopAddrVal3_RANGE  15:8
#define csr_AcsmStopAddrVal3_BITS   7:0
#define csr_AcsmStopAddrVal3_MSB  15
#define csr_AcsmStopAddrVal3_LSB  8
#define csr_AcsmStopAddrVal3_MASK 0xff00
#define csr_ZQCalCodeOvrPD_RANGE  15:0
#define csr_ZQCalCodeOvrPD_BITS   15:0
#define csr_ZQCalCodeOvrPD_MSB  15
#define csr_ZQCalCodeOvrPD_LSB  0
#define csr_ZQCalCodeOvrPD_MASK 0xffff
#define csr_ZQCalCodeOvrEnPD_RANGE  0:0
#define csr_ZQCalCodeOvrEnPD_BITS   0:0
#define csr_ZQCalCodeOvrEnPD_MSB  0
#define csr_ZQCalCodeOvrEnPD_LSB  0
#define csr_ZQCalCodeOvrEnPD_MASK 0x1
#define csr_ReservedZQCalCodeOvrEnPD_RANGE  7:1
#define csr_ReservedZQCalCodeOvrEnPD_BITS   6:0
#define csr_ReservedZQCalCodeOvrEnPD_MSB  7
#define csr_ReservedZQCalCodeOvrEnPD_LSB  1
#define csr_ReservedZQCalCodeOvrEnPD_MASK 0xfe
#define csr_ZQCalCodeOvrValPD_RANGE  15:8
#define csr_ZQCalCodeOvrValPD_BITS   7:0
#define csr_ZQCalCodeOvrValPD_MSB  15
#define csr_ZQCalCodeOvrValPD_LSB  8
#define csr_ZQCalCodeOvrValPD_MASK 0xff00
#define csr_ACSMOuterLoopRepeatCnt_RANGE  7:0
#define csr_ACSMOuterLoopRepeatCnt_BITS   7:0
#define csr_ACSMOuterLoopRepeatCnt_MSB  7
#define csr_ACSMOuterLoopRepeatCnt_LSB  0
#define csr_ACSMOuterLoopRepeatCnt_MASK 0xff
#define csr_TxDqsDlyTg0_RANGE  9:0
#define csr_TxDqsDlyTg0_BITS   9:0
#define csr_TxDqsDlyTg0_MSB  9
#define csr_TxDqsDlyTg0_LSB  0
#define csr_TxDqsDlyTg0_MASK 0x3ff
#define csr_PrbsTapDly4_RANGE  15:0
#define csr_PrbsTapDly4_BITS   15:0
#define csr_PrbsTapDly4_MSB  15
#define csr_PrbsTapDly4_LSB  0
#define csr_PrbsTapDly4_MASK 0xffff
#define csr_StartVector0b12_RANGE  7:0
#define csr_StartVector0b12_BITS   7:0
#define csr_StartVector0b12_MSB  7
#define csr_StartVector0b12_LSB  0
#define csr_StartVector0b12_MASK 0xff
#define csr_Seq0BStartVec12_RANGE  7:0
#define csr_Seq0BStartVec12_BITS   7:0
#define csr_Seq0BStartVec12_MSB  7
#define csr_Seq0BStartVec12_LSB  0
#define csr_Seq0BStartVec12_MASK 0xff
#define csr_SequenceReg0b83s1_RANGE  15:0
#define csr_SequenceReg0b83s1_BITS   15:0
#define csr_SequenceReg0b83s1_MSB  15
#define csr_SequenceReg0b83s1_LSB  0
#define csr_SequenceReg0b83s1_MASK 0xffff
#define csr_SequenceReg0b168s2_RANGE  10:0
#define csr_SequenceReg0b168s2_BITS   10:0
#define csr_SequenceReg0b168s2_MSB  10
#define csr_SequenceReg0b168s2_LSB  0
#define csr_SequenceReg0b168s2_MASK 0x7ff
#define csr_SequenceReg0b254s0_RANGE  15:0
#define csr_SequenceReg0b254s0_BITS   15:0
#define csr_SequenceReg0b254s0_MSB  15
#define csr_SequenceReg0b254s0_LSB  0
#define csr_SequenceReg0b254s0_MASK 0xffff
#define csr_AcsmPtrXlat4_RANGE  15:0
#define csr_AcsmPtrXlat4_BITS   15:0
#define csr_AcsmPtrXlat4_MSB  15
#define csr_AcsmPtrXlat4_LSB  0
#define csr_AcsmPtrXlat4_MASK 0xffff
#define csr_AcsmStartAddrVal4_RANGE  7:0
#define csr_AcsmStartAddrVal4_BITS   7:0
#define csr_AcsmStartAddrVal4_MSB  7
#define csr_AcsmStartAddrVal4_LSB  0
#define csr_AcsmStartAddrVal4_MASK 0xff
#define csr_AcsmStopAddrVal4_RANGE  15:8
#define csr_AcsmStopAddrVal4_BITS   7:0
#define csr_AcsmStopAddrVal4_MSB  15
#define csr_AcsmStopAddrVal4_LSB  8
#define csr_AcsmStopAddrVal4_MASK 0xff00
#define csr_VrefDacRefCtl_RANGE  2:0
#define csr_VrefDacRefCtl_BITS   2:0
#define csr_VrefDacRefCtl_MSB  2
#define csr_VrefDacRefCtl_LSB  0
#define csr_VrefDacRefCtl_MASK 0x7
#define csr_DacRefModeCtl_RANGE  0:0
#define csr_DacRefModeCtl_BITS   0:0
#define csr_DacRefModeCtl_MSB  0
#define csr_DacRefModeCtl_LSB  0
#define csr_DacRefModeCtl_MASK 0x1
#define csr_DacRefPwrDn_RANGE  1:1
#define csr_DacRefPwrDn_BITS   0:0
#define csr_DacRefPwrDn_MSB  1
#define csr_DacRefPwrDn_LSB  1
#define csr_DacRefPwrDn_MASK 0x2
#define csr_InAObsEn_RANGE  2:2
#define csr_InAObsEn_BITS   0:0
#define csr_InAObsEn_MSB  2
#define csr_InAObsEn_LSB  2
#define csr_InAObsEn_MASK 0x4
#define csr_ACSMCkeControl_RANGE  1:0
#define csr_ACSMCkeControl_BITS   1:0
#define csr_ACSMCkeControl_MSB  1
#define csr_ACSMCkeControl_LSB  0
#define csr_ACSMCkeControl_MASK 0x3
#define csr_TxDqsDlyTg1_RANGE  9:0
#define csr_TxDqsDlyTg1_BITS   9:0
#define csr_TxDqsDlyTg1_MSB  9
#define csr_TxDqsDlyTg1_LSB  0
#define csr_TxDqsDlyTg1_MASK 0x3ff
#define csr_PrbsTapDly5_RANGE  15:0
#define csr_PrbsTapDly5_BITS   15:0
#define csr_PrbsTapDly5_MSB  15
#define csr_PrbsTapDly5_LSB  0
#define csr_PrbsTapDly5_MASK 0xffff
#define csr_StartVector0b13_RANGE  7:0
#define csr_StartVector0b13_BITS   7:0
#define csr_StartVector0b13_MSB  7
#define csr_StartVector0b13_LSB  0
#define csr_StartVector0b13_MASK 0xff
#define csr_Seq0BStartVec13_RANGE  7:0
#define csr_Seq0BStartVec13_BITS   7:0
#define csr_Seq0BStartVec13_MSB  7
#define csr_Seq0BStartVec13_LSB  0
#define csr_Seq0BStartVec13_MASK 0xff
#define csr_SequenceReg0b83s2_RANGE  10:0
#define csr_SequenceReg0b83s2_BITS   10:0
#define csr_SequenceReg0b83s2_MSB  10
#define csr_SequenceReg0b83s2_LSB  0
#define csr_SequenceReg0b83s2_MASK 0x7ff
#define csr_SequenceReg0b169s0_RANGE  15:0
#define csr_SequenceReg0b169s0_BITS   15:0
#define csr_SequenceReg0b169s0_MSB  15
#define csr_SequenceReg0b169s0_LSB  0
#define csr_SequenceReg0b169s0_MASK 0xffff
#define csr_SequenceReg0b254s1_RANGE  15:0
#define csr_SequenceReg0b254s1_BITS   15:0
#define csr_SequenceReg0b254s1_MSB  15
#define csr_SequenceReg0b254s1_LSB  0
#define csr_SequenceReg0b254s1_MASK 0xffff
#define csr_AcsmPtrXlat5_RANGE  15:0
#define csr_AcsmPtrXlat5_BITS   15:0
#define csr_AcsmPtrXlat5_MSB  15
#define csr_AcsmPtrXlat5_LSB  0
#define csr_AcsmPtrXlat5_MASK 0xffff
#define csr_AcsmStartAddrVal5_RANGE  7:0
#define csr_AcsmStartAddrVal5_BITS   7:0
#define csr_AcsmStartAddrVal5_MSB  7
#define csr_AcsmStartAddrVal5_LSB  0
#define csr_AcsmStartAddrVal5_MASK 0xff
#define csr_AcsmStopAddrVal5_RANGE  15:8
#define csr_AcsmStopAddrVal5_BITS   7:0
#define csr_AcsmStopAddrVal5_MSB  15
#define csr_AcsmStopAddrVal5_LSB  8
#define csr_AcsmStopAddrVal5_MASK 0xff00
#define csr_ACSMCkeStatus_RANGE  0:0
#define csr_ACSMCkeStatus_BITS   0:0
#define csr_ACSMCkeStatus_MSB  0
#define csr_ACSMCkeStatus_LSB  0
#define csr_ACSMCkeStatus_MASK 0x1
#define csr_TxWckDlyTg0_RANGE  10:0
#define csr_TxWckDlyTg0_BITS   10:0
#define csr_TxWckDlyTg0_MSB  10
#define csr_TxWckDlyTg0_LSB  0
#define csr_TxWckDlyTg0_MASK 0x7ff
#define csr_PrbsTapDly6_RANGE  15:0
#define csr_PrbsTapDly6_BITS   15:0
#define csr_PrbsTapDly6_MSB  15
#define csr_PrbsTapDly6_LSB  0
#define csr_PrbsTapDly6_MASK 0xffff
#define csr_StartVector0b14_RANGE  7:0
#define csr_StartVector0b14_BITS   7:0
#define csr_StartVector0b14_MSB  7
#define csr_StartVector0b14_LSB  0
#define csr_StartVector0b14_MASK 0xff
#define csr_Seq0BStartVec14_RANGE  7:0
#define csr_Seq0BStartVec14_BITS   7:0
#define csr_Seq0BStartVec14_MSB  7
#define csr_Seq0BStartVec14_LSB  0
#define csr_Seq0BStartVec14_MASK 0xff
#define csr_SequenceReg0b84s0_RANGE  15:0
#define csr_SequenceReg0b84s0_BITS   15:0
#define csr_SequenceReg0b84s0_MSB  15
#define csr_SequenceReg0b84s0_LSB  0
#define csr_SequenceReg0b84s0_MASK 0xffff
#define csr_SequenceReg0b169s1_RANGE  15:0
#define csr_SequenceReg0b169s1_BITS   15:0
#define csr_SequenceReg0b169s1_MSB  15
#define csr_SequenceReg0b169s1_LSB  0
#define csr_SequenceReg0b169s1_MASK 0xffff
#define csr_SequenceReg0b254s2_RANGE  10:0
#define csr_SequenceReg0b254s2_BITS   10:0
#define csr_SequenceReg0b254s2_MSB  10
#define csr_SequenceReg0b254s2_LSB  0
#define csr_SequenceReg0b254s2_MASK 0x7ff
#define csr_AcsmPtrXlat6_RANGE  15:0
#define csr_AcsmPtrXlat6_BITS   15:0
#define csr_AcsmPtrXlat6_MSB  15
#define csr_AcsmPtrXlat6_LSB  0
#define csr_AcsmPtrXlat6_MASK 0xffff
#define csr_AcsmStartAddrVal6_RANGE  7:0
#define csr_AcsmStartAddrVal6_BITS   7:0
#define csr_AcsmStartAddrVal6_MSB  7
#define csr_AcsmStartAddrVal6_LSB  0
#define csr_AcsmStartAddrVal6_MASK 0xff
#define csr_AcsmStopAddrVal6_RANGE  15:8
#define csr_AcsmStopAddrVal6_BITS   7:0
#define csr_AcsmStopAddrVal6_MSB  15
#define csr_AcsmStopAddrVal6_LSB  8
#define csr_AcsmStopAddrVal6_MASK 0xff00
#define csr_ACSMWckEnControl_RANGE  1:0
#define csr_ACSMWckEnControl_BITS   1:0
#define csr_ACSMWckEnControl_MSB  1
#define csr_ACSMWckEnControl_LSB  0
#define csr_ACSMWckEnControl_MASK 0x3
#define csr_TxWckDlyTg1_RANGE  10:0
#define csr_TxWckDlyTg1_BITS   10:0
#define csr_TxWckDlyTg1_MSB  10
#define csr_TxWckDlyTg1_LSB  0
#define csr_TxWckDlyTg1_MASK 0x7ff
#define csr_PrbsTapDly7_RANGE  15:0
#define csr_PrbsTapDly7_BITS   15:0
#define csr_PrbsTapDly7_MSB  15
#define csr_PrbsTapDly7_LSB  0
#define csr_PrbsTapDly7_MASK 0xffff
#define csr_StartVector0b15_RANGE  7:0
#define csr_StartVector0b15_BITS   7:0
#define csr_StartVector0b15_MSB  7
#define csr_StartVector0b15_LSB  0
#define csr_StartVector0b15_MASK 0xff
#define csr_Seq0BStartVec15_RANGE  7:0
#define csr_Seq0BStartVec15_BITS   7:0
#define csr_Seq0BStartVec15_MSB  7
#define csr_Seq0BStartVec15_LSB  0
#define csr_Seq0BStartVec15_MASK 0xff
#define csr_SequenceReg0b84s1_RANGE  15:0
#define csr_SequenceReg0b84s1_BITS   15:0
#define csr_SequenceReg0b84s1_MSB  15
#define csr_SequenceReg0b84s1_LSB  0
#define csr_SequenceReg0b84s1_MASK 0xffff
#define csr_SequenceReg0b169s2_RANGE  10:0
#define csr_SequenceReg0b169s2_BITS   10:0
#define csr_SequenceReg0b169s2_MSB  10
#define csr_SequenceReg0b169s2_LSB  0
#define csr_SequenceReg0b169s2_MASK 0x7ff
#define csr_SequenceReg0b255s0_RANGE  15:0
#define csr_SequenceReg0b255s0_BITS   15:0
#define csr_SequenceReg0b255s0_MSB  15
#define csr_SequenceReg0b255s0_LSB  0
#define csr_SequenceReg0b255s0_MASK 0xffff
#define csr_AcsmPtrXlat7_RANGE  15:0
#define csr_AcsmPtrXlat7_BITS   15:0
#define csr_AcsmPtrXlat7_MSB  15
#define csr_AcsmPtrXlat7_LSB  0
#define csr_AcsmPtrXlat7_MASK 0xffff
#define csr_AcsmStartAddrVal7_RANGE  7:0
#define csr_AcsmStartAddrVal7_BITS   7:0
#define csr_AcsmStartAddrVal7_MSB  7
#define csr_AcsmStartAddrVal7_LSB  0
#define csr_AcsmStartAddrVal7_MASK 0xff
#define csr_AcsmStopAddrVal7_RANGE  15:8
#define csr_AcsmStopAddrVal7_BITS   7:0
#define csr_AcsmStopAddrVal7_MSB  15
#define csr_AcsmStopAddrVal7_LSB  8
#define csr_AcsmStopAddrVal7_MASK 0xff00
#define csr_ACSMWckEnStatus_RANGE  0:0
#define csr_ACSMWckEnStatus_BITS   0:0
#define csr_ACSMWckEnStatus_MSB  0
#define csr_ACSMWckEnStatus_LSB  0
#define csr_ACSMWckEnStatus_MASK 0x1
#define csr_Seq0bWaitCondSel_RANGE  2:0
#define csr_Seq0bWaitCondSel_BITS   2:0
#define csr_Seq0bWaitCondSel_MSB  2
#define csr_Seq0bWaitCondSel_LSB  0
#define csr_Seq0bWaitCondSel_MASK 0x7
#define csr_SequenceReg0b84s2_RANGE  10:0
#define csr_SequenceReg0b84s2_BITS   10:0
#define csr_SequenceReg0b84s2_MSB  10
#define csr_SequenceReg0b84s2_LSB  0
#define csr_SequenceReg0b84s2_MASK 0x7ff
#define csr_SequenceReg0b170s0_RANGE  15:0
#define csr_SequenceReg0b170s0_BITS   15:0
#define csr_SequenceReg0b170s0_MSB  15
#define csr_SequenceReg0b170s0_LSB  0
#define csr_SequenceReg0b170s0_MASK 0xffff
#define csr_SequenceReg0b255s1_RANGE  15:0
#define csr_SequenceReg0b255s1_BITS   15:0
#define csr_SequenceReg0b255s1_MSB  15
#define csr_SequenceReg0b255s1_LSB  0
#define csr_SequenceReg0b255s1_MASK 0xffff
#define csr_AcsmPtrXlat8_RANGE  15:0
#define csr_AcsmPtrXlat8_BITS   15:0
#define csr_AcsmPtrXlat8_MSB  15
#define csr_AcsmPtrXlat8_LSB  0
#define csr_AcsmPtrXlat8_MASK 0xffff
#define csr_AcsmStartAddrVal8_RANGE  7:0
#define csr_AcsmStartAddrVal8_BITS   7:0
#define csr_AcsmStartAddrVal8_MSB  7
#define csr_AcsmStartAddrVal8_LSB  0
#define csr_AcsmStartAddrVal8_MASK 0xff
#define csr_AcsmStopAddrVal8_RANGE  15:8
#define csr_AcsmStopAddrVal8_BITS   7:0
#define csr_AcsmStopAddrVal8_MSB  15
#define csr_AcsmStopAddrVal8_LSB  8
#define csr_AcsmStopAddrVal8_MASK 0xff00
#define csr_ACSMRxEnPulse_RANGE  13:0
#define csr_ACSMRxEnPulse_BITS   13:0
#define csr_ACSMRxEnPulse_MSB  13
#define csr_ACSMRxEnPulse_LSB  0
#define csr_ACSMRxEnPulse_MASK 0x3fff
#define csr_ACSMRxEnDelay_RANGE  6:0
#define csr_ACSMRxEnDelay_BITS   6:0
#define csr_ACSMRxEnDelay_MSB  6
#define csr_ACSMRxEnDelay_LSB  0
#define csr_ACSMRxEnDelay_MASK 0x7f
#define csr_ACSMRxEnDelayReserved_RANGE  7:7
#define csr_ACSMRxEnDelayReserved_BITS   0:0
#define csr_ACSMRxEnDelayReserved_MSB  7
#define csr_ACSMRxEnDelayReserved_LSB  7
#define csr_ACSMRxEnDelayReserved_MASK 0x80
#define csr_ACSMRxEnWidth_RANGE  13:8
#define csr_ACSMRxEnWidth_BITS   5:0
#define csr_ACSMRxEnWidth_MSB  13
#define csr_ACSMRxEnWidth_LSB  8
#define csr_ACSMRxEnWidth_MASK 0x3f00
#define csr_PhyInLP3_RANGE  0:0
#define csr_PhyInLP3_BITS   0:0
#define csr_PhyInLP3_MSB  0
#define csr_PhyInLP3_LSB  0
#define csr_PhyInLP3_MASK 0x1
#define csr_SequenceReg0b85s0_RANGE  15:0
#define csr_SequenceReg0b85s0_BITS   15:0
#define csr_SequenceReg0b85s0_MSB  15
#define csr_SequenceReg0b85s0_LSB  0
#define csr_SequenceReg0b85s0_MASK 0xffff
#define csr_SequenceReg0b170s1_RANGE  15:0
#define csr_SequenceReg0b170s1_BITS   15:0
#define csr_SequenceReg0b170s1_MSB  15
#define csr_SequenceReg0b170s1_LSB  0
#define csr_SequenceReg0b170s1_MASK 0xffff
#define csr_SequenceReg0b255s2_RANGE  10:0
#define csr_SequenceReg0b255s2_BITS   10:0
#define csr_SequenceReg0b255s2_MSB  10
#define csr_SequenceReg0b255s2_LSB  0
#define csr_SequenceReg0b255s2_MASK 0x7ff
#define csr_AcsmPtrXlat9_RANGE  15:0
#define csr_AcsmPtrXlat9_BITS   15:0
#define csr_AcsmPtrXlat9_MSB  15
#define csr_AcsmPtrXlat9_LSB  0
#define csr_AcsmPtrXlat9_MASK 0xffff
#define csr_AcsmStartAddrVal9_RANGE  7:0
#define csr_AcsmStartAddrVal9_BITS   7:0
#define csr_AcsmStartAddrVal9_MSB  7
#define csr_AcsmStartAddrVal9_LSB  0
#define csr_AcsmStartAddrVal9_MASK 0xff
#define csr_AcsmStopAddrVal9_RANGE  15:8
#define csr_AcsmStopAddrVal9_BITS   7:0
#define csr_AcsmStopAddrVal9_MSB  15
#define csr_AcsmStopAddrVal9_LSB  8
#define csr_AcsmStopAddrVal9_MASK 0xff00
#define csr_ACSMRxValPulse_RANGE  13:0
#define csr_ACSMRxValPulse_BITS   13:0
#define csr_ACSMRxValPulse_MSB  13
#define csr_ACSMRxValPulse_LSB  0
#define csr_ACSMRxValPulse_MASK 0x3fff
#define csr_ACSMRxValDelay_RANGE  6:0
#define csr_ACSMRxValDelay_BITS   6:0
#define csr_ACSMRxValDelay_MSB  6
#define csr_ACSMRxValDelay_LSB  0
#define csr_ACSMRxValDelay_MASK 0x7f
#define csr_ACSMRxValDelayReserved_RANGE  7:7
#define csr_ACSMRxValDelayReserved_BITS   0:0
#define csr_ACSMRxValDelayReserved_MSB  7
#define csr_ACSMRxValDelayReserved_LSB  7
#define csr_ACSMRxValDelayReserved_MASK 0x80
#define csr_ACSMRxValWidth_RANGE  13:8
#define csr_ACSMRxValWidth_BITS   5:0
#define csr_ACSMRxValWidth_MSB  13
#define csr_ACSMRxValWidth_LSB  8
#define csr_ACSMRxValWidth_MASK 0x3f00
#define csr_SequenceReg0b0s0_RANGE  15:0
#define csr_SequenceReg0b0s0_BITS   15:0
#define csr_SequenceReg0b0s0_MSB  15
#define csr_SequenceReg0b0s0_LSB  0
#define csr_SequenceReg0b0s0_MASK 0xffff
#define csr_SequenceReg0b85s1_RANGE  15:0
#define csr_SequenceReg0b85s1_BITS   15:0
#define csr_SequenceReg0b85s1_MSB  15
#define csr_SequenceReg0b85s1_LSB  0
#define csr_SequenceReg0b85s1_MASK 0xffff
#define csr_SequenceReg0b170s2_RANGE  10:0
#define csr_SequenceReg0b170s2_BITS   10:0
#define csr_SequenceReg0b170s2_MSB  10
#define csr_SequenceReg0b170s2_LSB  0
#define csr_SequenceReg0b170s2_MASK 0x7ff
#define csr_AcsmPtrXlat10_RANGE  15:0
#define csr_AcsmPtrXlat10_BITS   15:0
#define csr_AcsmPtrXlat10_MSB  15
#define csr_AcsmPtrXlat10_LSB  0
#define csr_AcsmPtrXlat10_MASK 0xffff
#define csr_AcsmStartAddrVal10_RANGE  7:0
#define csr_AcsmStartAddrVal10_BITS   7:0
#define csr_AcsmStartAddrVal10_MSB  7
#define csr_AcsmStartAddrVal10_LSB  0
#define csr_AcsmStartAddrVal10_MASK 0xff
#define csr_AcsmStopAddrVal10_RANGE  15:8
#define csr_AcsmStopAddrVal10_BITS   7:0
#define csr_AcsmStopAddrVal10_MSB  15
#define csr_AcsmStopAddrVal10_LSB  8
#define csr_AcsmStopAddrVal10_MASK 0xff00
#define csr_TxSlewDIFF0_RANGE  7:0
#define csr_TxSlewDIFF0_BITS   7:0
#define csr_TxSlewDIFF0_MSB  7
#define csr_TxSlewDIFF0_LSB  0
#define csr_TxSlewDIFF0_MASK 0xff
#define csr_TxSlewPUDIFF0_RANGE  3:0
#define csr_TxSlewPUDIFF0_BITS   3:0
#define csr_TxSlewPUDIFF0_MSB  3
#define csr_TxSlewPUDIFF0_LSB  0
#define csr_TxSlewPUDIFF0_MASK 0xf
#define csr_TxSlewPDDIFF0_RANGE  7:4
#define csr_TxSlewPDDIFF0_BITS   3:0
#define csr_TxSlewPDDIFF0_MSB  7
#define csr_TxSlewPDDIFF0_LSB  4
#define csr_TxSlewPDDIFF0_MASK 0xf0
#define csr_ACSMTxEnPulse_RANGE  13:0
#define csr_ACSMTxEnPulse_BITS   13:0
#define csr_ACSMTxEnPulse_MSB  13
#define csr_ACSMTxEnPulse_LSB  0
#define csr_ACSMTxEnPulse_MASK 0x3fff
#define csr_ACSMTxEnDelay_RANGE  5:0
#define csr_ACSMTxEnDelay_BITS   5:0
#define csr_ACSMTxEnDelay_MSB  5
#define csr_ACSMTxEnDelay_LSB  0
#define csr_ACSMTxEnDelay_MASK 0x3f
#define csr_ACSMTxEnDelayReserved_RANGE  7:6
#define csr_ACSMTxEnDelayReserved_BITS   1:0
#define csr_ACSMTxEnDelayReserved_MSB  7
#define csr_ACSMTxEnDelayReserved_LSB  6
#define csr_ACSMTxEnDelayReserved_MASK 0xc0
#define csr_ACSMTxEnWidth_RANGE  13:8
#define csr_ACSMTxEnWidth_BITS   5:0
#define csr_ACSMTxEnWidth_MSB  13
#define csr_ACSMTxEnWidth_LSB  8
#define csr_ACSMTxEnWidth_MASK 0x3f00
#define csr_SequenceReg0b0s1_RANGE  15:0
#define csr_SequenceReg0b0s1_BITS   15:0
#define csr_SequenceReg0b0s1_MSB  15
#define csr_SequenceReg0b0s1_LSB  0
#define csr_SequenceReg0b0s1_MASK 0xffff
#define csr_SequenceReg0b85s2_RANGE  10:0
#define csr_SequenceReg0b85s2_BITS   10:0
#define csr_SequenceReg0b85s2_MSB  10
#define csr_SequenceReg0b85s2_LSB  0
#define csr_SequenceReg0b85s2_MASK 0x7ff
#define csr_SequenceReg0b171s0_RANGE  15:0
#define csr_SequenceReg0b171s0_BITS   15:0
#define csr_SequenceReg0b171s0_MSB  15
#define csr_SequenceReg0b171s0_LSB  0
#define csr_SequenceReg0b171s0_MASK 0xffff
#define csr_AcsmPtrXlat11_RANGE  15:0
#define csr_AcsmPtrXlat11_BITS   15:0
#define csr_AcsmPtrXlat11_MSB  15
#define csr_AcsmPtrXlat11_LSB  0
#define csr_AcsmPtrXlat11_MASK 0xffff
#define csr_AcsmStartAddrVal11_RANGE  7:0
#define csr_AcsmStartAddrVal11_BITS   7:0
#define csr_AcsmStartAddrVal11_MSB  7
#define csr_AcsmStartAddrVal11_LSB  0
#define csr_AcsmStartAddrVal11_MASK 0xff
#define csr_AcsmStopAddrVal11_RANGE  15:8
#define csr_AcsmStopAddrVal11_BITS   7:0
#define csr_AcsmStopAddrVal11_MSB  15
#define csr_AcsmStopAddrVal11_LSB  8
#define csr_AcsmStopAddrVal11_MASK 0xff00
#define csr_TxSlewDIFF1_RANGE  7:0
#define csr_TxSlewDIFF1_BITS   7:0
#define csr_TxSlewDIFF1_MSB  7
#define csr_TxSlewDIFF1_LSB  0
#define csr_TxSlewDIFF1_MASK 0xff
#define csr_TxSlewPUDIFF1_RANGE  3:0
#define csr_TxSlewPUDIFF1_BITS   3:0
#define csr_TxSlewPUDIFF1_MSB  3
#define csr_TxSlewPUDIFF1_LSB  0
#define csr_TxSlewPUDIFF1_MASK 0xf
#define csr_TxSlewPDDIFF1_RANGE  7:4
#define csr_TxSlewPDDIFF1_BITS   3:0
#define csr_TxSlewPDDIFF1_MSB  7
#define csr_TxSlewPDDIFF1_LSB  4
#define csr_TxSlewPDDIFF1_MASK 0xf0
#define csr_ACSMWrcsPulse_RANGE  13:0
#define csr_ACSMWrcsPulse_BITS   13:0
#define csr_ACSMWrcsPulse_MSB  13
#define csr_ACSMWrcsPulse_LSB  0
#define csr_ACSMWrcsPulse_MASK 0x3fff
#define csr_ACSMWrcsDelay_RANGE  5:0
#define csr_ACSMWrcsDelay_BITS   5:0
#define csr_ACSMWrcsDelay_MSB  5
#define csr_ACSMWrcsDelay_LSB  0
#define csr_ACSMWrcsDelay_MASK 0x3f
#define csr_ACSMWrcsDelayReserved_RANGE  7:6
#define csr_ACSMWrcsDelayReserved_BITS   1:0
#define csr_ACSMWrcsDelayReserved_MSB  7
#define csr_ACSMWrcsDelayReserved_LSB  6
#define csr_ACSMWrcsDelayReserved_MASK 0xc0
#define csr_ACSMWrcsWidth_RANGE  13:8
#define csr_ACSMWrcsWidth_BITS   5:0
#define csr_ACSMWrcsWidth_MSB  13
#define csr_ACSMWrcsWidth_LSB  8
#define csr_ACSMWrcsWidth_MASK 0x3f00
#define csr_GenPrbsByte0_RANGE  15:0
#define csr_GenPrbsByte0_BITS   15:0
#define csr_GenPrbsByte0_MSB  15
#define csr_GenPrbsByte0_LSB  0
#define csr_GenPrbsByte0_MASK 0xffff
#define csr_SequenceReg0b0s2_RANGE  10:0
#define csr_SequenceReg0b0s2_BITS   10:0
#define csr_SequenceReg0b0s2_MSB  10
#define csr_SequenceReg0b0s2_LSB  0
#define csr_SequenceReg0b0s2_MASK 0x7ff
#define csr_SequenceReg0b86s0_RANGE  15:0
#define csr_SequenceReg0b86s0_BITS   15:0
#define csr_SequenceReg0b86s0_MSB  15
#define csr_SequenceReg0b86s0_LSB  0
#define csr_SequenceReg0b86s0_MASK 0xffff
#define csr_SequenceReg0b171s1_RANGE  15:0
#define csr_SequenceReg0b171s1_BITS   15:0
#define csr_SequenceReg0b171s1_MSB  15
#define csr_SequenceReg0b171s1_LSB  0
#define csr_SequenceReg0b171s1_MASK 0xffff
#define csr_AcsmPtrXlat12_RANGE  15:0
#define csr_AcsmPtrXlat12_BITS   15:0
#define csr_AcsmPtrXlat12_MSB  15
#define csr_AcsmPtrXlat12_LSB  0
#define csr_AcsmPtrXlat12_MASK 0xffff
#define csr_AcsmStartAddrVal12_RANGE  7:0
#define csr_AcsmStartAddrVal12_BITS   7:0
#define csr_AcsmStartAddrVal12_MSB  7
#define csr_AcsmStartAddrVal12_LSB  0
#define csr_AcsmStartAddrVal12_MASK 0xff
#define csr_AcsmStopAddrVal12_RANGE  15:8
#define csr_AcsmStopAddrVal12_BITS   7:0
#define csr_AcsmStopAddrVal12_MSB  15
#define csr_AcsmStopAddrVal12_LSB  8
#define csr_AcsmStopAddrVal12_MASK 0xff00
#define csr_TxImpedanceCMOS0_RANGE  7:0
#define csr_TxImpedanceCMOS0_BITS   7:0
#define csr_TxImpedanceCMOS0_MSB  7
#define csr_TxImpedanceCMOS0_LSB  0
#define csr_TxImpedanceCMOS0_MASK 0xff
#define csr_TxStrenCodePUCMOS0_RANGE  1:0
#define csr_TxStrenCodePUCMOS0_BITS   1:0
#define csr_TxStrenCodePUCMOS0_MSB  1
#define csr_TxStrenCodePUCMOS0_LSB  0
#define csr_TxStrenCodePUCMOS0_MASK 0x3
#define csr_ReservedTxStrenCodePUCMOS0_RANGE  3:2
#define csr_ReservedTxStrenCodePUCMOS0_BITS   1:0
#define csr_ReservedTxStrenCodePUCMOS0_MSB  3
#define csr_ReservedTxStrenCodePUCMOS0_LSB  2
#define csr_ReservedTxStrenCodePUCMOS0_MASK 0xc
#define csr_TxStrenCodePDCMOS0_RANGE  5:4
#define csr_TxStrenCodePDCMOS0_BITS   1:0
#define csr_TxStrenCodePDCMOS0_MSB  5
#define csr_TxStrenCodePDCMOS0_LSB  4
#define csr_TxStrenCodePDCMOS0_MASK 0x30
#define csr_ReservedTxStrenCodePDCMOS0_RANGE  7:6
#define csr_ReservedTxStrenCodePDCMOS0_BITS   1:0
#define csr_ReservedTxStrenCodePDCMOS0_MSB  7
#define csr_ReservedTxStrenCodePDCMOS0_LSB  6
#define csr_ReservedTxStrenCodePDCMOS0_MASK 0xc0
#define csr_TxModeCtlSE0_RANGE  2:0
#define csr_TxModeCtlSE0_BITS   2:0
#define csr_TxModeCtlSE0_MSB  2
#define csr_TxModeCtlSE0_LSB  0
#define csr_TxModeCtlSE0_MASK 0x7
#define csr_DctWriteOnly_RANGE  15:0
#define csr_DctWriteOnly_BITS   15:0
#define csr_DctWriteOnly_MSB  15
#define csr_DctWriteOnly_LSB  0
#define csr_DctWriteOnly_MASK 0xffff
#define csr_DctWriteOnlyShadow_RANGE  15:0
#define csr_DctWriteOnlyShadow_BITS   15:0
#define csr_DctWriteOnlyShadow_MSB  15
#define csr_DctWriteOnlyShadow_LSB  0
#define csr_DctWriteOnlyShadow_MASK 0xffff
#define csr_ACSMRdcsPulse_RANGE  13:0
#define csr_ACSMRdcsPulse_BITS   13:0
#define csr_ACSMRdcsPulse_MSB  13
#define csr_ACSMRdcsPulse_LSB  0
#define csr_ACSMRdcsPulse_MASK 0x3fff
#define csr_ACSMRdcsDelay_RANGE  6:0
#define csr_ACSMRdcsDelay_BITS   6:0
#define csr_ACSMRdcsDelay_MSB  6
#define csr_ACSMRdcsDelay_LSB  0
#define csr_ACSMRdcsDelay_MASK 0x7f
#define csr_ACSMRdcsDelayReserved_RANGE  7:7
#define csr_ACSMRdcsDelayReserved_BITS   0:0
#define csr_ACSMRdcsDelayReserved_MSB  7
#define csr_ACSMRdcsDelayReserved_LSB  7
#define csr_ACSMRdcsDelayReserved_MASK 0x80
#define csr_ACSMRdcsWidth_RANGE  13:8
#define csr_ACSMRdcsWidth_BITS   5:0
#define csr_ACSMRdcsWidth_MSB  13
#define csr_ACSMRdcsWidth_LSB  8
#define csr_ACSMRdcsWidth_MASK 0x3f00
#define csr_GenPrbsByte1_RANGE  15:0
#define csr_GenPrbsByte1_BITS   15:0
#define csr_GenPrbsByte1_MSB  15
#define csr_GenPrbsByte1_LSB  0
#define csr_GenPrbsByte1_MASK 0xffff
#define csr_SequenceReg0b1s0_RANGE  15:0
#define csr_SequenceReg0b1s0_BITS   15:0
#define csr_SequenceReg0b1s0_MSB  15
#define csr_SequenceReg0b1s0_LSB  0
#define csr_SequenceReg0b1s0_MASK 0xffff
#define csr_SequenceReg0b86s1_RANGE  15:0
#define csr_SequenceReg0b86s1_BITS   15:0
#define csr_SequenceReg0b86s1_MSB  15
#define csr_SequenceReg0b86s1_LSB  0
#define csr_SequenceReg0b86s1_MASK 0xffff
#define csr_SequenceReg0b171s2_RANGE  10:0
#define csr_SequenceReg0b171s2_BITS   10:0
#define csr_SequenceReg0b171s2_MSB  10
#define csr_SequenceReg0b171s2_LSB  0
#define csr_SequenceReg0b171s2_MASK 0x7ff
#define csr_AcsmPtrXlat13_RANGE  15:0
#define csr_AcsmPtrXlat13_BITS   15:0
#define csr_AcsmPtrXlat13_MSB  15
#define csr_AcsmPtrXlat13_LSB  0
#define csr_AcsmPtrXlat13_MASK 0xffff
#define csr_AcsmStartAddrVal13_RANGE  7:0
#define csr_AcsmStartAddrVal13_BITS   7:0
#define csr_AcsmStartAddrVal13_MSB  7
#define csr_AcsmStartAddrVal13_LSB  0
#define csr_AcsmStartAddrVal13_MASK 0xff
#define csr_AcsmStopAddrVal13_RANGE  15:8
#define csr_AcsmStopAddrVal13_BITS   7:0
#define csr_AcsmStopAddrVal13_MSB  15
#define csr_AcsmStopAddrVal13_LSB  8
#define csr_AcsmStopAddrVal13_MASK 0xff00
#define csr_TxImpedanceCMOS1_RANGE  7:0
#define csr_TxImpedanceCMOS1_BITS   7:0
#define csr_TxImpedanceCMOS1_MSB  7
#define csr_TxImpedanceCMOS1_LSB  0
#define csr_TxImpedanceCMOS1_MASK 0xff
#define csr_TxStrenCodePUCMOS1_RANGE  1:0
#define csr_TxStrenCodePUCMOS1_BITS   1:0
#define csr_TxStrenCodePUCMOS1_MSB  1
#define csr_TxStrenCodePUCMOS1_LSB  0
#define csr_TxStrenCodePUCMOS1_MASK 0x3
#define csr_ReservedTxStrenCodePUCMOS1_RANGE  3:2
#define csr_ReservedTxStrenCodePUCMOS1_BITS   1:0
#define csr_ReservedTxStrenCodePUCMOS1_MSB  3
#define csr_ReservedTxStrenCodePUCMOS1_LSB  2
#define csr_ReservedTxStrenCodePUCMOS1_MASK 0xc
#define csr_TxStrenCodePDCMOS1_RANGE  5:4
#define csr_TxStrenCodePDCMOS1_BITS   1:0
#define csr_TxStrenCodePDCMOS1_MSB  5
#define csr_TxStrenCodePDCMOS1_LSB  4
#define csr_TxStrenCodePDCMOS1_MASK 0x30
#define csr_ReservedTxStrenCodePDCMOS1_RANGE  7:6
#define csr_ReservedTxStrenCodePDCMOS1_BITS   1:0
#define csr_ReservedTxStrenCodePDCMOS1_MSB  7
#define csr_ReservedTxStrenCodePDCMOS1_LSB  6
#define csr_ReservedTxStrenCodePDCMOS1_MASK 0xc0
#define csr_TxModeCtlSE1_RANGE  2:0
#define csr_TxModeCtlSE1_BITS   2:0
#define csr_TxModeCtlSE1_MSB  2
#define csr_TxModeCtlSE1_LSB  0
#define csr_TxModeCtlSE1_MASK 0x7
#define csr_DctWriteProt_RANGE  0:0
#define csr_DctWriteProt_BITS   0:0
#define csr_DctWriteProt_MSB  0
#define csr_DctWriteProt_LSB  0
#define csr_DctWriteProt_MASK 0x1
#define csr_ACSMInfiniteOLRC_RANGE  0:0
#define csr_ACSMInfiniteOLRC_BITS   0:0
#define csr_ACSMInfiniteOLRC_MSB  0
#define csr_ACSMInfiniteOLRC_LSB  0
#define csr_ACSMInfiniteOLRC_MASK 0x1
#define csr_GenPrbsByte2_RANGE  15:0
#define csr_GenPrbsByte2_BITS   15:0
#define csr_GenPrbsByte2_MSB  15
#define csr_GenPrbsByte2_LSB  0
#define csr_GenPrbsByte2_MASK 0xffff
#define csr_SequenceReg0b1s1_RANGE  15:0
#define csr_SequenceReg0b1s1_BITS   15:0
#define csr_SequenceReg0b1s1_MSB  15
#define csr_SequenceReg0b1s1_LSB  0
#define csr_SequenceReg0b1s1_MASK 0xffff
#define csr_SequenceReg0b86s2_RANGE  10:0
#define csr_SequenceReg0b86s2_BITS   10:0
#define csr_SequenceReg0b86s2_MSB  10
#define csr_SequenceReg0b86s2_LSB  0
#define csr_SequenceReg0b86s2_MASK 0x7ff
#define csr_SequenceReg0b172s0_RANGE  15:0
#define csr_SequenceReg0b172s0_BITS   15:0
#define csr_SequenceReg0b172s0_MSB  15
#define csr_SequenceReg0b172s0_LSB  0
#define csr_SequenceReg0b172s0_MASK 0xffff
#define csr_AcsmPtrXlat14_RANGE  15:0
#define csr_AcsmPtrXlat14_BITS   15:0
#define csr_AcsmPtrXlat14_MSB  15
#define csr_AcsmPtrXlat14_LSB  0
#define csr_AcsmPtrXlat14_MASK 0xffff
#define csr_AcsmStartAddrVal14_RANGE  7:0
#define csr_AcsmStartAddrVal14_BITS   7:0
#define csr_AcsmStartAddrVal14_MSB  7
#define csr_AcsmStartAddrVal14_LSB  0
#define csr_AcsmStartAddrVal14_MASK 0xff
#define csr_AcsmStopAddrVal14_RANGE  15:8
#define csr_AcsmStopAddrVal14_BITS   7:0
#define csr_AcsmStopAddrVal14_MSB  15
#define csr_AcsmStopAddrVal14_LSB  8
#define csr_AcsmStopAddrVal14_MASK 0xff00
#define csr_UctWriteOnly_RANGE  15:0
#define csr_UctWriteOnly_BITS   15:0
#define csr_UctWriteOnly_MSB  15
#define csr_UctWriteOnly_LSB  0
#define csr_UctWriteOnly_MASK 0xffff
#define csr_UctWriteOnlyShadow_RANGE  15:0
#define csr_UctWriteOnlyShadow_BITS   15:0
#define csr_UctWriteOnlyShadow_MSB  15
#define csr_UctWriteOnlyShadow_LSB  0
#define csr_UctWriteOnlyShadow_MASK 0xffff
#define csr_ACSMDefaultAddr_RANGE  13:0
#define csr_ACSMDefaultAddr_BITS   13:0
#define csr_ACSMDefaultAddr_MSB  13
#define csr_ACSMDefaultAddr_LSB  0
#define csr_ACSMDefaultAddr_MASK 0x3fff
#define csr_GenPrbsByte3_RANGE  15:0
#define csr_GenPrbsByte3_BITS   15:0
#define csr_GenPrbsByte3_MSB  15
#define csr_GenPrbsByte3_LSB  0
#define csr_GenPrbsByte3_MASK 0xffff
#define csr_SequenceReg0b1s2_RANGE  10:0
#define csr_SequenceReg0b1s2_BITS   10:0
#define csr_SequenceReg0b1s2_MSB  10
#define csr_SequenceReg0b1s2_LSB  0
#define csr_SequenceReg0b1s2_MASK 0x7ff
#define csr_SequenceReg0b87s0_RANGE  15:0
#define csr_SequenceReg0b87s0_BITS   15:0
#define csr_SequenceReg0b87s0_MSB  15
#define csr_SequenceReg0b87s0_LSB  0
#define csr_SequenceReg0b87s0_MASK 0xffff
#define csr_SequenceReg0b172s1_RANGE  15:0
#define csr_SequenceReg0b172s1_BITS   15:0
#define csr_SequenceReg0b172s1_MSB  15
#define csr_SequenceReg0b172s1_LSB  0
#define csr_SequenceReg0b172s1_MASK 0xffff
#define csr_AcsmPtrXlat15_RANGE  15:0
#define csr_AcsmPtrXlat15_BITS   15:0
#define csr_AcsmPtrXlat15_MSB  15
#define csr_AcsmPtrXlat15_LSB  0
#define csr_AcsmPtrXlat15_MASK 0xffff
#define csr_AcsmStartAddrVal15_RANGE  7:0
#define csr_AcsmStartAddrVal15_BITS   7:0
#define csr_AcsmStartAddrVal15_MSB  7
#define csr_AcsmStartAddrVal15_LSB  0
#define csr_AcsmStartAddrVal15_MASK 0xff
#define csr_AcsmStopAddrVal15_RANGE  15:8
#define csr_AcsmStopAddrVal15_BITS   7:0
#define csr_AcsmStopAddrVal15_MSB  15
#define csr_AcsmStopAddrVal15_LSB  8
#define csr_AcsmStopAddrVal15_MASK 0xff00
#define csr_TxSlewSE0_RANGE  7:0
#define csr_TxSlewSE0_BITS   7:0
#define csr_TxSlewSE0_MSB  7
#define csr_TxSlewSE0_LSB  0
#define csr_TxSlewSE0_MASK 0xff
#define csr_TxSlewPUSE0_RANGE  3:0
#define csr_TxSlewPUSE0_BITS   3:0
#define csr_TxSlewPUSE0_MSB  3
#define csr_TxSlewPUSE0_LSB  0
#define csr_TxSlewPUSE0_MASK 0xf
#define csr_TxSlewPDSE0_RANGE  7:4
#define csr_TxSlewPDSE0_BITS   3:0
#define csr_TxSlewPDSE0_MSB  7
#define csr_TxSlewPDSE0_LSB  4
#define csr_TxSlewPDSE0_MASK 0xf0
#define csr_UctWriteProt_RANGE  0:0
#define csr_UctWriteProt_BITS   0:0
#define csr_UctWriteProt_MSB  0
#define csr_UctWriteProt_LSB  0
#define csr_UctWriteProt_MASK 0x1
#define csr_ACSMDefaultCs_RANGE  1:0
#define csr_ACSMDefaultCs_BITS   1:0
#define csr_ACSMDefaultCs_MSB  1
#define csr_ACSMDefaultCs_LSB  0
#define csr_ACSMDefaultCs_MASK 0x3
#define csr_GenPrbsByte4_RANGE  15:0
#define csr_GenPrbsByte4_BITS   15:0
#define csr_GenPrbsByte4_MSB  15
#define csr_GenPrbsByte4_LSB  0
#define csr_GenPrbsByte4_MASK 0xffff
#define csr_SequenceReg0b2s0_RANGE  15:0
#define csr_SequenceReg0b2s0_BITS   15:0
#define csr_SequenceReg0b2s0_MSB  15
#define csr_SequenceReg0b2s0_LSB  0
#define csr_SequenceReg0b2s0_MASK 0xffff
#define csr_SequenceReg0b87s1_RANGE  15:0
#define csr_SequenceReg0b87s1_BITS   15:0
#define csr_SequenceReg0b87s1_MSB  15
#define csr_SequenceReg0b87s1_LSB  0
#define csr_SequenceReg0b87s1_MASK 0xffff
#define csr_SequenceReg0b172s2_RANGE  10:0
#define csr_SequenceReg0b172s2_BITS   10:0
#define csr_SequenceReg0b172s2_MSB  10
#define csr_SequenceReg0b172s2_LSB  0
#define csr_SequenceReg0b172s2_MASK 0x7ff
#define csr_AcsmPtrXlat16_RANGE  15:0
#define csr_AcsmPtrXlat16_BITS   15:0
#define csr_AcsmPtrXlat16_MSB  15
#define csr_AcsmPtrXlat16_LSB  0
#define csr_AcsmPtrXlat16_MASK 0xffff
#define csr_AcsmStartAddrVal16_RANGE  7:0
#define csr_AcsmStartAddrVal16_BITS   7:0
#define csr_AcsmStartAddrVal16_MSB  7
#define csr_AcsmStartAddrVal16_LSB  0
#define csr_AcsmStartAddrVal16_MASK 0xff
#define csr_AcsmStopAddrVal16_RANGE  15:8
#define csr_AcsmStopAddrVal16_BITS   7:0
#define csr_AcsmStopAddrVal16_MSB  15
#define csr_AcsmStopAddrVal16_LSB  8
#define csr_AcsmStopAddrVal16_MASK 0xff00
#define csr_TxSlewSE1_RANGE  7:0
#define csr_TxSlewSE1_BITS   7:0
#define csr_TxSlewSE1_MSB  7
#define csr_TxSlewSE1_LSB  0
#define csr_TxSlewSE1_MASK 0xff
#define csr_TxSlewPUSE1_RANGE  3:0
#define csr_TxSlewPUSE1_BITS   3:0
#define csr_TxSlewPUSE1_MSB  3
#define csr_TxSlewPUSE1_LSB  0
#define csr_TxSlewPUSE1_MASK 0xf
#define csr_TxSlewPDSE1_RANGE  7:4
#define csr_TxSlewPDSE1_BITS   3:0
#define csr_TxSlewPDSE1_MSB  7
#define csr_TxSlewPDSE1_LSB  4
#define csr_TxSlewPDSE1_MASK 0xf0
#define csr_UctDatWriteOnly_RANGE  15:0
#define csr_UctDatWriteOnly_BITS   15:0
#define csr_UctDatWriteOnly_MSB  15
#define csr_UctDatWriteOnly_LSB  0
#define csr_UctDatWriteOnly_MASK 0xffff
#define csr_UctDatWriteOnlyShadow_RANGE  15:0
#define csr_UctDatWriteOnlyShadow_BITS   15:0
#define csr_UctDatWriteOnlyShadow_MSB  15
#define csr_UctDatWriteOnlyShadow_LSB  0
#define csr_UctDatWriteOnlyShadow_MASK 0xffff
#define csr_ACSMStaticCtrl_RANGE  0:0
#define csr_ACSMStaticCtrl_BITS   0:0
#define csr_ACSMStaticCtrl_MSB  0
#define csr_ACSMStaticCtrl_LSB  0
#define csr_ACSMStaticCtrl_MASK 0x1
#define csr_ACSMPhaseControl_RANGE  0:0
#define csr_ACSMPhaseControl_BITS   0:0
#define csr_ACSMPhaseControl_MSB  0
#define csr_ACSMPhaseControl_LSB  0
#define csr_ACSMPhaseControl_MASK 0x1
#define csr_GenPrbsByte5_RANGE  15:0
#define csr_GenPrbsByte5_BITS   15:0
#define csr_GenPrbsByte5_MSB  15
#define csr_GenPrbsByte5_LSB  0
#define csr_GenPrbsByte5_MASK 0xffff
#define csr_SequenceReg0b2s1_RANGE  15:0
#define csr_SequenceReg0b2s1_BITS   15:0
#define csr_SequenceReg0b2s1_MSB  15
#define csr_SequenceReg0b2s1_LSB  0
#define csr_SequenceReg0b2s1_MASK 0xffff
#define csr_SequenceReg0b87s2_RANGE  10:0
#define csr_SequenceReg0b87s2_BITS   10:0
#define csr_SequenceReg0b87s2_MSB  10
#define csr_SequenceReg0b87s2_LSB  0
#define csr_SequenceReg0b87s2_MASK 0x7ff
#define csr_SequenceReg0b173s0_RANGE  15:0
#define csr_SequenceReg0b173s0_BITS   15:0
#define csr_SequenceReg0b173s0_MSB  15
#define csr_SequenceReg0b173s0_LSB  0
#define csr_SequenceReg0b173s0_MASK 0xffff
#define csr_AcsmPtrXlat17_RANGE  15:0
#define csr_AcsmPtrXlat17_BITS   15:0
#define csr_AcsmPtrXlat17_MSB  15
#define csr_AcsmPtrXlat17_LSB  0
#define csr_AcsmPtrXlat17_MASK 0xffff
#define csr_AcsmStartAddrVal17_RANGE  7:0
#define csr_AcsmStartAddrVal17_BITS   7:0
#define csr_AcsmStartAddrVal17_MSB  7
#define csr_AcsmStartAddrVal17_LSB  0
#define csr_AcsmStartAddrVal17_MASK 0xff
#define csr_AcsmStopAddrVal17_RANGE  15:8
#define csr_AcsmStopAddrVal17_BITS   7:0
#define csr_AcsmStopAddrVal17_MSB  15
#define csr_AcsmStopAddrVal17_LSB  8
#define csr_AcsmStopAddrVal17_MASK 0xff00
#define csr_TxModeCtlDIFF0_RANGE  2:0
#define csr_TxModeCtlDIFF0_BITS   2:0
#define csr_TxModeCtlDIFF0_MSB  2
#define csr_TxModeCtlDIFF0_LSB  0
#define csr_TxModeCtlDIFF0_MASK 0x7
#define csr_NeverGateCsrClock_RANGE  0:0
#define csr_NeverGateCsrClock_BITS   0:0
#define csr_NeverGateCsrClock_MSB  0
#define csr_NeverGateCsrClock_LSB  0
#define csr_NeverGateCsrClock_MASK 0x1
#define csr_UctDatWriteProt_RANGE  0:0
#define csr_UctDatWriteProt_BITS   0:0
#define csr_UctDatWriteProt_MSB  0
#define csr_UctDatWriteProt_LSB  0
#define csr_UctDatWriteProt_MASK 0x1
#define csr_ACSMWckWriteStaticLoPulse_RANGE  13:0
#define csr_ACSMWckWriteStaticLoPulse_BITS   13:0
#define csr_ACSMWckWriteStaticLoPulse_MSB  13
#define csr_ACSMWckWriteStaticLoPulse_LSB  0
#define csr_ACSMWckWriteStaticLoPulse_MASK 0x3fff
#define csr_ACSMWckWriteStaticLoDelay_RANGE  5:0
#define csr_ACSMWckWriteStaticLoDelay_BITS   5:0
#define csr_ACSMWckWriteStaticLoDelay_MSB  5
#define csr_ACSMWckWriteStaticLoDelay_LSB  0
#define csr_ACSMWckWriteStaticLoDelay_MASK 0x3f
#define csr_ACSMWckWriteStaticLoDelayReserved_RANGE  7:6
#define csr_ACSMWckWriteStaticLoDelayReserved_BITS   1:0
#define csr_ACSMWckWriteStaticLoDelayReserved_MSB  7
#define csr_ACSMWckWriteStaticLoDelayReserved_LSB  6
#define csr_ACSMWckWriteStaticLoDelayReserved_MASK 0xc0
#define csr_ACSMWckWriteStaticLoWidth_RANGE  13:8
#define csr_ACSMWckWriteStaticLoWidth_BITS   5:0
#define csr_ACSMWckWriteStaticLoWidth_MSB  13
#define csr_ACSMWckWriteStaticLoWidth_LSB  8
#define csr_ACSMWckWriteStaticLoWidth_MASK 0x3f00
#define csr_GenPrbsByte6_RANGE  15:0
#define csr_GenPrbsByte6_BITS   15:0
#define csr_GenPrbsByte6_MSB  15
#define csr_GenPrbsByte6_LSB  0
#define csr_GenPrbsByte6_MASK 0xffff
#define csr_SequenceReg0b2s2_RANGE  10:0
#define csr_SequenceReg0b2s2_BITS   10:0
#define csr_SequenceReg0b2s2_MSB  10
#define csr_SequenceReg0b2s2_LSB  0
#define csr_SequenceReg0b2s2_MASK 0x7ff
#define csr_SequenceReg0b88s0_RANGE  15:0
#define csr_SequenceReg0b88s0_BITS   15:0
#define csr_SequenceReg0b88s0_MSB  15
#define csr_SequenceReg0b88s0_LSB  0
#define csr_SequenceReg0b88s0_MASK 0xffff
#define csr_SequenceReg0b173s1_RANGE  15:0
#define csr_SequenceReg0b173s1_BITS   15:0
#define csr_SequenceReg0b173s1_MSB  15
#define csr_SequenceReg0b173s1_LSB  0
#define csr_SequenceReg0b173s1_MASK 0xffff
#define csr_AcsmPtrXlat18_RANGE  15:0
#define csr_AcsmPtrXlat18_BITS   15:0
#define csr_AcsmPtrXlat18_MSB  15
#define csr_AcsmPtrXlat18_LSB  0
#define csr_AcsmPtrXlat18_MASK 0xffff
#define csr_AcsmStartAddrVal18_RANGE  7:0
#define csr_AcsmStartAddrVal18_BITS   7:0
#define csr_AcsmStartAddrVal18_MSB  7
#define csr_AcsmStartAddrVal18_LSB  0
#define csr_AcsmStartAddrVal18_MASK 0xff
#define csr_AcsmStopAddrVal18_RANGE  15:8
#define csr_AcsmStopAddrVal18_BITS   7:0
#define csr_AcsmStopAddrVal18_MSB  15
#define csr_AcsmStopAddrVal18_LSB  8
#define csr_AcsmStopAddrVal18_MASK 0xff00
#define csr_TxModeCtlDIFF1_RANGE  2:0
#define csr_TxModeCtlDIFF1_BITS   2:0
#define csr_TxModeCtlDIFF1_MSB  2
#define csr_TxModeCtlDIFF1_LSB  0
#define csr_TxModeCtlDIFF1_MASK 0x7
#define csr_NeverGateAcCsrClock_RANGE  0:0
#define csr_NeverGateAcCsrClock_BITS   0:0
#define csr_NeverGateAcCsrClock_MSB  0
#define csr_NeverGateAcCsrClock_LSB  0
#define csr_NeverGateAcCsrClock_MASK 0x1
#define csr_UctlErr_RANGE  0:0
#define csr_UctlErr_BITS   0:0
#define csr_UctlErr_MSB  0
#define csr_UctlErr_LSB  0
#define csr_UctlErr_MASK 0x1
#define csr_ACSMWckWriteStaticHiPulse_RANGE  13:0
#define csr_ACSMWckWriteStaticHiPulse_BITS   13:0
#define csr_ACSMWckWriteStaticHiPulse_MSB  13
#define csr_ACSMWckWriteStaticHiPulse_LSB  0
#define csr_ACSMWckWriteStaticHiPulse_MASK 0x3fff
#define csr_ACSMWckWriteStaticHiDelay_RANGE  5:0
#define csr_ACSMWckWriteStaticHiDelay_BITS   5:0
#define csr_ACSMWckWriteStaticHiDelay_MSB  5
#define csr_ACSMWckWriteStaticHiDelay_LSB  0
#define csr_ACSMWckWriteStaticHiDelay_MASK 0x3f
#define csr_ACSMWckWriteStaticHiDelayReserved_RANGE  7:6
#define csr_ACSMWckWriteStaticHiDelayReserved_BITS   1:0
#define csr_ACSMWckWriteStaticHiDelayReserved_MSB  7
#define csr_ACSMWckWriteStaticHiDelayReserved_LSB  6
#define csr_ACSMWckWriteStaticHiDelayReserved_MASK 0xc0
#define csr_ACSMWckWriteStaticHiWidth_RANGE  13:8
#define csr_ACSMWckWriteStaticHiWidth_BITS   5:0
#define csr_ACSMWckWriteStaticHiWidth_MSB  13
#define csr_ACSMWckWriteStaticHiWidth_LSB  8
#define csr_ACSMWckWriteStaticHiWidth_MASK 0x3f00
#define csr_GenPrbsByte7_RANGE  15:0
#define csr_GenPrbsByte7_BITS   15:0
#define csr_GenPrbsByte7_MSB  15
#define csr_GenPrbsByte7_LSB  0
#define csr_GenPrbsByte7_MASK 0xffff
#define csr_SequenceReg0b3s0_RANGE  15:0
#define csr_SequenceReg0b3s0_BITS   15:0
#define csr_SequenceReg0b3s0_MSB  15
#define csr_SequenceReg0b3s0_LSB  0
#define csr_SequenceReg0b3s0_MASK 0xffff
#define csr_SequenceReg0b88s1_RANGE  15:0
#define csr_SequenceReg0b88s1_BITS   15:0
#define csr_SequenceReg0b88s1_MSB  15
#define csr_SequenceReg0b88s1_LSB  0
#define csr_SequenceReg0b88s1_MASK 0xffff
#define csr_SequenceReg0b173s2_RANGE  10:0
#define csr_SequenceReg0b173s2_BITS   10:0
#define csr_SequenceReg0b173s2_MSB  10
#define csr_SequenceReg0b173s2_LSB  0
#define csr_SequenceReg0b173s2_MASK 0x7ff
#define csr_AcsmPtrXlat19_RANGE  15:0
#define csr_AcsmPtrXlat19_BITS   15:0
#define csr_AcsmPtrXlat19_MSB  15
#define csr_AcsmPtrXlat19_LSB  0
#define csr_AcsmPtrXlat19_MASK 0xffff
#define csr_AcsmStartAddrVal19_RANGE  7:0
#define csr_AcsmStartAddrVal19_BITS   7:0
#define csr_AcsmStartAddrVal19_MSB  7
#define csr_AcsmStartAddrVal19_LSB  0
#define csr_AcsmStartAddrVal19_MASK 0xff
#define csr_AcsmStopAddrVal19_RANGE  15:8
#define csr_AcsmStopAddrVal19_BITS   7:0
#define csr_AcsmStopAddrVal19_MSB  15
#define csr_AcsmStopAddrVal19_LSB  8
#define csr_AcsmStopAddrVal19_MASK 0xff00
#define csr_RxVrefCtl_RANGE  1:0
#define csr_RxVrefCtl_BITS   1:0
#define csr_RxVrefCtl_MSB  1
#define csr_RxVrefCtl_LSB  0
#define csr_RxVrefCtl_MASK 0x3
#define csr_DfiCfgRdDataValidTicks_RANGE  11:0
#define csr_DfiCfgRdDataValidTicks_BITS   11:0
#define csr_DfiCfgRdDataValidTicks_MSB  11
#define csr_DfiCfgRdDataValidTicks_LSB  0
#define csr_DfiCfgRdDataValidTicks_MASK 0xfff
#define csr_DfiCfgRdDataValidTicksARC_RANGE  5:0
#define csr_DfiCfgRdDataValidTicksARC_BITS   5:0
#define csr_DfiCfgRdDataValidTicksARC_MSB  5
#define csr_DfiCfgRdDataValidTicksARC_LSB  0
#define csr_DfiCfgRdDataValidTicksARC_MASK 0x3f
#define csr_DfiCfgRdDataValidTicksReg_RANGE  11:6
#define csr_DfiCfgRdDataValidTicksReg_BITS   5:0
#define csr_DfiCfgRdDataValidTicksReg_MSB  11
#define csr_DfiCfgRdDataValidTicksReg_LSB  6
#define csr_DfiCfgRdDataValidTicksReg_MASK 0xfc0
#define csr_ACSMWckWriteTogglePulse_RANGE  13:0
#define csr_ACSMWckWriteTogglePulse_BITS   13:0
#define csr_ACSMWckWriteTogglePulse_MSB  13
#define csr_ACSMWckWriteTogglePulse_LSB  0
#define csr_ACSMWckWriteTogglePulse_MASK 0x3fff
#define csr_ACSMWckWriteToggleDelay_RANGE  5:0
#define csr_ACSMWckWriteToggleDelay_BITS   5:0
#define csr_ACSMWckWriteToggleDelay_MSB  5
#define csr_ACSMWckWriteToggleDelay_LSB  0
#define csr_ACSMWckWriteToggleDelay_MASK 0x3f
#define csr_ACSMWckWriteToggleDelayReserved_RANGE  7:6
#define csr_ACSMWckWriteToggleDelayReserved_BITS   1:0
#define csr_ACSMWckWriteToggleDelayReserved_MSB  7
#define csr_ACSMWckWriteToggleDelayReserved_LSB  6
#define csr_ACSMWckWriteToggleDelayReserved_MASK 0xc0
#define csr_ACSMWckWriteToggleWidth_RANGE  13:8
#define csr_ACSMWckWriteToggleWidth_BITS   5:0
#define csr_ACSMWckWriteToggleWidth_MSB  13
#define csr_ACSMWckWriteToggleWidth_LSB  8
#define csr_ACSMWckWriteToggleWidth_MASK 0x3f00
#define csr_GenPrbsByte8_RANGE  15:0
#define csr_GenPrbsByte8_BITS   15:0
#define csr_GenPrbsByte8_MSB  15
#define csr_GenPrbsByte8_LSB  0
#define csr_GenPrbsByte8_MASK 0xffff
#define csr_SequenceReg0b3s1_RANGE  15:0
#define csr_SequenceReg0b3s1_BITS   15:0
#define csr_SequenceReg0b3s1_MSB  15
#define csr_SequenceReg0b3s1_LSB  0
#define csr_SequenceReg0b3s1_MASK 0xffff
#define csr_SequenceReg0b88s2_RANGE  10:0
#define csr_SequenceReg0b88s2_BITS   10:0
#define csr_SequenceReg0b88s2_MSB  10
#define csr_SequenceReg0b88s2_LSB  0
#define csr_SequenceReg0b88s2_MASK 0x7ff
#define csr_SequenceReg0b174s0_RANGE  15:0
#define csr_SequenceReg0b174s0_BITS   15:0
#define csr_SequenceReg0b174s0_MSB  15
#define csr_SequenceReg0b174s0_LSB  0
#define csr_SequenceReg0b174s0_MASK 0xffff
#define csr_AcsmPtrXlat20_RANGE  15:0
#define csr_AcsmPtrXlat20_BITS   15:0
#define csr_AcsmPtrXlat20_MSB  15
#define csr_AcsmPtrXlat20_LSB  0
#define csr_AcsmPtrXlat20_MASK 0xffff
#define csr_AcsmStartAddrVal20_RANGE  7:0
#define csr_AcsmStartAddrVal20_BITS   7:0
#define csr_AcsmStartAddrVal20_MSB  7
#define csr_AcsmStartAddrVal20_LSB  0
#define csr_AcsmStartAddrVal20_MASK 0xff
#define csr_AcsmStopAddrVal20_RANGE  15:8
#define csr_AcsmStopAddrVal20_BITS   7:0
#define csr_AcsmStopAddrVal20_MSB  15
#define csr_AcsmStopAddrVal20_LSB  8
#define csr_AcsmStopAddrVal20_MASK 0xff00
#define csr_RxModeCtlSE0_RANGE  3:0
#define csr_RxModeCtlSE0_BITS   3:0
#define csr_RxModeCtlSE0_MSB  3
#define csr_RxModeCtlSE0_LSB  0
#define csr_RxModeCtlSE0_MASK 0xf
#define csr_ACSMWckWriteFastTogglePulse_RANGE  13:0
#define csr_ACSMWckWriteFastTogglePulse_BITS   13:0
#define csr_ACSMWckWriteFastTogglePulse_MSB  13
#define csr_ACSMWckWriteFastTogglePulse_LSB  0
#define csr_ACSMWckWriteFastTogglePulse_MASK 0x3fff
#define csr_ACSMWckWriteFastToggleDelay_RANGE  5:0
#define csr_ACSMWckWriteFastToggleDelay_BITS   5:0
#define csr_ACSMWckWriteFastToggleDelay_MSB  5
#define csr_ACSMWckWriteFastToggleDelay_LSB  0
#define csr_ACSMWckWriteFastToggleDelay_MASK 0x3f
#define csr_ACSMWckWriteFastToggleDelayReserved_RANGE  7:6
#define csr_ACSMWckWriteFastToggleDelayReserved_BITS   1:0
#define csr_ACSMWckWriteFastToggleDelayReserved_MSB  7
#define csr_ACSMWckWriteFastToggleDelayReserved_LSB  6
#define csr_ACSMWckWriteFastToggleDelayReserved_MASK 0xc0
#define csr_ACSMWckWriteFastToggleWidth_RANGE  13:8
#define csr_ACSMWckWriteFastToggleWidth_BITS   5:0
#define csr_ACSMWckWriteFastToggleWidth_MSB  13
#define csr_ACSMWckWriteFastToggleWidth_LSB  8
#define csr_ACSMWckWriteFastToggleWidth_MASK 0x3f00
#define csr_GenPrbsByte9_RANGE  15:0
#define csr_GenPrbsByte9_BITS   15:0
#define csr_GenPrbsByte9_MSB  15
#define csr_GenPrbsByte9_LSB  0
#define csr_GenPrbsByte9_MASK 0xffff
#define csr_SequenceReg0b3s2_RANGE  10:0
#define csr_SequenceReg0b3s2_BITS   10:0
#define csr_SequenceReg0b3s2_MSB  10
#define csr_SequenceReg0b3s2_LSB  0
#define csr_SequenceReg0b3s2_MASK 0x7ff
#define csr_SequenceReg0b89s0_RANGE  15:0
#define csr_SequenceReg0b89s0_BITS   15:0
#define csr_SequenceReg0b89s0_MSB  15
#define csr_SequenceReg0b89s0_LSB  0
#define csr_SequenceReg0b89s0_MASK 0xffff
#define csr_SequenceReg0b174s1_RANGE  15:0
#define csr_SequenceReg0b174s1_BITS   15:0
#define csr_SequenceReg0b174s1_MSB  15
#define csr_SequenceReg0b174s1_LSB  0
#define csr_SequenceReg0b174s1_MASK 0xffff
#define csr_AcsmPtrXlat21_RANGE  15:0
#define csr_AcsmPtrXlat21_BITS   15:0
#define csr_AcsmPtrXlat21_MSB  15
#define csr_AcsmPtrXlat21_LSB  0
#define csr_AcsmPtrXlat21_MASK 0xffff
#define csr_AcsmStartAddrVal21_RANGE  7:0
#define csr_AcsmStartAddrVal21_BITS   7:0
#define csr_AcsmStartAddrVal21_MSB  7
#define csr_AcsmStartAddrVal21_LSB  0
#define csr_AcsmStartAddrVal21_MASK 0xff
#define csr_AcsmStopAddrVal21_RANGE  15:8
#define csr_AcsmStopAddrVal21_BITS   7:0
#define csr_AcsmStopAddrVal21_MSB  15
#define csr_AcsmStopAddrVal21_LSB  8
#define csr_AcsmStopAddrVal21_MASK 0xff00
#define csr_RxModeCtlSE1_RANGE  3:0
#define csr_RxModeCtlSE1_BITS   3:0
#define csr_RxModeCtlSE1_MSB  3
#define csr_RxModeCtlSE1_LSB  0
#define csr_RxModeCtlSE1_MASK 0xf
#define csr_RxModeCtlRxReplica_RANGE  3:0
#define csr_RxModeCtlRxReplica_BITS   3:0
#define csr_RxModeCtlRxReplica_MSB  3
#define csr_RxModeCtlRxReplica_LSB  0
#define csr_RxModeCtlRxReplica_MASK 0xf
#define csr_ACSMWckReadStaticLoPulse_RANGE  13:0
#define csr_ACSMWckReadStaticLoPulse_BITS   13:0
#define csr_ACSMWckReadStaticLoPulse_MSB  13
#define csr_ACSMWckReadStaticLoPulse_LSB  0
#define csr_ACSMWckReadStaticLoPulse_MASK 0x3fff
#define csr_ACSMWckReadStaticLoDelay_RANGE  5:0
#define csr_ACSMWckReadStaticLoDelay_BITS   5:0
#define csr_ACSMWckReadStaticLoDelay_MSB  5
#define csr_ACSMWckReadStaticLoDelay_LSB  0
#define csr_ACSMWckReadStaticLoDelay_MASK 0x3f
#define csr_ACSMWckReadStaticLoDelayReserved_RANGE  7:6
#define csr_ACSMWckReadStaticLoDelayReserved_BITS   1:0
#define csr_ACSMWckReadStaticLoDelayReserved_MSB  7
#define csr_ACSMWckReadStaticLoDelayReserved_LSB  6
#define csr_ACSMWckReadStaticLoDelayReserved_MASK 0xc0
#define csr_ACSMWckReadStaticLoWidth_RANGE  13:8
#define csr_ACSMWckReadStaticLoWidth_BITS   5:0
#define csr_ACSMWckReadStaticLoWidth_MSB  13
#define csr_ACSMWckReadStaticLoWidth_LSB  8
#define csr_ACSMWckReadStaticLoWidth_MASK 0x3f00
#define csr_GenPrbsByte10_RANGE  15:0
#define csr_GenPrbsByte10_BITS   15:0
#define csr_GenPrbsByte10_MSB  15
#define csr_GenPrbsByte10_LSB  0
#define csr_GenPrbsByte10_MASK 0xffff
#define csr_SequenceReg0b4s0_RANGE  15:0
#define csr_SequenceReg0b4s0_BITS   15:0
#define csr_SequenceReg0b4s0_MSB  15
#define csr_SequenceReg0b4s0_LSB  0
#define csr_SequenceReg0b4s0_MASK 0xffff
#define csr_SequenceReg0b89s1_RANGE  15:0
#define csr_SequenceReg0b89s1_BITS   15:0
#define csr_SequenceReg0b89s1_MSB  15
#define csr_SequenceReg0b89s1_LSB  0
#define csr_SequenceReg0b89s1_MASK 0xffff
#define csr_SequenceReg0b174s2_RANGE  10:0
#define csr_SequenceReg0b174s2_BITS   10:0
#define csr_SequenceReg0b174s2_MSB  10
#define csr_SequenceReg0b174s2_LSB  0
#define csr_SequenceReg0b174s2_MASK 0x7ff
#define csr_AcsmPtrXlat22_RANGE  15:0
#define csr_AcsmPtrXlat22_BITS   15:0
#define csr_AcsmPtrXlat22_MSB  15
#define csr_AcsmPtrXlat22_LSB  0
#define csr_AcsmPtrXlat22_MASK 0xffff
#define csr_AcsmStartAddrVal22_RANGE  7:0
#define csr_AcsmStartAddrVal22_BITS   7:0
#define csr_AcsmStartAddrVal22_MSB  7
#define csr_AcsmStartAddrVal22_LSB  0
#define csr_AcsmStartAddrVal22_MASK 0xff
#define csr_AcsmStopAddrVal22_RANGE  15:8
#define csr_AcsmStopAddrVal22_BITS   7:0
#define csr_AcsmStopAddrVal22_MSB  15
#define csr_AcsmStopAddrVal22_LSB  8
#define csr_AcsmStopAddrVal22_MASK 0xff00
#define csr_RxModeCtlDIFF0_RANGE  3:0
#define csr_RxModeCtlDIFF0_BITS   3:0
#define csr_RxModeCtlDIFF0_MSB  3
#define csr_RxModeCtlDIFF0_LSB  0
#define csr_RxModeCtlDIFF0_MASK 0xf
#define csr_ACSMWckReadStaticHiPulse_RANGE  13:0
#define csr_ACSMWckReadStaticHiPulse_BITS   13:0
#define csr_ACSMWckReadStaticHiPulse_MSB  13
#define csr_ACSMWckReadStaticHiPulse_LSB  0
#define csr_ACSMWckReadStaticHiPulse_MASK 0x3fff
#define csr_ACSMWckReadStaticHiDelay_RANGE  5:0
#define csr_ACSMWckReadStaticHiDelay_BITS   5:0
#define csr_ACSMWckReadStaticHiDelay_MSB  5
#define csr_ACSMWckReadStaticHiDelay_LSB  0
#define csr_ACSMWckReadStaticHiDelay_MASK 0x3f
#define csr_ACSMWckReadStaticHiDelayReserved_RANGE  7:6
#define csr_ACSMWckReadStaticHiDelayReserved_BITS   1:0
#define csr_ACSMWckReadStaticHiDelayReserved_MSB  7
#define csr_ACSMWckReadStaticHiDelayReserved_LSB  6
#define csr_ACSMWckReadStaticHiDelayReserved_MASK 0xc0
#define csr_ACSMWckReadStaticHiWidth_RANGE  13:8
#define csr_ACSMWckReadStaticHiWidth_BITS   5:0
#define csr_ACSMWckReadStaticHiWidth_MSB  13
#define csr_ACSMWckReadStaticHiWidth_LSB  8
#define csr_ACSMWckReadStaticHiWidth_MASK 0x3f00
#define csr_GenPrbsByte11_RANGE  15:0
#define csr_GenPrbsByte11_BITS   15:0
#define csr_GenPrbsByte11_MSB  15
#define csr_GenPrbsByte11_LSB  0
#define csr_GenPrbsByte11_MASK 0xffff
#define csr_SequenceReg0b4s1_RANGE  15:0
#define csr_SequenceReg0b4s1_BITS   15:0
#define csr_SequenceReg0b4s1_MSB  15
#define csr_SequenceReg0b4s1_LSB  0
#define csr_SequenceReg0b4s1_MASK 0xffff
#define csr_SequenceReg0b89s2_RANGE  10:0
#define csr_SequenceReg0b89s2_BITS   10:0
#define csr_SequenceReg0b89s2_MSB  10
#define csr_SequenceReg0b89s2_LSB  0
#define csr_SequenceReg0b89s2_MASK 0x7ff
#define csr_SequenceReg0b175s0_RANGE  15:0
#define csr_SequenceReg0b175s0_BITS   15:0
#define csr_SequenceReg0b175s0_MSB  15
#define csr_SequenceReg0b175s0_LSB  0
#define csr_SequenceReg0b175s0_MASK 0xffff
#define csr_AcsmPtrXlat23_RANGE  15:0
#define csr_AcsmPtrXlat23_BITS   15:0
#define csr_AcsmPtrXlat23_MSB  15
#define csr_AcsmPtrXlat23_LSB  0
#define csr_AcsmPtrXlat23_MASK 0xffff
#define csr_AcsmStartAddrVal23_RANGE  7:0
#define csr_AcsmStartAddrVal23_BITS   7:0
#define csr_AcsmStartAddrVal23_MSB  7
#define csr_AcsmStartAddrVal23_LSB  0
#define csr_AcsmStartAddrVal23_MASK 0xff
#define csr_AcsmStopAddrVal23_RANGE  15:8
#define csr_AcsmStopAddrVal23_BITS   7:0
#define csr_AcsmStopAddrVal23_MSB  15
#define csr_AcsmStopAddrVal23_LSB  8
#define csr_AcsmStopAddrVal23_MASK 0xff00
#define csr_RxModeCtlDIFF1_RANGE  3:0
#define csr_RxModeCtlDIFF1_BITS   3:0
#define csr_RxModeCtlDIFF1_MSB  3
#define csr_RxModeCtlDIFF1_LSB  0
#define csr_RxModeCtlDIFF1_MASK 0xf
#define csr_ACSMWckReadTogglePulse_RANGE  13:0
#define csr_ACSMWckReadTogglePulse_BITS   13:0
#define csr_ACSMWckReadTogglePulse_MSB  13
#define csr_ACSMWckReadTogglePulse_LSB  0
#define csr_ACSMWckReadTogglePulse_MASK 0x3fff
#define csr_ACSMWckReadToggleDelay_RANGE  5:0
#define csr_ACSMWckReadToggleDelay_BITS   5:0
#define csr_ACSMWckReadToggleDelay_MSB  5
#define csr_ACSMWckReadToggleDelay_LSB  0
#define csr_ACSMWckReadToggleDelay_MASK 0x3f
#define csr_ACSMWckReadToggleDelayReserved_RANGE  7:6
#define csr_ACSMWckReadToggleDelayReserved_BITS   1:0
#define csr_ACSMWckReadToggleDelayReserved_MSB  7
#define csr_ACSMWckReadToggleDelayReserved_LSB  6
#define csr_ACSMWckReadToggleDelayReserved_MASK 0xc0
#define csr_ACSMWckReadToggleWidth_RANGE  13:8
#define csr_ACSMWckReadToggleWidth_BITS   5:0
#define csr_ACSMWckReadToggleWidth_MSB  13
#define csr_ACSMWckReadToggleWidth_LSB  8
#define csr_ACSMWckReadToggleWidth_MASK 0x3f00
#define csr_GenPrbsByte12_RANGE  15:0
#define csr_GenPrbsByte12_BITS   15:0
#define csr_GenPrbsByte12_MSB  15
#define csr_GenPrbsByte12_LSB  0
#define csr_GenPrbsByte12_MASK 0xffff
#define csr_SequenceReg0b4s2_RANGE  10:0
#define csr_SequenceReg0b4s2_BITS   10:0
#define csr_SequenceReg0b4s2_MSB  10
#define csr_SequenceReg0b4s2_LSB  0
#define csr_SequenceReg0b4s2_MASK 0x7ff
#define csr_SequenceReg0b90s0_RANGE  15:0
#define csr_SequenceReg0b90s0_BITS   15:0
#define csr_SequenceReg0b90s0_MSB  15
#define csr_SequenceReg0b90s0_LSB  0
#define csr_SequenceReg0b90s0_MASK 0xffff
#define csr_SequenceReg0b175s1_RANGE  15:0
#define csr_SequenceReg0b175s1_BITS   15:0
#define csr_SequenceReg0b175s1_MSB  15
#define csr_SequenceReg0b175s1_LSB  0
#define csr_SequenceReg0b175s1_MASK 0xffff
#define csr_AcsmPtrXlat24_RANGE  15:0
#define csr_AcsmPtrXlat24_BITS   15:0
#define csr_AcsmPtrXlat24_MSB  15
#define csr_AcsmPtrXlat24_LSB  0
#define csr_AcsmPtrXlat24_MASK 0xffff
#define csr_AcsmStartAddrVal24_RANGE  7:0
#define csr_AcsmStartAddrVal24_BITS   7:0
#define csr_AcsmStartAddrVal24_MSB  7
#define csr_AcsmStartAddrVal24_LSB  0
#define csr_AcsmStartAddrVal24_MASK 0xff
#define csr_AcsmStopAddrVal24_RANGE  15:8
#define csr_AcsmStopAddrVal24_BITS   7:0
#define csr_AcsmStopAddrVal24_MSB  15
#define csr_AcsmStopAddrVal24_LSB  8
#define csr_AcsmStopAddrVal24_MASK 0xff00
#define csr_RxGainCurrAdjDIFF0_RANGE  3:0
#define csr_RxGainCurrAdjDIFF0_BITS   3:0
#define csr_RxGainCurrAdjDIFF0_MSB  3
#define csr_RxGainCurrAdjDIFF0_LSB  0
#define csr_RxGainCurrAdjDIFF0_MASK 0xf
#define csr_ACSMWckReadFastTogglePulse_RANGE  13:0
#define csr_ACSMWckReadFastTogglePulse_BITS   13:0
#define csr_ACSMWckReadFastTogglePulse_MSB  13
#define csr_ACSMWckReadFastTogglePulse_LSB  0
#define csr_ACSMWckReadFastTogglePulse_MASK 0x3fff
#define csr_ACSMWckReadFastToggleDelay_RANGE  5:0
#define csr_ACSMWckReadFastToggleDelay_BITS   5:0
#define csr_ACSMWckReadFastToggleDelay_MSB  5
#define csr_ACSMWckReadFastToggleDelay_LSB  0
#define csr_ACSMWckReadFastToggleDelay_MASK 0x3f
#define csr_ACSMWckReadFastToggleDelayReserved_RANGE  7:6
#define csr_ACSMWckReadFastToggleDelayReserved_BITS   1:0
#define csr_ACSMWckReadFastToggleDelayReserved_MSB  7
#define csr_ACSMWckReadFastToggleDelayReserved_LSB  6
#define csr_ACSMWckReadFastToggleDelayReserved_MASK 0xc0
#define csr_ACSMWckReadFastToggleWidth_RANGE  13:8
#define csr_ACSMWckReadFastToggleWidth_BITS   5:0
#define csr_ACSMWckReadFastToggleWidth_MSB  13
#define csr_ACSMWckReadFastToggleWidth_LSB  8
#define csr_ACSMWckReadFastToggleWidth_MASK 0x3f00
#define csr_GenPrbsByte13_RANGE  15:0
#define csr_GenPrbsByte13_BITS   15:0
#define csr_GenPrbsByte13_MSB  15
#define csr_GenPrbsByte13_LSB  0
#define csr_GenPrbsByte13_MASK 0xffff
#define csr_SequenceReg0b5s0_RANGE  15:0
#define csr_SequenceReg0b5s0_BITS   15:0
#define csr_SequenceReg0b5s0_MSB  15
#define csr_SequenceReg0b5s0_LSB  0
#define csr_SequenceReg0b5s0_MASK 0xffff
#define csr_SequenceReg0b90s1_RANGE  15:0
#define csr_SequenceReg0b90s1_BITS   15:0
#define csr_SequenceReg0b90s1_MSB  15
#define csr_SequenceReg0b90s1_LSB  0
#define csr_SequenceReg0b90s1_MASK 0xffff
#define csr_SequenceReg0b175s2_RANGE  10:0
#define csr_SequenceReg0b175s2_BITS   10:0
#define csr_SequenceReg0b175s2_MSB  10
#define csr_SequenceReg0b175s2_LSB  0
#define csr_SequenceReg0b175s2_MASK 0x7ff
#define csr_AcsmPtrXlat25_RANGE  15:0
#define csr_AcsmPtrXlat25_BITS   15:0
#define csr_AcsmPtrXlat25_MSB  15
#define csr_AcsmPtrXlat25_LSB  0
#define csr_AcsmPtrXlat25_MASK 0xffff
#define csr_AcsmStartAddrVal25_RANGE  7:0
#define csr_AcsmStartAddrVal25_BITS   7:0
#define csr_AcsmStartAddrVal25_MSB  7
#define csr_AcsmStartAddrVal25_LSB  0
#define csr_AcsmStartAddrVal25_MASK 0xff
#define csr_AcsmStopAddrVal25_RANGE  15:8
#define csr_AcsmStopAddrVal25_BITS   7:0
#define csr_AcsmStopAddrVal25_MSB  15
#define csr_AcsmStopAddrVal25_LSB  8
#define csr_AcsmStopAddrVal25_MASK 0xff00
#define csr_RxGainCurrAdjDIFF1_RANGE  3:0
#define csr_RxGainCurrAdjDIFF1_BITS   3:0
#define csr_RxGainCurrAdjDIFF1_MSB  3
#define csr_RxGainCurrAdjDIFF1_LSB  0
#define csr_RxGainCurrAdjDIFF1_MASK 0xf
#define csr_ACSMWckFreqSwStaticLoPulse_RANGE  13:0
#define csr_ACSMWckFreqSwStaticLoPulse_BITS   13:0
#define csr_ACSMWckFreqSwStaticLoPulse_MSB  13
#define csr_ACSMWckFreqSwStaticLoPulse_LSB  0
#define csr_ACSMWckFreqSwStaticLoPulse_MASK 0x3fff
#define csr_ACSMWckFreqSwStaticLoDelay_RANGE  5:0
#define csr_ACSMWckFreqSwStaticLoDelay_BITS   5:0
#define csr_ACSMWckFreqSwStaticLoDelay_MSB  5
#define csr_ACSMWckFreqSwStaticLoDelay_LSB  0
#define csr_ACSMWckFreqSwStaticLoDelay_MASK 0x3f
#define csr_ACSMWckFreqSwStaticLoDelayReserved_RANGE  7:6
#define csr_ACSMWckFreqSwStaticLoDelayReserved_BITS   1:0
#define csr_ACSMWckFreqSwStaticLoDelayReserved_MSB  7
#define csr_ACSMWckFreqSwStaticLoDelayReserved_LSB  6
#define csr_ACSMWckFreqSwStaticLoDelayReserved_MASK 0xc0
#define csr_ACSMWckFreqSwStaticLoWidth_RANGE  13:8
#define csr_ACSMWckFreqSwStaticLoWidth_BITS   5:0
#define csr_ACSMWckFreqSwStaticLoWidth_MSB  13
#define csr_ACSMWckFreqSwStaticLoWidth_LSB  8
#define csr_ACSMWckFreqSwStaticLoWidth_MASK 0x3f00
#define csr_GenPrbsByte14_RANGE  15:0
#define csr_GenPrbsByte14_BITS   15:0
#define csr_GenPrbsByte14_MSB  15
#define csr_GenPrbsByte14_LSB  0
#define csr_GenPrbsByte14_MASK 0xffff
#define csr_SequenceReg0b5s1_RANGE  15:0
#define csr_SequenceReg0b5s1_BITS   15:0
#define csr_SequenceReg0b5s1_MSB  15
#define csr_SequenceReg0b5s1_LSB  0
#define csr_SequenceReg0b5s1_MASK 0xffff
#define csr_SequenceReg0b90s2_RANGE  10:0
#define csr_SequenceReg0b90s2_BITS   10:0
#define csr_SequenceReg0b90s2_MSB  10
#define csr_SequenceReg0b90s2_LSB  0
#define csr_SequenceReg0b90s2_MASK 0x7ff
#define csr_SequenceReg0b176s0_RANGE  15:0
#define csr_SequenceReg0b176s0_BITS   15:0
#define csr_SequenceReg0b176s0_MSB  15
#define csr_SequenceReg0b176s0_LSB  0
#define csr_SequenceReg0b176s0_MASK 0xffff
#define csr_AcsmPtrXlat26_RANGE  15:0
#define csr_AcsmPtrXlat26_BITS   15:0
#define csr_AcsmPtrXlat26_MSB  15
#define csr_AcsmPtrXlat26_LSB  0
#define csr_AcsmPtrXlat26_MASK 0xffff
#define csr_AcsmStartAddrVal26_RANGE  7:0
#define csr_AcsmStartAddrVal26_BITS   7:0
#define csr_AcsmStartAddrVal26_MSB  7
#define csr_AcsmStartAddrVal26_LSB  0
#define csr_AcsmStartAddrVal26_MASK 0xff
#define csr_AcsmStopAddrVal26_RANGE  15:8
#define csr_AcsmStopAddrVal26_BITS   7:0
#define csr_AcsmStopAddrVal26_MSB  15
#define csr_AcsmStopAddrVal26_LSB  8
#define csr_AcsmStopAddrVal26_MASK 0xff00
#define csr_RxGainCurrAdjRxReplica_RANGE  3:0
#define csr_RxGainCurrAdjRxReplica_BITS   3:0
#define csr_RxGainCurrAdjRxReplica_MSB  3
#define csr_RxGainCurrAdjRxReplica_LSB  0
#define csr_RxGainCurrAdjRxReplica_MASK 0xf
#define csr_ACSMWckFreqSwStaticHiPulse_RANGE  13:0
#define csr_ACSMWckFreqSwStaticHiPulse_BITS   13:0
#define csr_ACSMWckFreqSwStaticHiPulse_MSB  13
#define csr_ACSMWckFreqSwStaticHiPulse_LSB  0
#define csr_ACSMWckFreqSwStaticHiPulse_MASK 0x3fff
#define csr_ACSMWckFreqSwStaticHiDelay_RANGE  5:0
#define csr_ACSMWckFreqSwStaticHiDelay_BITS   5:0
#define csr_ACSMWckFreqSwStaticHiDelay_MSB  5
#define csr_ACSMWckFreqSwStaticHiDelay_LSB  0
#define csr_ACSMWckFreqSwStaticHiDelay_MASK 0x3f
#define csr_ACSMWckFreqSwStaticHiDelayReserved_RANGE  7:6
#define csr_ACSMWckFreqSwStaticHiDelayReserved_BITS   1:0
#define csr_ACSMWckFreqSwStaticHiDelayReserved_MSB  7
#define csr_ACSMWckFreqSwStaticHiDelayReserved_LSB  6
#define csr_ACSMWckFreqSwStaticHiDelayReserved_MASK 0xc0
#define csr_ACSMWckFreqSwStaticHiWidth_RANGE  13:8
#define csr_ACSMWckFreqSwStaticHiWidth_BITS   5:0
#define csr_ACSMWckFreqSwStaticHiWidth_MSB  13
#define csr_ACSMWckFreqSwStaticHiWidth_LSB  8
#define csr_ACSMWckFreqSwStaticHiWidth_MASK 0x3f00
#define csr_GenPrbsByte15_RANGE  15:0
#define csr_GenPrbsByte15_BITS   15:0
#define csr_GenPrbsByte15_MSB  15
#define csr_GenPrbsByte15_LSB  0
#define csr_GenPrbsByte15_MASK 0xffff
#define csr_SequenceReg0b5s2_RANGE  10:0
#define csr_SequenceReg0b5s2_BITS   10:0
#define csr_SequenceReg0b5s2_MSB  10
#define csr_SequenceReg0b5s2_LSB  0
#define csr_SequenceReg0b5s2_MASK 0x7ff
#define csr_SequenceReg0b91s0_RANGE  15:0
#define csr_SequenceReg0b91s0_BITS   15:0
#define csr_SequenceReg0b91s0_MSB  15
#define csr_SequenceReg0b91s0_LSB  0
#define csr_SequenceReg0b91s0_MASK 0xffff
#define csr_SequenceReg0b176s1_RANGE  15:0
#define csr_SequenceReg0b176s1_BITS   15:0
#define csr_SequenceReg0b176s1_MSB  15
#define csr_SequenceReg0b176s1_LSB  0
#define csr_SequenceReg0b176s1_MASK 0xffff
#define csr_AcsmPtrXlat27_RANGE  15:0
#define csr_AcsmPtrXlat27_BITS   15:0
#define csr_AcsmPtrXlat27_MSB  15
#define csr_AcsmPtrXlat27_LSB  0
#define csr_AcsmPtrXlat27_MASK 0xffff
#define csr_AcsmStartAddrVal27_RANGE  7:0
#define csr_AcsmStartAddrVal27_BITS   7:0
#define csr_AcsmStartAddrVal27_MSB  7
#define csr_AcsmStartAddrVal27_LSB  0
#define csr_AcsmStartAddrVal27_MASK 0xff
#define csr_AcsmStopAddrVal27_RANGE  15:8
#define csr_AcsmStopAddrVal27_BITS   7:0
#define csr_AcsmStopAddrVal27_MSB  15
#define csr_AcsmStopAddrVal27_LSB  8
#define csr_AcsmStopAddrVal27_MASK 0xff00
#define csr_ACSMWckFreqSwTogglePulse_RANGE  13:0
#define csr_ACSMWckFreqSwTogglePulse_BITS   13:0
#define csr_ACSMWckFreqSwTogglePulse_MSB  13
#define csr_ACSMWckFreqSwTogglePulse_LSB  0
#define csr_ACSMWckFreqSwTogglePulse_MASK 0x3fff
#define csr_ACSMWckFreqSwToggleDelay_RANGE  5:0
#define csr_ACSMWckFreqSwToggleDelay_BITS   5:0
#define csr_ACSMWckFreqSwToggleDelay_MSB  5
#define csr_ACSMWckFreqSwToggleDelay_LSB  0
#define csr_ACSMWckFreqSwToggleDelay_MASK 0x3f
#define csr_ACSMWckFreqSwToggleDelayReserved_RANGE  7:6
#define csr_ACSMWckFreqSwToggleDelayReserved_BITS   1:0
#define csr_ACSMWckFreqSwToggleDelayReserved_MSB  7
#define csr_ACSMWckFreqSwToggleDelayReserved_LSB  6
#define csr_ACSMWckFreqSwToggleDelayReserved_MASK 0xc0
#define csr_ACSMWckFreqSwToggleWidth_RANGE  13:8
#define csr_ACSMWckFreqSwToggleWidth_BITS   5:0
#define csr_ACSMWckFreqSwToggleWidth_MSB  13
#define csr_ACSMWckFreqSwToggleWidth_LSB  8
#define csr_ACSMWckFreqSwToggleWidth_MASK 0x3f00
#define csr_SequenceReg0b6s0_RANGE  15:0
#define csr_SequenceReg0b6s0_BITS   15:0
#define csr_SequenceReg0b6s0_MSB  15
#define csr_SequenceReg0b6s0_LSB  0
#define csr_SequenceReg0b6s0_MASK 0xffff
#define csr_SequenceReg0b91s1_RANGE  15:0
#define csr_SequenceReg0b91s1_BITS   15:0
#define csr_SequenceReg0b91s1_MSB  15
#define csr_SequenceReg0b91s1_LSB  0
#define csr_SequenceReg0b91s1_MASK 0xffff
#define csr_SequenceReg0b176s2_RANGE  10:0
#define csr_SequenceReg0b176s2_BITS   10:0
#define csr_SequenceReg0b176s2_MSB  10
#define csr_SequenceReg0b176s2_LSB  0
#define csr_SequenceReg0b176s2_MASK 0x7ff
#define csr_AcsmPtrXlat28_RANGE  15:0
#define csr_AcsmPtrXlat28_BITS   15:0
#define csr_AcsmPtrXlat28_MSB  15
#define csr_AcsmPtrXlat28_LSB  0
#define csr_AcsmPtrXlat28_MASK 0xffff
#define csr_AcsmStartAddrVal28_RANGE  7:0
#define csr_AcsmStartAddrVal28_BITS   7:0
#define csr_AcsmStartAddrVal28_MSB  7
#define csr_AcsmStartAddrVal28_LSB  0
#define csr_AcsmStartAddrVal28_MASK 0xff
#define csr_AcsmStopAddrVal28_RANGE  15:8
#define csr_AcsmStopAddrVal28_BITS   7:0
#define csr_AcsmStopAddrVal28_MSB  15
#define csr_AcsmStopAddrVal28_LSB  8
#define csr_AcsmStopAddrVal28_MASK 0xff00
#define csr_TxImpedanceSE0_RANGE  11:0
#define csr_TxImpedanceSE0_BITS   11:0
#define csr_TxImpedanceSE0_MSB  11
#define csr_TxImpedanceSE0_LSB  0
#define csr_TxImpedanceSE0_MASK 0xfff
#define csr_TxStrenCodePUSE0_RANGE  7:0
#define csr_TxStrenCodePUSE0_BITS   7:0
#define csr_TxStrenCodePUSE0_MSB  7
#define csr_TxStrenCodePUSE0_LSB  0
#define csr_TxStrenCodePUSE0_MASK 0xff
#define csr_TxStrenCodePDSE0_RANGE  11:8
#define csr_TxStrenCodePDSE0_BITS   3:0
#define csr_TxStrenCodePDSE0_MSB  11
#define csr_TxStrenCodePDSE0_LSB  8
#define csr_TxStrenCodePDSE0_MASK 0xf00
#define csr_ACSMWckFreqSwFastTogglePulse_RANGE  13:0
#define csr_ACSMWckFreqSwFastTogglePulse_BITS   13:0
#define csr_ACSMWckFreqSwFastTogglePulse_MSB  13
#define csr_ACSMWckFreqSwFastTogglePulse_LSB  0
#define csr_ACSMWckFreqSwFastTogglePulse_MASK 0x3fff
#define csr_ACSMWckFreqSwFastToggleDelay_RANGE  5:0
#define csr_ACSMWckFreqSwFastToggleDelay_BITS   5:0
#define csr_ACSMWckFreqSwFastToggleDelay_MSB  5
#define csr_ACSMWckFreqSwFastToggleDelay_LSB  0
#define csr_ACSMWckFreqSwFastToggleDelay_MASK 0x3f
#define csr_ACSMWckFreqSwFastToggleDelayReserved_RANGE  7:6
#define csr_ACSMWckFreqSwFastToggleDelayReserved_BITS   1:0
#define csr_ACSMWckFreqSwFastToggleDelayReserved_MSB  7
#define csr_ACSMWckFreqSwFastToggleDelayReserved_LSB  6
#define csr_ACSMWckFreqSwFastToggleDelayReserved_MASK 0xc0
#define csr_ACSMWckFreqSwFastToggleWidth_RANGE  13:8
#define csr_ACSMWckFreqSwFastToggleWidth_BITS   5:0
#define csr_ACSMWckFreqSwFastToggleWidth_MSB  13
#define csr_ACSMWckFreqSwFastToggleWidth_LSB  8
#define csr_ACSMWckFreqSwFastToggleWidth_MASK 0x3f00
#define csr_Dfi0DebugControl_RANGE  15:0
#define csr_Dfi0DebugControl_BITS   15:0
#define csr_Dfi0DebugControl_MSB  15
#define csr_Dfi0DebugControl_LSB  0
#define csr_Dfi0DebugControl_MASK 0xffff
#define csr_Dfi0DebugTriggerSelect_RANGE  5:0
#define csr_Dfi0DebugTriggerSelect_BITS   5:0
#define csr_Dfi0DebugTriggerSelect_MSB  5
#define csr_Dfi0DebugTriggerSelect_LSB  0
#define csr_Dfi0DebugTriggerSelect_MASK 0x3f
#define csr_Dfi0DebugEventSelect_RANGE  9:6
#define csr_Dfi0DebugEventSelect_BITS   3:0
#define csr_Dfi0DebugEventSelect_MSB  9
#define csr_Dfi0DebugEventSelect_LSB  6
#define csr_Dfi0DebugEventSelect_MASK 0x3c0
#define csr_Dfi0DebugTriggerFreqSel_RANGE  14:10
#define csr_Dfi0DebugTriggerFreqSel_BITS   4:0
#define csr_Dfi0DebugTriggerFreqSel_MSB  14
#define csr_Dfi0DebugTriggerFreqSel_LSB  10
#define csr_Dfi0DebugTriggerFreqSel_MASK 0x7c00
#define csr_Dfi0DebugCaptureDly_RANGE  15:15
#define csr_Dfi0DebugCaptureDly_BITS   0:0
#define csr_Dfi0DebugCaptureDly_MSB  15
#define csr_Dfi0DebugCaptureDly_LSB  15
#define csr_Dfi0DebugCaptureDly_MASK 0x8000
#define csr_SequenceReg0b6s1_RANGE  15:0
#define csr_SequenceReg0b6s1_BITS   15:0
#define csr_SequenceReg0b6s1_MSB  15
#define csr_SequenceReg0b6s1_LSB  0
#define csr_SequenceReg0b6s1_MASK 0xffff
#define csr_SequenceReg0b91s2_RANGE  10:0
#define csr_SequenceReg0b91s2_BITS   10:0
#define csr_SequenceReg0b91s2_MSB  10
#define csr_SequenceReg0b91s2_LSB  0
#define csr_SequenceReg0b91s2_MASK 0x7ff
#define csr_SequenceReg0b177s0_RANGE  15:0
#define csr_SequenceReg0b177s0_BITS   15:0
#define csr_SequenceReg0b177s0_MSB  15
#define csr_SequenceReg0b177s0_LSB  0
#define csr_SequenceReg0b177s0_MASK 0xffff
#define csr_AcsmPtrXlat29_RANGE  15:0
#define csr_AcsmPtrXlat29_BITS   15:0
#define csr_AcsmPtrXlat29_MSB  15
#define csr_AcsmPtrXlat29_LSB  0
#define csr_AcsmPtrXlat29_MASK 0xffff
#define csr_AcsmStartAddrVal29_RANGE  7:0
#define csr_AcsmStartAddrVal29_BITS   7:0
#define csr_AcsmStartAddrVal29_MSB  7
#define csr_AcsmStartAddrVal29_LSB  0
#define csr_AcsmStartAddrVal29_MASK 0xff
#define csr_AcsmStopAddrVal29_RANGE  15:8
#define csr_AcsmStopAddrVal29_BITS   7:0
#define csr_AcsmStopAddrVal29_MSB  15
#define csr_AcsmStopAddrVal29_LSB  8
#define csr_AcsmStopAddrVal29_MASK 0xff00
#define csr_TxImpedanceSE1_RANGE  11:0
#define csr_TxImpedanceSE1_BITS   11:0
#define csr_TxImpedanceSE1_MSB  11
#define csr_TxImpedanceSE1_LSB  0
#define csr_TxImpedanceSE1_MASK 0xfff
#define csr_TxStrenCodePUSE1_RANGE  7:0
#define csr_TxStrenCodePUSE1_BITS   7:0
#define csr_TxStrenCodePUSE1_MSB  7
#define csr_TxStrenCodePUSE1_LSB  0
#define csr_TxStrenCodePUSE1_MASK 0xff
#define csr_TxStrenCodePDSE1_RANGE  11:8
#define csr_TxStrenCodePDSE1_BITS   3:0
#define csr_TxStrenCodePDSE1_MSB  11
#define csr_TxStrenCodePDSE1_LSB  8
#define csr_TxStrenCodePDSE1_MASK 0xf00
#define csr_ACSMWckFreeRunMode_RANGE  0:0
#define csr_ACSMWckFreeRunMode_BITS   0:0
#define csr_ACSMWckFreeRunMode_MSB  0
#define csr_ACSMWckFreeRunMode_LSB  0
#define csr_ACSMWckFreeRunMode_MASK 0x1
#define csr_Dfi0DebugCapture0_RANGE  12:0
#define csr_Dfi0DebugCapture0_BITS   12:0
#define csr_Dfi0DebugCapture0_MSB  12
#define csr_Dfi0DebugCapture0_LSB  0
#define csr_Dfi0DebugCapture0_MASK 0x1fff
#define csr_SequenceReg0b6s2_RANGE  10:0
#define csr_SequenceReg0b6s2_BITS   10:0
#define csr_SequenceReg0b6s2_MSB  10
#define csr_SequenceReg0b6s2_LSB  0
#define csr_SequenceReg0b6s2_MASK 0x7ff
#define csr_SequenceReg0b92s0_RANGE  15:0
#define csr_SequenceReg0b92s0_BITS   15:0
#define csr_SequenceReg0b92s0_MSB  15
#define csr_SequenceReg0b92s0_LSB  0
#define csr_SequenceReg0b92s0_MASK 0xffff
#define csr_SequenceReg0b177s1_RANGE  15:0
#define csr_SequenceReg0b177s1_BITS   15:0
#define csr_SequenceReg0b177s1_MSB  15
#define csr_SequenceReg0b177s1_LSB  0
#define csr_SequenceReg0b177s1_MASK 0xffff
#define csr_AcsmPtrXlat30_RANGE  15:0
#define csr_AcsmPtrXlat30_BITS   15:0
#define csr_AcsmPtrXlat30_MSB  15
#define csr_AcsmPtrXlat30_LSB  0
#define csr_AcsmPtrXlat30_MASK 0xffff
#define csr_AcsmStartAddrVal30_RANGE  7:0
#define csr_AcsmStartAddrVal30_BITS   7:0
#define csr_AcsmStartAddrVal30_MSB  7
#define csr_AcsmStartAddrVal30_LSB  0
#define csr_AcsmStartAddrVal30_MASK 0xff
#define csr_AcsmStopAddrVal30_RANGE  15:8
#define csr_AcsmStopAddrVal30_BITS   7:0
#define csr_AcsmStopAddrVal30_MSB  15
#define csr_AcsmStopAddrVal30_LSB  8
#define csr_AcsmStopAddrVal30_MASK 0xff00
#define csr_TxImpedanceDIFF0T_RANGE  11:0
#define csr_TxImpedanceDIFF0T_BITS   11:0
#define csr_TxImpedanceDIFF0T_MSB  11
#define csr_TxImpedanceDIFF0T_LSB  0
#define csr_TxImpedanceDIFF0T_MASK 0xfff
#define csr_TxStrenCodePUDIFF0T_RANGE  7:0
#define csr_TxStrenCodePUDIFF0T_BITS   7:0
#define csr_TxStrenCodePUDIFF0T_MSB  7
#define csr_TxStrenCodePUDIFF0T_LSB  0
#define csr_TxStrenCodePUDIFF0T_MASK 0xff
#define csr_TxStrenCodePDDIFF0T_RANGE  11:8
#define csr_TxStrenCodePDDIFF0T_BITS   3:0
#define csr_TxStrenCodePDDIFF0T_MSB  11
#define csr_TxStrenCodePDDIFF0T_LSB  8
#define csr_TxStrenCodePDDIFF0T_MASK 0xf00
#define csr_ACSMLowSpeedClockEnable_RANGE  9:0
#define csr_ACSMLowSpeedClockEnable_BITS   9:0
#define csr_ACSMLowSpeedClockEnable_MSB  9
#define csr_ACSMLowSpeedClockEnable_LSB  0
#define csr_ACSMLowSpeedClockEnable_MASK 0x3ff
#define csr_Dfi0DebugCapture1_RANGE  9:0
#define csr_Dfi0DebugCapture1_BITS   9:0
#define csr_Dfi0DebugCapture1_MSB  9
#define csr_Dfi0DebugCapture1_LSB  0
#define csr_Dfi0DebugCapture1_MASK 0x3ff
#define csr_SequenceReg0b7s0_RANGE  15:0
#define csr_SequenceReg0b7s0_BITS   15:0
#define csr_SequenceReg0b7s0_MSB  15
#define csr_SequenceReg0b7s0_LSB  0
#define csr_SequenceReg0b7s0_MASK 0xffff
#define csr_SequenceReg0b92s1_RANGE  15:0
#define csr_SequenceReg0b92s1_BITS   15:0
#define csr_SequenceReg0b92s1_MSB  15
#define csr_SequenceReg0b92s1_LSB  0
#define csr_SequenceReg0b92s1_MASK 0xffff
#define csr_SequenceReg0b177s2_RANGE  10:0
#define csr_SequenceReg0b177s2_BITS   10:0
#define csr_SequenceReg0b177s2_MSB  10
#define csr_SequenceReg0b177s2_LSB  0
#define csr_SequenceReg0b177s2_MASK 0x7ff
#define csr_AcsmPtrXlat31_RANGE  15:0
#define csr_AcsmPtrXlat31_BITS   15:0
#define csr_AcsmPtrXlat31_MSB  15
#define csr_AcsmPtrXlat31_LSB  0
#define csr_AcsmPtrXlat31_MASK 0xffff
#define csr_AcsmStartAddrVal31_RANGE  7:0
#define csr_AcsmStartAddrVal31_BITS   7:0
#define csr_AcsmStartAddrVal31_MSB  7
#define csr_AcsmStartAddrVal31_LSB  0
#define csr_AcsmStartAddrVal31_MASK 0xff
#define csr_AcsmStopAddrVal31_RANGE  15:8
#define csr_AcsmStopAddrVal31_BITS   7:0
#define csr_AcsmStopAddrVal31_MSB  15
#define csr_AcsmStopAddrVal31_LSB  8
#define csr_AcsmStopAddrVal31_MASK 0xff00
#define csr_TxImpedanceDIFF0C_RANGE  11:0
#define csr_TxImpedanceDIFF0C_BITS   11:0
#define csr_TxImpedanceDIFF0C_MSB  11
#define csr_TxImpedanceDIFF0C_LSB  0
#define csr_TxImpedanceDIFF0C_MASK 0xfff
#define csr_TxStrenCodePUDIFF0C_RANGE  7:0
#define csr_TxStrenCodePUDIFF0C_BITS   7:0
#define csr_TxStrenCodePUDIFF0C_MSB  7
#define csr_TxStrenCodePUDIFF0C_LSB  0
#define csr_TxStrenCodePUDIFF0C_MASK 0xff
#define csr_TxStrenCodePDDIFF0C_RANGE  11:8
#define csr_TxStrenCodePDDIFF0C_BITS   3:0
#define csr_TxStrenCodePDDIFF0C_MSB  11
#define csr_TxStrenCodePDDIFF0C_LSB  8
#define csr_TxStrenCodePDDIFF0C_MASK 0xf00
#define csr_MasterReserved_RANGE  2:0
#define csr_MasterReserved_BITS   2:0
#define csr_MasterReserved_MSB  2
#define csr_MasterReserved_LSB  0
#define csr_MasterReserved_MASK 0x7
#define csr_Dfi0DebugPerfCtrEn_RANGE  0:0
#define csr_Dfi0DebugPerfCtrEn_BITS   0:0
#define csr_Dfi0DebugPerfCtrEn_MSB  0
#define csr_Dfi0DebugPerfCtrEn_LSB  0
#define csr_Dfi0DebugPerfCtrEn_MASK 0x1
#define csr_SequenceReg0b7s1_RANGE  15:0
#define csr_SequenceReg0b7s1_BITS   15:0
#define csr_SequenceReg0b7s1_MSB  15
#define csr_SequenceReg0b7s1_LSB  0
#define csr_SequenceReg0b7s1_MASK 0xffff
#define csr_SequenceReg0b92s2_RANGE  10:0
#define csr_SequenceReg0b92s2_BITS   10:0
#define csr_SequenceReg0b92s2_MSB  10
#define csr_SequenceReg0b92s2_LSB  0
#define csr_SequenceReg0b92s2_MASK 0x7ff
#define csr_SequenceReg0b178s0_RANGE  15:0
#define csr_SequenceReg0b178s0_BITS   15:0
#define csr_SequenceReg0b178s0_MSB  15
#define csr_SequenceReg0b178s0_LSB  0
#define csr_SequenceReg0b178s0_MASK 0xffff
#define csr_AcsmPtrXlat32_RANGE  15:0
#define csr_AcsmPtrXlat32_BITS   15:0
#define csr_AcsmPtrXlat32_MSB  15
#define csr_AcsmPtrXlat32_LSB  0
#define csr_AcsmPtrXlat32_MASK 0xffff
#define csr_AcsmStartAddrVal32_RANGE  7:0
#define csr_AcsmStartAddrVal32_BITS   7:0
#define csr_AcsmStartAddrVal32_MSB  7
#define csr_AcsmStartAddrVal32_LSB  0
#define csr_AcsmStartAddrVal32_MASK 0xff
#define csr_AcsmStopAddrVal32_RANGE  15:8
#define csr_AcsmStopAddrVal32_BITS   7:0
#define csr_AcsmStopAddrVal32_MSB  15
#define csr_AcsmStopAddrVal32_LSB  8
#define csr_AcsmStopAddrVal32_MASK 0xff00
#define csr_TxImpedanceDIFF1T_RANGE  11:0
#define csr_TxImpedanceDIFF1T_BITS   11:0
#define csr_TxImpedanceDIFF1T_MSB  11
#define csr_TxImpedanceDIFF1T_LSB  0
#define csr_TxImpedanceDIFF1T_MASK 0xfff
#define csr_TxStrenCodePUDIFF1T_RANGE  7:0
#define csr_TxStrenCodePUDIFF1T_BITS   7:0
#define csr_TxStrenCodePUDIFF1T_MSB  7
#define csr_TxStrenCodePUDIFF1T_LSB  0
#define csr_TxStrenCodePUDIFF1T_MASK 0xff
#define csr_TxStrenCodePDDIFF1T_RANGE  11:8
#define csr_TxStrenCodePDDIFF1T_BITS   3:0
#define csr_TxStrenCodePDDIFF1T_MSB  11
#define csr_TxStrenCodePDDIFF1T_LSB  8
#define csr_TxStrenCodePDDIFF1T_MASK 0xf00
#define csr_ACSMLowSpeedClockDelay_RANGE  8:0
#define csr_ACSMLowSpeedClockDelay_BITS   8:0
#define csr_ACSMLowSpeedClockDelay_MSB  8
#define csr_ACSMLowSpeedClockDelay_LSB  0
#define csr_ACSMLowSpeedClockDelay_MASK 0x1ff
#define csr_Dfi0DebugPerfCtr_RANGE  15:0
#define csr_Dfi0DebugPerfCtr_BITS   15:0
#define csr_Dfi0DebugPerfCtr_MSB  15
#define csr_Dfi0DebugPerfCtr_LSB  0
#define csr_Dfi0DebugPerfCtr_MASK 0xffff
#define csr_SequenceReg0b7s2_RANGE  10:0
#define csr_SequenceReg0b7s2_BITS   10:0
#define csr_SequenceReg0b7s2_MSB  10
#define csr_SequenceReg0b7s2_LSB  0
#define csr_SequenceReg0b7s2_MASK 0x7ff
#define csr_SequenceReg0b93s0_RANGE  15:0
#define csr_SequenceReg0b93s0_BITS   15:0
#define csr_SequenceReg0b93s0_MSB  15
#define csr_SequenceReg0b93s0_LSB  0
#define csr_SequenceReg0b93s0_MASK 0xffff
#define csr_SequenceReg0b178s1_RANGE  15:0
#define csr_SequenceReg0b178s1_BITS   15:0
#define csr_SequenceReg0b178s1_MSB  15
#define csr_SequenceReg0b178s1_LSB  0
#define csr_SequenceReg0b178s1_MASK 0xffff
#define csr_AcsmPtrXlat33_RANGE  15:0
#define csr_AcsmPtrXlat33_BITS   15:0
#define csr_AcsmPtrXlat33_MSB  15
#define csr_AcsmPtrXlat33_LSB  0
#define csr_AcsmPtrXlat33_MASK 0xffff
#define csr_AcsmStartAddrVal33_RANGE  7:0
#define csr_AcsmStartAddrVal33_BITS   7:0
#define csr_AcsmStartAddrVal33_MSB  7
#define csr_AcsmStartAddrVal33_LSB  0
#define csr_AcsmStartAddrVal33_MASK 0xff
#define csr_AcsmStopAddrVal33_RANGE  15:8
#define csr_AcsmStopAddrVal33_BITS   7:0
#define csr_AcsmStopAddrVal33_MSB  15
#define csr_AcsmStopAddrVal33_LSB  8
#define csr_AcsmStopAddrVal33_MASK 0xff00
#define csr_TxImpedanceDIFF1C_RANGE  11:0
#define csr_TxImpedanceDIFF1C_BITS   11:0
#define csr_TxImpedanceDIFF1C_MSB  11
#define csr_TxImpedanceDIFF1C_LSB  0
#define csr_TxImpedanceDIFF1C_MASK 0xfff
#define csr_TxStrenCodePUDIFF1C_RANGE  7:0
#define csr_TxStrenCodePUDIFF1C_BITS   7:0
#define csr_TxStrenCodePUDIFF1C_MSB  7
#define csr_TxStrenCodePUDIFF1C_LSB  0
#define csr_TxStrenCodePUDIFF1C_MASK 0xff
#define csr_TxStrenCodePDDIFF1C_RANGE  11:8
#define csr_TxStrenCodePDDIFF1C_BITS   3:0
#define csr_TxStrenCodePDDIFF1C_MSB  11
#define csr_TxStrenCodePDDIFF1C_LSB  8
#define csr_TxStrenCodePDDIFF1C_MASK 0xf00
#define csr_ACSMRptCntOverride_RANGE  7:0
#define csr_ACSMRptCntOverride_BITS   7:0
#define csr_ACSMRptCntOverride_MSB  7
#define csr_ACSMRptCntOverride_LSB  0
#define csr_ACSMRptCntOverride_MASK 0xff
#define csr_SequenceReg0b8s0_RANGE  15:0
#define csr_SequenceReg0b8s0_BITS   15:0
#define csr_SequenceReg0b8s0_MSB  15
#define csr_SequenceReg0b8s0_LSB  0
#define csr_SequenceReg0b8s0_MASK 0xffff
#define csr_SequenceReg0b93s1_RANGE  15:0
#define csr_SequenceReg0b93s1_BITS   15:0
#define csr_SequenceReg0b93s1_MSB  15
#define csr_SequenceReg0b93s1_LSB  0
#define csr_SequenceReg0b93s1_MASK 0xffff
#define csr_SequenceReg0b178s2_RANGE  10:0
#define csr_SequenceReg0b178s2_BITS   10:0
#define csr_SequenceReg0b178s2_MSB  10
#define csr_SequenceReg0b178s2_LSB  0
#define csr_SequenceReg0b178s2_MASK 0x7ff
#define csr_AcsmPtrXlat34_RANGE  15:0
#define csr_AcsmPtrXlat34_BITS   15:0
#define csr_AcsmPtrXlat34_MSB  15
#define csr_AcsmPtrXlat34_LSB  0
#define csr_AcsmPtrXlat34_MASK 0xffff
#define csr_AcsmStartAddrVal34_RANGE  7:0
#define csr_AcsmStartAddrVal34_BITS   7:0
#define csr_AcsmStartAddrVal34_MSB  7
#define csr_AcsmStartAddrVal34_LSB  0
#define csr_AcsmStartAddrVal34_MASK 0xff
#define csr_AcsmStopAddrVal34_RANGE  15:8
#define csr_AcsmStopAddrVal34_BITS   7:0
#define csr_AcsmStopAddrVal34_MSB  15
#define csr_AcsmStopAddrVal34_LSB  8
#define csr_AcsmStopAddrVal34_MASK 0xff00
#define csr_ACSMRptCntDbl_RANGE  0:0
#define csr_ACSMRptCntDbl_BITS   0:0
#define csr_ACSMRptCntDbl_MSB  0
#define csr_ACSMRptCntDbl_LSB  0
#define csr_ACSMRptCntDbl_MASK 0x1
#define csr_SequenceReg0b8s1_RANGE  15:0
#define csr_SequenceReg0b8s1_BITS   15:0
#define csr_SequenceReg0b8s1_MSB  15
#define csr_SequenceReg0b8s1_LSB  0
#define csr_SequenceReg0b8s1_MASK 0xffff
#define csr_SequenceReg0b93s2_RANGE  10:0
#define csr_SequenceReg0b93s2_BITS   10:0
#define csr_SequenceReg0b93s2_MSB  10
#define csr_SequenceReg0b93s2_LSB  0
#define csr_SequenceReg0b93s2_MASK 0x7ff
#define csr_SequenceReg0b179s0_RANGE  15:0
#define csr_SequenceReg0b179s0_BITS   15:0
#define csr_SequenceReg0b179s0_MSB  15
#define csr_SequenceReg0b179s0_LSB  0
#define csr_SequenceReg0b179s0_MASK 0xffff
#define csr_AcsmPtrXlat35_RANGE  15:0
#define csr_AcsmPtrXlat35_BITS   15:0
#define csr_AcsmPtrXlat35_MSB  15
#define csr_AcsmPtrXlat35_LSB  0
#define csr_AcsmPtrXlat35_MASK 0xffff
#define csr_AcsmStartAddrVal35_RANGE  7:0
#define csr_AcsmStartAddrVal35_BITS   7:0
#define csr_AcsmStartAddrVal35_MSB  7
#define csr_AcsmStartAddrVal35_LSB  0
#define csr_AcsmStartAddrVal35_MASK 0xff
#define csr_AcsmStopAddrVal35_RANGE  15:8
#define csr_AcsmStopAddrVal35_BITS   7:0
#define csr_AcsmStopAddrVal35_MSB  15
#define csr_AcsmStopAddrVal35_LSB  8
#define csr_AcsmStopAddrVal35_MASK 0xff00
#define csr_ACSMParityStatus_RANGE  7:0
#define csr_ACSMParityStatus_BITS   7:0
#define csr_ACSMParityStatus_MSB  7
#define csr_ACSMParityStatus_LSB  0
#define csr_ACSMParityStatus_MASK 0xff
#define csr_SequenceReg0b8s2_RANGE  10:0
#define csr_SequenceReg0b8s2_BITS   10:0
#define csr_SequenceReg0b8s2_MSB  10
#define csr_SequenceReg0b8s2_LSB  0
#define csr_SequenceReg0b8s2_MASK 0x7ff
#define csr_SequenceReg0b94s0_RANGE  15:0
#define csr_SequenceReg0b94s0_BITS   15:0
#define csr_SequenceReg0b94s0_MSB  15
#define csr_SequenceReg0b94s0_LSB  0
#define csr_SequenceReg0b94s0_MASK 0xffff
#define csr_SequenceReg0b179s1_RANGE  15:0
#define csr_SequenceReg0b179s1_BITS   15:0
#define csr_SequenceReg0b179s1_MSB  15
#define csr_SequenceReg0b179s1_LSB  0
#define csr_SequenceReg0b179s1_MASK 0xffff
#define csr_AcsmPtrXlat36_RANGE  15:0
#define csr_AcsmPtrXlat36_BITS   15:0
#define csr_AcsmPtrXlat36_MSB  15
#define csr_AcsmPtrXlat36_LSB  0
#define csr_AcsmPtrXlat36_MASK 0xffff
#define csr_AcsmStartAddrVal36_RANGE  7:0
#define csr_AcsmStartAddrVal36_BITS   7:0
#define csr_AcsmStartAddrVal36_MSB  7
#define csr_AcsmStartAddrVal36_LSB  0
#define csr_AcsmStartAddrVal36_MASK 0xff
#define csr_AcsmStopAddrVal36_RANGE  15:8
#define csr_AcsmStopAddrVal36_BITS   7:0
#define csr_AcsmStopAddrVal36_MSB  15
#define csr_AcsmStopAddrVal36_LSB  8
#define csr_AcsmStopAddrVal36_MASK 0xff00
#define csr_OdtImpedanceSE0_RANGE  11:0
#define csr_OdtImpedanceSE0_BITS   11:0
#define csr_OdtImpedanceSE0_MSB  11
#define csr_OdtImpedanceSE0_LSB  0
#define csr_OdtImpedanceSE0_MASK 0xfff
#define csr_OdtStrenCodePUSE0_RANGE  7:0
#define csr_OdtStrenCodePUSE0_BITS   7:0
#define csr_OdtStrenCodePUSE0_MSB  7
#define csr_OdtStrenCodePUSE0_LSB  0
#define csr_OdtStrenCodePUSE0_MASK 0xff
#define csr_OdtStrenCodePDSE0_RANGE  11:8
#define csr_OdtStrenCodePDSE0_BITS   3:0
#define csr_OdtStrenCodePDSE0_MSB  11
#define csr_OdtStrenCodePDSE0_LSB  8
#define csr_OdtStrenCodePDSE0_MASK 0xf00
#define csr_Dfi1DebugControl_RANGE  15:0
#define csr_Dfi1DebugControl_BITS   15:0
#define csr_Dfi1DebugControl_MSB  15
#define csr_Dfi1DebugControl_LSB  0
#define csr_Dfi1DebugControl_MASK 0xffff
#define csr_Dfi1DebugTriggerSelect_RANGE  5:0
#define csr_Dfi1DebugTriggerSelect_BITS   5:0
#define csr_Dfi1DebugTriggerSelect_MSB  5
#define csr_Dfi1DebugTriggerSelect_LSB  0
#define csr_Dfi1DebugTriggerSelect_MASK 0x3f
#define csr_Dfi1DebugEventSelect_RANGE  9:6
#define csr_Dfi1DebugEventSelect_BITS   3:0
#define csr_Dfi1DebugEventSelect_MSB  9
#define csr_Dfi1DebugEventSelect_LSB  6
#define csr_Dfi1DebugEventSelect_MASK 0x3c0
#define csr_Dfi1DebugTriggerFreqSel_RANGE  14:10
#define csr_Dfi1DebugTriggerFreqSel_BITS   4:0
#define csr_Dfi1DebugTriggerFreqSel_MSB  14
#define csr_Dfi1DebugTriggerFreqSel_LSB  10
#define csr_Dfi1DebugTriggerFreqSel_MASK 0x7c00
#define csr_Dfi1DebugCaptureDly_RANGE  15:15
#define csr_Dfi1DebugCaptureDly_BITS   0:0
#define csr_Dfi1DebugCaptureDly_MSB  15
#define csr_Dfi1DebugCaptureDly_LSB  15
#define csr_Dfi1DebugCaptureDly_MASK 0x8000
#define csr_SequenceReg0b9s0_RANGE  15:0
#define csr_SequenceReg0b9s0_BITS   15:0
#define csr_SequenceReg0b9s0_MSB  15
#define csr_SequenceReg0b9s0_LSB  0
#define csr_SequenceReg0b9s0_MASK 0xffff
#define csr_SequenceReg0b94s1_RANGE  15:0
#define csr_SequenceReg0b94s1_BITS   15:0
#define csr_SequenceReg0b94s1_MSB  15
#define csr_SequenceReg0b94s1_LSB  0
#define csr_SequenceReg0b94s1_MASK 0xffff
#define csr_SequenceReg0b179s2_RANGE  10:0
#define csr_SequenceReg0b179s2_BITS   10:0
#define csr_SequenceReg0b179s2_MSB  10
#define csr_SequenceReg0b179s2_LSB  0
#define csr_SequenceReg0b179s2_MASK 0x7ff
#define csr_AcsmPtrXlat37_RANGE  15:0
#define csr_AcsmPtrXlat37_BITS   15:0
#define csr_AcsmPtrXlat37_MSB  15
#define csr_AcsmPtrXlat37_LSB  0
#define csr_AcsmPtrXlat37_MASK 0xffff
#define csr_AcsmStartAddrVal37_RANGE  7:0
#define csr_AcsmStartAddrVal37_BITS   7:0
#define csr_AcsmStartAddrVal37_MSB  7
#define csr_AcsmStartAddrVal37_LSB  0
#define csr_AcsmStartAddrVal37_MASK 0xff
#define csr_AcsmStopAddrVal37_RANGE  15:8
#define csr_AcsmStopAddrVal37_BITS   7:0
#define csr_AcsmStopAddrVal37_MSB  15
#define csr_AcsmStopAddrVal37_LSB  8
#define csr_AcsmStopAddrVal37_MASK 0xff00
#define csr_OdtImpedanceSE1_RANGE  11:0
#define csr_OdtImpedanceSE1_BITS   11:0
#define csr_OdtImpedanceSE1_MSB  11
#define csr_OdtImpedanceSE1_LSB  0
#define csr_OdtImpedanceSE1_MASK 0xfff
#define csr_OdtStrenCodePUSE1_RANGE  7:0
#define csr_OdtStrenCodePUSE1_BITS   7:0
#define csr_OdtStrenCodePUSE1_MSB  7
#define csr_OdtStrenCodePUSE1_LSB  0
#define csr_OdtStrenCodePUSE1_MASK 0xff
#define csr_OdtStrenCodePDSE1_RANGE  11:8
#define csr_OdtStrenCodePDSE1_BITS   3:0
#define csr_OdtStrenCodePDSE1_MSB  11
#define csr_OdtStrenCodePDSE1_LSB  8
#define csr_OdtStrenCodePDSE1_MASK 0xf00
#define csr_PllCtrl3_RANGE  10:0
#define csr_PllCtrl3_BITS   10:0
#define csr_PllCtrl3_MSB  10
#define csr_PllCtrl3_LSB  0
#define csr_PllCtrl3_MASK 0x7ff
#define csr_ReservedPllCtrl3_RANGE  3:0
#define csr_ReservedPllCtrl3_BITS   3:0
#define csr_ReservedPllCtrl3_MSB  3
#define csr_ReservedPllCtrl3_LSB  0
#define csr_ReservedPllCtrl3_MASK 0xf
#define csr_PllMaxRange_RANGE  8:4
#define csr_PllMaxRange_BITS   4:0
#define csr_PllMaxRange_MSB  8
#define csr_PllMaxRange_LSB  4
#define csr_PllMaxRange_MASK 0x1f0
#define csr_PllForceCal_RANGE  9:9
#define csr_PllForceCal_BITS   0:0
#define csr_PllForceCal_MSB  9
#define csr_PllForceCal_LSB  9
#define csr_PllForceCal_MASK 0x200
#define csr_PllEnCal_RANGE  10:10
#define csr_PllEnCal_BITS   0:0
#define csr_PllEnCal_MSB  10
#define csr_PllEnCal_LSB  10
#define csr_PllEnCal_MASK 0x400
#define csr_Dfi1DebugCapture0_RANGE  12:0
#define csr_Dfi1DebugCapture0_BITS   12:0
#define csr_Dfi1DebugCapture0_MSB  12
#define csr_Dfi1DebugCapture0_LSB  0
#define csr_Dfi1DebugCapture0_MASK 0x1fff
#define csr_SequenceReg0b9s1_RANGE  15:0
#define csr_SequenceReg0b9s1_BITS   15:0
#define csr_SequenceReg0b9s1_MSB  15
#define csr_SequenceReg0b9s1_LSB  0
#define csr_SequenceReg0b9s1_MASK 0xffff
#define csr_SequenceReg0b94s2_RANGE  10:0
#define csr_SequenceReg0b94s2_BITS   10:0
#define csr_SequenceReg0b94s2_MSB  10
#define csr_SequenceReg0b94s2_LSB  0
#define csr_SequenceReg0b94s2_MASK 0x7ff
#define csr_SequenceReg0b180s0_RANGE  15:0
#define csr_SequenceReg0b180s0_BITS   15:0
#define csr_SequenceReg0b180s0_MSB  15
#define csr_SequenceReg0b180s0_LSB  0
#define csr_SequenceReg0b180s0_MASK 0xffff
#define csr_AcsmPtrXlat38_RANGE  15:0
#define csr_AcsmPtrXlat38_BITS   15:0
#define csr_AcsmPtrXlat38_MSB  15
#define csr_AcsmPtrXlat38_LSB  0
#define csr_AcsmPtrXlat38_MASK 0xffff
#define csr_AcsmStartAddrVal38_RANGE  7:0
#define csr_AcsmStartAddrVal38_BITS   7:0
#define csr_AcsmStartAddrVal38_MSB  7
#define csr_AcsmStartAddrVal38_LSB  0
#define csr_AcsmStartAddrVal38_MASK 0xff
#define csr_AcsmStopAddrVal38_RANGE  15:8
#define csr_AcsmStopAddrVal38_BITS   7:0
#define csr_AcsmStopAddrVal38_MSB  15
#define csr_AcsmStopAddrVal38_LSB  8
#define csr_AcsmStopAddrVal38_MASK 0xff00
#define csr_OdtImpedanceDIFF0T_RANGE  11:0
#define csr_OdtImpedanceDIFF0T_BITS   11:0
#define csr_OdtImpedanceDIFF0T_MSB  11
#define csr_OdtImpedanceDIFF0T_LSB  0
#define csr_OdtImpedanceDIFF0T_MASK 0xfff
#define csr_OdtStrenCodePUDIFF0T_RANGE  7:0
#define csr_OdtStrenCodePUDIFF0T_BITS   7:0
#define csr_OdtStrenCodePUDIFF0T_MSB  7
#define csr_OdtStrenCodePUDIFF0T_LSB  0
#define csr_OdtStrenCodePUDIFF0T_MASK 0xff
#define csr_OdtStrenCodePDDIFF0T_RANGE  11:8
#define csr_OdtStrenCodePDDIFF0T_BITS   3:0
#define csr_OdtStrenCodePDDIFF0T_MSB  11
#define csr_OdtStrenCodePDDIFF0T_LSB  8
#define csr_OdtStrenCodePDDIFF0T_MASK 0xf00
#define csr_PllCtrl1_RANGE  14:0
#define csr_PllCtrl1_BITS   14:0
#define csr_PllCtrl1_MSB  14
#define csr_PllCtrl1_LSB  0
#define csr_PllCtrl1_MASK 0x7fff
#define csr_PllCpIntCtrl_RANGE  6:0
#define csr_PllCpIntCtrl_BITS   6:0
#define csr_PllCpIntCtrl_MSB  6
#define csr_PllCpIntCtrl_LSB  0
#define csr_PllCpIntCtrl_MASK 0x7f
#define csr_ReservedPllCpIntCtrl_RANGE  7:7
#define csr_ReservedPllCpIntCtrl_BITS   0:0
#define csr_ReservedPllCpIntCtrl_MSB  7
#define csr_ReservedPllCpIntCtrl_LSB  7
#define csr_ReservedPllCpIntCtrl_MASK 0x80
#define csr_PllCpPropCtrl_RANGE  14:8
#define csr_PllCpPropCtrl_BITS   6:0
#define csr_PllCpPropCtrl_MSB  14
#define csr_PllCpPropCtrl_LSB  8
#define csr_PllCpPropCtrl_MASK 0x7f00
#define csr_Dfi1DebugCapture1_RANGE  9:0
#define csr_Dfi1DebugCapture1_BITS   9:0
#define csr_Dfi1DebugCapture1_MSB  9
#define csr_Dfi1DebugCapture1_LSB  0
#define csr_Dfi1DebugCapture1_MASK 0x3ff
#define csr_SequenceReg0b9s2_RANGE  10:0
#define csr_SequenceReg0b9s2_BITS   10:0
#define csr_SequenceReg0b9s2_MSB  10
#define csr_SequenceReg0b9s2_LSB  0
#define csr_SequenceReg0b9s2_MASK 0x7ff
#define csr_SequenceReg0b95s0_RANGE  15:0
#define csr_SequenceReg0b95s0_BITS   15:0
#define csr_SequenceReg0b95s0_MSB  15
#define csr_SequenceReg0b95s0_LSB  0
#define csr_SequenceReg0b95s0_MASK 0xffff
#define csr_SequenceReg0b180s1_RANGE  15:0
#define csr_SequenceReg0b180s1_BITS   15:0
#define csr_SequenceReg0b180s1_MSB  15
#define csr_SequenceReg0b180s1_LSB  0
#define csr_SequenceReg0b180s1_MASK 0xffff
#define csr_AcsmPtrXlat39_RANGE  15:0
#define csr_AcsmPtrXlat39_BITS   15:0
#define csr_AcsmPtrXlat39_MSB  15
#define csr_AcsmPtrXlat39_LSB  0
#define csr_AcsmPtrXlat39_MASK 0xffff
#define csr_AcsmStartAddrVal39_RANGE  7:0
#define csr_AcsmStartAddrVal39_BITS   7:0
#define csr_AcsmStartAddrVal39_MSB  7
#define csr_AcsmStartAddrVal39_LSB  0
#define csr_AcsmStartAddrVal39_MASK 0xff
#define csr_AcsmStopAddrVal39_RANGE  15:8
#define csr_AcsmStopAddrVal39_BITS   7:0
#define csr_AcsmStopAddrVal39_MSB  15
#define csr_AcsmStopAddrVal39_LSB  8
#define csr_AcsmStopAddrVal39_MASK 0xff00
#define csr_OdtImpedanceDIFF0C_RANGE  11:0
#define csr_OdtImpedanceDIFF0C_BITS   11:0
#define csr_OdtImpedanceDIFF0C_MSB  11
#define csr_OdtImpedanceDIFF0C_LSB  0
#define csr_OdtImpedanceDIFF0C_MASK 0xfff
#define csr_OdtStrenCodePUDIFF0C_RANGE  7:0
#define csr_OdtStrenCodePUDIFF0C_BITS   7:0
#define csr_OdtStrenCodePUDIFF0C_MSB  7
#define csr_OdtStrenCodePUDIFF0C_LSB  0
#define csr_OdtStrenCodePUDIFF0C_MASK 0xff
#define csr_OdtStrenCodePDDIFF0C_RANGE  11:8
#define csr_OdtStrenCodePDDIFF0C_BITS   3:0
#define csr_OdtStrenCodePDDIFF0C_MSB  11
#define csr_OdtStrenCodePDDIFF0C_LSB  8
#define csr_OdtStrenCodePDDIFF0C_MASK 0xf00
#define csr_PllCtrl4_RANGE  14:0
#define csr_PllCtrl4_BITS   14:0
#define csr_PllCtrl4_MSB  14
#define csr_PllCtrl4_LSB  0
#define csr_PllCtrl4_MASK 0x7fff
#define csr_PllCpIntGsCtrl_RANGE  6:0
#define csr_PllCpIntGsCtrl_BITS   6:0
#define csr_PllCpIntGsCtrl_MSB  6
#define csr_PllCpIntGsCtrl_LSB  0
#define csr_PllCpIntGsCtrl_MASK 0x7f
#define csr_ReservedPllCpIntGsCtrl_RANGE  7:7
#define csr_ReservedPllCpIntGsCtrl_BITS   0:0
#define csr_ReservedPllCpIntGsCtrl_MSB  7
#define csr_ReservedPllCpIntGsCtrl_LSB  7
#define csr_ReservedPllCpIntGsCtrl_MASK 0x80
#define csr_PllCpPropGsCtrl_RANGE  14:8
#define csr_PllCpPropGsCtrl_BITS   6:0
#define csr_PllCpPropGsCtrl_MSB  14
#define csr_PllCpPropGsCtrl_LSB  8
#define csr_PllCpPropGsCtrl_MASK 0x7f00
#define csr_Dfi1DebugPerfCtrEn_RANGE  0:0
#define csr_Dfi1DebugPerfCtrEn_BITS   0:0
#define csr_Dfi1DebugPerfCtrEn_MSB  0
#define csr_Dfi1DebugPerfCtrEn_LSB  0
#define csr_Dfi1DebugPerfCtrEn_MASK 0x1
#define csr_SequenceReg0b10s0_RANGE  15:0
#define csr_SequenceReg0b10s0_BITS   15:0
#define csr_SequenceReg0b10s0_MSB  15
#define csr_SequenceReg0b10s0_LSB  0
#define csr_SequenceReg0b10s0_MASK 0xffff
#define csr_SequenceReg0b95s1_RANGE  15:0
#define csr_SequenceReg0b95s1_BITS   15:0
#define csr_SequenceReg0b95s1_MSB  15
#define csr_SequenceReg0b95s1_LSB  0
#define csr_SequenceReg0b95s1_MASK 0xffff
#define csr_SequenceReg0b180s2_RANGE  10:0
#define csr_SequenceReg0b180s2_BITS   10:0
#define csr_SequenceReg0b180s2_MSB  10
#define csr_SequenceReg0b180s2_LSB  0
#define csr_SequenceReg0b180s2_MASK 0x7ff
#define csr_AcsmPtrXlat40_RANGE  15:0
#define csr_AcsmPtrXlat40_BITS   15:0
#define csr_AcsmPtrXlat40_MSB  15
#define csr_AcsmPtrXlat40_LSB  0
#define csr_AcsmPtrXlat40_MASK 0xffff
#define csr_AcsmStartAddrVal40_RANGE  7:0
#define csr_AcsmStartAddrVal40_BITS   7:0
#define csr_AcsmStartAddrVal40_MSB  7
#define csr_AcsmStartAddrVal40_LSB  0
#define csr_AcsmStartAddrVal40_MASK 0xff
#define csr_AcsmStopAddrVal40_RANGE  15:8
#define csr_AcsmStopAddrVal40_BITS   7:0
#define csr_AcsmStopAddrVal40_MSB  15
#define csr_AcsmStopAddrVal40_LSB  8
#define csr_AcsmStopAddrVal40_MASK 0xff00
#define csr_OdtImpedanceDIFF1T_RANGE  11:0
#define csr_OdtImpedanceDIFF1T_BITS   11:0
#define csr_OdtImpedanceDIFF1T_MSB  11
#define csr_OdtImpedanceDIFF1T_LSB  0
#define csr_OdtImpedanceDIFF1T_MASK 0xfff
#define csr_OdtStrenCodePUDIFF1T_RANGE  7:0
#define csr_OdtStrenCodePUDIFF1T_BITS   7:0
#define csr_OdtStrenCodePUDIFF1T_MSB  7
#define csr_OdtStrenCodePUDIFF1T_LSB  0
#define csr_OdtStrenCodePUDIFF1T_MASK 0xff
#define csr_OdtStrenCodePDDIFF1T_RANGE  11:8
#define csr_OdtStrenCodePDDIFF1T_BITS   3:0
#define csr_OdtStrenCodePDDIFF1T_MSB  11
#define csr_OdtStrenCodePDDIFF1T_LSB  8
#define csr_OdtStrenCodePDDIFF1T_MASK 0xf00
#define csr_PllCtrl5_RANGE  15:0
#define csr_PllCtrl5_BITS   15:0
#define csr_PllCtrl5_MSB  15
#define csr_PllCtrl5_LSB  0
#define csr_PllCtrl5_MASK 0xffff
#define csr_PllDivSel_RANGE  9:0
#define csr_PllDivSel_BITS   9:0
#define csr_PllDivSel_MSB  9
#define csr_PllDivSel_LSB  0
#define csr_PllDivSel_MASK 0x3ff
#define csr_PllV2IMode_RANGE  12:10
#define csr_PllV2IMode_BITS   2:0
#define csr_PllV2IMode_MSB  12
#define csr_PllV2IMode_LSB  10
#define csr_PllV2IMode_MASK 0x1c00
#define csr_PllVcoLowFreq_RANGE  15:13
#define csr_PllVcoLowFreq_BITS   2:0
#define csr_PllVcoLowFreq_MSB  15
#define csr_PllVcoLowFreq_LSB  13
#define csr_PllVcoLowFreq_MASK 0xe000
#define csr_Dfi1DebugPerfCtr_RANGE  15:0
#define csr_Dfi1DebugPerfCtr_BITS   15:0
#define csr_Dfi1DebugPerfCtr_MSB  15
#define csr_Dfi1DebugPerfCtr_LSB  0
#define csr_Dfi1DebugPerfCtr_MASK 0xffff
#define csr_SequenceReg0b10s1_RANGE  15:0
#define csr_SequenceReg0b10s1_BITS   15:0
#define csr_SequenceReg0b10s1_MSB  15
#define csr_SequenceReg0b10s1_LSB  0
#define csr_SequenceReg0b10s1_MASK 0xffff
#define csr_SequenceReg0b95s2_RANGE  10:0
#define csr_SequenceReg0b95s2_BITS   10:0
#define csr_SequenceReg0b95s2_MSB  10
#define csr_SequenceReg0b95s2_LSB  0
#define csr_SequenceReg0b95s2_MASK 0x7ff
#define csr_SequenceReg0b181s0_RANGE  15:0
#define csr_SequenceReg0b181s0_BITS   15:0
#define csr_SequenceReg0b181s0_MSB  15
#define csr_SequenceReg0b181s0_LSB  0
#define csr_SequenceReg0b181s0_MASK 0xffff
#define csr_AcsmPtrXlat41_RANGE  15:0
#define csr_AcsmPtrXlat41_BITS   15:0
#define csr_AcsmPtrXlat41_MSB  15
#define csr_AcsmPtrXlat41_LSB  0
#define csr_AcsmPtrXlat41_MASK 0xffff
#define csr_AcsmStartAddrVal41_RANGE  7:0
#define csr_AcsmStartAddrVal41_BITS   7:0
#define csr_AcsmStartAddrVal41_MSB  7
#define csr_AcsmStartAddrVal41_LSB  0
#define csr_AcsmStartAddrVal41_MASK 0xff
#define csr_AcsmStopAddrVal41_RANGE  15:8
#define csr_AcsmStopAddrVal41_BITS   7:0
#define csr_AcsmStopAddrVal41_MSB  15
#define csr_AcsmStopAddrVal41_LSB  8
#define csr_AcsmStopAddrVal41_MASK 0xff00
#define csr_OdtImpedanceDIFF1C_RANGE  11:0
#define csr_OdtImpedanceDIFF1C_BITS   11:0
#define csr_OdtImpedanceDIFF1C_MSB  11
#define csr_OdtImpedanceDIFF1C_LSB  0
#define csr_OdtImpedanceDIFF1C_MASK 0xfff
#define csr_OdtStrenCodePUDIFF1C_RANGE  7:0
#define csr_OdtStrenCodePUDIFF1C_BITS   7:0
#define csr_OdtStrenCodePUDIFF1C_MSB  7
#define csr_OdtStrenCodePUDIFF1C_LSB  0
#define csr_OdtStrenCodePUDIFF1C_MASK 0xff
#define csr_OdtStrenCodePDDIFF1C_RANGE  11:8
#define csr_OdtStrenCodePDDIFF1C_BITS   3:0
#define csr_OdtStrenCodePDDIFF1C_MSB  11
#define csr_OdtStrenCodePDDIFF1C_LSB  8
#define csr_OdtStrenCodePDDIFF1C_MASK 0xf00
#define csr_PllCtrl6_RANGE  0:0
#define csr_PllCtrl6_BITS   0:0
#define csr_PllCtrl6_MSB  0
#define csr_PllCtrl6_LSB  0
#define csr_PllCtrl6_MASK 0x1
#define csr_PllX4Mode_RANGE  0:0
#define csr_PllX4Mode_BITS   0:0
#define csr_PllX4Mode_MSB  0
#define csr_PllX4Mode_LSB  0
#define csr_PllX4Mode_MASK 0x1
#define csr_SequenceReg0b10s2_RANGE  10:0
#define csr_SequenceReg0b10s2_BITS   10:0
#define csr_SequenceReg0b10s2_MSB  10
#define csr_SequenceReg0b10s2_LSB  0
#define csr_SequenceReg0b10s2_MASK 0x7ff
#define csr_SequenceReg0b96s0_RANGE  15:0
#define csr_SequenceReg0b96s0_BITS   15:0
#define csr_SequenceReg0b96s0_MSB  15
#define csr_SequenceReg0b96s0_LSB  0
#define csr_SequenceReg0b96s0_MASK 0xffff
#define csr_SequenceReg0b181s1_RANGE  15:0
#define csr_SequenceReg0b181s1_BITS   15:0
#define csr_SequenceReg0b181s1_MSB  15
#define csr_SequenceReg0b181s1_LSB  0
#define csr_SequenceReg0b181s1_MASK 0xffff
#define csr_AcsmPtrXlat42_RANGE  15:0
#define csr_AcsmPtrXlat42_BITS   15:0
#define csr_AcsmPtrXlat42_MSB  15
#define csr_AcsmPtrXlat42_LSB  0
#define csr_AcsmPtrXlat42_MASK 0xffff
#define csr_AcsmStartAddrVal42_RANGE  7:0
#define csr_AcsmStartAddrVal42_BITS   7:0
#define csr_AcsmStartAddrVal42_MSB  7
#define csr_AcsmStartAddrVal42_LSB  0
#define csr_AcsmStartAddrVal42_MASK 0xff
#define csr_AcsmStopAddrVal42_RANGE  15:8
#define csr_AcsmStopAddrVal42_BITS   7:0
#define csr_AcsmStopAddrVal42_MSB  15
#define csr_AcsmStopAddrVal42_LSB  8
#define csr_AcsmStopAddrVal42_MASK 0xff00
#define csr_VrefDAC0_RANGE  6:0
#define csr_VrefDAC0_BITS   6:0
#define csr_VrefDAC0_MSB  6
#define csr_VrefDAC0_LSB  0
#define csr_VrefDAC0_MASK 0x7f
#define csr_PllDacValIn_RANGE  4:0
#define csr_PllDacValIn_BITS   4:0
#define csr_PllDacValIn_MSB  4
#define csr_PllDacValIn_LSB  0
#define csr_PllDacValIn_MASK 0x1f
#define csr_SequenceReg0b11s0_RANGE  15:0
#define csr_SequenceReg0b11s0_BITS   15:0
#define csr_SequenceReg0b11s0_MSB  15
#define csr_SequenceReg0b11s0_LSB  0
#define csr_SequenceReg0b11s0_MASK 0xffff
#define csr_SequenceReg0b96s1_RANGE  15:0
#define csr_SequenceReg0b96s1_BITS   15:0
#define csr_SequenceReg0b96s1_MSB  15
#define csr_SequenceReg0b96s1_LSB  0
#define csr_SequenceReg0b96s1_MASK 0xffff
#define csr_SequenceReg0b181s2_RANGE  10:0
#define csr_SequenceReg0b181s2_BITS   10:0
#define csr_SequenceReg0b181s2_MSB  10
#define csr_SequenceReg0b181s2_LSB  0
#define csr_SequenceReg0b181s2_MASK 0x7ff
#define csr_AcsmPtrXlat43_RANGE  15:0
#define csr_AcsmPtrXlat43_BITS   15:0
#define csr_AcsmPtrXlat43_MSB  15
#define csr_AcsmPtrXlat43_LSB  0
#define csr_AcsmPtrXlat43_MASK 0xffff
#define csr_AcsmStartAddrVal43_RANGE  7:0
#define csr_AcsmStartAddrVal43_BITS   7:0
#define csr_AcsmStartAddrVal43_MSB  7
#define csr_AcsmStartAddrVal43_LSB  0
#define csr_AcsmStartAddrVal43_MASK 0xff
#define csr_AcsmStopAddrVal43_RANGE  15:8
#define csr_AcsmStopAddrVal43_BITS   7:0
#define csr_AcsmStopAddrVal43_MSB  15
#define csr_AcsmStopAddrVal43_LSB  8
#define csr_AcsmStopAddrVal43_MASK 0xff00
#define csr_VrefDAC1_RANGE  6:0
#define csr_VrefDAC1_BITS   6:0
#define csr_VrefDAC1_MSB  6
#define csr_VrefDAC1_LSB  0
#define csr_VrefDAC1_MASK 0x7f
#define csr_SequenceReg0b11s1_RANGE  15:0
#define csr_SequenceReg0b11s1_BITS   15:0
#define csr_SequenceReg0b11s1_MSB  15
#define csr_SequenceReg0b11s1_LSB  0
#define csr_SequenceReg0b11s1_MASK 0xffff
#define csr_SequenceReg0b96s2_RANGE  10:0
#define csr_SequenceReg0b96s2_BITS   10:0
#define csr_SequenceReg0b96s2_MSB  10
#define csr_SequenceReg0b96s2_LSB  0
#define csr_SequenceReg0b96s2_MASK 0x7ff
#define csr_SequenceReg0b182s0_RANGE  15:0
#define csr_SequenceReg0b182s0_BITS   15:0
#define csr_SequenceReg0b182s0_MSB  15
#define csr_SequenceReg0b182s0_LSB  0
#define csr_SequenceReg0b182s0_MASK 0xffff
#define csr_AcsmPtrXlat44_RANGE  15:0
#define csr_AcsmPtrXlat44_BITS   15:0
#define csr_AcsmPtrXlat44_MSB  15
#define csr_AcsmPtrXlat44_LSB  0
#define csr_AcsmPtrXlat44_MASK 0xffff
#define csr_AcsmStartAddrVal44_RANGE  7:0
#define csr_AcsmStartAddrVal44_BITS   7:0
#define csr_AcsmStartAddrVal44_MSB  7
#define csr_AcsmStartAddrVal44_LSB  0
#define csr_AcsmStartAddrVal44_MASK 0xff
#define csr_AcsmStopAddrVal44_RANGE  15:8
#define csr_AcsmStopAddrVal44_BITS   7:0
#define csr_AcsmStopAddrVal44_MSB  15
#define csr_AcsmStopAddrVal44_LSB  8
#define csr_AcsmStopAddrVal44_MASK 0xff00
#define csr_VrefDAC2_RANGE  6:0
#define csr_VrefDAC2_BITS   6:0
#define csr_VrefDAC2_MSB  6
#define csr_VrefDAC2_LSB  0
#define csr_VrefDAC2_MASK 0x7f
#define csr_ATestMode_RANGE  7:0
#define csr_ATestMode_BITS   7:0
#define csr_ATestMode_MSB  7
#define csr_ATestMode_LSB  0
#define csr_ATestMode_MASK 0xff
#define csr_ATestPrbsEn_RANGE  0:0
#define csr_ATestPrbsEn_BITS   0:0
#define csr_ATestPrbsEn_MSB  0
#define csr_ATestPrbsEn_LSB  0
#define csr_ATestPrbsEn_MASK 0x1
#define csr_ATestPrbs7or15Mode_RANGE  1:1
#define csr_ATestPrbs7or15Mode_BITS   0:0
#define csr_ATestPrbs7or15Mode_MSB  1
#define csr_ATestPrbs7or15Mode_LSB  1
#define csr_ATestPrbs7or15Mode_MASK 0x2
#define csr_ReservedATestMode42_RANGE  4:2
#define csr_ReservedATestMode42_BITS   2:0
#define csr_ReservedATestMode42_MSB  4
#define csr_ReservedATestMode42_LSB  2
#define csr_ReservedATestMode42_MASK 0x1c
#define csr_ATestPrbsChkmode_RANGE  5:5
#define csr_ATestPrbsChkmode_BITS   0:0
#define csr_ATestPrbsChkmode_MSB  5
#define csr_ATestPrbsChkmode_LSB  5
#define csr_ATestPrbsChkmode_MASK 0x20
#define csr_PrbsDdrMode_RANGE  6:6
#define csr_PrbsDdrMode_BITS   0:0
#define csr_PrbsDdrMode_MSB  6
#define csr_PrbsDdrMode_LSB  6
#define csr_PrbsDdrMode_MASK 0x40
#define csr_ReservedATestMode7_RANGE  7:7
#define csr_ReservedATestMode7_BITS   0:0
#define csr_ReservedATestMode7_MSB  7
#define csr_ReservedATestMode7_LSB  7
#define csr_ReservedATestMode7_MASK 0x80
#define csr_AcVrefDAC0_RANGE  6:0
#define csr_AcVrefDAC0_BITS   6:0
#define csr_AcVrefDAC0_MSB  6
#define csr_AcVrefDAC0_LSB  0
#define csr_AcVrefDAC0_MASK 0x7f
#define csr_SequenceReg0b11s2_RANGE  10:0
#define csr_SequenceReg0b11s2_BITS   10:0
#define csr_SequenceReg0b11s2_MSB  10
#define csr_SequenceReg0b11s2_LSB  0
#define csr_SequenceReg0b11s2_MASK 0x7ff
#define csr_SequenceReg0b97s0_RANGE  15:0
#define csr_SequenceReg0b97s0_BITS   15:0
#define csr_SequenceReg0b97s0_MSB  15
#define csr_SequenceReg0b97s0_LSB  0
#define csr_SequenceReg0b97s0_MASK 0xffff
#define csr_SequenceReg0b182s1_RANGE  15:0
#define csr_SequenceReg0b182s1_BITS   15:0
#define csr_SequenceReg0b182s1_MSB  15
#define csr_SequenceReg0b182s1_LSB  0
#define csr_SequenceReg0b182s1_MASK 0xffff
#define csr_AcsmPtrXlat45_RANGE  15:0
#define csr_AcsmPtrXlat45_BITS   15:0
#define csr_AcsmPtrXlat45_MSB  15
#define csr_AcsmPtrXlat45_LSB  0
#define csr_AcsmPtrXlat45_MASK 0xffff
#define csr_AcsmStartAddrVal45_RANGE  7:0
#define csr_AcsmStartAddrVal45_BITS   7:0
#define csr_AcsmStartAddrVal45_MSB  7
#define csr_AcsmStartAddrVal45_LSB  0
#define csr_AcsmStartAddrVal45_MASK 0xff
#define csr_AcsmStopAddrVal45_RANGE  15:8
#define csr_AcsmStopAddrVal45_BITS   7:0
#define csr_AcsmStopAddrVal45_MSB  15
#define csr_AcsmStopAddrVal45_LSB  8
#define csr_AcsmStopAddrVal45_MASK 0xff00
#define csr_VrefDAC3_RANGE  6:0
#define csr_VrefDAC3_BITS   6:0
#define csr_VrefDAC3_MSB  6
#define csr_VrefDAC3_LSB  0
#define csr_VrefDAC3_MASK 0x7f
#define csr_DfiMode_RANGE  1:0
#define csr_DfiMode_BITS   1:0
#define csr_DfiMode_MSB  1
#define csr_DfiMode_LSB  0
#define csr_DfiMode_MASK 0x3
#define csr_Dfi0Enable_RANGE  0:0
#define csr_Dfi0Enable_BITS   0:0
#define csr_Dfi0Enable_MSB  0
#define csr_Dfi0Enable_LSB  0
#define csr_Dfi0Enable_MASK 0x1
#define csr_Dfi1Enable_RANGE  1:1
#define csr_Dfi1Enable_BITS   0:0
#define csr_Dfi1Enable_MSB  1
#define csr_Dfi1Enable_LSB  1
#define csr_Dfi1Enable_MASK 0x2
#define csr_AcVrefDAC1_RANGE  6:0
#define csr_AcVrefDAC1_BITS   6:0
#define csr_AcVrefDAC1_MSB  6
#define csr_AcVrefDAC1_LSB  0
#define csr_AcVrefDAC1_MASK 0x7f
#define csr_MtestPgmInfo_RANGE  0:0
#define csr_MtestPgmInfo_BITS   0:0
#define csr_MtestPgmInfo_MSB  0
#define csr_MtestPgmInfo_LSB  0
#define csr_MtestPgmInfo_MASK 0x1
#define csr_SequenceReg0b12s0_RANGE  15:0
#define csr_SequenceReg0b12s0_BITS   15:0
#define csr_SequenceReg0b12s0_MSB  15
#define csr_SequenceReg0b12s0_LSB  0
#define csr_SequenceReg0b12s0_MASK 0xffff
#define csr_SequenceReg0b97s1_RANGE  15:0
#define csr_SequenceReg0b97s1_BITS   15:0
#define csr_SequenceReg0b97s1_MSB  15
#define csr_SequenceReg0b97s1_LSB  0
#define csr_SequenceReg0b97s1_MASK 0xffff
#define csr_SequenceReg0b182s2_RANGE  10:0
#define csr_SequenceReg0b182s2_BITS   10:0
#define csr_SequenceReg0b182s2_MSB  10
#define csr_SequenceReg0b182s2_LSB  0
#define csr_SequenceReg0b182s2_MASK 0x7ff
#define csr_AcsmPtrXlat46_RANGE  15:0
#define csr_AcsmPtrXlat46_BITS   15:0
#define csr_AcsmPtrXlat46_MSB  15
#define csr_AcsmPtrXlat46_LSB  0
#define csr_AcsmPtrXlat46_MASK 0xffff
#define csr_AcsmStartAddrVal46_RANGE  7:0
#define csr_AcsmStartAddrVal46_BITS   7:0
#define csr_AcsmStartAddrVal46_MSB  7
#define csr_AcsmStartAddrVal46_LSB  0
#define csr_AcsmStartAddrVal46_MASK 0xff
#define csr_AcsmStopAddrVal46_RANGE  15:8
#define csr_AcsmStopAddrVal46_BITS   7:0
#define csr_AcsmStopAddrVal46_MSB  15
#define csr_AcsmStopAddrVal46_LSB  8
#define csr_AcsmStopAddrVal46_MASK 0xff00
#define csr_RxDfe0FifoCheckStatus_RANGE  8:0
#define csr_RxDfe0FifoCheckStatus_BITS   8:0
#define csr_RxDfe0FifoCheckStatus_MSB  8
#define csr_RxDfe0FifoCheckStatus_LSB  0
#define csr_RxDfe0FifoCheckStatus_MASK 0x1ff
#define csr_RxDfe0FifoLocErr0_RANGE  0:0
#define csr_RxDfe0FifoLocErr0_BITS   0:0
#define csr_RxDfe0FifoLocErr0_MSB  0
#define csr_RxDfe0FifoLocErr0_LSB  0
#define csr_RxDfe0FifoLocErr0_MASK 0x1
#define csr_RxDfe0FifoLocErr1_RANGE  1:1
#define csr_RxDfe0FifoLocErr1_BITS   0:0
#define csr_RxDfe0FifoLocErr1_MSB  1
#define csr_RxDfe0FifoLocErr1_LSB  1
#define csr_RxDfe0FifoLocErr1_MASK 0x2
#define csr_RxDfe0FifoLocErr2_RANGE  2:2
#define csr_RxDfe0FifoLocErr2_BITS   0:0
#define csr_RxDfe0FifoLocErr2_MSB  2
#define csr_RxDfe0FifoLocErr2_LSB  2
#define csr_RxDfe0FifoLocErr2_MASK 0x4
#define csr_RxDfe0FifoLocErr3_RANGE  3:3
#define csr_RxDfe0FifoLocErr3_BITS   0:0
#define csr_RxDfe0FifoLocErr3_MSB  3
#define csr_RxDfe0FifoLocErr3_LSB  3
#define csr_RxDfe0FifoLocErr3_MASK 0x8
#define csr_RxDfe0FifoLocErr4_RANGE  4:4
#define csr_RxDfe0FifoLocErr4_BITS   0:0
#define csr_RxDfe0FifoLocErr4_MSB  4
#define csr_RxDfe0FifoLocErr4_LSB  4
#define csr_RxDfe0FifoLocErr4_MASK 0x10
#define csr_RxDfe0FifoLocErr5_RANGE  5:5
#define csr_RxDfe0FifoLocErr5_BITS   0:0
#define csr_RxDfe0FifoLocErr5_MSB  5
#define csr_RxDfe0FifoLocErr5_LSB  5
#define csr_RxDfe0FifoLocErr5_MASK 0x20
#define csr_RxDfe0FifoLocErr6_RANGE  6:6
#define csr_RxDfe0FifoLocErr6_BITS   0:0
#define csr_RxDfe0FifoLocErr6_MSB  6
#define csr_RxDfe0FifoLocErr6_LSB  6
#define csr_RxDfe0FifoLocErr6_MASK 0x40
#define csr_RxDfe0FifoLocErr7_RANGE  7:7
#define csr_RxDfe0FifoLocErr7_BITS   0:0
#define csr_RxDfe0FifoLocErr7_MSB  7
#define csr_RxDfe0FifoLocErr7_LSB  7
#define csr_RxDfe0FifoLocErr7_MASK 0x80
#define csr_RxDfe0FifoLocErr8_RANGE  8:8
#define csr_RxDfe0FifoLocErr8_BITS   0:0
#define csr_RxDfe0FifoLocErr8_MSB  8
#define csr_RxDfe0FifoLocErr8_LSB  8
#define csr_RxDfe0FifoLocErr8_MASK 0x100
#define csr_AcVrefDAC2_RANGE  6:0
#define csr_AcVrefDAC2_BITS   6:0
#define csr_AcVrefDAC2_MSB  6
#define csr_AcVrefDAC2_LSB  0
#define csr_AcVrefDAC2_MASK 0x7f
#define csr_SequenceReg0b12s1_RANGE  15:0
#define csr_SequenceReg0b12s1_BITS   15:0
#define csr_SequenceReg0b12s1_MSB  15
#define csr_SequenceReg0b12s1_LSB  0
#define csr_SequenceReg0b12s1_MASK 0xffff
#define csr_SequenceReg0b97s2_RANGE  10:0
#define csr_SequenceReg0b97s2_BITS   10:0
#define csr_SequenceReg0b97s2_MSB  10
#define csr_SequenceReg0b97s2_LSB  0
#define csr_SequenceReg0b97s2_MASK 0x7ff
#define csr_SequenceReg0b183s0_RANGE  15:0
#define csr_SequenceReg0b183s0_BITS   15:0
#define csr_SequenceReg0b183s0_MSB  15
#define csr_SequenceReg0b183s0_LSB  0
#define csr_SequenceReg0b183s0_MASK 0xffff
#define csr_AcsmPtrXlat47_RANGE  15:0
#define csr_AcsmPtrXlat47_BITS   15:0
#define csr_AcsmPtrXlat47_MSB  15
#define csr_AcsmPtrXlat47_LSB  0
#define csr_AcsmPtrXlat47_MASK 0xffff
#define csr_AcsmStartAddrVal47_RANGE  7:0
#define csr_AcsmStartAddrVal47_BITS   7:0
#define csr_AcsmStartAddrVal47_MSB  7
#define csr_AcsmStartAddrVal47_LSB  0
#define csr_AcsmStartAddrVal47_MASK 0xff
#define csr_AcsmStopAddrVal47_RANGE  15:8
#define csr_AcsmStopAddrVal47_BITS   7:0
#define csr_AcsmStopAddrVal47_MSB  15
#define csr_AcsmStopAddrVal47_LSB  8
#define csr_AcsmStopAddrVal47_MASK 0xff00
#define csr_RxDfe1FifoCheckStatus_RANGE  8:0
#define csr_RxDfe1FifoCheckStatus_BITS   8:0
#define csr_RxDfe1FifoCheckStatus_MSB  8
#define csr_RxDfe1FifoCheckStatus_LSB  0
#define csr_RxDfe1FifoCheckStatus_MASK 0x1ff
#define csr_RxDfe1FifoLocErr0_RANGE  0:0
#define csr_RxDfe1FifoLocErr0_BITS   0:0
#define csr_RxDfe1FifoLocErr0_MSB  0
#define csr_RxDfe1FifoLocErr0_LSB  0
#define csr_RxDfe1FifoLocErr0_MASK 0x1
#define csr_RxDfe1FifoLocErr1_RANGE  1:1
#define csr_RxDfe1FifoLocErr1_BITS   0:0
#define csr_RxDfe1FifoLocErr1_MSB  1
#define csr_RxDfe1FifoLocErr1_LSB  1
#define csr_RxDfe1FifoLocErr1_MASK 0x2
#define csr_RxDfe1FifoLocErr2_RANGE  2:2
#define csr_RxDfe1FifoLocErr2_BITS   0:0
#define csr_RxDfe1FifoLocErr2_MSB  2
#define csr_RxDfe1FifoLocErr2_LSB  2
#define csr_RxDfe1FifoLocErr2_MASK 0x4
#define csr_RxDfe1FifoLocErr3_RANGE  3:3
#define csr_RxDfe1FifoLocErr3_BITS   0:0
#define csr_RxDfe1FifoLocErr3_MSB  3
#define csr_RxDfe1FifoLocErr3_LSB  3
#define csr_RxDfe1FifoLocErr3_MASK 0x8
#define csr_RxDfe1FifoLocErr4_RANGE  4:4
#define csr_RxDfe1FifoLocErr4_BITS   0:0
#define csr_RxDfe1FifoLocErr4_MSB  4
#define csr_RxDfe1FifoLocErr4_LSB  4
#define csr_RxDfe1FifoLocErr4_MASK 0x10
#define csr_RxDfe1FifoLocErr5_RANGE  5:5
#define csr_RxDfe1FifoLocErr5_BITS   0:0
#define csr_RxDfe1FifoLocErr5_MSB  5
#define csr_RxDfe1FifoLocErr5_LSB  5
#define csr_RxDfe1FifoLocErr5_MASK 0x20
#define csr_RxDfe1FifoLocErr6_RANGE  6:6
#define csr_RxDfe1FifoLocErr6_BITS   0:0
#define csr_RxDfe1FifoLocErr6_MSB  6
#define csr_RxDfe1FifoLocErr6_LSB  6
#define csr_RxDfe1FifoLocErr6_MASK 0x40
#define csr_RxDfe1FifoLocErr7_RANGE  7:7
#define csr_RxDfe1FifoLocErr7_BITS   0:0
#define csr_RxDfe1FifoLocErr7_MSB  7
#define csr_RxDfe1FifoLocErr7_LSB  7
#define csr_RxDfe1FifoLocErr7_MASK 0x80
#define csr_RxDfe1FifoLocErr8_RANGE  8:8
#define csr_RxDfe1FifoLocErr8_BITS   0:0
#define csr_RxDfe1FifoLocErr8_MSB  8
#define csr_RxDfe1FifoLocErr8_LSB  8
#define csr_RxDfe1FifoLocErr8_MASK 0x100
#define csr_AcVrefDAC3_RANGE  6:0
#define csr_AcVrefDAC3_BITS   6:0
#define csr_AcVrefDAC3_MSB  6
#define csr_AcVrefDAC3_LSB  0
#define csr_AcVrefDAC3_MASK 0x7f
#define csr_SequenceReg0b12s2_RANGE  10:0
#define csr_SequenceReg0b12s2_BITS   10:0
#define csr_SequenceReg0b12s2_MSB  10
#define csr_SequenceReg0b12s2_LSB  0
#define csr_SequenceReg0b12s2_MASK 0x7ff
#define csr_SequenceReg0b98s0_RANGE  15:0
#define csr_SequenceReg0b98s0_BITS   15:0
#define csr_SequenceReg0b98s0_MSB  15
#define csr_SequenceReg0b98s0_LSB  0
#define csr_SequenceReg0b98s0_MASK 0xffff
#define csr_SequenceReg0b183s1_RANGE  15:0
#define csr_SequenceReg0b183s1_BITS   15:0
#define csr_SequenceReg0b183s1_MSB  15
#define csr_SequenceReg0b183s1_LSB  0
#define csr_SequenceReg0b183s1_MASK 0xffff
#define csr_AcsmPtrXlat48_RANGE  15:0
#define csr_AcsmPtrXlat48_BITS   15:0
#define csr_AcsmPtrXlat48_MSB  15
#define csr_AcsmPtrXlat48_LSB  0
#define csr_AcsmPtrXlat48_MASK 0xffff
#define csr_AcsmStartAddrVal48_RANGE  7:0
#define csr_AcsmStartAddrVal48_BITS   7:0
#define csr_AcsmStartAddrVal48_MSB  7
#define csr_AcsmStartAddrVal48_LSB  0
#define csr_AcsmStartAddrVal48_MASK 0xff
#define csr_AcsmStopAddrVal48_RANGE  15:8
#define csr_AcsmStopAddrVal48_BITS   7:0
#define csr_AcsmStopAddrVal48_MSB  15
#define csr_AcsmStopAddrVal48_LSB  8
#define csr_AcsmStopAddrVal48_MASK 0xff00
#define csr_PMIEnable_RANGE  0:0
#define csr_PMIEnable_BITS   0:0
#define csr_PMIEnable_MSB  0
#define csr_PMIEnable_LSB  0
#define csr_PMIEnable_MASK 0x1
#define csr_RxDfe0FifoChkErrVal_RANGE  14:0
#define csr_RxDfe0FifoChkErrVal_BITS   14:0
#define csr_RxDfe0FifoChkErrVal_MSB  14
#define csr_RxDfe0FifoChkErrVal_LSB  0
#define csr_RxDfe0FifoChkErrVal_MASK 0x7fff
#define csr_RxDfe0FifoWrLocEvnERR_RANGE  4:0
#define csr_RxDfe0FifoWrLocEvnERR_BITS   4:0
#define csr_RxDfe0FifoWrLocEvnERR_MSB  4
#define csr_RxDfe0FifoWrLocEvnERR_LSB  0
#define csr_RxDfe0FifoWrLocEvnERR_MASK 0x1f
#define csr_RxDfe0FifoWrLocOddERR_RANGE  9:5
#define csr_RxDfe0FifoWrLocOddERR_BITS   4:0
#define csr_RxDfe0FifoWrLocOddERR_MSB  9
#define csr_RxDfe0FifoWrLocOddERR_LSB  5
#define csr_RxDfe0FifoWrLocOddERR_MASK 0x3e0
#define csr_RxDfe0FifoPubWrLocERR_RANGE  14:10
#define csr_RxDfe0FifoPubWrLocERR_BITS   4:0
#define csr_RxDfe0FifoPubWrLocERR_MSB  14
#define csr_RxDfe0FifoPubWrLocERR_LSB  10
#define csr_RxDfe0FifoPubWrLocERR_MASK 0x7c00
#define csr_SequenceReg0b13s0_RANGE  15:0
#define csr_SequenceReg0b13s0_BITS   15:0
#define csr_SequenceReg0b13s0_MSB  15
#define csr_SequenceReg0b13s0_LSB  0
#define csr_SequenceReg0b13s0_MASK 0xffff
#define csr_SequenceReg0b98s1_RANGE  15:0
#define csr_SequenceReg0b98s1_BITS   15:0
#define csr_SequenceReg0b98s1_MSB  15
#define csr_SequenceReg0b98s1_LSB  0
#define csr_SequenceReg0b98s1_MASK 0xffff
#define csr_SequenceReg0b183s2_RANGE  10:0
#define csr_SequenceReg0b183s2_BITS   10:0
#define csr_SequenceReg0b183s2_MSB  10
#define csr_SequenceReg0b183s2_LSB  0
#define csr_SequenceReg0b183s2_MASK 0x7ff
#define csr_AcsmPtrXlat49_RANGE  15:0
#define csr_AcsmPtrXlat49_BITS   15:0
#define csr_AcsmPtrXlat49_MSB  15
#define csr_AcsmPtrXlat49_LSB  0
#define csr_AcsmPtrXlat49_MASK 0xffff
#define csr_AcsmStartAddrVal49_RANGE  7:0
#define csr_AcsmStartAddrVal49_BITS   7:0
#define csr_AcsmStartAddrVal49_MSB  7
#define csr_AcsmStartAddrVal49_LSB  0
#define csr_AcsmStartAddrVal49_MASK 0xff
#define csr_AcsmStopAddrVal49_RANGE  15:8
#define csr_AcsmStopAddrVal49_BITS   7:0
#define csr_AcsmStopAddrVal49_MSB  15
#define csr_AcsmStopAddrVal49_LSB  8
#define csr_AcsmStopAddrVal49_MASK 0xff00
#define csr_PhyTID_RANGE  15:0
#define csr_PhyTID_BITS   15:0
#define csr_PhyTID_MSB  15
#define csr_PhyTID_LSB  0
#define csr_PhyTID_MASK 0xffff
#define csr_RxDfe1FifoChkErrVal_RANGE  14:0
#define csr_RxDfe1FifoChkErrVal_BITS   14:0
#define csr_RxDfe1FifoChkErrVal_MSB  14
#define csr_RxDfe1FifoChkErrVal_LSB  0
#define csr_RxDfe1FifoChkErrVal_MASK 0x7fff
#define csr_RxDfe1FifoWrLocEvnERR_RANGE  4:0
#define csr_RxDfe1FifoWrLocEvnERR_BITS   4:0
#define csr_RxDfe1FifoWrLocEvnERR_MSB  4
#define csr_RxDfe1FifoWrLocEvnERR_LSB  0
#define csr_RxDfe1FifoWrLocEvnERR_MASK 0x1f
#define csr_RxDfe1FifoWrLocOddERR_RANGE  9:5
#define csr_RxDfe1FifoWrLocOddERR_BITS   4:0
#define csr_RxDfe1FifoWrLocOddERR_MSB  9
#define csr_RxDfe1FifoWrLocOddERR_LSB  5
#define csr_RxDfe1FifoWrLocOddERR_MASK 0x3e0
#define csr_RxDfe1FifoPubWrLocERR_RANGE  14:10
#define csr_RxDfe1FifoPubWrLocERR_BITS   4:0
#define csr_RxDfe1FifoPubWrLocERR_MSB  14
#define csr_RxDfe1FifoPubWrLocERR_LSB  10
#define csr_RxDfe1FifoPubWrLocERR_MASK 0x7c00
#define csr_RxClkCntl_RANGE  2:0
#define csr_RxClkCntl_BITS   2:0
#define csr_RxClkCntl_MSB  2
#define csr_RxClkCntl_LSB  0
#define csr_RxClkCntl_MASK 0x7
#define csr_EnRxClkCorAnytime_RANGE  0:0
#define csr_EnRxClkCorAnytime_BITS   0:0
#define csr_EnRxClkCorAnytime_MSB  0
#define csr_EnRxClkCorAnytime_LSB  0
#define csr_EnRxClkCorAnytime_MASK 0x1
#define csr_RxClkCntlReserved_RANGE  1:1
#define csr_RxClkCntlReserved_BITS   0:0
#define csr_RxClkCntlReserved_MSB  1
#define csr_RxClkCntlReserved_LSB  1
#define csr_RxClkCntlReserved_MASK 0x2
#define csr_ShortCalRangeSel_RANGE  2:2
#define csr_ShortCalRangeSel_BITS   0:0
#define csr_ShortCalRangeSel_MSB  2
#define csr_ShortCalRangeSel_LSB  2
#define csr_ShortCalRangeSel_MASK 0x4
#define csr_SequenceReg0b13s1_RANGE  15:0
#define csr_SequenceReg0b13s1_BITS   15:0
#define csr_SequenceReg0b13s1_MSB  15
#define csr_SequenceReg0b13s1_LSB  0
#define csr_SequenceReg0b13s1_MASK 0xffff
#define csr_SequenceReg0b98s2_RANGE  10:0
#define csr_SequenceReg0b98s2_BITS   10:0
#define csr_SequenceReg0b98s2_MSB  10
#define csr_SequenceReg0b98s2_LSB  0
#define csr_SequenceReg0b98s2_MASK 0x7ff
#define csr_SequenceReg0b184s0_RANGE  15:0
#define csr_SequenceReg0b184s0_BITS   15:0
#define csr_SequenceReg0b184s0_MSB  15
#define csr_SequenceReg0b184s0_LSB  0
#define csr_SequenceReg0b184s0_MASK 0xffff
#define csr_AcsmPtrXlat50_RANGE  15:0
#define csr_AcsmPtrXlat50_BITS   15:0
#define csr_AcsmPtrXlat50_MSB  15
#define csr_AcsmPtrXlat50_LSB  0
#define csr_AcsmPtrXlat50_MASK 0xffff
#define csr_AcsmStartAddrVal50_RANGE  7:0
#define csr_AcsmStartAddrVal50_BITS   7:0
#define csr_AcsmStartAddrVal50_MSB  7
#define csr_AcsmStartAddrVal50_LSB  0
#define csr_AcsmStartAddrVal50_MASK 0xff
#define csr_AcsmStopAddrVal50_RANGE  15:8
#define csr_AcsmStopAddrVal50_BITS   7:0
#define csr_AcsmStopAddrVal50_MSB  15
#define csr_AcsmStopAddrVal50_LSB  8
#define csr_AcsmStopAddrVal50_MASK 0xff00
#define csr_RxClkCntl1_RANGE  0:0
#define csr_RxClkCntl1_BITS   0:0
#define csr_RxClkCntl1_MSB  0
#define csr_RxClkCntl1_LSB  0
#define csr_RxClkCntl1_MASK 0x1
#define csr_EnRxClkCor_RANGE  0:0
#define csr_EnRxClkCor_BITS   0:0
#define csr_EnRxClkCor_MSB  0
#define csr_EnRxClkCor_LSB  0
#define csr_EnRxClkCor_MASK 0x1
#define csr_WrLevBits_RANGE  7:0
#define csr_WrLevBits_BITS   7:0
#define csr_WrLevBits_MSB  7
#define csr_WrLevBits_LSB  0
#define csr_WrLevBits_MASK 0xff
#define csr_WrLevForDQSL_RANGE  3:0
#define csr_WrLevForDQSL_BITS   3:0
#define csr_WrLevForDQSL_MSB  3
#define csr_WrLevForDQSL_LSB  0
#define csr_WrLevForDQSL_MASK 0xf
#define csr_WrLevForDQSU_RANGE  7:4
#define csr_WrLevForDQSU_BITS   3:0
#define csr_WrLevForDQSU_MSB  7
#define csr_WrLevForDQSU_LSB  4
#define csr_WrLevForDQSU_MASK 0xf0
#define csr_SequenceReg0b13s2_RANGE  10:0
#define csr_SequenceReg0b13s2_BITS   10:0
#define csr_SequenceReg0b13s2_MSB  10
#define csr_SequenceReg0b13s2_LSB  0
#define csr_SequenceReg0b13s2_MASK 0x7ff
#define csr_SequenceReg0b99s0_RANGE  15:0
#define csr_SequenceReg0b99s0_BITS   15:0
#define csr_SequenceReg0b99s0_MSB  15
#define csr_SequenceReg0b99s0_LSB  0
#define csr_SequenceReg0b99s0_MASK 0xffff
#define csr_SequenceReg0b184s1_RANGE  15:0
#define csr_SequenceReg0b184s1_BITS   15:0
#define csr_SequenceReg0b184s1_MSB  15
#define csr_SequenceReg0b184s1_LSB  0
#define csr_SequenceReg0b184s1_MASK 0xffff
#define csr_AcsmPtrXlat51_RANGE  15:0
#define csr_AcsmPtrXlat51_BITS   15:0
#define csr_AcsmPtrXlat51_MSB  15
#define csr_AcsmPtrXlat51_LSB  0
#define csr_AcsmPtrXlat51_MASK 0xffff
#define csr_AcsmStartAddrVal51_RANGE  7:0
#define csr_AcsmStartAddrVal51_BITS   7:0
#define csr_AcsmStartAddrVal51_MSB  7
#define csr_AcsmStartAddrVal51_LSB  0
#define csr_AcsmStartAddrVal51_MASK 0xff
#define csr_AcsmStopAddrVal51_RANGE  15:8
#define csr_AcsmStopAddrVal51_BITS   7:0
#define csr_AcsmStopAddrVal51_MSB  15
#define csr_AcsmStopAddrVal51_LSB  8
#define csr_AcsmStopAddrVal51_MASK 0xff00
#define csr_SequenceReg0b14s0_RANGE  15:0
#define csr_SequenceReg0b14s0_BITS   15:0
#define csr_SequenceReg0b14s0_MSB  15
#define csr_SequenceReg0b14s0_LSB  0
#define csr_SequenceReg0b14s0_MASK 0xffff
#define csr_SequenceReg0b99s1_RANGE  15:0
#define csr_SequenceReg0b99s1_BITS   15:0
#define csr_SequenceReg0b99s1_MSB  15
#define csr_SequenceReg0b99s1_LSB  0
#define csr_SequenceReg0b99s1_MASK 0xffff
#define csr_SequenceReg0b184s2_RANGE  10:0
#define csr_SequenceReg0b184s2_BITS   10:0
#define csr_SequenceReg0b184s2_MSB  10
#define csr_SequenceReg0b184s2_LSB  0
#define csr_SequenceReg0b184s2_MASK 0x7ff
#define csr_AcsmPtrXlat52_RANGE  15:0
#define csr_AcsmPtrXlat52_BITS   15:0
#define csr_AcsmPtrXlat52_MSB  15
#define csr_AcsmPtrXlat52_LSB  0
#define csr_AcsmPtrXlat52_MASK 0xffff
#define csr_AcsmStartAddrVal52_RANGE  7:0
#define csr_AcsmStartAddrVal52_BITS   7:0
#define csr_AcsmStartAddrVal52_MSB  7
#define csr_AcsmStartAddrVal52_LSB  0
#define csr_AcsmStartAddrVal52_MASK 0xff
#define csr_AcsmStopAddrVal52_RANGE  15:8
#define csr_AcsmStopAddrVal52_BITS   7:0
#define csr_AcsmStopAddrVal52_MSB  15
#define csr_AcsmStopAddrVal52_LSB  8
#define csr_AcsmStopAddrVal52_MASK 0xff00
#define csr_SequenceReg0b14s1_RANGE  15:0
#define csr_SequenceReg0b14s1_BITS   15:0
#define csr_SequenceReg0b14s1_MSB  15
#define csr_SequenceReg0b14s1_LSB  0
#define csr_SequenceReg0b14s1_MASK 0xffff
#define csr_SequenceReg0b99s2_RANGE  10:0
#define csr_SequenceReg0b99s2_BITS   10:0
#define csr_SequenceReg0b99s2_MSB  10
#define csr_SequenceReg0b99s2_LSB  0
#define csr_SequenceReg0b99s2_MASK 0x7ff
#define csr_SequenceReg0b185s0_RANGE  15:0
#define csr_SequenceReg0b185s0_BITS   15:0
#define csr_SequenceReg0b185s0_MSB  15
#define csr_SequenceReg0b185s0_LSB  0
#define csr_SequenceReg0b185s0_MASK 0xffff
#define csr_AcsmPtrXlat53_RANGE  15:0
#define csr_AcsmPtrXlat53_BITS   15:0
#define csr_AcsmPtrXlat53_MSB  15
#define csr_AcsmPtrXlat53_LSB  0
#define csr_AcsmPtrXlat53_MASK 0xffff
#define csr_AcsmStartAddrVal53_RANGE  7:0
#define csr_AcsmStartAddrVal53_BITS   7:0
#define csr_AcsmStartAddrVal53_MSB  7
#define csr_AcsmStartAddrVal53_LSB  0
#define csr_AcsmStartAddrVal53_MASK 0xff
#define csr_AcsmStopAddrVal53_RANGE  15:8
#define csr_AcsmStopAddrVal53_BITS   7:0
#define csr_AcsmStopAddrVal53_MSB  15
#define csr_AcsmStopAddrVal53_LSB  8
#define csr_AcsmStopAddrVal53_MASK 0xff00
#define csr_DbyteRxEnTrain_RANGE  1:0
#define csr_DbyteRxEnTrain_BITS   1:0
#define csr_DbyteRxEnTrain_MSB  1
#define csr_DbyteRxEnTrain_LSB  0
#define csr_DbyteRxEnTrain_MASK 0x3
#define csr_RxEnTrain_RANGE  0:0
#define csr_RxEnTrain_BITS   0:0
#define csr_RxEnTrain_MSB  0
#define csr_RxEnTrain_LSB  0
#define csr_RxEnTrain_MASK 0x1
#define csr_ForceWdsExtOff_RANGE  1:1
#define csr_ForceWdsExtOff_BITS   0:0
#define csr_ForceWdsExtOff_MSB  1
#define csr_ForceWdsExtOff_LSB  1
#define csr_ForceWdsExtOff_MASK 0x2
#define csr_SequenceReg0b14s2_RANGE  10:0
#define csr_SequenceReg0b14s2_BITS   10:0
#define csr_SequenceReg0b14s2_MSB  10
#define csr_SequenceReg0b14s2_LSB  0
#define csr_SequenceReg0b14s2_MASK 0x7ff
#define csr_SequenceReg0b100s0_RANGE  15:0
#define csr_SequenceReg0b100s0_BITS   15:0
#define csr_SequenceReg0b100s0_MSB  15
#define csr_SequenceReg0b100s0_LSB  0
#define csr_SequenceReg0b100s0_MASK 0xffff
#define csr_SequenceReg0b185s1_RANGE  15:0
#define csr_SequenceReg0b185s1_BITS   15:0
#define csr_SequenceReg0b185s1_MSB  15
#define csr_SequenceReg0b185s1_LSB  0
#define csr_SequenceReg0b185s1_MASK 0xffff
#define csr_TxDQSDcaCtrlTTg0_RANGE  9:0
#define csr_TxDQSDcaCtrlTTg0_BITS   9:0
#define csr_TxDQSDcaCtrlTTg0_MSB  9
#define csr_TxDQSDcaCtrlTTg0_LSB  0
#define csr_TxDQSDcaCtrlTTg0_MASK 0x3ff
#define csr_TxDQSDcaFinePDTTg0_RANGE  3:0
#define csr_TxDQSDcaFinePDTTg0_BITS   3:0
#define csr_TxDQSDcaFinePDTTg0_MSB  3
#define csr_TxDQSDcaFinePDTTg0_LSB  0
#define csr_TxDQSDcaFinePDTTg0_MASK 0xf
#define csr_TxDQSDcaFinePUTTg0_RANGE  7:4
#define csr_TxDQSDcaFinePUTTg0_BITS   3:0
#define csr_TxDQSDcaFinePUTTg0_MSB  7
#define csr_TxDQSDcaFinePUTTg0_LSB  4
#define csr_TxDQSDcaFinePUTTg0_MASK 0xf0
#define csr_TxDQSDcaCoarseTTg0_RANGE  9:8
#define csr_TxDQSDcaCoarseTTg0_BITS   1:0
#define csr_TxDQSDcaCoarseTTg0_MSB  9
#define csr_TxDQSDcaCoarseTTg0_LSB  8
#define csr_TxDQSDcaCoarseTTg0_MASK 0x300
#define csr_Dfi0Status_RANGE  12:0
#define csr_Dfi0Status_BITS   12:0
#define csr_Dfi0Status_MSB  12
#define csr_Dfi0Status_LSB  0
#define csr_Dfi0Status_MASK 0x1fff
#define csr_SequenceReg0b15s0_RANGE  15:0
#define csr_SequenceReg0b15s0_BITS   15:0
#define csr_SequenceReg0b15s0_MSB  15
#define csr_SequenceReg0b15s0_LSB  0
#define csr_SequenceReg0b15s0_MASK 0xffff
#define csr_SequenceReg0b100s1_RANGE  15:0
#define csr_SequenceReg0b100s1_BITS   15:0
#define csr_SequenceReg0b100s1_MSB  15
#define csr_SequenceReg0b100s1_LSB  0
#define csr_SequenceReg0b100s1_MASK 0xffff
#define csr_SequenceReg0b185s2_RANGE  10:0
#define csr_SequenceReg0b185s2_BITS   10:0
#define csr_SequenceReg0b185s2_MSB  10
#define csr_SequenceReg0b185s2_LSB  0
#define csr_SequenceReg0b185s2_MASK 0x7ff
#define csr_TxDQSDcaCtrlTTg1_RANGE  9:0
#define csr_TxDQSDcaCtrlTTg1_BITS   9:0
#define csr_TxDQSDcaCtrlTTg1_MSB  9
#define csr_TxDQSDcaCtrlTTg1_LSB  0
#define csr_TxDQSDcaCtrlTTg1_MASK 0x3ff
#define csr_TxDQSDcaFinePDTTg1_RANGE  3:0
#define csr_TxDQSDcaFinePDTTg1_BITS   3:0
#define csr_TxDQSDcaFinePDTTg1_MSB  3
#define csr_TxDQSDcaFinePDTTg1_LSB  0
#define csr_TxDQSDcaFinePDTTg1_MASK 0xf
#define csr_TxDQSDcaFinePUTTg1_RANGE  7:4
#define csr_TxDQSDcaFinePUTTg1_BITS   3:0
#define csr_TxDQSDcaFinePUTTg1_MSB  7
#define csr_TxDQSDcaFinePUTTg1_LSB  4
#define csr_TxDQSDcaFinePUTTg1_MASK 0xf0
#define csr_TxDQSDcaCoarseTTg1_RANGE  9:8
#define csr_TxDQSDcaCoarseTTg1_BITS   1:0
#define csr_TxDQSDcaCoarseTTg1_MSB  9
#define csr_TxDQSDcaCoarseTTg1_LSB  8
#define csr_TxDQSDcaCoarseTTg1_MASK 0x300
#define csr_Dfi1Status_RANGE  12:0
#define csr_Dfi1Status_BITS   12:0
#define csr_Dfi1Status_MSB  12
#define csr_Dfi1Status_LSB  0
#define csr_Dfi1Status_MASK 0x1fff
#define csr_SequenceReg0b15s1_RANGE  15:0
#define csr_SequenceReg0b15s1_BITS   15:0
#define csr_SequenceReg0b15s1_MSB  15
#define csr_SequenceReg0b15s1_LSB  0
#define csr_SequenceReg0b15s1_MASK 0xffff
#define csr_SequenceReg0b100s2_RANGE  10:0
#define csr_SequenceReg0b100s2_BITS   10:0
#define csr_SequenceReg0b100s2_MSB  10
#define csr_SequenceReg0b100s2_LSB  0
#define csr_SequenceReg0b100s2_MASK 0x7ff
#define csr_SequenceReg0b186s0_RANGE  15:0
#define csr_SequenceReg0b186s0_BITS   15:0
#define csr_SequenceReg0b186s0_MSB  15
#define csr_SequenceReg0b186s0_LSB  0
#define csr_SequenceReg0b186s0_MASK 0xffff
#define csr_TxDQSDcaCtrlCTg0_RANGE  9:0
#define csr_TxDQSDcaCtrlCTg0_BITS   9:0
#define csr_TxDQSDcaCtrlCTg0_MSB  9
#define csr_TxDQSDcaCtrlCTg0_LSB  0
#define csr_TxDQSDcaCtrlCTg0_MASK 0x3ff
#define csr_TxDQSDcaFinePDCTg0_RANGE  3:0
#define csr_TxDQSDcaFinePDCTg0_BITS   3:0
#define csr_TxDQSDcaFinePDCTg0_MSB  3
#define csr_TxDQSDcaFinePDCTg0_LSB  0
#define csr_TxDQSDcaFinePDCTg0_MASK 0xf
#define csr_TxDQSDcaFinePUCTg0_RANGE  7:4
#define csr_TxDQSDcaFinePUCTg0_BITS   3:0
#define csr_TxDQSDcaFinePUCTg0_MSB  7
#define csr_TxDQSDcaFinePUCTg0_LSB  4
#define csr_TxDQSDcaFinePUCTg0_MASK 0xf0
#define csr_TxDQSDcaCoarseCTg0_RANGE  9:8
#define csr_TxDQSDcaCoarseCTg0_BITS   1:0
#define csr_TxDQSDcaCoarseCTg0_MSB  9
#define csr_TxDQSDcaCoarseCTg0_LSB  8
#define csr_TxDQSDcaCoarseCTg0_MASK 0x300
#define csr_SequenceReg0b15s2_RANGE  10:0
#define csr_SequenceReg0b15s2_BITS   10:0
#define csr_SequenceReg0b15s2_MSB  10
#define csr_SequenceReg0b15s2_LSB  0
#define csr_SequenceReg0b15s2_MASK 0x7ff
#define csr_SequenceReg0b101s0_RANGE  15:0
#define csr_SequenceReg0b101s0_BITS   15:0
#define csr_SequenceReg0b101s0_MSB  15
#define csr_SequenceReg0b101s0_LSB  0
#define csr_SequenceReg0b101s0_MASK 0xffff
#define csr_SequenceReg0b186s1_RANGE  15:0
#define csr_SequenceReg0b186s1_BITS   15:0
#define csr_SequenceReg0b186s1_MSB  15
#define csr_SequenceReg0b186s1_LSB  0
#define csr_SequenceReg0b186s1_MASK 0xffff
#define csr_TxDQSDcaCtrlCTg1_RANGE  9:0
#define csr_TxDQSDcaCtrlCTg1_BITS   9:0
#define csr_TxDQSDcaCtrlCTg1_MSB  9
#define csr_TxDQSDcaCtrlCTg1_LSB  0
#define csr_TxDQSDcaCtrlCTg1_MASK 0x3ff
#define csr_TxDQSDcaFinePDCTg1_RANGE  3:0
#define csr_TxDQSDcaFinePDCTg1_BITS   3:0
#define csr_TxDQSDcaFinePDCTg1_MSB  3
#define csr_TxDQSDcaFinePDCTg1_LSB  0
#define csr_TxDQSDcaFinePDCTg1_MASK 0xf
#define csr_TxDQSDcaFinePUCTg1_RANGE  7:4
#define csr_TxDQSDcaFinePUCTg1_BITS   3:0
#define csr_TxDQSDcaFinePUCTg1_MSB  7
#define csr_TxDQSDcaFinePUCTg1_LSB  4
#define csr_TxDQSDcaFinePUCTg1_MASK 0xf0
#define csr_TxDQSDcaCoarseCTg1_RANGE  9:8
#define csr_TxDQSDcaCoarseCTg1_BITS   1:0
#define csr_TxDQSDcaCoarseCTg1_MSB  9
#define csr_TxDQSDcaCoarseCTg1_LSB  8
#define csr_TxDQSDcaCoarseCTg1_MASK 0x300
#define csr_SequenceReg0b16s0_RANGE  15:0
#define csr_SequenceReg0b16s0_BITS   15:0
#define csr_SequenceReg0b16s0_MSB  15
#define csr_SequenceReg0b16s0_LSB  0
#define csr_SequenceReg0b16s0_MASK 0xffff
#define csr_SequenceReg0b101s1_RANGE  15:0
#define csr_SequenceReg0b101s1_BITS   15:0
#define csr_SequenceReg0b101s1_MSB  15
#define csr_SequenceReg0b101s1_LSB  0
#define csr_SequenceReg0b101s1_MASK 0xffff
#define csr_SequenceReg0b186s2_RANGE  10:0
#define csr_SequenceReg0b186s2_BITS   10:0
#define csr_SequenceReg0b186s2_MSB  10
#define csr_SequenceReg0b186s2_LSB  0
#define csr_SequenceReg0b186s2_MASK 0x7ff
#define csr_TxWCKDcaCtrlTTg0_RANGE  9:0
#define csr_TxWCKDcaCtrlTTg0_BITS   9:0
#define csr_TxWCKDcaCtrlTTg0_MSB  9
#define csr_TxWCKDcaCtrlTTg0_LSB  0
#define csr_TxWCKDcaCtrlTTg0_MASK 0x3ff
#define csr_TxWCKDcaFinePDTTg0_RANGE  3:0
#define csr_TxWCKDcaFinePDTTg0_BITS   3:0
#define csr_TxWCKDcaFinePDTTg0_MSB  3
#define csr_TxWCKDcaFinePDTTg0_LSB  0
#define csr_TxWCKDcaFinePDTTg0_MASK 0xf
#define csr_TxWCKDcaFinePUTTg0_RANGE  7:4
#define csr_TxWCKDcaFinePUTTg0_BITS   3:0
#define csr_TxWCKDcaFinePUTTg0_MSB  7
#define csr_TxWCKDcaFinePUTTg0_LSB  4
#define csr_TxWCKDcaFinePUTTg0_MASK 0xf0
#define csr_TxWCKDcaCoarseTTg0_RANGE  9:8
#define csr_TxWCKDcaCoarseTTg0_BITS   1:0
#define csr_TxWCKDcaCoarseTTg0_MSB  9
#define csr_TxWCKDcaCoarseTTg0_LSB  8
#define csr_TxWCKDcaCoarseTTg0_MASK 0x300
#define csr_SequenceReg0b16s1_RANGE  15:0
#define csr_SequenceReg0b16s1_BITS   15:0
#define csr_SequenceReg0b16s1_MSB  15
#define csr_SequenceReg0b16s1_LSB  0
#define csr_SequenceReg0b16s1_MASK 0xffff
#define csr_SequenceReg0b101s2_RANGE  10:0
#define csr_SequenceReg0b101s2_BITS   10:0
#define csr_SequenceReg0b101s2_MSB  10
#define csr_SequenceReg0b101s2_LSB  0
#define csr_SequenceReg0b101s2_MASK 0x7ff
#define csr_SequenceReg0b187s0_RANGE  15:0
#define csr_SequenceReg0b187s0_BITS   15:0
#define csr_SequenceReg0b187s0_MSB  15
#define csr_SequenceReg0b187s0_LSB  0
#define csr_SequenceReg0b187s0_MASK 0xffff
#define csr_TxWCKDcaCtrlTTg1_RANGE  9:0
#define csr_TxWCKDcaCtrlTTg1_BITS   9:0
#define csr_TxWCKDcaCtrlTTg1_MSB  9
#define csr_TxWCKDcaCtrlTTg1_LSB  0
#define csr_TxWCKDcaCtrlTTg1_MASK 0x3ff
#define csr_TxWCKDcaFinePDTTg1_RANGE  3:0
#define csr_TxWCKDcaFinePDTTg1_BITS   3:0
#define csr_TxWCKDcaFinePDTTg1_MSB  3
#define csr_TxWCKDcaFinePDTTg1_LSB  0
#define csr_TxWCKDcaFinePDTTg1_MASK 0xf
#define csr_TxWCKDcaFinePUTTg1_RANGE  7:4
#define csr_TxWCKDcaFinePUTTg1_BITS   3:0
#define csr_TxWCKDcaFinePUTTg1_MSB  7
#define csr_TxWCKDcaFinePUTTg1_LSB  4
#define csr_TxWCKDcaFinePUTTg1_MASK 0xf0
#define csr_TxWCKDcaCoarseTTg1_RANGE  9:8
#define csr_TxWCKDcaCoarseTTg1_BITS   1:0
#define csr_TxWCKDcaCoarseTTg1_MSB  9
#define csr_TxWCKDcaCoarseTTg1_LSB  8
#define csr_TxWCKDcaCoarseTTg1_MASK 0x300
#define csr_PrbsGenCtl_RANGE  7:0
#define csr_PrbsGenCtl_BITS   7:0
#define csr_PrbsGenCtl_MSB  7
#define csr_PrbsGenCtl_LSB  0
#define csr_PrbsGenCtl_MASK 0xff
#define csr_PpgcMode_RANGE  0:0
#define csr_PpgcMode_BITS   0:0
#define csr_PpgcMode_MSB  0
#define csr_PpgcMode_LSB  0
#define csr_PpgcMode_MASK 0x1
#define csr_PpgcDmMode_RANGE  1:1
#define csr_PpgcDmMode_BITS   0:0
#define csr_PpgcDmMode_MSB  1
#define csr_PpgcDmMode_LSB  1
#define csr_PpgcDmMode_MASK 0x2
#define csr_PpgcLdffMode_RANGE  2:2
#define csr_PpgcLdffMode_BITS   0:0
#define csr_PpgcLdffMode_MSB  2
#define csr_PpgcLdffMode_LSB  2
#define csr_PpgcLdffMode_MASK 0x4
#define csr_PpgcSel23bPrbs_RANGE  3:3
#define csr_PpgcSel23bPrbs_BITS   0:0
#define csr_PpgcSel23bPrbs_MSB  3
#define csr_PpgcSel23bPrbs_LSB  3
#define csr_PpgcSel23bPrbs_MASK 0x8
#define csr_PpgcPatAdv_RANGE  5:4
#define csr_PpgcPatAdv_BITS   1:0
#define csr_PpgcPatAdv_MSB  5
#define csr_PpgcPatAdv_LSB  4
#define csr_PpgcPatAdv_MASK 0x30
#define csr_PpgcGenCtlRsvd0_RANGE  6:6
#define csr_PpgcGenCtlRsvd0_BITS   0:0
#define csr_PpgcGenCtlRsvd0_MSB  6
#define csr_PpgcGenCtlRsvd0_LSB  6
#define csr_PpgcGenCtlRsvd0_MASK 0x40
#define csr_Ppgc8bitMode_RANGE  7:7
#define csr_Ppgc8bitMode_BITS   0:0
#define csr_Ppgc8bitMode_MSB  7
#define csr_Ppgc8bitMode_LSB  7
#define csr_Ppgc8bitMode_MASK 0x80
#define csr_SequenceReg0b16s2_RANGE  10:0
#define csr_SequenceReg0b16s2_BITS   10:0
#define csr_SequenceReg0b16s2_MSB  10
#define csr_SequenceReg0b16s2_LSB  0
#define csr_SequenceReg0b16s2_MASK 0x7ff
#define csr_SequenceReg0b102s0_RANGE  15:0
#define csr_SequenceReg0b102s0_BITS   15:0
#define csr_SequenceReg0b102s0_MSB  15
#define csr_SequenceReg0b102s0_LSB  0
#define csr_SequenceReg0b102s0_MASK 0xffff
#define csr_SequenceReg0b187s1_RANGE  15:0
#define csr_SequenceReg0b187s1_BITS   15:0
#define csr_SequenceReg0b187s1_MSB  15
#define csr_SequenceReg0b187s1_LSB  0
#define csr_SequenceReg0b187s1_MASK 0xffff
#define csr_MemResetL_RANGE  1:0
#define csr_MemResetL_BITS   1:0
#define csr_MemResetL_MSB  1
#define csr_MemResetL_LSB  0
#define csr_MemResetL_MASK 0x3
#define csr_MemResetLValue_RANGE  0:0
#define csr_MemResetLValue_BITS   0:0
#define csr_MemResetLValue_MSB  0
#define csr_MemResetLValue_LSB  0
#define csr_MemResetLValue_MASK 0x1
#define csr_ProtectMemReset_RANGE  1:1
#define csr_ProtectMemReset_BITS   0:0
#define csr_ProtectMemReset_MSB  1
#define csr_ProtectMemReset_LSB  1
#define csr_ProtectMemReset_MASK 0x2
#define csr_ACDiffCtl_RANGE  3:0
#define csr_ACDiffCtl_BITS   3:0
#define csr_ACDiffCtl_MSB  3
#define csr_ACDiffCtl_LSB  0
#define csr_ACDiffCtl_MASK 0xf
#define csr_RxRsmResetCK_RANGE  0:0
#define csr_RxRsmResetCK_BITS   0:0
#define csr_RxRsmResetCK_MSB  0
#define csr_RxRsmResetCK_LSB  0
#define csr_RxRsmResetCK_MASK 0x1
#define csr_RxRsmCreditFifoWrInitCK_RANGE  1:1
#define csr_RxRsmCreditFifoWrInitCK_BITS   0:0
#define csr_RxRsmCreditFifoWrInitCK_MSB  1
#define csr_RxRsmCreditFifoWrInitCK_LSB  1
#define csr_RxRsmCreditFifoWrInitCK_MASK 0x2
#define csr_RxDqsRcvPDClkEnCK_RANGE  2:2
#define csr_RxDqsRcvPDClkEnCK_BITS   0:0
#define csr_RxDqsRcvPDClkEnCK_MSB  2
#define csr_RxDqsRcvPDClkEnCK_LSB  2
#define csr_RxDqsRcvPDClkEnCK_MASK 0x4
#define csr_RxDqsRcvPDClkEnTrackCK_RANGE  3:3
#define csr_RxDqsRcvPDClkEnTrackCK_BITS   0:0
#define csr_RxDqsRcvPDClkEnTrackCK_MSB  3
#define csr_RxDqsRcvPDClkEnTrackCK_LSB  3
#define csr_RxDqsRcvPDClkEnTrackCK_MASK 0x8
#define csr_TxWCKDcaCtrlCTg0_RANGE  9:0
#define csr_TxWCKDcaCtrlCTg0_BITS   9:0
#define csr_TxWCKDcaCtrlCTg0_MSB  9
#define csr_TxWCKDcaCtrlCTg0_LSB  0
#define csr_TxWCKDcaCtrlCTg0_MASK 0x3ff
#define csr_TxWCKDcaFinePDCTg0_RANGE  3:0
#define csr_TxWCKDcaFinePDCTg0_BITS   3:0
#define csr_TxWCKDcaFinePDCTg0_MSB  3
#define csr_TxWCKDcaFinePDCTg0_LSB  0
#define csr_TxWCKDcaFinePDCTg0_MASK 0xf
#define csr_TxWCKDcaFinePUCTg0_RANGE  7:4
#define csr_TxWCKDcaFinePUCTg0_BITS   3:0
#define csr_TxWCKDcaFinePUCTg0_MSB  7
#define csr_TxWCKDcaFinePUCTg0_LSB  4
#define csr_TxWCKDcaFinePUCTg0_MASK 0xf0
#define csr_TxWCKDcaCoarseCTg0_RANGE  9:8
#define csr_TxWCKDcaCoarseCTg0_BITS   1:0
#define csr_TxWCKDcaCoarseCTg0_MSB  9
#define csr_TxWCKDcaCoarseCTg0_LSB  8
#define csr_TxWCKDcaCoarseCTg0_MASK 0x300
#define csr_PrbsGenStateLo_RANGE  15:0
#define csr_PrbsGenStateLo_BITS   15:0
#define csr_PrbsGenStateLo_MSB  15
#define csr_PrbsGenStateLo_LSB  0
#define csr_PrbsGenStateLo_MASK 0xffff
#define csr_SequenceReg0b17s0_RANGE  15:0
#define csr_SequenceReg0b17s0_BITS   15:0
#define csr_SequenceReg0b17s0_MSB  15
#define csr_SequenceReg0b17s0_LSB  0
#define csr_SequenceReg0b17s0_MASK 0xffff
#define csr_SequenceReg0b102s1_RANGE  15:0
#define csr_SequenceReg0b102s1_BITS   15:0
#define csr_SequenceReg0b102s1_MSB  15
#define csr_SequenceReg0b102s1_LSB  0
#define csr_SequenceReg0b102s1_MASK 0xffff
#define csr_SequenceReg0b187s2_RANGE  10:0
#define csr_SequenceReg0b187s2_BITS   10:0
#define csr_SequenceReg0b187s2_MSB  10
#define csr_SequenceReg0b187s2_LSB  0
#define csr_SequenceReg0b187s2_MASK 0x7ff
#define csr_ClrPORMemReset_RANGE  0:0
#define csr_ClrPORMemReset_BITS   0:0
#define csr_ClrPORMemReset_MSB  0
#define csr_ClrPORMemReset_LSB  0
#define csr_ClrPORMemReset_MASK 0x1
#define csr_TxWCKDcaCtrlCTg1_RANGE  9:0
#define csr_TxWCKDcaCtrlCTg1_BITS   9:0
#define csr_TxWCKDcaCtrlCTg1_MSB  9
#define csr_TxWCKDcaCtrlCTg1_LSB  0
#define csr_TxWCKDcaCtrlCTg1_MASK 0x3ff
#define csr_TxWCKDcaFinePDCTg1_RANGE  3:0
#define csr_TxWCKDcaFinePDCTg1_BITS   3:0
#define csr_TxWCKDcaFinePDCTg1_MSB  3
#define csr_TxWCKDcaFinePDCTg1_LSB  0
#define csr_TxWCKDcaFinePDCTg1_MASK 0xf
#define csr_TxWCKDcaFinePUCTg1_RANGE  7:4
#define csr_TxWCKDcaFinePUCTg1_BITS   3:0
#define csr_TxWCKDcaFinePUCTg1_MSB  7
#define csr_TxWCKDcaFinePUCTg1_LSB  4
#define csr_TxWCKDcaFinePUCTg1_MASK 0xf0
#define csr_TxWCKDcaCoarseCTg1_RANGE  9:8
#define csr_TxWCKDcaCoarseCTg1_BITS   1:0
#define csr_TxWCKDcaCoarseCTg1_MSB  9
#define csr_TxWCKDcaCoarseCTg1_LSB  8
#define csr_TxWCKDcaCoarseCTg1_MASK 0x300
#define csr_PrbsGenStateHi_RANGE  6:0
#define csr_PrbsGenStateHi_BITS   6:0
#define csr_PrbsGenStateHi_MSB  6
#define csr_PrbsGenStateHi_LSB  0
#define csr_PrbsGenStateHi_MASK 0x7f
#define csr_SequenceReg0b17s1_RANGE  15:0
#define csr_SequenceReg0b17s1_BITS   15:0
#define csr_SequenceReg0b17s1_MSB  15
#define csr_SequenceReg0b17s1_LSB  0
#define csr_SequenceReg0b17s1_MASK 0xffff
#define csr_SequenceReg0b102s2_RANGE  10:0
#define csr_SequenceReg0b102s2_BITS   10:0
#define csr_SequenceReg0b102s2_MSB  10
#define csr_SequenceReg0b102s2_LSB  0
#define csr_SequenceReg0b102s2_MASK 0x7ff
#define csr_SequenceReg0b188s0_RANGE  15:0
#define csr_SequenceReg0b188s0_BITS   15:0
#define csr_SequenceReg0b188s0_MSB  15
#define csr_SequenceReg0b188s0_LSB  0
#define csr_SequenceReg0b188s0_MASK 0xffff
#define csr_RxWCKDcaCtrlTTg0_RANGE  9:0
#define csr_RxWCKDcaCtrlTTg0_BITS   9:0
#define csr_RxWCKDcaCtrlTTg0_MSB  9
#define csr_RxWCKDcaCtrlTTg0_LSB  0
#define csr_RxWCKDcaCtrlTTg0_MASK 0x3ff
#define csr_RxWCKDcaFinePDTTg0_RANGE  3:0
#define csr_RxWCKDcaFinePDTTg0_BITS   3:0
#define csr_RxWCKDcaFinePDTTg0_MSB  3
#define csr_RxWCKDcaFinePDTTg0_LSB  0
#define csr_RxWCKDcaFinePDTTg0_MASK 0xf
#define csr_RxWCKDcaFinePUTTg0_RANGE  7:4
#define csr_RxWCKDcaFinePUTTg0_BITS   3:0
#define csr_RxWCKDcaFinePUTTg0_MSB  7
#define csr_RxWCKDcaFinePUTTg0_LSB  4
#define csr_RxWCKDcaFinePUTTg0_MASK 0xf0
#define csr_RxWCKDcaCoarseTTg0_RANGE  9:8
#define csr_RxWCKDcaCoarseTTg0_BITS   1:0
#define csr_RxWCKDcaCoarseTTg0_MSB  9
#define csr_RxWCKDcaCoarseTTg0_LSB  8
#define csr_RxWCKDcaCoarseTTg0_MASK 0x300
#define csr_PrbsChkStateLo_RANGE  15:0
#define csr_PrbsChkStateLo_BITS   15:0
#define csr_PrbsChkStateLo_MSB  15
#define csr_PrbsChkStateLo_LSB  0
#define csr_PrbsChkStateLo_MASK 0xffff
#define csr_SequenceReg0b17s2_RANGE  10:0
#define csr_SequenceReg0b17s2_BITS   10:0
#define csr_SequenceReg0b17s2_MSB  10
#define csr_SequenceReg0b17s2_LSB  0
#define csr_SequenceReg0b17s2_MASK 0x7ff
#define csr_SequenceReg0b103s0_RANGE  15:0
#define csr_SequenceReg0b103s0_BITS   15:0
#define csr_SequenceReg0b103s0_MSB  15
#define csr_SequenceReg0b103s0_LSB  0
#define csr_SequenceReg0b103s0_MASK 0xffff
#define csr_SequenceReg0b188s1_RANGE  15:0
#define csr_SequenceReg0b188s1_BITS   15:0
#define csr_SequenceReg0b188s1_MSB  15
#define csr_SequenceReg0b188s1_LSB  0
#define csr_SequenceReg0b188s1_MASK 0xffff
#define csr_RxWCKDcaCtrlTTg1_RANGE  9:0
#define csr_RxWCKDcaCtrlTTg1_BITS   9:0
#define csr_RxWCKDcaCtrlTTg1_MSB  9
#define csr_RxWCKDcaCtrlTTg1_LSB  0
#define csr_RxWCKDcaCtrlTTg1_MASK 0x3ff
#define csr_RxWCKDcaFinePDTTg1_RANGE  3:0
#define csr_RxWCKDcaFinePDTTg1_BITS   3:0
#define csr_RxWCKDcaFinePDTTg1_MSB  3
#define csr_RxWCKDcaFinePDTTg1_LSB  0
#define csr_RxWCKDcaFinePDTTg1_MASK 0xf
#define csr_RxWCKDcaFinePUTTg1_RANGE  7:4
#define csr_RxWCKDcaFinePUTTg1_BITS   3:0
#define csr_RxWCKDcaFinePUTTg1_MSB  7
#define csr_RxWCKDcaFinePUTTg1_LSB  4
#define csr_RxWCKDcaFinePUTTg1_MASK 0xf0
#define csr_RxWCKDcaCoarseTTg1_RANGE  9:8
#define csr_RxWCKDcaCoarseTTg1_BITS   1:0
#define csr_RxWCKDcaCoarseTTg1_MSB  9
#define csr_RxWCKDcaCoarseTTg1_LSB  8
#define csr_RxWCKDcaCoarseTTg1_MASK 0x300
#define csr_PrbsChkStateHi_RANGE  6:0
#define csr_PrbsChkStateHi_BITS   6:0
#define csr_PrbsChkStateHi_MSB  6
#define csr_PrbsChkStateHi_LSB  0
#define csr_PrbsChkStateHi_MASK 0x7f
#define csr_SequenceReg0b18s0_RANGE  15:0
#define csr_SequenceReg0b18s0_BITS   15:0
#define csr_SequenceReg0b18s0_MSB  15
#define csr_SequenceReg0b18s0_LSB  0
#define csr_SequenceReg0b18s0_MASK 0xffff
#define csr_SequenceReg0b103s1_RANGE  15:0
#define csr_SequenceReg0b103s1_BITS   15:0
#define csr_SequenceReg0b103s1_MSB  15
#define csr_SequenceReg0b103s1_LSB  0
#define csr_SequenceReg0b103s1_MASK 0xffff
#define csr_SequenceReg0b188s2_RANGE  10:0
#define csr_SequenceReg0b188s2_BITS   10:0
#define csr_SequenceReg0b188s2_MSB  10
#define csr_SequenceReg0b188s2_LSB  0
#define csr_SequenceReg0b188s2_MASK 0x7ff
#define csr_RxWCKDcaCtrlCTg0_RANGE  9:0
#define csr_RxWCKDcaCtrlCTg0_BITS   9:0
#define csr_RxWCKDcaCtrlCTg0_MSB  9
#define csr_RxWCKDcaCtrlCTg0_LSB  0
#define csr_RxWCKDcaCtrlCTg0_MASK 0x3ff
#define csr_RxWCKDcaFinePDCTg0_RANGE  3:0
#define csr_RxWCKDcaFinePDCTg0_BITS   3:0
#define csr_RxWCKDcaFinePDCTg0_MSB  3
#define csr_RxWCKDcaFinePDCTg0_LSB  0
#define csr_RxWCKDcaFinePDCTg0_MASK 0xf
#define csr_RxWCKDcaFinePUCTg0_RANGE  7:4
#define csr_RxWCKDcaFinePUCTg0_BITS   3:0
#define csr_RxWCKDcaFinePUCTg0_MSB  7
#define csr_RxWCKDcaFinePUCTg0_LSB  4
#define csr_RxWCKDcaFinePUCTg0_MASK 0xf0
#define csr_RxWCKDcaCoarseCTg0_RANGE  9:8
#define csr_RxWCKDcaCoarseCTg0_BITS   1:0
#define csr_RxWCKDcaCoarseCTg0_MSB  9
#define csr_RxWCKDcaCoarseCTg0_LSB  8
#define csr_RxWCKDcaCoarseCTg0_MASK 0x300
#define csr_PrbsGenCtl1_RANGE  8:0
#define csr_PrbsGenCtl1_BITS   8:0
#define csr_PrbsGenCtl1_MSB  8
#define csr_PrbsGenCtl1_LSB  0
#define csr_PrbsGenCtl1_MASK 0x1ff
#define csr_PpgcModeLane_RANGE  8:0
#define csr_PpgcModeLane_BITS   8:0
#define csr_PpgcModeLane_MSB  8
#define csr_PpgcModeLane_LSB  0
#define csr_PpgcModeLane_MASK 0x1ff
#define csr_SequenceReg0b18s1_RANGE  15:0
#define csr_SequenceReg0b18s1_BITS   15:0
#define csr_SequenceReg0b18s1_MSB  15
#define csr_SequenceReg0b18s1_LSB  0
#define csr_SequenceReg0b18s1_MASK 0xffff
#define csr_SequenceReg0b103s2_RANGE  10:0
#define csr_SequenceReg0b103s2_BITS   10:0
#define csr_SequenceReg0b103s2_MSB  10
#define csr_SequenceReg0b103s2_LSB  0
#define csr_SequenceReg0b103s2_MASK 0x7ff
#define csr_SequenceReg0b189s0_RANGE  15:0
#define csr_SequenceReg0b189s0_BITS   15:0
#define csr_SequenceReg0b189s0_MSB  15
#define csr_SequenceReg0b189s0_LSB  0
#define csr_SequenceReg0b189s0_MASK 0xffff
#define csr_RxWCKDcaCtrlCTg1_RANGE  9:0
#define csr_RxWCKDcaCtrlCTg1_BITS   9:0
#define csr_RxWCKDcaCtrlCTg1_MSB  9
#define csr_RxWCKDcaCtrlCTg1_LSB  0
#define csr_RxWCKDcaCtrlCTg1_MASK 0x3ff
#define csr_RxWCKDcaFinePDCTg1_RANGE  3:0
#define csr_RxWCKDcaFinePDCTg1_BITS   3:0
#define csr_RxWCKDcaFinePDCTg1_MSB  3
#define csr_RxWCKDcaFinePDCTg1_LSB  0
#define csr_RxWCKDcaFinePDCTg1_MASK 0xf
#define csr_RxWCKDcaFinePUCTg1_RANGE  7:4
#define csr_RxWCKDcaFinePUCTg1_BITS   3:0
#define csr_RxWCKDcaFinePUCTg1_MSB  7
#define csr_RxWCKDcaFinePUCTg1_LSB  4
#define csr_RxWCKDcaFinePUCTg1_MASK 0xf0
#define csr_RxWCKDcaCoarseCTg1_RANGE  9:8
#define csr_RxWCKDcaCoarseCTg1_BITS   1:0
#define csr_RxWCKDcaCoarseCTg1_MSB  9
#define csr_RxWCKDcaCoarseCTg1_LSB  8
#define csr_RxWCKDcaCoarseCTg1_MASK 0x300
#define csr_SequenceReg0b18s2_RANGE  10:0
#define csr_SequenceReg0b18s2_BITS   10:0
#define csr_SequenceReg0b18s2_MSB  10
#define csr_SequenceReg0b18s2_LSB  0
#define csr_SequenceReg0b18s2_MASK 0x7ff
#define csr_SequenceReg0b104s0_RANGE  15:0
#define csr_SequenceReg0b104s0_BITS   15:0
#define csr_SequenceReg0b104s0_MSB  15
#define csr_SequenceReg0b104s0_LSB  0
#define csr_SequenceReg0b104s0_MASK 0xffff
#define csr_SequenceReg0b189s1_RANGE  15:0
#define csr_SequenceReg0b189s1_BITS   15:0
#define csr_SequenceReg0b189s1_MSB  15
#define csr_SequenceReg0b189s1_LSB  0
#define csr_SequenceReg0b189s1_MASK 0xffff
#define csr_TxDQDcaCtrlTg0_RANGE  1:0
#define csr_TxDQDcaCtrlTg0_BITS   1:0
#define csr_TxDQDcaCtrlTg0_MSB  1
#define csr_TxDQDcaCtrlTg0_LSB  0
#define csr_TxDQDcaCtrlTg0_MASK 0x3
#define csr_TxDQDcaCoarseTg0_RANGE  1:0
#define csr_TxDQDcaCoarseTg0_BITS   1:0
#define csr_TxDQDcaCoarseTg0_MSB  1
#define csr_TxDQDcaCoarseTg0_LSB  0
#define csr_TxDQDcaCoarseTg0_MASK 0x3
#define csr_SequenceReg0b19s0_RANGE  15:0
#define csr_SequenceReg0b19s0_BITS   15:0
#define csr_SequenceReg0b19s0_MSB  15
#define csr_SequenceReg0b19s0_LSB  0
#define csr_SequenceReg0b19s0_MASK 0xffff
#define csr_SequenceReg0b104s1_RANGE  15:0
#define csr_SequenceReg0b104s1_BITS   15:0
#define csr_SequenceReg0b104s1_MSB  15
#define csr_SequenceReg0b104s1_LSB  0
#define csr_SequenceReg0b104s1_MASK 0xffff
#define csr_SequenceReg0b189s2_RANGE  10:0
#define csr_SequenceReg0b189s2_BITS   10:0
#define csr_SequenceReg0b189s2_MSB  10
#define csr_SequenceReg0b189s2_LSB  0
#define csr_SequenceReg0b189s2_MASK 0x7ff
#define csr_TxDQDcaCtrlTg1_RANGE  1:0
#define csr_TxDQDcaCtrlTg1_BITS   1:0
#define csr_TxDQDcaCtrlTg1_MSB  1
#define csr_TxDQDcaCtrlTg1_LSB  0
#define csr_TxDQDcaCtrlTg1_MASK 0x3
#define csr_TxDQDcaCoarseTg1_RANGE  1:0
#define csr_TxDQDcaCoarseTg1_BITS   1:0
#define csr_TxDQDcaCoarseTg1_MSB  1
#define csr_TxDQDcaCoarseTg1_LSB  0
#define csr_TxDQDcaCoarseTg1_MASK 0x3
#define csr_SequenceReg0b19s1_RANGE  15:0
#define csr_SequenceReg0b19s1_BITS   15:0
#define csr_SequenceReg0b19s1_MSB  15
#define csr_SequenceReg0b19s1_LSB  0
#define csr_SequenceReg0b19s1_MASK 0xffff
#define csr_SequenceReg0b104s2_RANGE  10:0
#define csr_SequenceReg0b104s2_BITS   10:0
#define csr_SequenceReg0b104s2_MSB  10
#define csr_SequenceReg0b104s2_LSB  0
#define csr_SequenceReg0b104s2_MASK 0x7ff
#define csr_SequenceReg0b190s0_RANGE  15:0
#define csr_SequenceReg0b190s0_BITS   15:0
#define csr_SequenceReg0b190s0_MSB  15
#define csr_SequenceReg0b190s0_LSB  0
#define csr_SequenceReg0b190s0_MASK 0xffff
#define csr_SequenceReg0b19s2_RANGE  10:0
#define csr_SequenceReg0b19s2_BITS   10:0
#define csr_SequenceReg0b19s2_MSB  10
#define csr_SequenceReg0b19s2_LSB  0
#define csr_SequenceReg0b19s2_MASK 0x7ff
#define csr_SequenceReg0b105s0_RANGE  15:0
#define csr_SequenceReg0b105s0_BITS   15:0
#define csr_SequenceReg0b105s0_MSB  15
#define csr_SequenceReg0b105s0_LSB  0
#define csr_SequenceReg0b105s0_MASK 0xffff
#define csr_SequenceReg0b190s1_RANGE  15:0
#define csr_SequenceReg0b190s1_BITS   15:0
#define csr_SequenceReg0b190s1_MSB  15
#define csr_SequenceReg0b190s1_LSB  0
#define csr_SequenceReg0b190s1_MASK 0xffff
#define csr_SequenceReg0b20s0_RANGE  15:0
#define csr_SequenceReg0b20s0_BITS   15:0
#define csr_SequenceReg0b20s0_MSB  15
#define csr_SequenceReg0b20s0_LSB  0
#define csr_SequenceReg0b20s0_MASK 0xffff
#define csr_SequenceReg0b105s1_RANGE  15:0
#define csr_SequenceReg0b105s1_BITS   15:0
#define csr_SequenceReg0b105s1_MSB  15
#define csr_SequenceReg0b105s1_LSB  0
#define csr_SequenceReg0b105s1_MASK 0xffff
#define csr_SequenceReg0b190s2_RANGE  10:0
#define csr_SequenceReg0b190s2_BITS   10:0
#define csr_SequenceReg0b190s2_MSB  10
#define csr_SequenceReg0b190s2_LSB  0
#define csr_SequenceReg0b190s2_MASK 0x7ff
#define csr_SequenceReg0b20s1_RANGE  15:0
#define csr_SequenceReg0b20s1_BITS   15:0
#define csr_SequenceReg0b20s1_MSB  15
#define csr_SequenceReg0b20s1_LSB  0
#define csr_SequenceReg0b20s1_MASK 0xffff
#define csr_SequenceReg0b105s2_RANGE  10:0
#define csr_SequenceReg0b105s2_BITS   10:0
#define csr_SequenceReg0b105s2_MSB  10
#define csr_SequenceReg0b105s2_LSB  0
#define csr_SequenceReg0b105s2_MASK 0x7ff
#define csr_SequenceReg0b191s0_RANGE  15:0
#define csr_SequenceReg0b191s0_BITS   15:0
#define csr_SequenceReg0b191s0_MSB  15
#define csr_SequenceReg0b191s0_LSB  0
#define csr_SequenceReg0b191s0_MASK 0xffff
#define csr_SequenceReg0b20s2_RANGE  10:0
#define csr_SequenceReg0b20s2_BITS   10:0
#define csr_SequenceReg0b20s2_MSB  10
#define csr_SequenceReg0b20s2_LSB  0
#define csr_SequenceReg0b20s2_MASK 0x7ff
#define csr_SequenceReg0b106s0_RANGE  15:0
#define csr_SequenceReg0b106s0_BITS   15:0
#define csr_SequenceReg0b106s0_MSB  15
#define csr_SequenceReg0b106s0_LSB  0
#define csr_SequenceReg0b106s0_MASK 0xffff
#define csr_SequenceReg0b191s1_RANGE  15:0
#define csr_SequenceReg0b191s1_BITS   15:0
#define csr_SequenceReg0b191s1_MSB  15
#define csr_SequenceReg0b191s1_LSB  0
#define csr_SequenceReg0b191s1_MASK 0xffff
#define csr_SequenceReg0b21s0_RANGE  15:0
#define csr_SequenceReg0b21s0_BITS   15:0
#define csr_SequenceReg0b21s0_MSB  15
#define csr_SequenceReg0b21s0_LSB  0
#define csr_SequenceReg0b21s0_MASK 0xffff
#define csr_SequenceReg0b106s1_RANGE  15:0
#define csr_SequenceReg0b106s1_BITS   15:0
#define csr_SequenceReg0b106s1_MSB  15
#define csr_SequenceReg0b106s1_LSB  0
#define csr_SequenceReg0b106s1_MASK 0xffff
#define csr_SequenceReg0b191s2_RANGE  10:0
#define csr_SequenceReg0b191s2_BITS   10:0
#define csr_SequenceReg0b191s2_MSB  10
#define csr_SequenceReg0b191s2_LSB  0
#define csr_SequenceReg0b191s2_MASK 0x7ff
#define csr_SequenceReg0b21s1_RANGE  15:0
#define csr_SequenceReg0b21s1_BITS   15:0
#define csr_SequenceReg0b21s1_MSB  15
#define csr_SequenceReg0b21s1_LSB  0
#define csr_SequenceReg0b21s1_MASK 0xffff
#define csr_SequenceReg0b106s2_RANGE  10:0
#define csr_SequenceReg0b106s2_BITS   10:0
#define csr_SequenceReg0b106s2_MSB  10
#define csr_SequenceReg0b106s2_LSB  0
#define csr_SequenceReg0b106s2_MASK 0x7ff
#define csr_SequenceReg0b192s0_RANGE  15:0
#define csr_SequenceReg0b192s0_BITS   15:0
#define csr_SequenceReg0b192s0_MSB  15
#define csr_SequenceReg0b192s0_LSB  0
#define csr_SequenceReg0b192s0_MASK 0xffff
#define csr_PUBMODE_RANGE  0:0
#define csr_PUBMODE_BITS   0:0
#define csr_PUBMODE_MSB  0
#define csr_PUBMODE_LSB  0
#define csr_PUBMODE_MASK 0x1
#define csr_HwtMemSrc_RANGE  0:0
#define csr_HwtMemSrc_BITS   0:0
#define csr_HwtMemSrc_MSB  0
#define csr_HwtMemSrc_LSB  0
#define csr_HwtMemSrc_MASK 0x1
#define csr_SequenceReg0b21s2_RANGE  10:0
#define csr_SequenceReg0b21s2_BITS   10:0
#define csr_SequenceReg0b21s2_MSB  10
#define csr_SequenceReg0b21s2_LSB  0
#define csr_SequenceReg0b21s2_MASK 0x7ff
#define csr_SequenceReg0b107s0_RANGE  15:0
#define csr_SequenceReg0b107s0_BITS   15:0
#define csr_SequenceReg0b107s0_MSB  15
#define csr_SequenceReg0b107s0_LSB  0
#define csr_SequenceReg0b107s0_MASK 0xffff
#define csr_SequenceReg0b192s1_RANGE  15:0
#define csr_SequenceReg0b192s1_BITS   15:0
#define csr_SequenceReg0b192s1_MSB  15
#define csr_SequenceReg0b192s1_LSB  0
#define csr_SequenceReg0b192s1_MASK 0xffff
#define csr_SequenceReg0b22s0_RANGE  15:0
#define csr_SequenceReg0b22s0_BITS   15:0
#define csr_SequenceReg0b22s0_MSB  15
#define csr_SequenceReg0b22s0_LSB  0
#define csr_SequenceReg0b22s0_MASK 0xffff
#define csr_SequenceReg0b107s1_RANGE  15:0
#define csr_SequenceReg0b107s1_BITS   15:0
#define csr_SequenceReg0b107s1_MSB  15
#define csr_SequenceReg0b107s1_LSB  0
#define csr_SequenceReg0b107s1_MASK 0xffff
#define csr_SequenceReg0b192s2_RANGE  10:0
#define csr_SequenceReg0b192s2_BITS   10:0
#define csr_SequenceReg0b192s2_MSB  10
#define csr_SequenceReg0b192s2_LSB  0
#define csr_SequenceReg0b192s2_MASK 0x7ff
#define csr_RxDfe0FifoInfo_RANGE  15:0
#define csr_RxDfe0FifoInfo_BITS   15:0
#define csr_RxDfe0FifoInfo_MSB  15
#define csr_RxDfe0FifoInfo_LSB  0
#define csr_RxDfe0FifoInfo_MASK 0xffff
#define csr_RxDfe0FifoWrLocEvn_RANGE  4:0
#define csr_RxDfe0FifoWrLocEvn_BITS   4:0
#define csr_RxDfe0FifoWrLocEvn_MSB  4
#define csr_RxDfe0FifoWrLocEvn_LSB  0
#define csr_RxDfe0FifoWrLocEvn_MASK 0x1f
#define csr_RxDfe0FifoWrLocOdd_RANGE  9:5
#define csr_RxDfe0FifoWrLocOdd_BITS   4:0
#define csr_RxDfe0FifoWrLocOdd_MSB  9
#define csr_RxDfe0FifoWrLocOdd_LSB  5
#define csr_RxDfe0FifoWrLocOdd_MASK 0x3e0
#define csr_RxDfe0FifoRdLoc_RANGE  15:10
#define csr_RxDfe0FifoRdLoc_BITS   5:0
#define csr_RxDfe0FifoRdLoc_MSB  15
#define csr_RxDfe0FifoRdLoc_LSB  10
#define csr_RxDfe0FifoRdLoc_MASK 0xfc00
#define csr_DllTrainParam_RANGE  3:0
#define csr_DllTrainParam_BITS   3:0
#define csr_DllTrainParam_MSB  3
#define csr_DllTrainParam_LSB  0
#define csr_DllTrainParam_MASK 0xf
#define csr_ExtendPhdTime_RANGE  1:0
#define csr_ExtendPhdTime_BITS   1:0
#define csr_ExtendPhdTime_MSB  1
#define csr_ExtendPhdTime_LSB  0
#define csr_ExtendPhdTime_MASK 0x3
#define csr_RxReplicaExtendPhdTime_RANGE  3:2
#define csr_RxReplicaExtendPhdTime_BITS   1:0
#define csr_RxReplicaExtendPhdTime_MSB  3
#define csr_RxReplicaExtendPhdTime_LSB  2
#define csr_RxReplicaExtendPhdTime_MASK 0xc
#define csr_SequenceReg0b22s1_RANGE  15:0
#define csr_SequenceReg0b22s1_BITS   15:0
#define csr_SequenceReg0b22s1_MSB  15
#define csr_SequenceReg0b22s1_LSB  0
#define csr_SequenceReg0b22s1_MASK 0xffff
#define csr_SequenceReg0b107s2_RANGE  10:0
#define csr_SequenceReg0b107s2_BITS   10:0
#define csr_SequenceReg0b107s2_MSB  10
#define csr_SequenceReg0b107s2_LSB  0
#define csr_SequenceReg0b107s2_MASK 0x7ff
#define csr_SequenceReg0b193s0_RANGE  15:0
#define csr_SequenceReg0b193s0_BITS   15:0
#define csr_SequenceReg0b193s0_MSB  15
#define csr_SequenceReg0b193s0_LSB  0
#define csr_SequenceReg0b193s0_MASK 0xffff
#define csr_RxDfe1FifoInfo_RANGE  15:0
#define csr_RxDfe1FifoInfo_BITS   15:0
#define csr_RxDfe1FifoInfo_MSB  15
#define csr_RxDfe1FifoInfo_LSB  0
#define csr_RxDfe1FifoInfo_MASK 0xffff
#define csr_RxDfe1FifoWrLocEvn_RANGE  4:0
#define csr_RxDfe1FifoWrLocEvn_BITS   4:0
#define csr_RxDfe1FifoWrLocEvn_MSB  4
#define csr_RxDfe1FifoWrLocEvn_LSB  0
#define csr_RxDfe1FifoWrLocEvn_MASK 0x1f
#define csr_RxDfe1FifoWrLocOdd_RANGE  9:5
#define csr_RxDfe1FifoWrLocOdd_BITS   4:0
#define csr_RxDfe1FifoWrLocOdd_MSB  9
#define csr_RxDfe1FifoWrLocOdd_LSB  5
#define csr_RxDfe1FifoWrLocOdd_MASK 0x3e0
#define csr_RxDfe1FifoRdLoc_RANGE  15:10
#define csr_RxDfe1FifoRdLoc_BITS   5:0
#define csr_RxDfe1FifoRdLoc_MSB  15
#define csr_RxDfe1FifoRdLoc_LSB  10
#define csr_RxDfe1FifoRdLoc_MASK 0xfc00
#define csr_RxReplicaLcdlDbgCntl_RANGE  11:0
#define csr_RxReplicaLcdlDbgCntl_BITS   11:0
#define csr_RxReplicaLcdlDbgCntl_MSB  11
#define csr_RxReplicaLcdlDbgCntl_LSB  0
#define csr_RxReplicaLcdlDbgCntl_MASK 0xfff
#define csr_RxReplicaLcdlFineOvrVal_RANGE  8:0
#define csr_RxReplicaLcdlFineOvrVal_BITS   8:0
#define csr_RxReplicaLcdlFineOvrVal_MSB  8
#define csr_RxReplicaLcdlFineOvrVal_LSB  0
#define csr_RxReplicaLcdlFineOvrVal_MASK 0x1ff
#define csr_RxReplicaLcdlFineOvr_RANGE  9:9
#define csr_RxReplicaLcdlFineOvr_BITS   0:0
#define csr_RxReplicaLcdlFineOvr_MSB  9
#define csr_RxReplicaLcdlFineOvr_LSB  9
#define csr_RxReplicaLcdlFineOvr_MASK 0x200
#define csr_RxReplicaLcdlFineSnap_RANGE  10:10
#define csr_RxReplicaLcdlFineSnap_BITS   0:0
#define csr_RxReplicaLcdlFineSnap_MSB  10
#define csr_RxReplicaLcdlFineSnap_LSB  10
#define csr_RxReplicaLcdlFineSnap_MASK 0x400
#define csr_RxReplicaLcdlTstEnable_RANGE  11:11
#define csr_RxReplicaLcdlTstEnable_BITS   0:0
#define csr_RxReplicaLcdlTstEnable_MSB  11
#define csr_RxReplicaLcdlTstEnable_LSB  11
#define csr_RxReplicaLcdlTstEnable_MASK 0x800
#define csr_HwtLpCsEnA_RANGE  1:0
#define csr_HwtLpCsEnA_BITS   1:0
#define csr_HwtLpCsEnA_MSB  1
#define csr_HwtLpCsEnA_LSB  0
#define csr_HwtLpCsEnA_MASK 0x3
#define csr_SequenceReg0b22s2_RANGE  10:0
#define csr_SequenceReg0b22s2_BITS   10:0
#define csr_SequenceReg0b22s2_MSB  10
#define csr_SequenceReg0b22s2_LSB  0
#define csr_SequenceReg0b22s2_MASK 0x7ff
#define csr_SequenceReg0b108s0_RANGE  15:0
#define csr_SequenceReg0b108s0_BITS   15:0
#define csr_SequenceReg0b108s0_MSB  15
#define csr_SequenceReg0b108s0_LSB  0
#define csr_SequenceReg0b108s0_MASK 0xffff
#define csr_SequenceReg0b193s1_RANGE  15:0
#define csr_SequenceReg0b193s1_BITS   15:0
#define csr_SequenceReg0b193s1_MSB  15
#define csr_SequenceReg0b193s1_LSB  0
#define csr_SequenceReg0b193s1_MASK 0xffff
#define csr_RxFifoVisibility_RANGE  9:0
#define csr_RxFifoVisibility_BITS   9:0
#define csr_RxFifoVisibility_MSB  9
#define csr_RxFifoVisibility_LSB  0
#define csr_RxFifoVisibility_MASK 0x3ff
#define csr_RxFifoVisRdPtr_RANGE  5:0
#define csr_RxFifoVisRdPtr_BITS   5:0
#define csr_RxFifoVisRdPtr_MSB  5
#define csr_RxFifoVisRdPtr_LSB  0
#define csr_RxFifoVisRdPtr_MASK 0x3f
#define csr_RxFifoVisRdEnDfe0_RANGE  6:6
#define csr_RxFifoVisRdEnDfe0_BITS   0:0
#define csr_RxFifoVisRdEnDfe0_MSB  6
#define csr_RxFifoVisRdEnDfe0_LSB  6
#define csr_RxFifoVisRdEnDfe0_MASK 0x40
#define csr_RxFifoVisRdEnDfe1_RANGE  7:7
#define csr_RxFifoVisRdEnDfe1_BITS   0:0
#define csr_RxFifoVisRdEnDfe1_MSB  7
#define csr_RxFifoVisRdEnDfe1_LSB  7
#define csr_RxFifoVisRdEnDfe1_MASK 0x80
#define csr_RxFifoObsSel_RANGE  8:8
#define csr_RxFifoObsSel_BITS   0:0
#define csr_RxFifoObsSel_MSB  8
#define csr_RxFifoObsSel_LSB  8
#define csr_RxFifoObsSel_MASK 0x100
#define csr_RxFifoObsSelOvrd_RANGE  9:9
#define csr_RxFifoObsSelOvrd_BITS   0:0
#define csr_RxFifoObsSelOvrd_MSB  9
#define csr_RxFifoObsSelOvrd_LSB  9
#define csr_RxFifoObsSelOvrd_MASK 0x200
#define csr_RxReplicaLcdlDbgCntl2_RANGE  4:0
#define csr_RxReplicaLcdlDbgCntl2_BITS   4:0
#define csr_RxReplicaLcdlDbgCntl2_MSB  4
#define csr_RxReplicaLcdlDbgCntl2_LSB  0
#define csr_RxReplicaLcdlDbgCntl2_MASK 0x1f
#define csr_RxReplicaLcdlStickyUnlockThreshold_RANGE  4:0
#define csr_RxReplicaLcdlStickyUnlockThreshold_BITS   4:0
#define csr_RxReplicaLcdlStickyUnlockThreshold_MSB  4
#define csr_RxReplicaLcdlStickyUnlockThreshold_LSB  0
#define csr_RxReplicaLcdlStickyUnlockThreshold_MASK 0x1f
#define csr_HwtLpCsEnB_RANGE  1:0
#define csr_HwtLpCsEnB_BITS   1:0
#define csr_HwtLpCsEnB_MSB  1
#define csr_HwtLpCsEnB_LSB  0
#define csr_HwtLpCsEnB_MASK 0x3
#define csr_SequenceReg0b23s0_RANGE  15:0
#define csr_SequenceReg0b23s0_BITS   15:0
#define csr_SequenceReg0b23s0_MSB  15
#define csr_SequenceReg0b23s0_LSB  0
#define csr_SequenceReg0b23s0_MASK 0xffff
#define csr_SequenceReg0b108s1_RANGE  15:0
#define csr_SequenceReg0b108s1_BITS   15:0
#define csr_SequenceReg0b108s1_MSB  15
#define csr_SequenceReg0b108s1_LSB  0
#define csr_SequenceReg0b108s1_MASK 0xffff
#define csr_SequenceReg0b193s2_RANGE  10:0
#define csr_SequenceReg0b193s2_BITS   10:0
#define csr_SequenceReg0b193s2_MSB  10
#define csr_SequenceReg0b193s2_LSB  0
#define csr_SequenceReg0b193s2_MASK 0x7ff
#define csr_RxDfe0FifoContents_RANGE  7:0
#define csr_RxDfe0FifoContents_BITS   7:0
#define csr_RxDfe0FifoContents_MSB  7
#define csr_RxDfe0FifoContents_LSB  0
#define csr_RxDfe0FifoContents_MASK 0xff
#define csr_RxReplicaLcdlStatus_RANGE  12:0
#define csr_RxReplicaLcdlStatus_BITS   12:0
#define csr_RxReplicaLcdlStatus_MSB  12
#define csr_RxReplicaLcdlStatus_LSB  0
#define csr_RxReplicaLcdlStatus_MASK 0x1fff
#define csr_RxReplicaLcdlFineSnapVal_RANGE  8:0
#define csr_RxReplicaLcdlFineSnapVal_BITS   8:0
#define csr_RxReplicaLcdlFineSnapVal_MSB  8
#define csr_RxReplicaLcdlFineSnapVal_LSB  0
#define csr_RxReplicaLcdlFineSnapVal_MASK 0x1ff
#define csr_RxReplicaLcdlPhdSnapVal_RANGE  9:9
#define csr_RxReplicaLcdlPhdSnapVal_BITS   0:0
#define csr_RxReplicaLcdlPhdSnapVal_MSB  9
#define csr_RxReplicaLcdlPhdSnapVal_LSB  9
#define csr_RxReplicaLcdlPhdSnapVal_MASK 0x200
#define csr_RxReplicaLcdlStickyLock_RANGE  10:10
#define csr_RxReplicaLcdlStickyLock_BITS   0:0
#define csr_RxReplicaLcdlStickyLock_MSB  10
#define csr_RxReplicaLcdlStickyLock_LSB  10
#define csr_RxReplicaLcdlStickyLock_MASK 0x400
#define csr_RxReplicaLcdlStickyUnlock_RANGE  11:11
#define csr_RxReplicaLcdlStickyUnlock_BITS   0:0
#define csr_RxReplicaLcdlStickyUnlock_MSB  11
#define csr_RxReplicaLcdlStickyUnlock_LSB  11
#define csr_RxReplicaLcdlStickyUnlock_MASK 0x800
#define csr_RxReplicaLcdlLiveLock_RANGE  12:12
#define csr_RxReplicaLcdlLiveLock_BITS   0:0
#define csr_RxReplicaLcdlLiveLock_MSB  12
#define csr_RxReplicaLcdlLiveLock_LSB  12
#define csr_RxReplicaLcdlLiveLock_MASK 0x1000
#define csr_HwtLpCsEnBypass_RANGE  0:0
#define csr_HwtLpCsEnBypass_BITS   0:0
#define csr_HwtLpCsEnBypass_MSB  0
#define csr_HwtLpCsEnBypass_LSB  0
#define csr_HwtLpCsEnBypass_MASK 0x1
#define csr_SequenceReg0b23s1_RANGE  15:0
#define csr_SequenceReg0b23s1_BITS   15:0
#define csr_SequenceReg0b23s1_MSB  15
#define csr_SequenceReg0b23s1_LSB  0
#define csr_SequenceReg0b23s1_MASK 0xffff
#define csr_SequenceReg0b108s2_RANGE  10:0
#define csr_SequenceReg0b108s2_BITS   10:0
#define csr_SequenceReg0b108s2_MSB  10
#define csr_SequenceReg0b108s2_LSB  0
#define csr_SequenceReg0b108s2_MASK 0x7ff
#define csr_SequenceReg0b194s0_RANGE  15:0
#define csr_SequenceReg0b194s0_BITS   15:0
#define csr_SequenceReg0b194s0_MSB  15
#define csr_SequenceReg0b194s0_LSB  0
#define csr_SequenceReg0b194s0_MASK 0xffff
#define csr_RxDfe1FifoContents_RANGE  7:0
#define csr_RxDfe1FifoContents_BITS   7:0
#define csr_RxDfe1FifoContents_MSB  7
#define csr_RxDfe1FifoContents_LSB  0
#define csr_RxDfe1FifoContents_MASK 0xff
#define csr_RxReplicaLcdlStatus2_RANGE  4:0
#define csr_RxReplicaLcdlStatus2_BITS   4:0
#define csr_RxReplicaLcdlStatus2_MSB  4
#define csr_RxReplicaLcdlStatus2_LSB  0
#define csr_RxReplicaLcdlStatus2_MASK 0x1f
#define csr_RxReplicaLcdlCntSamePhdSnapVal_RANGE  4:0
#define csr_RxReplicaLcdlCntSamePhdSnapVal_BITS   4:0
#define csr_RxReplicaLcdlCntSamePhdSnapVal_MSB  4
#define csr_RxReplicaLcdlCntSamePhdSnapVal_LSB  0
#define csr_RxReplicaLcdlCntSamePhdSnapVal_MASK 0x1f
#define csr_SequenceReg0b23s2_RANGE  10:0
#define csr_SequenceReg0b23s2_BITS   10:0
#define csr_SequenceReg0b23s2_MSB  10
#define csr_SequenceReg0b23s2_LSB  0
#define csr_SequenceReg0b23s2_MASK 0x7ff
#define csr_SequenceReg0b109s0_RANGE  15:0
#define csr_SequenceReg0b109s0_BITS   15:0
#define csr_SequenceReg0b109s0_MSB  15
#define csr_SequenceReg0b109s0_LSB  0
#define csr_SequenceReg0b109s0_MASK 0xffff
#define csr_SequenceReg0b194s1_RANGE  15:0
#define csr_SequenceReg0b194s1_BITS   15:0
#define csr_SequenceReg0b194s1_MSB  15
#define csr_SequenceReg0b194s1_LSB  0
#define csr_SequenceReg0b194s1_MASK 0xffff
#define csr_WckDiffCtl_RANGE  3:0
#define csr_WckDiffCtl_BITS   3:0
#define csr_WckDiffCtl_MSB  3
#define csr_WckDiffCtl_LSB  0
#define csr_WckDiffCtl_MASK 0xf
#define csr_RxRsmResetWCK_RANGE  0:0
#define csr_RxRsmResetWCK_BITS   0:0
#define csr_RxRsmResetWCK_MSB  0
#define csr_RxRsmResetWCK_LSB  0
#define csr_RxRsmResetWCK_MASK 0x1
#define csr_RxRsmCreditFifoWrInitWCK_RANGE  1:1
#define csr_RxRsmCreditFifoWrInitWCK_BITS   0:0
#define csr_RxRsmCreditFifoWrInitWCK_MSB  1
#define csr_RxRsmCreditFifoWrInitWCK_LSB  1
#define csr_RxRsmCreditFifoWrInitWCK_MASK 0x2
#define csr_RxDqsRcvPDClkEnWCK_RANGE  2:2
#define csr_RxDqsRcvPDClkEnWCK_BITS   0:0
#define csr_RxDqsRcvPDClkEnWCK_MSB  2
#define csr_RxDqsRcvPDClkEnWCK_LSB  2
#define csr_RxDqsRcvPDClkEnWCK_MASK 0x4
#define csr_RxDqsRcvPDClkEnTrackWCK_RANGE  3:3
#define csr_RxDqsRcvPDClkEnTrackWCK_BITS   0:0
#define csr_RxDqsRcvPDClkEnTrackWCK_MSB  3
#define csr_RxDqsRcvPDClkEnTrackWCK_LSB  3
#define csr_RxDqsRcvPDClkEnTrackWCK_MASK 0x8
#define csr_RxReplicaDllGainCtl_RANGE  7:0
#define csr_RxReplicaDllGainCtl_BITS   7:0
#define csr_RxReplicaDllGainCtl_MSB  7
#define csr_RxReplicaDllGainCtl_LSB  0
#define csr_RxReplicaDllGainCtl_MASK 0xff
#define csr_RxReplicaDllGainIV_RANGE  3:0
#define csr_RxReplicaDllGainIV_BITS   3:0
#define csr_RxReplicaDllGainIV_MSB  3
#define csr_RxReplicaDllGainIV_LSB  0
#define csr_RxReplicaDllGainIV_MASK 0xf
#define csr_RxReplicaDllGainTV_RANGE  7:4
#define csr_RxReplicaDllGainTV_BITS   3:0
#define csr_RxReplicaDllGainTV_MSB  7
#define csr_RxReplicaDllGainTV_LSB  4
#define csr_RxReplicaDllGainTV_MASK 0xf0
#define csr_SequenceReg0b24s0_RANGE  15:0
#define csr_SequenceReg0b24s0_BITS   15:0
#define csr_SequenceReg0b24s0_MSB  15
#define csr_SequenceReg0b24s0_LSB  0
#define csr_SequenceReg0b24s0_MASK 0xffff
#define csr_SequenceReg0b109s1_RANGE  15:0
#define csr_SequenceReg0b109s1_BITS   15:0
#define csr_SequenceReg0b109s1_MSB  15
#define csr_SequenceReg0b109s1_LSB  0
#define csr_SequenceReg0b109s1_MASK 0xffff
#define csr_SequenceReg0b194s2_RANGE  10:0
#define csr_SequenceReg0b194s2_BITS   10:0
#define csr_SequenceReg0b194s2_MSB  10
#define csr_SequenceReg0b194s2_LSB  0
#define csr_SequenceReg0b194s2_MASK 0x7ff
#define csr_HwtCtrl_RANGE  0:0
#define csr_HwtCtrl_BITS   0:0
#define csr_HwtCtrl_MSB  0
#define csr_HwtCtrl_LSB  0
#define csr_HwtCtrl_MASK 0x1
#define csr_HwtDBIInvert_RANGE  0:0
#define csr_HwtDBIInvert_BITS   0:0
#define csr_HwtDBIInvert_MSB  0
#define csr_HwtDBIInvert_LSB  0
#define csr_HwtDBIInvert_MASK 0x1
#define csr_SequenceReg0b24s1_RANGE  15:0
#define csr_SequenceReg0b24s1_BITS   15:0
#define csr_SequenceReg0b24s1_MSB  15
#define csr_SequenceReg0b24s1_LSB  0
#define csr_SequenceReg0b24s1_MASK 0xffff
#define csr_SequenceReg0b109s2_RANGE  10:0
#define csr_SequenceReg0b109s2_BITS   10:0
#define csr_SequenceReg0b109s2_MSB  10
#define csr_SequenceReg0b109s2_LSB  0
#define csr_SequenceReg0b109s2_MASK 0x7ff
#define csr_SequenceReg0b195s0_RANGE  15:0
#define csr_SequenceReg0b195s0_BITS   15:0
#define csr_SequenceReg0b195s0_MSB  15
#define csr_SequenceReg0b195s0_LSB  0
#define csr_SequenceReg0b195s0_MASK 0xffff
#define csr_RxReplicaDllLockParam_RANGE  8:0
#define csr_RxReplicaDllLockParam_BITS   8:0
#define csr_RxReplicaDllLockParam_MSB  8
#define csr_RxReplicaDllLockParam_LSB  0
#define csr_RxReplicaDllLockParam_MASK 0x1ff
#define csr_RxReplicaLcdlSeed_RANGE  8:0
#define csr_RxReplicaLcdlSeed_BITS   8:0
#define csr_RxReplicaLcdlSeed_MSB  8
#define csr_RxReplicaLcdlSeed_LSB  0
#define csr_RxReplicaLcdlSeed_MASK 0x1ff
#define csr_SequenceReg0b24s2_RANGE  10:0
#define csr_SequenceReg0b24s2_BITS   10:0
#define csr_SequenceReg0b24s2_MSB  10
#define csr_SequenceReg0b24s2_LSB  0
#define csr_SequenceReg0b24s2_MASK 0x7ff
#define csr_SequenceReg0b110s0_RANGE  15:0
#define csr_SequenceReg0b110s0_BITS   15:0
#define csr_SequenceReg0b110s0_MSB  15
#define csr_SequenceReg0b110s0_LSB  0
#define csr_SequenceReg0b110s0_MASK 0xffff
#define csr_SequenceReg0b195s1_RANGE  15:0
#define csr_SequenceReg0b195s1_BITS   15:0
#define csr_SequenceReg0b195s1_MSB  15
#define csr_SequenceReg0b195s1_LSB  0
#define csr_SequenceReg0b195s1_MASK 0xffff
#define csr_DllControl_RANGE  2:0
#define csr_DllControl_BITS   2:0
#define csr_DllControl_MSB  2
#define csr_DllControl_LSB  0
#define csr_DllControl_MASK 0x7
#define csr_DllResetRelock_RANGE  0:0
#define csr_DllResetRelock_BITS   0:0
#define csr_DllResetRelock_MSB  0
#define csr_DllResetRelock_LSB  0
#define csr_DllResetRelock_MASK 0x1
#define csr_DllResetSlave_RANGE  1:1
#define csr_DllResetSlave_BITS   0:0
#define csr_DllResetSlave_MSB  1
#define csr_DllResetSlave_LSB  1
#define csr_DllResetSlave_MASK 0x2
#define csr_DllResetRSVD_RANGE  2:2
#define csr_DllResetRSVD_BITS   0:0
#define csr_DllResetRSVD_MSB  2
#define csr_DllResetRSVD_LSB  2
#define csr_DllResetRSVD_MASK 0x4
#define csr_RxReplicaLcdlCalPhase_RANGE  8:0
#define csr_RxReplicaLcdlCalPhase_BITS   8:0
#define csr_RxReplicaLcdlCalPhase_MSB  8
#define csr_RxReplicaLcdlCalPhase_LSB  0
#define csr_RxReplicaLcdlCalPhase_MASK 0x1ff
#define csr_SequenceReg0b25s0_RANGE  15:0
#define csr_SequenceReg0b25s0_BITS   15:0
#define csr_SequenceReg0b25s0_MSB  15
#define csr_SequenceReg0b25s0_LSB  0
#define csr_SequenceReg0b25s0_MASK 0xffff
#define csr_SequenceReg0b110s1_RANGE  15:0
#define csr_SequenceReg0b110s1_BITS   15:0
#define csr_SequenceReg0b110s1_MSB  15
#define csr_SequenceReg0b110s1_LSB  0
#define csr_SequenceReg0b110s1_MASK 0xffff
#define csr_SequenceReg0b195s2_RANGE  10:0
#define csr_SequenceReg0b195s2_BITS   10:0
#define csr_SequenceReg0b195s2_MSB  10
#define csr_SequenceReg0b195s2_LSB  0
#define csr_SequenceReg0b195s2_MASK 0x7ff
#define csr_PulseDllUpdatePhase_RANGE  7:0
#define csr_PulseDllUpdatePhase_BITS   7:0
#define csr_PulseDllUpdatePhase_MSB  7
#define csr_PulseDllUpdatePhase_LSB  0
#define csr_PulseDllUpdatePhase_MASK 0xff
#define csr_PulseDbyteDllUpdatePhase_RANGE  0:0
#define csr_PulseDbyteDllUpdatePhase_BITS   0:0
#define csr_PulseDbyteDllUpdatePhase_MSB  0
#define csr_PulseDbyteDllUpdatePhase_LSB  0
#define csr_PulseDbyteDllUpdatePhase_MASK 0x1
#define csr_PulseACkDllUpdatePhase_RANGE  1:1
#define csr_PulseACkDllUpdatePhase_BITS   0:0
#define csr_PulseACkDllUpdatePhase_MSB  1
#define csr_PulseACkDllUpdatePhase_LSB  1
#define csr_PulseACkDllUpdatePhase_MASK 0x2
#define csr_PulseACaDllUpdatePhase_RANGE  2:2
#define csr_PulseACaDllUpdatePhase_BITS   0:0
#define csr_PulseACaDllUpdatePhase_MSB  2
#define csr_PulseACaDllUpdatePhase_LSB  2
#define csr_PulseACaDllUpdatePhase_MASK 0x4
#define csr_UpdatePhaseDestReserved_RANGE  5:3
#define csr_UpdatePhaseDestReserved_BITS   2:0
#define csr_UpdatePhaseDestReserved_MSB  5
#define csr_UpdatePhaseDestReserved_LSB  3
#define csr_UpdatePhaseDestReserved_MASK 0x38
#define csr_TrainUpdatePhaseOnLongBubble_RANGE  6:6
#define csr_TrainUpdatePhaseOnLongBubble_BITS   0:0
#define csr_TrainUpdatePhaseOnLongBubble_MSB  6
#define csr_TrainUpdatePhaseOnLongBubble_LSB  6
#define csr_TrainUpdatePhaseOnLongBubble_MASK 0x40
#define csr_AlwaysUpdateLcdlPhase_RANGE  7:7
#define csr_AlwaysUpdateLcdlPhase_BITS   0:0
#define csr_AlwaysUpdateLcdlPhase_MSB  7
#define csr_AlwaysUpdateLcdlPhase_LSB  7
#define csr_AlwaysUpdateLcdlPhase_MASK 0x80
#define csr_RxReplicaLcdlCalCtrl_RANGE  6:0
#define csr_RxReplicaLcdlCalCtrl_BITS   6:0
#define csr_RxReplicaLcdlCalCtrl_MSB  6
#define csr_RxReplicaLcdlCalCtrl_LSB  0
#define csr_RxReplicaLcdlCalCtrl_MASK 0x7f
#define csr_RxReplicaLcdlCalMode_RANGE  0:0
#define csr_RxReplicaLcdlCalMode_BITS   0:0
#define csr_RxReplicaLcdlCalMode_MSB  0
#define csr_RxReplicaLcdlCalMode_LSB  0
#define csr_RxReplicaLcdlCalMode_MASK 0x1
#define csr_RxReplicaLcdlCalRsvd01_RANGE  1:1
#define csr_RxReplicaLcdlCalRsvd01_BITS   0:0
#define csr_RxReplicaLcdlCalRsvd01_MSB  1
#define csr_RxReplicaLcdlCalRsvd01_LSB  1
#define csr_RxReplicaLcdlCalRsvd01_MASK 0x2
#define csr_RxReplicaLcdlCalEn_RANGE  2:2
#define csr_RxReplicaLcdlCalEn_BITS   0:0
#define csr_RxReplicaLcdlCalEn_MSB  2
#define csr_RxReplicaLcdlCalEn_LSB  2
#define csr_RxReplicaLcdlCalEn_MASK 0x4
#define csr_RxReplicaLcdlCalPhaseUpdate_RANGE  3:3
#define csr_RxReplicaLcdlCalPhaseUpdate_BITS   0:0
#define csr_RxReplicaLcdlCalPhaseUpdate_MSB  3
#define csr_RxReplicaLcdlCalPhaseUpdate_LSB  3
#define csr_RxReplicaLcdlCalPhaseUpdate_MASK 0x8
#define csr_RxReplicaLcdlCalClkEn_RANGE  4:4
#define csr_RxReplicaLcdlCalClkEn_BITS   0:0
#define csr_RxReplicaLcdlCalClkEn_MSB  4
#define csr_RxReplicaLcdlCalClkEn_LSB  4
#define csr_RxReplicaLcdlCalClkEn_MASK 0x10
#define csr_RxReplicaLcdlCalSampEn_RANGE  5:5
#define csr_RxReplicaLcdlCalSampEn_BITS   0:0
#define csr_RxReplicaLcdlCalSampEn_MSB  5
#define csr_RxReplicaLcdlCalSampEn_LSB  5
#define csr_RxReplicaLcdlCalSampEn_MASK 0x20
#define csr_RxReplicaLcdlCalSlowClkEn_RANGE  6:6
#define csr_RxReplicaLcdlCalSlowClkEn_BITS   0:0
#define csr_RxReplicaLcdlCalSlowClkEn_MSB  6
#define csr_RxReplicaLcdlCalSlowClkEn_LSB  6
#define csr_RxReplicaLcdlCalSlowClkEn_MASK 0x40
#define csr_HwtControlOvr_RANGE  7:0
#define csr_HwtControlOvr_BITS   7:0
#define csr_HwtControlOvr_MSB  7
#define csr_HwtControlOvr_LSB  0
#define csr_HwtControlOvr_MASK 0xff
#define csr_HwtCs0Ovr0_RANGE  0:0
#define csr_HwtCs0Ovr0_BITS   0:0
#define csr_HwtCs0Ovr0_MSB  0
#define csr_HwtCs0Ovr0_LSB  0
#define csr_HwtCs0Ovr0_MASK 0x1
#define csr_HwtCs1Ovr0_RANGE  1:1
#define csr_HwtCs1Ovr0_BITS   0:0
#define csr_HwtCs1Ovr0_MSB  1
#define csr_HwtCs1Ovr0_LSB  1
#define csr_HwtCs1Ovr0_MASK 0x2
#define csr_HwtCke0Ovr0_RANGE  2:2
#define csr_HwtCke0Ovr0_BITS   0:0
#define csr_HwtCke0Ovr0_MSB  2
#define csr_HwtCke0Ovr0_LSB  2
#define csr_HwtCke0Ovr0_MASK 0x4
#define csr_HwtCke1Ovr0_RANGE  3:3
#define csr_HwtCke1Ovr0_BITS   0:0
#define csr_HwtCke1Ovr0_MSB  3
#define csr_HwtCke1Ovr0_LSB  3
#define csr_HwtCke1Ovr0_MASK 0x8
#define csr_HwtCs0Ovr1_RANGE  4:4
#define csr_HwtCs0Ovr1_BITS   0:0
#define csr_HwtCs0Ovr1_MSB  4
#define csr_HwtCs0Ovr1_LSB  4
#define csr_HwtCs0Ovr1_MASK 0x10
#define csr_HwtCs1Ovr1_RANGE  5:5
#define csr_HwtCs1Ovr1_BITS   0:0
#define csr_HwtCs1Ovr1_MSB  5
#define csr_HwtCs1Ovr1_LSB  5
#define csr_HwtCs1Ovr1_MASK 0x20
#define csr_HwtCke0Ovr1_RANGE  6:6
#define csr_HwtCke0Ovr1_BITS   0:0
#define csr_HwtCke0Ovr1_MSB  6
#define csr_HwtCke0Ovr1_LSB  6
#define csr_HwtCke0Ovr1_MASK 0x40
#define csr_HwtCke1Ovr1_RANGE  7:7
#define csr_HwtCke1Ovr1_BITS   0:0
#define csr_HwtCke1Ovr1_MSB  7
#define csr_HwtCke1Ovr1_LSB  7
#define csr_HwtCke1Ovr1_MASK 0x80
#define csr_SequenceReg0b25s1_RANGE  15:0
#define csr_SequenceReg0b25s1_BITS   15:0
#define csr_SequenceReg0b25s1_MSB  15
#define csr_SequenceReg0b25s1_LSB  0
#define csr_SequenceReg0b25s1_MASK 0xffff
#define csr_SequenceReg0b110s2_RANGE  10:0
#define csr_SequenceReg0b110s2_BITS   10:0
#define csr_SequenceReg0b110s2_MSB  10
#define csr_SequenceReg0b110s2_LSB  0
#define csr_SequenceReg0b110s2_MASK 0x7ff
#define csr_SequenceReg0b196s0_RANGE  15:0
#define csr_SequenceReg0b196s0_BITS   15:0
#define csr_SequenceReg0b196s0_MSB  15
#define csr_SequenceReg0b196s0_LSB  0
#define csr_SequenceReg0b196s0_MASK 0xffff
#define csr_ACSMNopAddr_RANGE  5:0
#define csr_ACSMNopAddr_BITS   5:0
#define csr_ACSMNopAddr_MSB  5
#define csr_ACSMNopAddr_LSB  0
#define csr_ACSMNopAddr_MASK 0x3f
#define csr_SequenceReg0b25s2_RANGE  10:0
#define csr_SequenceReg0b25s2_BITS   10:0
#define csr_SequenceReg0b25s2_MSB  10
#define csr_SequenceReg0b25s2_LSB  0
#define csr_SequenceReg0b25s2_MASK 0x7ff
#define csr_SequenceReg0b111s0_RANGE  15:0
#define csr_SequenceReg0b111s0_BITS   15:0
#define csr_SequenceReg0b111s0_MSB  15
#define csr_SequenceReg0b111s0_LSB  0
#define csr_SequenceReg0b111s0_MASK 0xffff
#define csr_SequenceReg0b196s1_RANGE  15:0
#define csr_SequenceReg0b196s1_BITS   15:0
#define csr_SequenceReg0b196s1_MSB  15
#define csr_SequenceReg0b196s1_LSB  0
#define csr_SequenceReg0b196s1_MASK 0xffff
#define csr_SequenceReg0b26s0_RANGE  15:0
#define csr_SequenceReg0b26s0_BITS   15:0
#define csr_SequenceReg0b26s0_MSB  15
#define csr_SequenceReg0b26s0_LSB  0
#define csr_SequenceReg0b26s0_MASK 0xffff
#define csr_SequenceReg0b111s1_RANGE  15:0
#define csr_SequenceReg0b111s1_BITS   15:0
#define csr_SequenceReg0b111s1_MSB  15
#define csr_SequenceReg0b111s1_LSB  0
#define csr_SequenceReg0b111s1_MASK 0xffff
#define csr_SequenceReg0b196s2_RANGE  10:0
#define csr_SequenceReg0b196s2_BITS   10:0
#define csr_SequenceReg0b196s2_MSB  10
#define csr_SequenceReg0b196s2_LSB  0
#define csr_SequenceReg0b196s2_MASK 0x7ff
#define csr_SequenceReg0b26s1_RANGE  15:0
#define csr_SequenceReg0b26s1_BITS   15:0
#define csr_SequenceReg0b26s1_MSB  15
#define csr_SequenceReg0b26s1_LSB  0
#define csr_SequenceReg0b26s1_MASK 0xffff
#define csr_SequenceReg0b111s2_RANGE  10:0
#define csr_SequenceReg0b111s2_BITS   10:0
#define csr_SequenceReg0b111s2_MSB  10
#define csr_SequenceReg0b111s2_LSB  0
#define csr_SequenceReg0b111s2_MASK 0x7ff
#define csr_SequenceReg0b197s0_RANGE  15:0
#define csr_SequenceReg0b197s0_BITS   15:0
#define csr_SequenceReg0b197s0_MSB  15
#define csr_SequenceReg0b197s0_LSB  0
#define csr_SequenceReg0b197s0_MASK 0xffff
#define csr_HwtControlVal_RANGE  7:0
#define csr_HwtControlVal_BITS   7:0
#define csr_HwtControlVal_MSB  7
#define csr_HwtControlVal_LSB  0
#define csr_HwtControlVal_MASK 0xff
#define csr_HwtCs0Val0_RANGE  0:0
#define csr_HwtCs0Val0_BITS   0:0
#define csr_HwtCs0Val0_MSB  0
#define csr_HwtCs0Val0_LSB  0
#define csr_HwtCs0Val0_MASK 0x1
#define csr_HwtCs1Val0_RANGE  1:1
#define csr_HwtCs1Val0_BITS   0:0
#define csr_HwtCs1Val0_MSB  1
#define csr_HwtCs1Val0_LSB  1
#define csr_HwtCs1Val0_MASK 0x2
#define csr_HwtCke0Val0_RANGE  2:2
#define csr_HwtCke0Val0_BITS   0:0
#define csr_HwtCke0Val0_MSB  2
#define csr_HwtCke0Val0_LSB  2
#define csr_HwtCke0Val0_MASK 0x4
#define csr_HwtCke1Val0_RANGE  3:3
#define csr_HwtCke1Val0_BITS   0:0
#define csr_HwtCke1Val0_MSB  3
#define csr_HwtCke1Val0_LSB  3
#define csr_HwtCke1Val0_MASK 0x8
#define csr_HwtCs0Val1_RANGE  4:4
#define csr_HwtCs0Val1_BITS   0:0
#define csr_HwtCs0Val1_MSB  4
#define csr_HwtCs0Val1_LSB  4
#define csr_HwtCs0Val1_MASK 0x10
#define csr_HwtCs1Val1_RANGE  5:5
#define csr_HwtCs1Val1_BITS   0:0
#define csr_HwtCs1Val1_MSB  5
#define csr_HwtCs1Val1_LSB  5
#define csr_HwtCs1Val1_MASK 0x20
#define csr_HwtCke0Val1_RANGE  6:6
#define csr_HwtCke0Val1_BITS   0:0
#define csr_HwtCke0Val1_MSB  6
#define csr_HwtCke0Val1_LSB  6
#define csr_HwtCke0Val1_MASK 0x40
#define csr_HwtCke1Val1_RANGE  7:7
#define csr_HwtCke1Val1_BITS   0:0
#define csr_HwtCke1Val1_MSB  7
#define csr_HwtCke1Val1_LSB  7
#define csr_HwtCke1Val1_MASK 0x80
#define csr_SequenceReg0b26s2_RANGE  10:0
#define csr_SequenceReg0b26s2_BITS   10:0
#define csr_SequenceReg0b26s2_MSB  10
#define csr_SequenceReg0b26s2_LSB  0
#define csr_SequenceReg0b26s2_MASK 0x7ff
#define csr_SequenceReg0b112s0_RANGE  15:0
#define csr_SequenceReg0b112s0_BITS   15:0
#define csr_SequenceReg0b112s0_MSB  15
#define csr_SequenceReg0b112s0_LSB  0
#define csr_SequenceReg0b112s0_MASK 0xffff
#define csr_SequenceReg0b197s1_RANGE  15:0
#define csr_SequenceReg0b197s1_BITS   15:0
#define csr_SequenceReg0b197s1_MSB  15
#define csr_SequenceReg0b197s1_LSB  0
#define csr_SequenceReg0b197s1_MASK 0xffff
#define csr_SequenceReg0b27s0_RANGE  15:0
#define csr_SequenceReg0b27s0_BITS   15:0
#define csr_SequenceReg0b27s0_MSB  15
#define csr_SequenceReg0b27s0_LSB  0
#define csr_SequenceReg0b27s0_MASK 0xffff
#define csr_SequenceReg0b112s1_RANGE  15:0
#define csr_SequenceReg0b112s1_BITS   15:0
#define csr_SequenceReg0b112s1_MSB  15
#define csr_SequenceReg0b112s1_LSB  0
#define csr_SequenceReg0b112s1_MASK 0xffff
#define csr_SequenceReg0b197s2_RANGE  10:0
#define csr_SequenceReg0b197s2_BITS   10:0
#define csr_SequenceReg0b197s2_MSB  10
#define csr_SequenceReg0b197s2_LSB  0
#define csr_SequenceReg0b197s2_MASK 0x7ff
#define csr_SequenceReg0b27s1_RANGE  15:0
#define csr_SequenceReg0b27s1_BITS   15:0
#define csr_SequenceReg0b27s1_MSB  15
#define csr_SequenceReg0b27s1_LSB  0
#define csr_SequenceReg0b27s1_MASK 0xffff
#define csr_SequenceReg0b112s2_RANGE  10:0
#define csr_SequenceReg0b112s2_BITS   10:0
#define csr_SequenceReg0b112s2_MSB  10
#define csr_SequenceReg0b112s2_LSB  0
#define csr_SequenceReg0b112s2_MASK 0x7ff
#define csr_SequenceReg0b198s0_RANGE  15:0
#define csr_SequenceReg0b198s0_BITS   15:0
#define csr_SequenceReg0b198s0_MSB  15
#define csr_SequenceReg0b198s0_LSB  0
#define csr_SequenceReg0b198s0_MASK 0xffff
#define csr_UcclkHclkEnables_RANGE  2:0
#define csr_UcclkHclkEnables_BITS   2:0
#define csr_UcclkHclkEnables_MSB  2
#define csr_UcclkHclkEnables_LSB  0
#define csr_UcclkHclkEnables_MASK 0x7
#define csr_UcclkEn_RANGE  0:0
#define csr_UcclkEn_BITS   0:0
#define csr_UcclkEn_MSB  0
#define csr_UcclkEn_LSB  0
#define csr_UcclkEn_MASK 0x1
#define csr_HclkEn_RANGE  1:1
#define csr_HclkEn_BITS   0:0
#define csr_HclkEn_MSB  1
#define csr_HclkEn_LSB  1
#define csr_HclkEn_MASK 0x2
#define csr_UcclkFull_RANGE  2:2
#define csr_UcclkFull_BITS   0:0
#define csr_UcclkFull_MSB  2
#define csr_UcclkFull_LSB  2
#define csr_UcclkFull_MASK 0x4
#define csr_Dq0LnSel_RANGE  2:0
#define csr_Dq0LnSel_BITS   2:0
#define csr_Dq0LnSel_MSB  2
#define csr_Dq0LnSel_LSB  0
#define csr_Dq0LnSel_MASK 0x7
#define csr_AcCoreLoopBackMode_RANGE  0:0
#define csr_AcCoreLoopBackMode_BITS   0:0
#define csr_AcCoreLoopBackMode_MSB  0
#define csr_AcCoreLoopBackMode_LSB  0
#define csr_AcCoreLoopBackMode_MASK 0x1
#define csr_SequenceReg0b27s2_RANGE  10:0
#define csr_SequenceReg0b27s2_BITS   10:0
#define csr_SequenceReg0b27s2_MSB  10
#define csr_SequenceReg0b27s2_LSB  0
#define csr_SequenceReg0b27s2_MASK 0x7ff
#define csr_SequenceReg0b113s0_RANGE  15:0
#define csr_SequenceReg0b113s0_BITS   15:0
#define csr_SequenceReg0b113s0_MSB  15
#define csr_SequenceReg0b113s0_LSB  0
#define csr_SequenceReg0b113s0_MASK 0xffff
#define csr_SequenceReg0b198s1_RANGE  15:0
#define csr_SequenceReg0b198s1_BITS   15:0
#define csr_SequenceReg0b198s1_MSB  15
#define csr_SequenceReg0b198s1_LSB  0
#define csr_SequenceReg0b198s1_MASK 0xffff
#define csr_Dq1LnSel_RANGE  2:0
#define csr_Dq1LnSel_BITS   2:0
#define csr_Dq1LnSel_MSB  2
#define csr_Dq1LnSel_LSB  0
#define csr_Dq1LnSel_MASK 0x7
#define csr_AcLoopBackEn_RANGE  0:0
#define csr_AcLoopBackEn_BITS   0:0
#define csr_AcLoopBackEn_MSB  0
#define csr_AcLoopBackEn_LSB  0
#define csr_AcLoopBackEn_MASK 0x1
#define csr_SequenceReg0b28s0_RANGE  15:0
#define csr_SequenceReg0b28s0_BITS   15:0
#define csr_SequenceReg0b28s0_MSB  15
#define csr_SequenceReg0b28s0_LSB  0
#define csr_SequenceReg0b28s0_MASK 0xffff
#define csr_SequenceReg0b113s1_RANGE  15:0
#define csr_SequenceReg0b113s1_BITS   15:0
#define csr_SequenceReg0b113s1_MSB  15
#define csr_SequenceReg0b113s1_LSB  0
#define csr_SequenceReg0b113s1_MASK 0xffff
#define csr_SequenceReg0b198s2_RANGE  10:0
#define csr_SequenceReg0b198s2_BITS   10:0
#define csr_SequenceReg0b198s2_MSB  10
#define csr_SequenceReg0b198s2_LSB  0
#define csr_SequenceReg0b198s2_MASK 0x7ff
#define csr_Dq2LnSel_RANGE  2:0
#define csr_Dq2LnSel_BITS   2:0
#define csr_Dq2LnSel_MSB  2
#define csr_Dq2LnSel_LSB  0
#define csr_Dq2LnSel_MASK 0x7
#define csr_AcRxPowerDown_RANGE  8:0
#define csr_AcRxPowerDown_BITS   8:0
#define csr_AcRxPowerDown_MSB  8
#define csr_AcRxPowerDown_LSB  0
#define csr_AcRxPowerDown_MASK 0x1ff
#define csr_ArcEccIndications_RANGE  4:0
#define csr_ArcEccIndications_BITS   4:0
#define csr_ArcEccIndications_MSB  4
#define csr_ArcEccIndications_LSB  0
#define csr_ArcEccIndications_MASK 0x1f
#define csr_ArcIccmDbError_RANGE  0:0
#define csr_ArcIccmDbError_BITS   0:0
#define csr_ArcIccmDbError_MSB  0
#define csr_ArcIccmDbError_LSB  0
#define csr_ArcIccmDbError_MASK 0x1
#define csr_ArcIccmAdrError_RANGE  1:1
#define csr_ArcIccmAdrError_BITS   0:0
#define csr_ArcIccmAdrError_MSB  1
#define csr_ArcIccmAdrError_LSB  1
#define csr_ArcIccmAdrError_MASK 0x2
#define csr_ArcDccmDbError_RANGE  2:2
#define csr_ArcDccmDbError_BITS   0:0
#define csr_ArcDccmDbError_MSB  2
#define csr_ArcDccmDbError_LSB  2
#define csr_ArcDccmDbError_MASK 0x4
#define csr_ArcDccmAdrError_RANGE  3:3
#define csr_ArcDccmAdrError_BITS   0:0
#define csr_ArcDccmAdrError_MSB  3
#define csr_ArcDccmAdrError_LSB  3
#define csr_ArcDccmAdrError_MASK 0x8
#define csr_ArcExceptionError_RANGE  4:4
#define csr_ArcExceptionError_BITS   0:0
#define csr_ArcExceptionError_MSB  4
#define csr_ArcExceptionError_LSB  4
#define csr_ArcExceptionError_MASK 0x10
#define csr_SequenceReg0b28s1_RANGE  15:0
#define csr_SequenceReg0b28s1_BITS   15:0
#define csr_SequenceReg0b28s1_MSB  15
#define csr_SequenceReg0b28s1_LSB  0
#define csr_SequenceReg0b28s1_MASK 0xffff
#define csr_SequenceReg0b113s2_RANGE  10:0
#define csr_SequenceReg0b113s2_BITS   10:0
#define csr_SequenceReg0b113s2_MSB  10
#define csr_SequenceReg0b113s2_LSB  0
#define csr_SequenceReg0b113s2_MASK 0x7ff
#define csr_SequenceReg0b199s0_RANGE  15:0
#define csr_SequenceReg0b199s0_BITS   15:0
#define csr_SequenceReg0b199s0_MSB  15
#define csr_SequenceReg0b199s0_LSB  0
#define csr_SequenceReg0b199s0_MASK 0xffff
#define csr_Dq3LnSel_RANGE  2:0
#define csr_Dq3LnSel_BITS   2:0
#define csr_Dq3LnSel_MSB  2
#define csr_Dq3LnSel_LSB  0
#define csr_Dq3LnSel_MASK 0x7
#define csr_ArcIccmSbErrCtr_RANGE  15:0
#define csr_ArcIccmSbErrCtr_BITS   15:0
#define csr_ArcIccmSbErrCtr_MSB  15
#define csr_ArcIccmSbErrCtr_LSB  0
#define csr_ArcIccmSbErrCtr_MASK 0xffff
#define csr_SequenceReg0b28s2_RANGE  10:0
#define csr_SequenceReg0b28s2_BITS   10:0
#define csr_SequenceReg0b28s2_MSB  10
#define csr_SequenceReg0b28s2_LSB  0
#define csr_SequenceReg0b28s2_MASK 0x7ff
#define csr_SequenceReg0b114s0_RANGE  15:0
#define csr_SequenceReg0b114s0_BITS   15:0
#define csr_SequenceReg0b114s0_MSB  15
#define csr_SequenceReg0b114s0_LSB  0
#define csr_SequenceReg0b114s0_MASK 0xffff
#define csr_SequenceReg0b199s1_RANGE  15:0
#define csr_SequenceReg0b199s1_BITS   15:0
#define csr_SequenceReg0b199s1_MSB  15
#define csr_SequenceReg0b199s1_LSB  0
#define csr_SequenceReg0b199s1_MASK 0xffff
#define csr_LcdlCalPhase_RANGE  8:0
#define csr_LcdlCalPhase_BITS   8:0
#define csr_LcdlCalPhase_MSB  8
#define csr_LcdlCalPhase_LSB  0
#define csr_LcdlCalPhase_MASK 0x1ff
#define csr_Dq4LnSel_RANGE  2:0
#define csr_Dq4LnSel_BITS   2:0
#define csr_Dq4LnSel_MSB  2
#define csr_Dq4LnSel_LSB  0
#define csr_Dq4LnSel_MASK 0x7
#define csr_AcRxStandbyEn_RANGE  0:0
#define csr_AcRxStandbyEn_BITS   0:0
#define csr_AcRxStandbyEn_MSB  0
#define csr_AcRxStandbyEn_LSB  0
#define csr_AcRxStandbyEn_MASK 0x1
#define csr_ArcDccmSbErrCtr_RANGE  15:0
#define csr_ArcDccmSbErrCtr_BITS   15:0
#define csr_ArcDccmSbErrCtr_MSB  15
#define csr_ArcDccmSbErrCtr_LSB  0
#define csr_ArcDccmSbErrCtr_MASK 0xffff
#define csr_SequenceReg0b29s0_RANGE  15:0
#define csr_SequenceReg0b29s0_BITS   15:0
#define csr_SequenceReg0b29s0_MSB  15
#define csr_SequenceReg0b29s0_LSB  0
#define csr_SequenceReg0b29s0_MASK 0xffff
#define csr_SequenceReg0b114s1_RANGE  15:0
#define csr_SequenceReg0b114s1_BITS   15:0
#define csr_SequenceReg0b114s1_MSB  15
#define csr_SequenceReg0b114s1_LSB  0
#define csr_SequenceReg0b114s1_MASK 0xffff
#define csr_SequenceReg0b199s2_RANGE  10:0
#define csr_SequenceReg0b199s2_BITS   10:0
#define csr_SequenceReg0b199s2_MSB  10
#define csr_SequenceReg0b199s2_LSB  0
#define csr_SequenceReg0b199s2_MASK 0x7ff
#define csr_LcdlCalCtrl_RANGE  6:0
#define csr_LcdlCalCtrl_BITS   6:0
#define csr_LcdlCalCtrl_MSB  6
#define csr_LcdlCalCtrl_LSB  0
#define csr_LcdlCalCtrl_MASK 0x7f
#define csr_LcdlCalMode_RANGE  0:0
#define csr_LcdlCalMode_BITS   0:0
#define csr_LcdlCalMode_MSB  0
#define csr_LcdlCalMode_LSB  0
#define csr_LcdlCalMode_MASK 0x1
#define csr_LcdlCalRsvd01_RANGE  1:1
#define csr_LcdlCalRsvd01_BITS   0:0
#define csr_LcdlCalRsvd01_MSB  1
#define csr_LcdlCalRsvd01_LSB  1
#define csr_LcdlCalRsvd01_MASK 0x2
#define csr_LcdlCalEn_RANGE  2:2
#define csr_LcdlCalEn_BITS   0:0
#define csr_LcdlCalEn_MSB  2
#define csr_LcdlCalEn_LSB  2
#define csr_LcdlCalEn_MASK 0x4
#define csr_LcdlCalPhaseUpdate_RANGE  3:3
#define csr_LcdlCalPhaseUpdate_BITS   0:0
#define csr_LcdlCalPhaseUpdate_MSB  3
#define csr_LcdlCalPhaseUpdate_LSB  3
#define csr_LcdlCalPhaseUpdate_MASK 0x8
#define csr_LcdlCalClkEn_RANGE  4:4
#define csr_LcdlCalClkEn_BITS   0:0
#define csr_LcdlCalClkEn_MSB  4
#define csr_LcdlCalClkEn_LSB  4
#define csr_LcdlCalClkEn_MASK 0x10
#define csr_LcdlCalSampEn_RANGE  5:5
#define csr_LcdlCalSampEn_BITS   0:0
#define csr_LcdlCalSampEn_MSB  5
#define csr_LcdlCalSampEn_LSB  5
#define csr_LcdlCalSampEn_MASK 0x20
#define csr_LcdlCalSlowClkEn_RANGE  6:6
#define csr_LcdlCalSlowClkEn_BITS   0:0
#define csr_LcdlCalSlowClkEn_MSB  6
#define csr_LcdlCalSlowClkEn_LSB  6
#define csr_LcdlCalSlowClkEn_MASK 0x40
#define csr_Dq5LnSel_RANGE  2:0
#define csr_Dq5LnSel_BITS   2:0
#define csr_Dq5LnSel_MSB  2
#define csr_Dq5LnSel_LSB  0
#define csr_Dq5LnSel_MASK 0x7
#define csr_AcDigStrobeMode_RANGE  1:0
#define csr_AcDigStrobeMode_BITS   1:0
#define csr_AcDigStrobeMode_MSB  1
#define csr_AcDigStrobeMode_LSB  0
#define csr_AcDigStrobeMode_MASK 0x3
#define csr_ArcSbCtrEnables_RANGE  1:0
#define csr_ArcSbCtrEnables_BITS   1:0
#define csr_ArcSbCtrEnables_MSB  1
#define csr_ArcSbCtrEnables_LSB  0
#define csr_ArcSbCtrEnables_MASK 0x3
#define csr_ArcIccmSbCtrEn_RANGE  0:0
#define csr_ArcIccmSbCtrEn_BITS   0:0
#define csr_ArcIccmSbCtrEn_MSB  0
#define csr_ArcIccmSbCtrEn_LSB  0
#define csr_ArcIccmSbCtrEn_MASK 0x1
#define csr_ArcDccmSbCtrEn_RANGE  1:1
#define csr_ArcDccmSbCtrEn_BITS   0:0
#define csr_ArcDccmSbCtrEn_MSB  1
#define csr_ArcDccmSbCtrEn_LSB  1
#define csr_ArcDccmSbCtrEn_MASK 0x2
#define csr_SequenceReg0b29s1_RANGE  15:0
#define csr_SequenceReg0b29s1_BITS   15:0
#define csr_SequenceReg0b29s1_MSB  15
#define csr_SequenceReg0b29s1_LSB  0
#define csr_SequenceReg0b29s1_MASK 0xffff
#define csr_SequenceReg0b114s2_RANGE  10:0
#define csr_SequenceReg0b114s2_BITS   10:0
#define csr_SequenceReg0b114s2_MSB  10
#define csr_SequenceReg0b114s2_LSB  0
#define csr_SequenceReg0b114s2_MASK 0x7ff
#define csr_SequenceReg0b200s0_RANGE  15:0
#define csr_SequenceReg0b200s0_BITS   15:0
#define csr_SequenceReg0b200s0_MSB  15
#define csr_SequenceReg0b200s0_LSB  0
#define csr_SequenceReg0b200s0_MASK 0xffff
#define csr_Dq6LnSel_RANGE  2:0
#define csr_Dq6LnSel_BITS   2:0
#define csr_Dq6LnSel_MSB  2
#define csr_Dq6LnSel_LSB  0
#define csr_Dq6LnSel_MASK 0x7
#define csr_AcDigStrobeGenSel_RANGE  0:0
#define csr_AcDigStrobeGenSel_BITS   0:0
#define csr_AcDigStrobeGenSel_MSB  0
#define csr_AcDigStrobeGenSel_LSB  0
#define csr_AcDigStrobeGenSel_MASK 0x1
#define csr_ArcPmuEccCtl_RANGE  5:0
#define csr_ArcPmuEccCtl_BITS   5:0
#define csr_ArcPmuEccCtl_MSB  5
#define csr_ArcPmuEccCtl_LSB  0
#define csr_ArcPmuEccCtl_MASK 0x3f
#define csr_SequenceReg0b29s2_RANGE  10:0
#define csr_SequenceReg0b29s2_BITS   10:0
#define csr_SequenceReg0b29s2_MSB  10
#define csr_SequenceReg0b29s2_LSB  0
#define csr_SequenceReg0b29s2_MASK 0x7ff
#define csr_SequenceReg0b115s0_RANGE  15:0
#define csr_SequenceReg0b115s0_BITS   15:0
#define csr_SequenceReg0b115s0_MSB  15
#define csr_SequenceReg0b115s0_LSB  0
#define csr_SequenceReg0b115s0_MASK 0xffff
#define csr_SequenceReg0b200s1_RANGE  15:0
#define csr_SequenceReg0b200s1_BITS   15:0
#define csr_SequenceReg0b200s1_MSB  15
#define csr_SequenceReg0b200s1_LSB  0
#define csr_SequenceReg0b200s1_MASK 0xffff
#define csr_Dq7LnSel_RANGE  2:0
#define csr_Dq7LnSel_BITS   2:0
#define csr_Dq7LnSel_MSB  2
#define csr_Dq7LnSel_LSB  0
#define csr_Dq7LnSel_MASK 0x7
#define csr_AcDigStrobePat_RANGE  7:0
#define csr_AcDigStrobePat_BITS   7:0
#define csr_AcDigStrobePat_MSB  7
#define csr_AcDigStrobePat_LSB  0
#define csr_AcDigStrobePat_MASK 0xff
#define csr_SequenceReg0b30s0_RANGE  15:0
#define csr_SequenceReg0b30s0_BITS   15:0
#define csr_SequenceReg0b30s0_MSB  15
#define csr_SequenceReg0b30s0_LSB  0
#define csr_SequenceReg0b30s0_MASK 0xffff
#define csr_SequenceReg0b115s1_RANGE  15:0
#define csr_SequenceReg0b115s1_BITS   15:0
#define csr_SequenceReg0b115s1_MSB  15
#define csr_SequenceReg0b115s1_LSB  0
#define csr_SequenceReg0b115s1_MASK 0xffff
#define csr_SequenceReg0b200s2_RANGE  10:0
#define csr_SequenceReg0b200s2_BITS   10:0
#define csr_SequenceReg0b200s2_MSB  10
#define csr_SequenceReg0b200s2_LSB  0
#define csr_SequenceReg0b200s2_MASK 0x7ff
#define csr_PllUPllProg0_RANGE  15:0
#define csr_PllUPllProg0_BITS   15:0
#define csr_PllUPllProg0_MSB  15
#define csr_PllUPllProg0_LSB  0
#define csr_PllUPllProg0_MASK 0xffff
#define csr_AcOdtEn_RANGE  8:0
#define csr_AcOdtEn_BITS   8:0
#define csr_AcOdtEn_MSB  8
#define csr_AcOdtEn_LSB  0
#define csr_AcOdtEn_MASK 0x1ff
#define csr_StartDCCMClear_RANGE  0:0
#define csr_StartDCCMClear_BITS   0:0
#define csr_StartDCCMClear_MSB  0
#define csr_StartDCCMClear_LSB  0
#define csr_StartDCCMClear_MASK 0x1
#define csr_SequenceReg0b30s1_RANGE  15:0
#define csr_SequenceReg0b30s1_BITS   15:0
#define csr_SequenceReg0b30s1_MSB  15
#define csr_SequenceReg0b30s1_LSB  0
#define csr_SequenceReg0b30s1_MASK 0xffff
#define csr_SequenceReg0b115s2_RANGE  10:0
#define csr_SequenceReg0b115s2_BITS   10:0
#define csr_SequenceReg0b115s2_MSB  10
#define csr_SequenceReg0b115s2_LSB  0
#define csr_SequenceReg0b115s2_MASK 0x7ff
#define csr_SequenceReg0b201s0_RANGE  15:0
#define csr_SequenceReg0b201s0_BITS   15:0
#define csr_SequenceReg0b201s0_MSB  15
#define csr_SequenceReg0b201s0_LSB  0
#define csr_SequenceReg0b201s0_MASK 0xffff
#define csr_PllUPllProg1_RANGE  15:0
#define csr_PllUPllProg1_BITS   15:0
#define csr_PllUPllProg1_MSB  15
#define csr_PllUPllProg1_LSB  0
#define csr_PllUPllProg1_MASK 0xffff
#define csr_AsyncDbyteTxMode_RANGE  12:0
#define csr_AsyncDbyteTxMode_BITS   12:0
#define csr_AsyncDbyteTxMode_MSB  12
#define csr_AsyncDbyteTxMode_LSB  0
#define csr_AsyncDbyteTxMode_MASK 0x1fff
#define csr_AcRxStrobeEnPat_RANGE  7:0
#define csr_AcRxStrobeEnPat_BITS   7:0
#define csr_AcRxStrobeEnPat_MSB  7
#define csr_AcRxStrobeEnPat_LSB  0
#define csr_AcRxStrobeEnPat_MASK 0xff
#define csr_DCCMClearRunning_RANGE  0:0
#define csr_DCCMClearRunning_BITS   0:0
#define csr_DCCMClearRunning_MSB  0
#define csr_DCCMClearRunning_LSB  0
#define csr_DCCMClearRunning_MASK 0x1
#define csr_SequenceReg0b30s2_RANGE  10:0
#define csr_SequenceReg0b30s2_BITS   10:0
#define csr_SequenceReg0b30s2_MSB  10
#define csr_SequenceReg0b30s2_LSB  0
#define csr_SequenceReg0b30s2_MASK 0x7ff
#define csr_SequenceReg0b116s0_RANGE  15:0
#define csr_SequenceReg0b116s0_BITS   15:0
#define csr_SequenceReg0b116s0_MSB  15
#define csr_SequenceReg0b116s0_LSB  0
#define csr_SequenceReg0b116s0_MASK 0xffff
#define csr_SequenceReg0b201s1_RANGE  15:0
#define csr_SequenceReg0b201s1_BITS   15:0
#define csr_SequenceReg0b201s1_MSB  15
#define csr_SequenceReg0b201s1_LSB  0
#define csr_SequenceReg0b201s1_MASK 0xffff
#define csr_PllUPllProg2_RANGE  15:0
#define csr_PllUPllProg2_BITS   15:0
#define csr_PllUPllProg2_MSB  15
#define csr_PllUPllProg2_LSB  0
#define csr_PllUPllProg2_MASK 0xffff
#define csr_AsyncDbyteRxMode_RANGE  10:0
#define csr_AsyncDbyteRxMode_BITS   10:0
#define csr_AsyncDbyteRxMode_MSB  10
#define csr_AsyncDbyteRxMode_LSB  0
#define csr_AsyncDbyteRxMode_MASK 0x7ff
#define csr_SequenceReg0b31s0_RANGE  15:0
#define csr_SequenceReg0b31s0_BITS   15:0
#define csr_SequenceReg0b31s0_MSB  15
#define csr_SequenceReg0b31s0_LSB  0
#define csr_SequenceReg0b31s0_MASK 0xffff
#define csr_SequenceReg0b116s1_RANGE  15:0
#define csr_SequenceReg0b116s1_BITS   15:0
#define csr_SequenceReg0b116s1_MSB  15
#define csr_SequenceReg0b116s1_LSB  0
#define csr_SequenceReg0b116s1_MASK 0xffff
#define csr_SequenceReg0b201s2_RANGE  10:0
#define csr_SequenceReg0b201s2_BITS   10:0
#define csr_SequenceReg0b201s2_MSB  10
#define csr_SequenceReg0b201s2_LSB  0
#define csr_SequenceReg0b201s2_MASK 0x7ff
#define csr_PState_RANGE  0:0
#define csr_PState_BITS   0:0
#define csr_PState_MSB  0
#define csr_PState_LSB  0
#define csr_PState_MASK 0x1
#define csr_AsyncDbyteTxEn_RANGE  12:0
#define csr_AsyncDbyteTxEn_BITS   12:0
#define csr_AsyncDbyteTxEn_MSB  12
#define csr_AsyncDbyteTxEn_LSB  0
#define csr_AsyncDbyteTxEn_MASK 0x1fff
#define csr_SequenceReg0b31s1_RANGE  15:0
#define csr_SequenceReg0b31s1_BITS   15:0
#define csr_SequenceReg0b31s1_MSB  15
#define csr_SequenceReg0b31s1_LSB  0
#define csr_SequenceReg0b31s1_MASK 0xffff
#define csr_SequenceReg0b116s2_RANGE  10:0
#define csr_SequenceReg0b116s2_BITS   10:0
#define csr_SequenceReg0b116s2_MSB  10
#define csr_SequenceReg0b116s2_LSB  0
#define csr_SequenceReg0b116s2_MASK 0x7ff
#define csr_SequenceReg0b202s0_RANGE  15:0
#define csr_SequenceReg0b202s0_BITS   15:0
#define csr_SequenceReg0b202s0_MSB  15
#define csr_SequenceReg0b202s0_LSB  0
#define csr_SequenceReg0b202s0_MASK 0xffff
#define csr_PllUPllProg3_RANGE  15:0
#define csr_PllUPllProg3_BITS   15:0
#define csr_PllUPllProg3_MSB  15
#define csr_PllUPllProg3_LSB  0
#define csr_PllUPllProg3_MASK 0xffff
#define csr_AsyncDbyteTxData_RANGE  12:0
#define csr_AsyncDbyteTxData_BITS   12:0
#define csr_AsyncDbyteTxData_MSB  12
#define csr_AsyncDbyteTxData_LSB  0
#define csr_AsyncDbyteTxData_MASK 0x1fff
#define csr_SequenceReg0b31s2_RANGE  10:0
#define csr_SequenceReg0b31s2_BITS   10:0
#define csr_SequenceReg0b31s2_MSB  10
#define csr_SequenceReg0b31s2_LSB  0
#define csr_SequenceReg0b31s2_MASK 0x7ff
#define csr_SequenceReg0b117s0_RANGE  15:0
#define csr_SequenceReg0b117s0_BITS   15:0
#define csr_SequenceReg0b117s0_MSB  15
#define csr_SequenceReg0b117s0_LSB  0
#define csr_SequenceReg0b117s0_MASK 0xffff
#define csr_SequenceReg0b202s1_RANGE  15:0
#define csr_SequenceReg0b202s1_BITS   15:0
#define csr_SequenceReg0b202s1_MSB  15
#define csr_SequenceReg0b202s1_LSB  0
#define csr_SequenceReg0b202s1_MASK 0xffff
#define csr_AsyncDbyteRxData_RANGE  12:0
#define csr_AsyncDbyteRxData_BITS   12:0
#define csr_AsyncDbyteRxData_MSB  12
#define csr_AsyncDbyteRxData_LSB  0
#define csr_AsyncDbyteRxData_MASK 0x1fff
#define csr_SequenceReg0b32s0_RANGE  15:0
#define csr_SequenceReg0b32s0_BITS   15:0
#define csr_SequenceReg0b32s0_MSB  15
#define csr_SequenceReg0b32s0_LSB  0
#define csr_SequenceReg0b32s0_MASK 0xffff
#define csr_SequenceReg0b117s1_RANGE  15:0
#define csr_SequenceReg0b117s1_BITS   15:0
#define csr_SequenceReg0b117s1_MSB  15
#define csr_SequenceReg0b117s1_LSB  0
#define csr_SequenceReg0b117s1_MASK 0xffff
#define csr_SequenceReg0b202s2_RANGE  10:0
#define csr_SequenceReg0b202s2_BITS   10:0
#define csr_SequenceReg0b202s2_MSB  10
#define csr_SequenceReg0b202s2_LSB  0
#define csr_SequenceReg0b202s2_MASK 0x7ff
#define csr_SelDbCurDlyTmngInfo_RANGE  7:0
#define csr_SelDbCurDlyTmngInfo_BITS   7:0
#define csr_SelDbCurDlyTmngInfo_MSB  7
#define csr_SelDbCurDlyTmngInfo_LSB  0
#define csr_SelDbCurDlyTmngInfo_MASK 0xff
#define csr_SelDbCDTI_RANGE  5:0
#define csr_SelDbCDTI_BITS   5:0
#define csr_SelDbCDTI_MSB  5
#define csr_SelDbCDTI_LSB  0
#define csr_SelDbCDTI_MASK 0x3f
#define csr_FreezeSelDbCDTI_RANGE  6:6
#define csr_FreezeSelDbCDTI_BITS   0:0
#define csr_FreezeSelDbCDTI_MSB  6
#define csr_FreezeSelDbCDTI_LSB  6
#define csr_FreezeSelDbCDTI_MASK 0x40
#define csr_FreezeAllDbCDTI_RANGE  7:7
#define csr_FreezeAllDbCDTI_BITS   0:0
#define csr_FreezeAllDbCDTI_MSB  7
#define csr_FreezeAllDbCDTI_LSB  7
#define csr_FreezeAllDbCDTI_MASK 0x80
#define csr_SequenceReg0b32s1_RANGE  15:0
#define csr_SequenceReg0b32s1_BITS   15:0
#define csr_SequenceReg0b32s1_MSB  15
#define csr_SequenceReg0b32s1_LSB  0
#define csr_SequenceReg0b32s1_MASK 0xffff
#define csr_SequenceReg0b117s2_RANGE  10:0
#define csr_SequenceReg0b117s2_BITS   10:0
#define csr_SequenceReg0b117s2_MSB  10
#define csr_SequenceReg0b117s2_LSB  0
#define csr_SequenceReg0b117s2_MASK 0x7ff
#define csr_SequenceReg0b203s0_RANGE  15:0
#define csr_SequenceReg0b203s0_BITS   15:0
#define csr_SequenceReg0b203s0_MSB  15
#define csr_SequenceReg0b203s0_LSB  0
#define csr_SequenceReg0b203s0_MASK 0xffff
#define csr_DbCurrentDlyTimingInfoTg0_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg0_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg0_MSB  15
#define csr_DbCurrentDlyTimingInfoTg0_LSB  0
#define csr_DbCurrentDlyTimingInfoTg0_MASK 0xffff
#define csr_DbCurrentDlyTimingInfoTg1_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg1_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg1_MSB  15
#define csr_DbCurrentDlyTimingInfoTg1_LSB  0
#define csr_DbCurrentDlyTimingInfoTg1_MASK 0xffff
#define csr_SequenceReg0b32s2_RANGE  10:0
#define csr_SequenceReg0b32s2_BITS   10:0
#define csr_SequenceReg0b32s2_MSB  10
#define csr_SequenceReg0b32s2_LSB  0
#define csr_SequenceReg0b32s2_MASK 0x7ff
#define csr_SequenceReg0b118s0_RANGE  15:0
#define csr_SequenceReg0b118s0_BITS   15:0
#define csr_SequenceReg0b118s0_MSB  15
#define csr_SequenceReg0b118s0_LSB  0
#define csr_SequenceReg0b118s0_MASK 0xffff
#define csr_SequenceReg0b203s1_RANGE  15:0
#define csr_SequenceReg0b203s1_BITS   15:0
#define csr_SequenceReg0b203s1_MSB  15
#define csr_SequenceReg0b203s1_LSB  0
#define csr_SequenceReg0b203s1_MASK 0xffff
#define csr_PorControl_RANGE  0:0
#define csr_PorControl_BITS   0:0
#define csr_PorControl_MSB  0
#define csr_PorControl_LSB  0
#define csr_PorControl_MASK 0x1
#define csr_PwrOkDlyCtrl_RANGE  0:0
#define csr_PwrOkDlyCtrl_BITS   0:0
#define csr_PwrOkDlyCtrl_MSB  0
#define csr_PwrOkDlyCtrl_LSB  0
#define csr_PwrOkDlyCtrl_MASK 0x1
#define csr_MapCA0toDfi_RANGE  2:0
#define csr_MapCA0toDfi_BITS   2:0
#define csr_MapCA0toDfi_MSB  2
#define csr_MapCA0toDfi_LSB  0
#define csr_MapCA0toDfi_MASK 0x7
#define csr_SequenceReg0b33s0_RANGE  15:0
#define csr_SequenceReg0b33s0_BITS   15:0
#define csr_SequenceReg0b33s0_MSB  15
#define csr_SequenceReg0b33s0_LSB  0
#define csr_SequenceReg0b33s0_MASK 0xffff
#define csr_SequenceReg0b118s1_RANGE  15:0
#define csr_SequenceReg0b118s1_BITS   15:0
#define csr_SequenceReg0b118s1_MSB  15
#define csr_SequenceReg0b118s1_LSB  0
#define csr_SequenceReg0b118s1_MASK 0xffff
#define csr_SequenceReg0b203s2_RANGE  10:0
#define csr_SequenceReg0b203s2_BITS   10:0
#define csr_SequenceReg0b203s2_MSB  10
#define csr_SequenceReg0b203s2_LSB  0
#define csr_SequenceReg0b203s2_MASK 0x7ff
#define csr_PORMemReset_RANGE  0:0
#define csr_PORMemReset_BITS   0:0
#define csr_PORMemReset_MSB  0
#define csr_PORMemReset_LSB  0
#define csr_PORMemReset_MASK 0x1
#define csr_MapCA1toDfi_RANGE  2:0
#define csr_MapCA1toDfi_BITS   2:0
#define csr_MapCA1toDfi_MSB  2
#define csr_MapCA1toDfi_LSB  0
#define csr_MapCA1toDfi_MASK 0x7
#define csr_DxCoreLoopBackMode_RANGE  0:0
#define csr_DxCoreLoopBackMode_BITS   0:0
#define csr_DxCoreLoopBackMode_MSB  0
#define csr_DxCoreLoopBackMode_LSB  0
#define csr_DxCoreLoopBackMode_MASK 0x1
#define csr_SequenceReg0b33s1_RANGE  15:0
#define csr_SequenceReg0b33s1_BITS   15:0
#define csr_SequenceReg0b33s1_MSB  15
#define csr_SequenceReg0b33s1_LSB  0
#define csr_SequenceReg0b33s1_MASK 0xffff
#define csr_SequenceReg0b118s2_RANGE  10:0
#define csr_SequenceReg0b118s2_BITS   10:0
#define csr_SequenceReg0b118s2_MSB  10
#define csr_SequenceReg0b118s2_LSB  0
#define csr_SequenceReg0b118s2_MASK 0x7ff
#define csr_SequenceReg0b204s0_RANGE  15:0
#define csr_SequenceReg0b204s0_BITS   15:0
#define csr_SequenceReg0b204s0_MSB  15
#define csr_SequenceReg0b204s0_LSB  0
#define csr_SequenceReg0b204s0_MASK 0xffff
#define csr_MapCA2toDfi_RANGE  2:0
#define csr_MapCA2toDfi_BITS   2:0
#define csr_MapCA2toDfi_MSB  2
#define csr_MapCA2toDfi_LSB  0
#define csr_MapCA2toDfi_MASK 0x7
#define csr_DxLoopBackEn_RANGE  0:0
#define csr_DxLoopBackEn_BITS   0:0
#define csr_DxLoopBackEn_MSB  0
#define csr_DxLoopBackEn_LSB  0
#define csr_DxLoopBackEn_MASK 0x1
#define csr_SequenceReg0b33s2_RANGE  10:0
#define csr_SequenceReg0b33s2_BITS   10:0
#define csr_SequenceReg0b33s2_MSB  10
#define csr_SequenceReg0b33s2_LSB  0
#define csr_SequenceReg0b33s2_MASK 0x7ff
#define csr_SequenceReg0b119s0_RANGE  15:0
#define csr_SequenceReg0b119s0_BITS   15:0
#define csr_SequenceReg0b119s0_MSB  15
#define csr_SequenceReg0b119s0_LSB  0
#define csr_SequenceReg0b119s0_MASK 0xffff
#define csr_SequenceReg0b204s1_RANGE  15:0
#define csr_SequenceReg0b204s1_BITS   15:0
#define csr_SequenceReg0b204s1_MSB  15
#define csr_SequenceReg0b204s1_LSB  0
#define csr_SequenceReg0b204s1_MASK 0xffff
#define csr_MapCA3toDfi_RANGE  2:0
#define csr_MapCA3toDfi_BITS   2:0
#define csr_MapCA3toDfi_MSB  2
#define csr_MapCA3toDfi_LSB  0
#define csr_MapCA3toDfi_MASK 0x7
#define csr_DxRxPowerDown_RANGE  11:0
#define csr_DxRxPowerDown_BITS   11:0
#define csr_DxRxPowerDown_MSB  11
#define csr_DxRxPowerDown_LSB  0
#define csr_DxRxPowerDown_MASK 0xfff
#define csr_PowerDownRcvr_RANGE  8:0
#define csr_PowerDownRcvr_BITS   8:0
#define csr_PowerDownRcvr_MSB  8
#define csr_PowerDownRcvr_LSB  0
#define csr_PowerDownRcvr_MASK 0x1ff
#define csr_PowerDownRcvrDqs_RANGE  9:9
#define csr_PowerDownRcvrDqs_BITS   0:0
#define csr_PowerDownRcvrDqs_MSB  9
#define csr_PowerDownRcvrDqs_LSB  9
#define csr_PowerDownRcvrDqs_MASK 0x200
#define csr_PowerDownRcvrWck_RANGE  10:10
#define csr_PowerDownRcvrWck_BITS   0:0
#define csr_PowerDownRcvrWck_MSB  10
#define csr_PowerDownRcvrWck_LSB  10
#define csr_PowerDownRcvrWck_MASK 0x400
#define csr_RxReplicaPowerDown_RANGE  11:11
#define csr_RxReplicaPowerDown_BITS   0:0
#define csr_RxReplicaPowerDown_MSB  11
#define csr_RxReplicaPowerDown_LSB  11
#define csr_RxReplicaPowerDown_MASK 0x800
#define csr_SequenceReg0b34s0_RANGE  15:0
#define csr_SequenceReg0b34s0_BITS   15:0
#define csr_SequenceReg0b34s0_MSB  15
#define csr_SequenceReg0b34s0_LSB  0
#define csr_SequenceReg0b34s0_MASK 0xffff
#define csr_SequenceReg0b119s1_RANGE  15:0
#define csr_SequenceReg0b119s1_BITS   15:0
#define csr_SequenceReg0b119s1_MSB  15
#define csr_SequenceReg0b119s1_LSB  0
#define csr_SequenceReg0b119s1_MASK 0xffff
#define csr_SequenceReg0b204s2_RANGE  10:0
#define csr_SequenceReg0b204s2_BITS   10:0
#define csr_SequenceReg0b204s2_MSB  10
#define csr_SequenceReg0b204s2_LSB  0
#define csr_SequenceReg0b204s2_MASK 0x7ff
#define csr_MapCA4toDfi_RANGE  2:0
#define csr_MapCA4toDfi_BITS   2:0
#define csr_MapCA4toDfi_MSB  2
#define csr_MapCA4toDfi_LSB  0
#define csr_MapCA4toDfi_MASK 0x7
#define csr_DxDigStrobeGenSel_RANGE  0:0
#define csr_DxDigStrobeGenSel_BITS   0:0
#define csr_DxDigStrobeGenSel_MSB  0
#define csr_DxDigStrobeGenSel_LSB  0
#define csr_DxDigStrobeGenSel_MASK 0x1
#define csr_SequenceReg0b34s1_RANGE  15:0
#define csr_SequenceReg0b34s1_BITS   15:0
#define csr_SequenceReg0b34s1_MSB  15
#define csr_SequenceReg0b34s1_LSB  0
#define csr_SequenceReg0b34s1_MASK 0xffff
#define csr_SequenceReg0b119s2_RANGE  10:0
#define csr_SequenceReg0b119s2_BITS   10:0
#define csr_SequenceReg0b119s2_MSB  10
#define csr_SequenceReg0b119s2_LSB  0
#define csr_SequenceReg0b119s2_MASK 0x7ff
#define csr_SequenceReg0b205s0_RANGE  15:0
#define csr_SequenceReg0b205s0_BITS   15:0
#define csr_SequenceReg0b205s0_MSB  15
#define csr_SequenceReg0b205s0_LSB  0
#define csr_SequenceReg0b205s0_MASK 0xffff
#define csr_MapCA5toDfi_RANGE  2:0
#define csr_MapCA5toDfi_BITS   2:0
#define csr_MapCA5toDfi_MSB  2
#define csr_MapCA5toDfi_LSB  0
#define csr_MapCA5toDfi_MASK 0x7
#define csr_DxDigStrobePat_RANGE  7:0
#define csr_DxDigStrobePat_BITS   7:0
#define csr_DxDigStrobePat_MSB  7
#define csr_DxDigStrobePat_LSB  0
#define csr_DxDigStrobePat_MASK 0xff
#define csr_SequenceReg0b34s2_RANGE  10:0
#define csr_SequenceReg0b34s2_BITS   10:0
#define csr_SequenceReg0b34s2_MSB  10
#define csr_SequenceReg0b34s2_LSB  0
#define csr_SequenceReg0b34s2_MASK 0x7ff
#define csr_SequenceReg0b120s0_RANGE  15:0
#define csr_SequenceReg0b120s0_BITS   15:0
#define csr_SequenceReg0b120s0_MSB  15
#define csr_SequenceReg0b120s0_LSB  0
#define csr_SequenceReg0b120s0_MASK 0xffff
#define csr_SequenceReg0b205s1_RANGE  15:0
#define csr_SequenceReg0b205s1_BITS   15:0
#define csr_SequenceReg0b205s1_MSB  15
#define csr_SequenceReg0b205s1_LSB  0
#define csr_SequenceReg0b205s1_MASK 0xffff
#define csr_MapCA6toDfi_RANGE  2:0
#define csr_MapCA6toDfi_BITS   2:0
#define csr_MapCA6toDfi_MSB  2
#define csr_MapCA6toDfi_LSB  0
#define csr_MapCA6toDfi_MASK 0x7
#define csr_DxRxStrobeEnPatWck_RANGE  7:0
#define csr_DxRxStrobeEnPatWck_BITS   7:0
#define csr_DxRxStrobeEnPatWck_MSB  7
#define csr_DxRxStrobeEnPatWck_LSB  0
#define csr_DxRxStrobeEnPatWck_MASK 0xff
#define csr_SequenceReg0b35s0_RANGE  15:0
#define csr_SequenceReg0b35s0_BITS   15:0
#define csr_SequenceReg0b35s0_MSB  15
#define csr_SequenceReg0b35s0_LSB  0
#define csr_SequenceReg0b35s0_MASK 0xffff
#define csr_SequenceReg0b120s1_RANGE  15:0
#define csr_SequenceReg0b120s1_BITS   15:0
#define csr_SequenceReg0b120s1_MSB  15
#define csr_SequenceReg0b120s1_LSB  0
#define csr_SequenceReg0b120s1_MASK 0xffff
#define csr_SequenceReg0b205s2_RANGE  10:0
#define csr_SequenceReg0b205s2_BITS   10:0
#define csr_SequenceReg0b205s2_MSB  10
#define csr_SequenceReg0b205s2_LSB  0
#define csr_SequenceReg0b205s2_MASK 0x7ff
#define csr_DxOdtEn_RANGE  10:0
#define csr_DxOdtEn_BITS   10:0
#define csr_DxOdtEn_MSB  10
#define csr_DxOdtEn_LSB  0
#define csr_DxOdtEn_MASK 0x7ff
#define csr_OdtEnDq_RANGE  8:0
#define csr_OdtEnDq_BITS   8:0
#define csr_OdtEnDq_MSB  8
#define csr_OdtEnDq_LSB  0
#define csr_OdtEnDq_MASK 0x1ff
#define csr_OdtEnDqs_RANGE  9:9
#define csr_OdtEnDqs_BITS   0:0
#define csr_OdtEnDqs_MSB  9
#define csr_OdtEnDqs_LSB  9
#define csr_OdtEnDqs_MASK 0x200
#define csr_OdtEnWck_RANGE  10:10
#define csr_OdtEnWck_BITS   0:0
#define csr_OdtEnWck_MSB  10
#define csr_OdtEnWck_LSB  10
#define csr_OdtEnWck_MASK 0x400
#define csr_SequenceReg0b35s1_RANGE  15:0
#define csr_SequenceReg0b35s1_BITS   15:0
#define csr_SequenceReg0b35s1_MSB  15
#define csr_SequenceReg0b35s1_LSB  0
#define csr_SequenceReg0b35s1_MASK 0xffff
#define csr_SequenceReg0b120s2_RANGE  10:0
#define csr_SequenceReg0b120s2_BITS   10:0
#define csr_SequenceReg0b120s2_MSB  10
#define csr_SequenceReg0b120s2_LSB  0
#define csr_SequenceReg0b120s2_MASK 0x7ff
#define csr_SequenceReg0b206s0_RANGE  15:0
#define csr_SequenceReg0b206s0_BITS   15:0
#define csr_SequenceReg0b206s0_MSB  15
#define csr_SequenceReg0b206s0_LSB  0
#define csr_SequenceReg0b206s0_MASK 0xffff
#define csr_DxPDsampleDIFF_RANGE  3:0
#define csr_DxPDsampleDIFF_BITS   3:0
#define csr_DxPDsampleDIFF_MSB  3
#define csr_DxPDsampleDIFF_LSB  0
#define csr_DxPDsampleDIFF_MASK 0xf
#define csr_DQSPDsampleT_RANGE  0:0
#define csr_DQSPDsampleT_BITS   0:0
#define csr_DQSPDsampleT_MSB  0
#define csr_DQSPDsampleT_LSB  0
#define csr_DQSPDsampleT_MASK 0x1
#define csr_DQSPDsampleC_RANGE  1:1
#define csr_DQSPDsampleC_BITS   0:0
#define csr_DQSPDsampleC_MSB  1
#define csr_DQSPDsampleC_LSB  1
#define csr_DQSPDsampleC_MASK 0x2
#define csr_WCKPDsampleT_RANGE  2:2
#define csr_WCKPDsampleT_BITS   0:0
#define csr_WCKPDsampleT_MSB  2
#define csr_WCKPDsampleT_LSB  2
#define csr_WCKPDsampleT_MASK 0x4
#define csr_WCKPDsampleC_RANGE  3:3
#define csr_WCKPDsampleC_BITS   0:0
#define csr_WCKPDsampleC_MSB  3
#define csr_WCKPDsampleC_LSB  3
#define csr_WCKPDsampleC_MASK 0x8
#define csr_SequenceReg0b35s2_RANGE  10:0
#define csr_SequenceReg0b35s2_BITS   10:0
#define csr_SequenceReg0b35s2_MSB  10
#define csr_SequenceReg0b35s2_LSB  0
#define csr_SequenceReg0b35s2_MASK 0x7ff
#define csr_SequenceReg0b121s0_RANGE  15:0
#define csr_SequenceReg0b121s0_BITS   15:0
#define csr_SequenceReg0b121s0_MSB  15
#define csr_SequenceReg0b121s0_LSB  0
#define csr_SequenceReg0b121s0_MASK 0xffff
#define csr_SequenceReg0b206s1_RANGE  15:0
#define csr_SequenceReg0b206s1_BITS   15:0
#define csr_SequenceReg0b206s1_MSB  15
#define csr_SequenceReg0b206s1_LSB  0
#define csr_SequenceReg0b206s1_MASK 0xffff
#define csr_MicroReset_RANGE  3:0
#define csr_MicroReset_BITS   3:0
#define csr_MicroReset_MSB  3
#define csr_MicroReset_LSB  0
#define csr_MicroReset_MASK 0xf
#define csr_StallToMicro_RANGE  0:0
#define csr_StallToMicro_BITS   0:0
#define csr_StallToMicro_MSB  0
#define csr_StallToMicro_LSB  0
#define csr_StallToMicro_MASK 0x1
#define csr_TestWakeup_RANGE  1:1
#define csr_TestWakeup_BITS   0:0
#define csr_TestWakeup_MSB  1
#define csr_TestWakeup_LSB  1
#define csr_TestWakeup_MASK 0x2
#define csr_RSVDMicro_RANGE  2:2
#define csr_RSVDMicro_BITS   0:0
#define csr_RSVDMicro_MSB  2
#define csr_RSVDMicro_LSB  2
#define csr_RSVDMicro_MASK 0x4
#define csr_ResetToMicro_RANGE  3:3
#define csr_ResetToMicro_BITS   0:0
#define csr_ResetToMicro_MSB  3
#define csr_ResetToMicro_LSB  3
#define csr_ResetToMicro_MASK 0x8
#define csr_RxClkTrkErr00_RANGE  15:0
#define csr_RxClkTrkErr00_BITS   15:0
#define csr_RxClkTrkErr00_MSB  15
#define csr_RxClkTrkErr00_LSB  0
#define csr_RxClkTrkErr00_MASK 0xffff
#define csr_RxClkCTrkUnderflowUpdateTg0_RANGE  0:0
#define csr_RxClkCTrkUnderflowUpdateTg0_BITS   0:0
#define csr_RxClkCTrkUnderflowUpdateTg0_MSB  0
#define csr_RxClkCTrkUnderflowUpdateTg0_LSB  0
#define csr_RxClkCTrkUnderflowUpdateTg0_MASK 0x1
#define csr_RxClkCTrkOverflowUpdateTg0_RANGE  1:1
#define csr_RxClkCTrkOverflowUpdateTg0_BITS   0:0
#define csr_RxClkCTrkOverflowUpdateTg0_MSB  1
#define csr_RxClkCTrkOverflowUpdateTg0_LSB  1
#define csr_RxClkCTrkOverflowUpdateTg0_MASK 0x2
#define csr_RxClktTrkUnderflowUpdateTg0_RANGE  2:2
#define csr_RxClktTrkUnderflowUpdateTg0_BITS   0:0
#define csr_RxClktTrkUnderflowUpdateTg0_MSB  2
#define csr_RxClktTrkUnderflowUpdateTg0_LSB  2
#define csr_RxClktTrkUnderflowUpdateTg0_MASK 0x4
#define csr_RxClkTTrkOverflowUpdateTg0_RANGE  3:3
#define csr_RxClkTTrkOverflowUpdateTg0_BITS   0:0
#define csr_RxClkTTrkOverflowUpdateTg0_MSB  3
#define csr_RxClkTTrkOverflowUpdateTg0_LSB  3
#define csr_RxClkTTrkOverflowUpdateTg0_MASK 0x8
#define csr_RxClkCTrkUnderflowUpdateTg1_RANGE  4:4
#define csr_RxClkCTrkUnderflowUpdateTg1_BITS   0:0
#define csr_RxClkCTrkUnderflowUpdateTg1_MSB  4
#define csr_RxClkCTrkUnderflowUpdateTg1_LSB  4
#define csr_RxClkCTrkUnderflowUpdateTg1_MASK 0x10
#define csr_RxClkCTrkOverflowUpdateTg1_RANGE  5:5
#define csr_RxClkCTrkOverflowUpdateTg1_BITS   0:0
#define csr_RxClkCTrkOverflowUpdateTg1_MSB  5
#define csr_RxClkCTrkOverflowUpdateTg1_LSB  5
#define csr_RxClkCTrkOverflowUpdateTg1_MASK 0x20
#define csr_RxClkTTrkUnderflowUpdateTg1_RANGE  6:6
#define csr_RxClkTTrkUnderflowUpdateTg1_BITS   0:0
#define csr_RxClkTTrkUnderflowUpdateTg1_MSB  6
#define csr_RxClkTTrkUnderflowUpdateTg1_LSB  6
#define csr_RxClkTTrkUnderflowUpdateTg1_MASK 0x40
#define csr_RxClkTTrkOverflowUpdateTg1_RANGE  7:7
#define csr_RxClkTTrkOverflowUpdateTg1_BITS   0:0
#define csr_RxClkTTrkOverflowUpdateTg1_MSB  7
#define csr_RxClkTTrkOverflowUpdateTg1_LSB  7
#define csr_RxClkTTrkOverflowUpdateTg1_MASK 0x80
#define csr_RxClkCTrkUnderflowSnapTg0_RANGE  8:8
#define csr_RxClkCTrkUnderflowSnapTg0_BITS   0:0
#define csr_RxClkCTrkUnderflowSnapTg0_MSB  8
#define csr_RxClkCTrkUnderflowSnapTg0_LSB  8
#define csr_RxClkCTrkUnderflowSnapTg0_MASK 0x100
#define csr_RxClkCTrkOverflowSnapTg0_RANGE  9:9
#define csr_RxClkCTrkOverflowSnapTg0_BITS   0:0
#define csr_RxClkCTrkOverflowSnapTg0_MSB  9
#define csr_RxClkCTrkOverflowSnapTg0_LSB  9
#define csr_RxClkCTrkOverflowSnapTg0_MASK 0x200
#define csr_RxClktTrkUnderflowSnapTg0_RANGE  10:10
#define csr_RxClktTrkUnderflowSnapTg0_BITS   0:0
#define csr_RxClktTrkUnderflowSnapTg0_MSB  10
#define csr_RxClktTrkUnderflowSnapTg0_LSB  10
#define csr_RxClktTrkUnderflowSnapTg0_MASK 0x400
#define csr_RxClkTTrkOverflowSnapTg0_RANGE  11:11
#define csr_RxClkTTrkOverflowSnapTg0_BITS   0:0
#define csr_RxClkTTrkOverflowSnapTg0_MSB  11
#define csr_RxClkTTrkOverflowSnapTg0_LSB  11
#define csr_RxClkTTrkOverflowSnapTg0_MASK 0x800
#define csr_RxClkCTrkUnderflowSnapTg1_RANGE  12:12
#define csr_RxClkCTrkUnderflowSnapTg1_BITS   0:0
#define csr_RxClkCTrkUnderflowSnapTg1_MSB  12
#define csr_RxClkCTrkUnderflowSnapTg1_LSB  12
#define csr_RxClkCTrkUnderflowSnapTg1_MASK 0x1000
#define csr_RxClkCTrkOverflowSnapTg1_RANGE  13:13
#define csr_RxClkCTrkOverflowSnapTg1_BITS   0:0
#define csr_RxClkCTrkOverflowSnapTg1_MSB  13
#define csr_RxClkCTrkOverflowSnapTg1_LSB  13
#define csr_RxClkCTrkOverflowSnapTg1_MASK 0x2000
#define csr_RxClkTTrkUnderflowSnapTg1_RANGE  14:14
#define csr_RxClkTTrkUnderflowSnapTg1_BITS   0:0
#define csr_RxClkTTrkUnderflowSnapTg1_MSB  14
#define csr_RxClkTTrkUnderflowSnapTg1_LSB  14
#define csr_RxClkTTrkUnderflowSnapTg1_MASK 0x4000
#define csr_RxClkTTrkOverflowSnapTg1_RANGE  15:15
#define csr_RxClkTTrkOverflowSnapTg1_BITS   0:0
#define csr_RxClkTTrkOverflowSnapTg1_MSB  15
#define csr_RxClkTTrkOverflowSnapTg1_LSB  15
#define csr_RxClkTTrkOverflowSnapTg1_MASK 0x8000
#define csr_SequenceReg0b36s0_RANGE  15:0
#define csr_SequenceReg0b36s0_BITS   15:0
#define csr_SequenceReg0b36s0_MSB  15
#define csr_SequenceReg0b36s0_LSB  0
#define csr_SequenceReg0b36s0_MASK 0xffff
#define csr_SequenceReg0b121s1_RANGE  15:0
#define csr_SequenceReg0b121s1_BITS   15:0
#define csr_SequenceReg0b121s1_MSB  15
#define csr_SequenceReg0b121s1_LSB  0
#define csr_SequenceReg0b121s1_MASK 0xffff
#define csr_SequenceReg0b206s2_RANGE  10:0
#define csr_SequenceReg0b206s2_BITS   10:0
#define csr_SequenceReg0b206s2_MSB  10
#define csr_SequenceReg0b206s2_LSB  0
#define csr_SequenceReg0b206s2_MASK 0x7ff
#define csr_SequenceReg0b36s1_RANGE  15:0
#define csr_SequenceReg0b36s1_BITS   15:0
#define csr_SequenceReg0b36s1_MSB  15
#define csr_SequenceReg0b36s1_LSB  0
#define csr_SequenceReg0b36s1_MASK 0xffff
#define csr_SequenceReg0b121s2_RANGE  10:0
#define csr_SequenceReg0b121s2_BITS   10:0
#define csr_SequenceReg0b121s2_MSB  10
#define csr_SequenceReg0b121s2_LSB  0
#define csr_SequenceReg0b121s2_MASK 0x7ff
#define csr_SequenceReg0b207s0_RANGE  15:0
#define csr_SequenceReg0b207s0_BITS   15:0
#define csr_SequenceReg0b207s0_MSB  15
#define csr_SequenceReg0b207s0_LSB  0
#define csr_SequenceReg0b207s0_MASK 0xffff
#define csr_SequenceReg0b36s2_RANGE  10:0
#define csr_SequenceReg0b36s2_BITS   10:0
#define csr_SequenceReg0b36s2_MSB  10
#define csr_SequenceReg0b36s2_LSB  0
#define csr_SequenceReg0b36s2_MASK 0x7ff
#define csr_SequenceReg0b122s0_RANGE  15:0
#define csr_SequenceReg0b122s0_BITS   15:0
#define csr_SequenceReg0b122s0_MSB  15
#define csr_SequenceReg0b122s0_LSB  0
#define csr_SequenceReg0b122s0_MASK 0xffff
#define csr_SequenceReg0b207s1_RANGE  15:0
#define csr_SequenceReg0b207s1_BITS   15:0
#define csr_SequenceReg0b207s1_MSB  15
#define csr_SequenceReg0b207s1_LSB  0
#define csr_SequenceReg0b207s1_MASK 0xffff
#define csr_SequenceReg0b37s0_RANGE  15:0
#define csr_SequenceReg0b37s0_BITS   15:0
#define csr_SequenceReg0b37s0_MSB  15
#define csr_SequenceReg0b37s0_LSB  0
#define csr_SequenceReg0b37s0_MASK 0xffff
#define csr_SequenceReg0b122s1_RANGE  15:0
#define csr_SequenceReg0b122s1_BITS   15:0
#define csr_SequenceReg0b122s1_MSB  15
#define csr_SequenceReg0b122s1_LSB  0
#define csr_SequenceReg0b122s1_MASK 0xffff
#define csr_SequenceReg0b207s2_RANGE  10:0
#define csr_SequenceReg0b207s2_BITS   10:0
#define csr_SequenceReg0b207s2_MSB  10
#define csr_SequenceReg0b207s2_LSB  0
#define csr_SequenceReg0b207s2_MASK 0x7ff
#define csr_SequenceReg0b37s1_RANGE  15:0
#define csr_SequenceReg0b37s1_BITS   15:0
#define csr_SequenceReg0b37s1_MSB  15
#define csr_SequenceReg0b37s1_LSB  0
#define csr_SequenceReg0b37s1_MASK 0xffff
#define csr_SequenceReg0b122s2_RANGE  10:0
#define csr_SequenceReg0b122s2_BITS   10:0
#define csr_SequenceReg0b122s2_MSB  10
#define csr_SequenceReg0b122s2_LSB  0
#define csr_SequenceReg0b122s2_MASK 0x7ff
#define csr_SequenceReg0b208s0_RANGE  15:0
#define csr_SequenceReg0b208s0_BITS   15:0
#define csr_SequenceReg0b208s0_MSB  15
#define csr_SequenceReg0b208s0_LSB  0
#define csr_SequenceReg0b208s0_MASK 0xffff
#define csr_PptInfoSel_RANGE  9:0
#define csr_PptInfoSel_BITS   9:0
#define csr_PptInfoSel_MSB  9
#define csr_PptInfoSel_LSB  0
#define csr_PptInfoSel_MASK 0x3ff
#define csr_PptInfoSelDqs2Dq_RANGE  4:0
#define csr_PptInfoSelDqs2Dq_BITS   4:0
#define csr_PptInfoSelDqs2Dq_MSB  4
#define csr_PptInfoSelDqs2Dq_LSB  0
#define csr_PptInfoSelDqs2Dq_MASK 0x1f
#define csr_PptInfoSelWck2Dqo_RANGE  9:5
#define csr_PptInfoSelWck2Dqo_BITS   4:0
#define csr_PptInfoSelWck2Dqo_MSB  9
#define csr_PptInfoSelWck2Dqo_LSB  5
#define csr_PptInfoSelWck2Dqo_MASK 0x3e0
#define csr_SequenceReg0b37s2_RANGE  10:0
#define csr_SequenceReg0b37s2_BITS   10:0
#define csr_SequenceReg0b37s2_MSB  10
#define csr_SequenceReg0b37s2_LSB  0
#define csr_SequenceReg0b37s2_MASK 0x7ff
#define csr_SequenceReg0b123s0_RANGE  15:0
#define csr_SequenceReg0b123s0_BITS   15:0
#define csr_SequenceReg0b123s0_MSB  15
#define csr_SequenceReg0b123s0_LSB  0
#define csr_SequenceReg0b123s0_MASK 0xffff
#define csr_SequenceReg0b208s1_RANGE  15:0
#define csr_SequenceReg0b208s1_BITS   15:0
#define csr_SequenceReg0b208s1_MSB  15
#define csr_SequenceReg0b208s1_LSB  0
#define csr_SequenceReg0b208s1_MASK 0xffff
#define csr_Wck2DqoPptInfo_RANGE  15:0
#define csr_Wck2DqoPptInfo_BITS   15:0
#define csr_Wck2DqoPptInfo_MSB  15
#define csr_Wck2DqoPptInfo_LSB  0
#define csr_Wck2DqoPptInfo_MASK 0xffff
#define csr_RxFifoInit_RANGE  1:0
#define csr_RxFifoInit_BITS   1:0
#define csr_RxFifoInit_MSB  1
#define csr_RxFifoInit_LSB  0
#define csr_RxFifoInit_MASK 0x3
#define csr_RxFifoInitPtr_RANGE  0:0
#define csr_RxFifoInitPtr_BITS   0:0
#define csr_RxFifoInitPtr_MSB  0
#define csr_RxFifoInitPtr_LSB  0
#define csr_RxFifoInitPtr_MASK 0x1
#define csr_InhibitRxFifoRd_RANGE  1:1
#define csr_InhibitRxFifoRd_BITS   0:0
#define csr_InhibitRxFifoRd_MSB  1
#define csr_InhibitRxFifoRd_LSB  1
#define csr_InhibitRxFifoRd_MASK 0x2
#define csr_SequenceReg0b38s0_RANGE  15:0
#define csr_SequenceReg0b38s0_BITS   15:0
#define csr_SequenceReg0b38s0_MSB  15
#define csr_SequenceReg0b38s0_LSB  0
#define csr_SequenceReg0b38s0_MASK 0xffff
#define csr_SequenceReg0b123s1_RANGE  15:0
#define csr_SequenceReg0b123s1_BITS   15:0
#define csr_SequenceReg0b123s1_MSB  15
#define csr_SequenceReg0b123s1_LSB  0
#define csr_SequenceReg0b123s1_MASK 0xffff
#define csr_SequenceReg0b208s2_RANGE  10:0
#define csr_SequenceReg0b208s2_BITS   10:0
#define csr_SequenceReg0b208s2_MSB  10
#define csr_SequenceReg0b208s2_LSB  0
#define csr_SequenceReg0b208s2_MASK 0x7ff
#define csr_Dqs2DqPptInfo_RANGE  15:0
#define csr_Dqs2DqPptInfo_BITS   15:0
#define csr_Dqs2DqPptInfo_MSB  15
#define csr_Dqs2DqPptInfo_LSB  0
#define csr_Dqs2DqPptInfo_MASK 0xffff
#define csr_AsyncAcTxMode_RANGE  11:0
#define csr_AsyncAcTxMode_BITS   11:0
#define csr_AsyncAcTxMode_MSB  11
#define csr_AsyncAcTxMode_LSB  0
#define csr_AsyncAcTxMode_MASK 0xfff
#define csr_ForceClkDisable_RANGE  0:0
#define csr_ForceClkDisable_BITS   0:0
#define csr_ForceClkDisable_MSB  0
#define csr_ForceClkDisable_LSB  0
#define csr_ForceClkDisable_MASK 0x1
#define csr_SequenceReg0b38s1_RANGE  15:0
#define csr_SequenceReg0b38s1_BITS   15:0
#define csr_SequenceReg0b38s1_MSB  15
#define csr_SequenceReg0b38s1_LSB  0
#define csr_SequenceReg0b38s1_MASK 0xffff
#define csr_SequenceReg0b123s2_RANGE  10:0
#define csr_SequenceReg0b123s2_BITS   10:0
#define csr_SequenceReg0b123s2_MSB  10
#define csr_SequenceReg0b123s2_LSB  0
#define csr_SequenceReg0b123s2_MASK 0x7ff
#define csr_SequenceReg0b209s0_RANGE  15:0
#define csr_SequenceReg0b209s0_BITS   15:0
#define csr_SequenceReg0b209s0_MSB  15
#define csr_SequenceReg0b209s0_LSB  0
#define csr_SequenceReg0b209s0_MASK 0xffff
#define csr_PptRxDqsTrackInfo_RANGE  15:0
#define csr_PptRxDqsTrackInfo_BITS   15:0
#define csr_PptRxDqsTrackInfo_MSB  15
#define csr_PptRxDqsTrackInfo_LSB  0
#define csr_PptRxDqsTrackInfo_MASK 0xffff
#define csr_AsyncAcRxMode_RANGE  8:0
#define csr_AsyncAcRxMode_BITS   8:0
#define csr_AsyncAcRxMode_MSB  8
#define csr_AsyncAcRxMode_LSB  0
#define csr_AsyncAcRxMode_MASK 0x1ff
#define csr_ClockingCtrl_RANGE  1:0
#define csr_ClockingCtrl_BITS   1:0
#define csr_ClockingCtrl_MSB  1
#define csr_ClockingCtrl_LSB  0
#define csr_ClockingCtrl_MASK 0x3
#define csr_PclkEnInit_RANGE  0:0
#define csr_PclkEnInit_BITS   0:0
#define csr_PclkEnInit_MSB  0
#define csr_PclkEnInit_LSB  0
#define csr_PclkEnInit_MASK 0x1
#define csr_DllTrackEnCtrl_RANGE  1:1
#define csr_DllTrackEnCtrl_BITS   0:0
#define csr_DllTrackEnCtrl_MSB  1
#define csr_DllTrackEnCtrl_LSB  1
#define csr_DllTrackEnCtrl_MASK 0x2
#define csr_SequenceReg0b38s2_RANGE  10:0
#define csr_SequenceReg0b38s2_BITS   10:0
#define csr_SequenceReg0b38s2_MSB  10
#define csr_SequenceReg0b38s2_LSB  0
#define csr_SequenceReg0b38s2_MASK 0x7ff
#define csr_SequenceReg0b124s0_RANGE  15:0
#define csr_SequenceReg0b124s0_BITS   15:0
#define csr_SequenceReg0b124s0_MSB  15
#define csr_SequenceReg0b124s0_LSB  0
#define csr_SequenceReg0b124s0_MASK 0xffff
#define csr_SequenceReg0b209s1_RANGE  15:0
#define csr_SequenceReg0b209s1_BITS   15:0
#define csr_SequenceReg0b209s1_MSB  15
#define csr_SequenceReg0b209s1_LSB  0
#define csr_SequenceReg0b209s1_MASK 0xffff
#define csr_PptRxEnEvnt_RANGE  4:0
#define csr_PptRxEnEvnt_BITS   4:0
#define csr_PptRxEnEvnt_MSB  4
#define csr_PptRxEnEvnt_LSB  0
#define csr_PptRxEnEvnt_MASK 0x1f
#define csr_PptRxEnInit_RANGE  0:0
#define csr_PptRxEnInit_BITS   0:0
#define csr_PptRxEnInit_MSB  0
#define csr_PptRxEnInit_LSB  0
#define csr_PptRxEnInit_MASK 0x1
#define csr_TrainEnRxEn_RANGE  1:1
#define csr_TrainEnRxEn_BITS   0:0
#define csr_TrainEnRxEn_MSB  1
#define csr_TrainEnRxEn_LSB  1
#define csr_TrainEnRxEn_MASK 0x2
#define csr_SnapPptRxDqsTrackInfo_RANGE  2:2
#define csr_SnapPptRxDqsTrackInfo_BITS   0:0
#define csr_SnapPptRxDqsTrackInfo_MSB  2
#define csr_SnapPptRxDqsTrackInfo_LSB  2
#define csr_SnapPptRxDqsTrackInfo_MASK 0x4
#define csr_PptRxDqsTrackInfoSel_RANGE  4:3
#define csr_PptRxDqsTrackInfoSel_BITS   1:0
#define csr_PptRxDqsTrackInfoSel_MSB  4
#define csr_PptRxDqsTrackInfoSel_LSB  3
#define csr_PptRxDqsTrackInfoSel_MASK 0x18
#define csr_AsyncAcTxEn_RANGE  11:0
#define csr_AsyncAcTxEn_BITS   11:0
#define csr_AsyncAcTxEn_MSB  11
#define csr_AsyncAcTxEn_LSB  0
#define csr_AsyncAcTxEn_MASK 0xfff
#define csr_ForceInternalUpdate_RANGE  0:0
#define csr_ForceInternalUpdate_BITS   0:0
#define csr_ForceInternalUpdate_MSB  0
#define csr_ForceInternalUpdate_LSB  0
#define csr_ForceInternalUpdate_MASK 0x1
#define csr_SequenceReg0b39s0_RANGE  15:0
#define csr_SequenceReg0b39s0_BITS   15:0
#define csr_SequenceReg0b39s0_MSB  15
#define csr_SequenceReg0b39s0_LSB  0
#define csr_SequenceReg0b39s0_MASK 0xffff
#define csr_SequenceReg0b124s1_RANGE  15:0
#define csr_SequenceReg0b124s1_BITS   15:0
#define csr_SequenceReg0b124s1_MSB  15
#define csr_SequenceReg0b124s1_LSB  0
#define csr_SequenceReg0b124s1_MASK 0xffff
#define csr_SequenceReg0b209s2_RANGE  10:0
#define csr_SequenceReg0b209s2_BITS   10:0
#define csr_SequenceReg0b209s2_MSB  10
#define csr_SequenceReg0b209s2_LSB  0
#define csr_SequenceReg0b209s2_MASK 0x7ff
#define csr_PptCtlStatic_RANGE  11:0
#define csr_PptCtlStatic_BITS   11:0
#define csr_PptCtlStatic_MSB  11
#define csr_PptCtlStatic_LSB  0
#define csr_PptCtlStatic_MASK 0xfff
#define csr_PptEnDqs2DqTg0_RANGE  0:0
#define csr_PptEnDqs2DqTg0_BITS   0:0
#define csr_PptEnDqs2DqTg0_MSB  0
#define csr_PptEnDqs2DqTg0_LSB  0
#define csr_PptEnDqs2DqTg0_MASK 0x1
#define csr_PptEnDqs2DqTg1_RANGE  1:1
#define csr_PptEnDqs2DqTg1_BITS   0:0
#define csr_PptEnDqs2DqTg1_MSB  1
#define csr_PptEnDqs2DqTg1_LSB  1
#define csr_PptEnDqs2DqTg1_MASK 0x2
#define csr_DOCByteSelTg0_RANGE  2:2
#define csr_DOCByteSelTg0_BITS   0:0
#define csr_DOCByteSelTg0_MSB  2
#define csr_DOCByteSelTg0_LSB  2
#define csr_DOCByteSelTg0_MASK 0x4
#define csr_DOCByteSelTg1_RANGE  3:3
#define csr_DOCByteSelTg1_BITS   0:0
#define csr_DOCByteSelTg1_MSB  3
#define csr_DOCByteSelTg1_LSB  3
#define csr_DOCByteSelTg1_MASK 0x8
#define csr_PptEnWck2DqoTg0_RANGE  4:4
#define csr_PptEnWck2DqoTg0_BITS   0:0
#define csr_PptEnWck2DqoTg0_MSB  4
#define csr_PptEnWck2DqoTg0_LSB  4
#define csr_PptEnWck2DqoTg0_MASK 0x10
#define csr_PptEnWck2DqoTg1_RANGE  5:5
#define csr_PptEnWck2DqoTg1_BITS   0:0
#define csr_PptEnWck2DqoTg1_MSB  5
#define csr_PptEnWck2DqoTg1_LSB  5
#define csr_PptEnWck2DqoTg1_MASK 0x20
#define csr_RsvdPptCtlStatic76_RANGE  7:6
#define csr_RsvdPptCtlStatic76_BITS   1:0
#define csr_RsvdPptCtlStatic76_MSB  7
#define csr_RsvdPptCtlStatic76_LSB  6
#define csr_RsvdPptCtlStatic76_MASK 0xc0
#define csr_PptEnRxEnDlyTg0_RANGE  8:8
#define csr_PptEnRxEnDlyTg0_BITS   0:0
#define csr_PptEnRxEnDlyTg0_MSB  8
#define csr_PptEnRxEnDlyTg0_LSB  8
#define csr_PptEnRxEnDlyTg0_MASK 0x100
#define csr_PptEnRxEnDlyTg1_RANGE  9:9
#define csr_PptEnRxEnDlyTg1_BITS   0:0
#define csr_PptEnRxEnDlyTg1_MSB  9
#define csr_PptEnRxEnDlyTg1_LSB  9
#define csr_PptEnRxEnDlyTg1_MASK 0x200
#define csr_PptEnRxEnBackOff_RANGE  11:10
#define csr_PptEnRxEnBackOff_BITS   1:0
#define csr_PptEnRxEnBackOff_MSB  11
#define csr_PptEnRxEnBackOff_LSB  10
#define csr_PptEnRxEnBackOff_MASK 0xc00
#define csr_AsyncAcTxData_RANGE  11:0
#define csr_AsyncAcTxData_BITS   11:0
#define csr_AsyncAcTxData_MSB  11
#define csr_AsyncAcTxData_LSB  0
#define csr_AsyncAcTxData_MASK 0xfff
#define csr_PhyConfig_RANGE  9:0
#define csr_PhyConfig_BITS   9:0
#define csr_PhyConfig_MSB  9
#define csr_PhyConfig_LSB  0
#define csr_PhyConfig_MASK 0x3ff
#define csr_PhyConfigDbytes_RANGE  3:0
#define csr_PhyConfigDbytes_BITS   3:0
#define csr_PhyConfigDbytes_MSB  3
#define csr_PhyConfigDbytes_LSB  0
#define csr_PhyConfigDbytes_MASK 0xf
#define csr_PhyConfigDfi_RANGE  5:4
#define csr_PhyConfigDfi_BITS   1:0
#define csr_PhyConfigDfi_MSB  5
#define csr_PhyConfigDfi_LSB  4
#define csr_PhyConfigDfi_MASK 0x30
#define csr_PhyConfigRank_RANGE  7:6
#define csr_PhyConfigRank_BITS   1:0
#define csr_PhyConfigRank_MSB  7
#define csr_PhyConfigRank_LSB  6
#define csr_PhyConfigRank_MASK 0xc0
#define csr_PhyConfigDmi_RANGE  8:8
#define csr_PhyConfigDmi_BITS   0:0
#define csr_PhyConfigDmi_MSB  8
#define csr_PhyConfigDmi_LSB  8
#define csr_PhyConfigDmi_MASK 0x100
#define csr_PhyConfigLp5_RANGE  9:9
#define csr_PhyConfigLp5_BITS   0:0
#define csr_PhyConfigLp5_MSB  9
#define csr_PhyConfigLp5_LSB  9
#define csr_PhyConfigLp5_MASK 0x200
#define csr_SequenceReg0b39s1_RANGE  15:0
#define csr_SequenceReg0b39s1_BITS   15:0
#define csr_SequenceReg0b39s1_MSB  15
#define csr_SequenceReg0b39s1_LSB  0
#define csr_SequenceReg0b39s1_MASK 0xffff
#define csr_SequenceReg0b124s2_RANGE  10:0
#define csr_SequenceReg0b124s2_BITS   10:0
#define csr_SequenceReg0b124s2_MSB  10
#define csr_SequenceReg0b124s2_LSB  0
#define csr_SequenceReg0b124s2_MASK 0x7ff
#define csr_SequenceReg0b210s0_RANGE  15:0
#define csr_SequenceReg0b210s0_BITS   15:0
#define csr_SequenceReg0b210s0_MSB  15
#define csr_SequenceReg0b210s0_LSB  0
#define csr_SequenceReg0b210s0_MASK 0xffff
#define csr_PptCtlDyn_RANGE  2:0
#define csr_PptCtlDyn_BITS   2:0
#define csr_PptCtlDyn_MSB  2
#define csr_PptCtlDyn_LSB  0
#define csr_PptCtlDyn_MASK 0x7
#define csr_PptDqs2DqActive_RANGE  0:0
#define csr_PptDqs2DqActive_BITS   0:0
#define csr_PptDqs2DqActive_MSB  0
#define csr_PptDqs2DqActive_LSB  0
#define csr_PptDqs2DqActive_MASK 0x1
#define csr_PptEnRxEnUseDqsSampVal_RANGE  1:1
#define csr_PptEnRxEnUseDqsSampVal_BITS   0:0
#define csr_PptEnRxEnUseDqsSampVal_MSB  1
#define csr_PptEnRxEnUseDqsSampVal_LSB  1
#define csr_PptEnRxEnUseDqsSampVal_MASK 0x2
#define csr_PptWck2DqoActive_RANGE  2:2
#define csr_PptWck2DqoActive_BITS   0:0
#define csr_PptWck2DqoActive_MSB  2
#define csr_PptWck2DqoActive_LSB  2
#define csr_PptWck2DqoActive_MASK 0x4
#define csr_SequenceReg0b39s2_RANGE  10:0
#define csr_SequenceReg0b39s2_BITS   10:0
#define csr_SequenceReg0b39s2_MSB  10
#define csr_SequenceReg0b39s2_LSB  0
#define csr_SequenceReg0b39s2_MASK 0x7ff
#define csr_SequenceReg0b125s0_RANGE  15:0
#define csr_SequenceReg0b125s0_BITS   15:0
#define csr_SequenceReg0b125s0_MSB  15
#define csr_SequenceReg0b125s0_LSB  0
#define csr_SequenceReg0b125s0_MASK 0xffff
#define csr_SequenceReg0b210s1_RANGE  15:0
#define csr_SequenceReg0b210s1_BITS   15:0
#define csr_SequenceReg0b210s1_MSB  15
#define csr_SequenceReg0b210s1_LSB  0
#define csr_SequenceReg0b210s1_MASK 0xffff
#define csr_AsyncAcRxData_RANGE  9:0
#define csr_AsyncAcRxData_BITS   9:0
#define csr_AsyncAcRxData_MSB  9
#define csr_AsyncAcRxData_LSB  0
#define csr_AsyncAcRxData_MASK 0x3ff
#define csr_RxTrainPattern8BitMode_RANGE  0:0
#define csr_RxTrainPattern8BitMode_BITS   0:0
#define csr_RxTrainPattern8BitMode_MSB  0
#define csr_RxTrainPattern8BitMode_LSB  0
#define csr_RxTrainPattern8BitMode_MASK 0x1
#define csr_LP5Mode_RANGE  0:0
#define csr_LP5Mode_BITS   0:0
#define csr_LP5Mode_MSB  0
#define csr_LP5Mode_LSB  0
#define csr_LP5Mode_MASK 0x1
#define csr_SequenceReg0b40s0_RANGE  15:0
#define csr_SequenceReg0b40s0_BITS   15:0
#define csr_SequenceReg0b40s0_MSB  15
#define csr_SequenceReg0b40s0_LSB  0
#define csr_SequenceReg0b40s0_MASK 0xffff
#define csr_SequenceReg0b125s1_RANGE  15:0
#define csr_SequenceReg0b125s1_BITS   15:0
#define csr_SequenceReg0b125s1_MSB  15
#define csr_SequenceReg0b125s1_LSB  0
#define csr_SequenceReg0b125s1_MASK 0xffff
#define csr_SequenceReg0b210s2_RANGE  10:0
#define csr_SequenceReg0b210s2_BITS   10:0
#define csr_SequenceReg0b210s2_MSB  10
#define csr_SequenceReg0b210s2_LSB  0
#define csr_SequenceReg0b210s2_MASK 0x7ff
#define csr_DfiHandshakeDelays_RANGE  15:0
#define csr_DfiHandshakeDelays_BITS   15:0
#define csr_DfiHandshakeDelays_MSB  15
#define csr_DfiHandshakeDelays_LSB  0
#define csr_DfiHandshakeDelays_MASK 0xffff
#define csr_PhyUpdAckDelay_RANGE  3:0
#define csr_PhyUpdAckDelay_BITS   3:0
#define csr_PhyUpdAckDelay_MSB  3
#define csr_PhyUpdAckDelay_LSB  0
#define csr_PhyUpdAckDelay_MASK 0xf
#define csr_PhyUpdReqDelay_RANGE  7:4
#define csr_PhyUpdReqDelay_BITS   3:0
#define csr_PhyUpdReqDelay_MSB  7
#define csr_PhyUpdReqDelay_LSB  4
#define csr_PhyUpdReqDelay_MASK 0xf0
#define csr_CtrlUpdAckDelay_RANGE  11:8
#define csr_CtrlUpdAckDelay_BITS   3:0
#define csr_CtrlUpdAckDelay_MSB  11
#define csr_CtrlUpdAckDelay_LSB  8
#define csr_CtrlUpdAckDelay_MASK 0xf00
#define csr_CtrlUpdReqDelay_RANGE  15:12
#define csr_CtrlUpdReqDelay_BITS   3:0
#define csr_CtrlUpdReqDelay_MSB  15
#define csr_CtrlUpdReqDelay_LSB  12
#define csr_CtrlUpdReqDelay_MASK 0xf000
#define csr_RxTrainPatternEnable_RANGE  0:0
#define csr_RxTrainPatternEnable_BITS   0:0
#define csr_RxTrainPatternEnable_MSB  0
#define csr_RxTrainPatternEnable_LSB  0
#define csr_RxTrainPatternEnable_MASK 0x1
#define csr_ForceClkGaterEnables_RANGE  8:0
#define csr_ForceClkGaterEnables_BITS   8:0
#define csr_ForceClkGaterEnables_MSB  8
#define csr_ForceClkGaterEnables_LSB  0
#define csr_ForceClkGaterEnables_MASK 0x1ff
#define csr_ForcePubDxClkEnHigh_RANGE  0:0
#define csr_ForcePubDxClkEnHigh_BITS   0:0
#define csr_ForcePubDxClkEnHigh_MSB  0
#define csr_ForcePubDxClkEnHigh_LSB  0
#define csr_ForcePubDxClkEnHigh_MASK 0x1
#define csr_ForcePubDxClkEnLow_RANGE  1:1
#define csr_ForcePubDxClkEnLow_BITS   0:0
#define csr_ForcePubDxClkEnLow_MSB  1
#define csr_ForcePubDxClkEnLow_LSB  1
#define csr_ForcePubDxClkEnLow_MASK 0x2
#define csr_ForcePIEClkEnHigh_RANGE  2:2
#define csr_ForcePIEClkEnHigh_BITS   0:0
#define csr_ForcePIEClkEnHigh_MSB  2
#define csr_ForcePIEClkEnHigh_LSB  2
#define csr_ForcePIEClkEnHigh_MASK 0x4
#define csr_ForcePIEClkEnLow_RANGE  3:3
#define csr_ForcePIEClkEnLow_BITS   0:0
#define csr_ForcePIEClkEnLow_MSB  3
#define csr_ForcePIEClkEnLow_LSB  3
#define csr_ForcePIEClkEnLow_MASK 0x8
#define csr_ForceACSMClkEnHigh_RANGE  4:4
#define csr_ForceACSMClkEnHigh_BITS   0:0
#define csr_ForceACSMClkEnHigh_MSB  4
#define csr_ForceACSMClkEnHigh_LSB  4
#define csr_ForceACSMClkEnHigh_MASK 0x10
#define csr_ForceACSMClkEnLow_RANGE  5:5
#define csr_ForceACSMClkEnLow_BITS   0:0
#define csr_ForceACSMClkEnLow_MSB  5
#define csr_ForceACSMClkEnLow_LSB  5
#define csr_ForceACSMClkEnLow_MASK 0x20
#define csr_ForceMasterPipeClkEnHigh_RANGE  6:6
#define csr_ForceMasterPipeClkEnHigh_BITS   0:0
#define csr_ForceMasterPipeClkEnHigh_MSB  6
#define csr_ForceMasterPipeClkEnHigh_LSB  6
#define csr_ForceMasterPipeClkEnHigh_MASK 0x40
#define csr_ForceCfgBusPipeClkEnHigh_RANGE  7:7
#define csr_ForceCfgBusPipeClkEnHigh_BITS   0:0
#define csr_ForceCfgBusPipeClkEnHigh_MSB  7
#define csr_ForceCfgBusPipeClkEnHigh_LSB  7
#define csr_ForceCfgBusPipeClkEnHigh_MASK 0x80
#define csr_ForceHCLKPipeClkEnHigh_RANGE  8:8
#define csr_ForceHCLKPipeClkEnHigh_BITS   0:0
#define csr_ForceHCLKPipeClkEnHigh_MSB  8
#define csr_ForceHCLKPipeClkEnHigh_LSB  8
#define csr_ForceHCLKPipeClkEnHigh_MASK 0x100
#define csr_TrainingParam_RANGE  15:0
#define csr_TrainingParam_BITS   15:0
#define csr_TrainingParam_MSB  15
#define csr_TrainingParam_LSB  0
#define csr_TrainingParam_MASK 0xffff
#define csr_EnDynRateReduction_RANGE  0:0
#define csr_EnDynRateReduction_BITS   0:0
#define csr_EnDynRateReduction_MSB  0
#define csr_EnDynRateReduction_LSB  0
#define csr_EnDynRateReduction_MASK 0x1
#define csr_TrainEnRxDigStrb_RANGE  1:1
#define csr_TrainEnRxDigStrb_BITS   0:0
#define csr_TrainEnRxDigStrb_MSB  1
#define csr_TrainEnRxDigStrb_LSB  1
#define csr_TrainEnRxDigStrb_MASK 0x2
#define csr_TrainEnRxClk_RANGE  2:2
#define csr_TrainEnRxClk_BITS   0:0
#define csr_TrainEnRxClk_MSB  2
#define csr_TrainEnRxClk_LSB  2
#define csr_TrainEnRxClk_MASK 0x4
#define csr_RsvdTrainEnRxEn_RANGE  3:3
#define csr_RsvdTrainEnRxEn_BITS   0:0
#define csr_RsvdTrainEnRxEn_MSB  3
#define csr_RsvdTrainEnRxEn_LSB  3
#define csr_RsvdTrainEnRxEn_MASK 0x8
#define csr_TrainEnTxDqs_RANGE  4:4
#define csr_TrainEnTxDqs_BITS   0:0
#define csr_TrainEnTxDqs_MSB  4
#define csr_TrainEnTxDqs_LSB  4
#define csr_TrainEnTxDqs_MASK 0x10
#define csr_TrainEnTxDq_RANGE  5:5
#define csr_TrainEnTxDq_BITS   0:0
#define csr_TrainEnTxDq_MSB  5
#define csr_TrainEnTxDq_LSB  5
#define csr_TrainEnTxDq_MASK 0x20
#define csr_TrainEnVrefDAC1_RANGE  6:6
#define csr_TrainEnVrefDAC1_BITS   0:0
#define csr_TrainEnVrefDAC1_MSB  6
#define csr_TrainEnVrefDAC1_LSB  6
#define csr_TrainEnVrefDAC1_MASK 0x40
#define csr_TrainEnVrefDAC0_RANGE  7:7
#define csr_TrainEnVrefDAC0_BITS   0:0
#define csr_TrainEnVrefDAC0_MSB  7
#define csr_TrainEnVrefDAC0_LSB  7
#define csr_TrainEnVrefDAC0_MASK 0x80
#define csr_TrainEnTxWck_RANGE  8:8
#define csr_TrainEnTxWck_BITS   0:0
#define csr_TrainEnTxWck_MSB  8
#define csr_TrainEnTxWck_LSB  8
#define csr_TrainEnTxWck_MASK 0x100
#define csr_RollIntoCoarse_RANGE  9:9
#define csr_RollIntoCoarse_BITS   0:0
#define csr_RollIntoCoarse_MSB  9
#define csr_RollIntoCoarse_LSB  9
#define csr_RollIntoCoarse_MASK 0x200
#define csr_TrainUsingNativeDdlCntl_RANGE  10:10
#define csr_TrainUsingNativeDdlCntl_BITS   0:0
#define csr_TrainUsingNativeDdlCntl_MSB  10
#define csr_TrainUsingNativeDdlCntl_LSB  10
#define csr_TrainUsingNativeDdlCntl_MASK 0x400
#define csr_TrainEnRxClkC_RANGE  11:11
#define csr_TrainEnRxClkC_BITS   0:0
#define csr_TrainEnRxClkC_MSB  11
#define csr_TrainEnRxClkC_LSB  11
#define csr_TrainEnRxClkC_MASK 0x800
#define csr_TrainingParam12Rsvd_RANGE  12:12
#define csr_TrainingParam12Rsvd_BITS   0:0
#define csr_TrainingParam12Rsvd_MSB  12
#define csr_TrainingParam12Rsvd_LSB  12
#define csr_TrainingParam12Rsvd_MASK 0x1000
#define csr_IncDecRate_RANGE  15:13
#define csr_IncDecRate_BITS   2:0
#define csr_IncDecRate_MSB  15
#define csr_IncDecRate_LSB  13
#define csr_IncDecRate_MASK 0xe000
#define csr_SequenceReg0b40s1_RANGE  15:0
#define csr_SequenceReg0b40s1_BITS   15:0
#define csr_SequenceReg0b40s1_MSB  15
#define csr_SequenceReg0b40s1_LSB  0
#define csr_SequenceReg0b40s1_MASK 0xffff
#define csr_SequenceReg0b125s2_RANGE  10:0
#define csr_SequenceReg0b125s2_BITS   10:0
#define csr_SequenceReg0b125s2_MSB  10
#define csr_SequenceReg0b125s2_LSB  0
#define csr_SequenceReg0b125s2_MASK 0x7ff
#define csr_SequenceReg0b211s0_RANGE  15:0
#define csr_SequenceReg0b211s0_BITS   15:0
#define csr_SequenceReg0b211s0_MSB  15
#define csr_SequenceReg0b211s0_LSB  0
#define csr_SequenceReg0b211s0_MASK 0xffff
#define csr_DFIPHYUPD_RANGE  6:0
#define csr_DFIPHYUPD_BITS   6:0
#define csr_DFIPHYUPD_MSB  6
#define csr_DFIPHYUPD_LSB  0
#define csr_DFIPHYUPD_MASK 0x7f
#define csr_DFIPHYUPDCNT_RANGE  3:0
#define csr_DFIPHYUPDCNT_BITS   3:0
#define csr_DFIPHYUPDCNT_MSB  3
#define csr_DFIPHYUPDCNT_LSB  0
#define csr_DFIPHYUPDCNT_MASK 0xf
#define csr_DFIPHYUPDRESP_RANGE  6:4
#define csr_DFIPHYUPDRESP_BITS   2:0
#define csr_DFIPHYUPDRESP_MSB  6
#define csr_DFIPHYUPDRESP_LSB  4
#define csr_DFIPHYUPDRESP_MASK 0x70
#define csr_SnoopCntrl_RANGE  3:0
#define csr_SnoopCntrl_BITS   3:0
#define csr_SnoopCntrl_MSB  3
#define csr_SnoopCntrl_LSB  0
#define csr_SnoopCntrl_MASK 0xf
#define csr_TrainingParam1_RANGE  1:0
#define csr_TrainingParam1_BITS   1:0
#define csr_TrainingParam1_MSB  1
#define csr_TrainingParam1_LSB  0
#define csr_TrainingParam1_MASK 0x3
#define csr_TrainEnVrefDAC2_RANGE  0:0
#define csr_TrainEnVrefDAC2_BITS   0:0
#define csr_TrainEnVrefDAC2_MSB  0
#define csr_TrainEnVrefDAC2_LSB  0
#define csr_TrainEnVrefDAC2_MASK 0x1
#define csr_TrainEnVrefDAC3_RANGE  1:1
#define csr_TrainEnVrefDAC3_BITS   0:0
#define csr_TrainEnVrefDAC3_MSB  1
#define csr_TrainEnVrefDAC3_LSB  1
#define csr_TrainEnVrefDAC3_MASK 0x2
#define csr_SequenceReg0b40s2_RANGE  10:0
#define csr_SequenceReg0b40s2_BITS   10:0
#define csr_SequenceReg0b40s2_MSB  10
#define csr_SequenceReg0b40s2_LSB  0
#define csr_SequenceReg0b40s2_MASK 0x7ff
#define csr_SequenceReg0b126s0_RANGE  15:0
#define csr_SequenceReg0b126s0_BITS   15:0
#define csr_SequenceReg0b126s0_MSB  15
#define csr_SequenceReg0b126s0_LSB  0
#define csr_SequenceReg0b126s0_MASK 0xffff
#define csr_SequenceReg0b211s1_RANGE  15:0
#define csr_SequenceReg0b211s1_BITS   15:0
#define csr_SequenceReg0b211s1_MSB  15
#define csr_SequenceReg0b211s1_LSB  0
#define csr_SequenceReg0b211s1_MASK 0xffff
#define csr_DfiLpCtrlEn_RANGE  0:0
#define csr_DfiLpCtrlEn_BITS   0:0
#define csr_DfiLpCtrlEn_MSB  0
#define csr_DfiLpCtrlEn_LSB  0
#define csr_DfiLpCtrlEn_MASK 0x1
#define csr_ACSMParityInvert_RANGE  7:0
#define csr_ACSMParityInvert_BITS   7:0
#define csr_ACSMParityInvert_MSB  7
#define csr_ACSMParityInvert_LSB  0
#define csr_ACSMParityInvert_MASK 0xff
#define csr_SequenceReg0b41s0_RANGE  15:0
#define csr_SequenceReg0b41s0_BITS   15:0
#define csr_SequenceReg0b41s0_MSB  15
#define csr_SequenceReg0b41s0_LSB  0
#define csr_SequenceReg0b41s0_MASK 0xffff
#define csr_SequenceReg0b126s1_RANGE  15:0
#define csr_SequenceReg0b126s1_BITS   15:0
#define csr_SequenceReg0b126s1_MSB  15
#define csr_SequenceReg0b126s1_LSB  0
#define csr_SequenceReg0b126s1_MASK 0xffff
#define csr_SequenceReg0b211s2_RANGE  10:0
#define csr_SequenceReg0b211s2_BITS   10:0
#define csr_SequenceReg0b211s2_MSB  10
#define csr_SequenceReg0b211s2_LSB  0
#define csr_SequenceReg0b211s2_MASK 0x7ff
#define csr_DfiLpDataEn_RANGE  0:0
#define csr_DfiLpDataEn_BITS   0:0
#define csr_DfiLpDataEn_MSB  0
#define csr_DfiLpDataEn_LSB  0
#define csr_DfiLpDataEn_MASK 0x1
#define csr_TrainingCntr_RANGE  15:0
#define csr_TrainingCntr_BITS   15:0
#define csr_TrainingCntr_MSB  15
#define csr_TrainingCntr_LSB  0
#define csr_TrainingCntr_MASK 0xffff
#define csr_TrainingCntrFine_RANGE  9:0
#define csr_TrainingCntrFine_BITS   9:0
#define csr_TrainingCntrFine_MSB  9
#define csr_TrainingCntrFine_LSB  0
#define csr_TrainingCntrFine_MASK 0x3ff
#define csr_TrainingCntrCoarse_RANGE  15:10
#define csr_TrainingCntrCoarse_BITS   5:0
#define csr_TrainingCntrCoarse_MSB  15
#define csr_TrainingCntrCoarse_LSB  10
#define csr_TrainingCntrCoarse_MASK 0xfc00
#define csr_SequenceReg0b41s1_RANGE  15:0
#define csr_SequenceReg0b41s1_BITS   15:0
#define csr_SequenceReg0b41s1_MSB  15
#define csr_SequenceReg0b41s1_LSB  0
#define csr_SequenceReg0b41s1_MASK 0xffff
#define csr_SequenceReg0b126s2_RANGE  10:0
#define csr_SequenceReg0b126s2_BITS   10:0
#define csr_SequenceReg0b126s2_MSB  10
#define csr_SequenceReg0b126s2_LSB  0
#define csr_SequenceReg0b126s2_MASK 0x7ff
#define csr_SequenceReg0b212s0_RANGE  15:0
#define csr_SequenceReg0b212s0_BITS   15:0
#define csr_SequenceReg0b212s0_MSB  15
#define csr_SequenceReg0b212s0_LSB  0
#define csr_SequenceReg0b212s0_MASK 0xffff
#define csr_AsyncDTOTxMode_RANGE  0:0
#define csr_AsyncDTOTxMode_BITS   0:0
#define csr_AsyncDTOTxMode_MSB  0
#define csr_AsyncDTOTxMode_LSB  0
#define csr_AsyncDTOTxMode_MASK 0x1
#define csr_DynOdtEnCntrl_RANGE  0:0
#define csr_DynOdtEnCntrl_BITS   0:0
#define csr_DynOdtEnCntrl_MSB  0
#define csr_DynOdtEnCntrl_LSB  0
#define csr_DynOdtEnCntrl_MASK 0x1
#define csr_DbyteDynOdtEn_RANGE  0:0
#define csr_DbyteDynOdtEn_BITS   0:0
#define csr_DbyteDynOdtEn_MSB  0
#define csr_DbyteDynOdtEn_LSB  0
#define csr_DbyteDynOdtEn_MASK 0x1
#define csr_SequenceReg0b41s2_RANGE  10:0
#define csr_SequenceReg0b41s2_BITS   10:0
#define csr_SequenceReg0b41s2_MSB  10
#define csr_SequenceReg0b41s2_LSB  0
#define csr_SequenceReg0b41s2_MASK 0x7ff
#define csr_SequenceReg0b127s0_RANGE  15:0
#define csr_SequenceReg0b127s0_BITS   15:0
#define csr_SequenceReg0b127s0_MSB  15
#define csr_SequenceReg0b127s0_LSB  0
#define csr_SequenceReg0b127s0_MASK 0xffff
#define csr_SequenceReg0b212s1_RANGE  15:0
#define csr_SequenceReg0b212s1_BITS   15:0
#define csr_SequenceReg0b212s1_MSB  15
#define csr_SequenceReg0b212s1_LSB  0
#define csr_SequenceReg0b212s1_MASK 0xffff
#define csr_AsyncDTOTxEn_RANGE  0:0
#define csr_AsyncDTOTxEn_BITS   0:0
#define csr_AsyncDTOTxEn_MSB  0
#define csr_AsyncDTOTxEn_LSB  0
#define csr_AsyncDTOTxEn_MASK 0x1
#define csr_CaBusTriEn_RANGE  0:0
#define csr_CaBusTriEn_BITS   0:0
#define csr_CaBusTriEn_MSB  0
#define csr_CaBusTriEn_LSB  0
#define csr_CaBusTriEn_MASK 0x1
#define csr_SequenceReg0b42s0_RANGE  15:0
#define csr_SequenceReg0b42s0_BITS   15:0
#define csr_SequenceReg0b42s0_MSB  15
#define csr_SequenceReg0b42s0_LSB  0
#define csr_SequenceReg0b42s0_MASK 0xffff
#define csr_SequenceReg0b127s1_RANGE  15:0
#define csr_SequenceReg0b127s1_BITS   15:0
#define csr_SequenceReg0b127s1_MSB  15
#define csr_SequenceReg0b127s1_LSB  0
#define csr_SequenceReg0b127s1_MASK 0xffff
#define csr_SequenceReg0b212s2_RANGE  10:0
#define csr_SequenceReg0b212s2_BITS   10:0
#define csr_SequenceReg0b212s2_MSB  10
#define csr_SequenceReg0b212s2_LSB  0
#define csr_SequenceReg0b212s2_MASK 0x7ff
#define csr_AsyncDTOTxData_RANGE  0:0
#define csr_AsyncDTOTxData_BITS   0:0
#define csr_AsyncDTOTxData_MSB  0
#define csr_AsyncDTOTxData_LSB  0
#define csr_AsyncDTOTxData_MASK 0x1
#define csr_AcLnDisable_RANGE  10:0
#define csr_AcLnDisable_BITS   10:0
#define csr_AcLnDisable_MSB  10
#define csr_AcLnDisable_LSB  0
#define csr_AcLnDisable_MASK 0x7ff
#define csr_RxReplicaCtl00_RANGE  3:0
#define csr_RxReplicaCtl00_BITS   3:0
#define csr_RxReplicaCtl00_MSB  3
#define csr_RxReplicaCtl00_LSB  0
#define csr_RxReplicaCtl00_MASK 0xf
#define csr_RxReplicaStatusSnapNow_RANGE  0:0
#define csr_RxReplicaStatusSnapNow_BITS   0:0
#define csr_RxReplicaStatusSnapNow_MSB  0
#define csr_RxReplicaStatusSnapNow_LSB  0
#define csr_RxReplicaStatusSnapNow_MASK 0x1
#define csr_RxReplicaDlyRstMaxMin_RANGE  1:1
#define csr_RxReplicaDlyRstMaxMin_BITS   0:0
#define csr_RxReplicaDlyRstMaxMin_MSB  1
#define csr_RxReplicaDlyRstMaxMin_LSB  1
#define csr_RxReplicaDlyRstMaxMin_MASK 0x2
#define csr_RxReplicaClearRangeError_RANGE  3:2
#define csr_RxReplicaClearRangeError_BITS   1:0
#define csr_RxReplicaClearRangeError_MSB  3
#define csr_RxReplicaClearRangeError_LSB  2
#define csr_RxReplicaClearRangeError_MASK 0xc
#define csr_SequenceReg0b42s1_RANGE  15:0
#define csr_SequenceReg0b42s1_BITS   15:0
#define csr_SequenceReg0b42s1_MSB  15
#define csr_SequenceReg0b42s1_LSB  0
#define csr_SequenceReg0b42s1_MASK 0xffff
#define csr_SequenceReg0b127s2_RANGE  10:0
#define csr_SequenceReg0b127s2_BITS   10:0
#define csr_SequenceReg0b127s2_MSB  10
#define csr_SequenceReg0b127s2_LSB  0
#define csr_SequenceReg0b127s2_MASK 0x7ff
#define csr_SequenceReg0b213s0_RANGE  15:0
#define csr_SequenceReg0b213s0_BITS   15:0
#define csr_SequenceReg0b213s0_MSB  15
#define csr_SequenceReg0b213s0_LSB  0
#define csr_SequenceReg0b213s0_MASK 0xffff
#define csr_DfiClkAcLnDis_RANGE  10:0
#define csr_DfiClkAcLnDis_BITS   10:0
#define csr_DfiClkAcLnDis_MSB  10
#define csr_DfiClkAcLnDis_LSB  0
#define csr_DfiClkAcLnDis_MASK 0x7ff
#define csr_RxReplicaCtl01_RANGE  2:0
#define csr_RxReplicaCtl01_BITS   2:0
#define csr_RxReplicaCtl01_MSB  2
#define csr_RxReplicaCtl01_LSB  0
#define csr_RxReplicaCtl01_MASK 0x7
#define csr_RxReplicaSelPathPhase_RANGE  2:0
#define csr_RxReplicaSelPathPhase_BITS   2:0
#define csr_RxReplicaSelPathPhase_MSB  2
#define csr_RxReplicaSelPathPhase_LSB  0
#define csr_RxReplicaSelPathPhase_MASK 0x7
#define csr_SequenceReg0b42s2_RANGE  10:0
#define csr_SequenceReg0b42s2_BITS   10:0
#define csr_SequenceReg0b42s2_MSB  10
#define csr_SequenceReg0b42s2_LSB  0
#define csr_SequenceReg0b42s2_MASK 0x7ff
#define csr_SequenceReg0b128s0_RANGE  15:0
#define csr_SequenceReg0b128s0_BITS   15:0
#define csr_SequenceReg0b128s0_MSB  15
#define csr_SequenceReg0b128s0_LSB  0
#define csr_SequenceReg0b128s0_MASK 0xffff
#define csr_SequenceReg0b213s1_RANGE  15:0
#define csr_SequenceReg0b213s1_BITS   15:0
#define csr_SequenceReg0b213s1_MSB  15
#define csr_SequenceReg0b213s1_LSB  0
#define csr_SequenceReg0b213s1_MASK 0xffff
#define csr_PClkAcLnDis_RANGE  10:0
#define csr_PClkAcLnDis_BITS   10:0
#define csr_PClkAcLnDis_MSB  10
#define csr_PClkAcLnDis_LSB  0
#define csr_PClkAcLnDis_MASK 0x7ff
#define csr_RxReplicaCtl02_RANGE  6:0
#define csr_RxReplicaCtl02_BITS   6:0
#define csr_RxReplicaCtl02_MSB  6
#define csr_RxReplicaCtl02_LSB  0
#define csr_RxReplicaCtl02_MASK 0x7f
#define csr_RxReplicaDiffLimit_RANGE  6:0
#define csr_RxReplicaDiffLimit_BITS   6:0
#define csr_RxReplicaDiffLimit_MSB  6
#define csr_RxReplicaDiffLimit_LSB  0
#define csr_RxReplicaDiffLimit_MASK 0x7f
#define csr_SequenceReg0b43s0_RANGE  15:0
#define csr_SequenceReg0b43s0_BITS   15:0
#define csr_SequenceReg0b43s0_MSB  15
#define csr_SequenceReg0b43s0_LSB  0
#define csr_SequenceReg0b43s0_MASK 0xffff
#define csr_SequenceReg0b128s1_RANGE  15:0
#define csr_SequenceReg0b128s1_BITS   15:0
#define csr_SequenceReg0b128s1_MSB  15
#define csr_SequenceReg0b128s1_LSB  0
#define csr_SequenceReg0b128s1_MASK 0xffff
#define csr_SequenceReg0b213s2_RANGE  10:0
#define csr_SequenceReg0b213s2_BITS   10:0
#define csr_SequenceReg0b213s2_MSB  10
#define csr_SequenceReg0b213s2_LSB  0
#define csr_SequenceReg0b213s2_MASK 0x7ff
#define csr_AcLcdlCalPhDetOut_RANGE  10:0
#define csr_AcLcdlCalPhDetOut_BITS   10:0
#define csr_AcLcdlCalPhDetOut_MSB  10
#define csr_AcLcdlCalPhDetOut_LSB  0
#define csr_AcLcdlCalPhDetOut_MASK 0x7ff
#define csr_RxReplicaCtl03_RANGE  8:0
#define csr_RxReplicaCtl03_BITS   8:0
#define csr_RxReplicaCtl03_MSB  8
#define csr_RxReplicaCtl03_LSB  0
#define csr_RxReplicaCtl03_MASK 0x1ff
#define csr_RxReplicaRatioTrn_RANGE  8:0
#define csr_RxReplicaRatioTrn_BITS   8:0
#define csr_RxReplicaRatioTrn_MSB  8
#define csr_RxReplicaRatioTrn_LSB  0
#define csr_RxReplicaRatioTrn_MASK 0x1ff
#define csr_DtsmByteCtrl0_RANGE  6:0
#define csr_DtsmByteCtrl0_BITS   6:0
#define csr_DtsmByteCtrl0_MSB  6
#define csr_DtsmByteCtrl0_LSB  0
#define csr_DtsmByteCtrl0_MASK 0x7f
#define csr_PerPhTrainEn_RANGE  0:0
#define csr_PerPhTrainEn_BITS   0:0
#define csr_PerPhTrainEn_MSB  0
#define csr_PerPhTrainEn_LSB  0
#define csr_PerPhTrainEn_MASK 0x1
#define csr_WrLevTrain_RANGE  1:1
#define csr_WrLevTrain_BITS   0:0
#define csr_WrLevTrain_MSB  1
#define csr_WrLevTrain_LSB  1
#define csr_WrLevTrain_MASK 0x2
#define csr_Dtsm8bitMode_RANGE  2:2
#define csr_Dtsm8bitMode_BITS   0:0
#define csr_Dtsm8bitMode_MSB  2
#define csr_Dtsm8bitMode_LSB  2
#define csr_Dtsm8bitMode_MASK 0x4
#define csr_Wck2CkTrain_RANGE  3:3
#define csr_Wck2CkTrain_BITS   0:0
#define csr_Wck2CkTrain_MSB  3
#define csr_Wck2CkTrain_LSB  3
#define csr_Wck2CkTrain_MASK 0x8
#define csr_InhibitDtsmGoodCountClear_RANGE  4:4
#define csr_InhibitDtsmGoodCountClear_BITS   0:0
#define csr_InhibitDtsmGoodCountClear_MSB  4
#define csr_InhibitDtsmGoodCountClear_LSB  4
#define csr_InhibitDtsmGoodCountClear_MASK 0x10
#define csr_InhibitDtsmErrCountClear_RANGE  5:5
#define csr_InhibitDtsmErrCountClear_BITS   0:0
#define csr_InhibitDtsmErrCountClear_MSB  5
#define csr_InhibitDtsmErrCountClear_LSB  5
#define csr_InhibitDtsmErrCountClear_MASK 0x20
#define csr_ClearCmpCountOnIncDec_RANGE  6:6
#define csr_ClearCmpCountOnIncDec_BITS   0:0
#define csr_ClearCmpCountOnIncDec_MSB  6
#define csr_ClearCmpCountOnIncDec_LSB  6
#define csr_ClearCmpCountOnIncDec_MASK 0x40
#define csr_SequenceReg0b43s1_RANGE  15:0
#define csr_SequenceReg0b43s1_BITS   15:0
#define csr_SequenceReg0b43s1_MSB  15
#define csr_SequenceReg0b43s1_LSB  0
#define csr_SequenceReg0b43s1_MASK 0xffff
#define csr_SequenceReg0b128s2_RANGE  10:0
#define csr_SequenceReg0b128s2_BITS   10:0
#define csr_SequenceReg0b128s2_MSB  10
#define csr_SequenceReg0b128s2_LSB  0
#define csr_SequenceReg0b128s2_MASK 0x7ff
#define csr_SequenceReg0b214s0_RANGE  15:0
#define csr_SequenceReg0b214s0_BITS   15:0
#define csr_SequenceReg0b214s0_MSB  15
#define csr_SequenceReg0b214s0_LSB  0
#define csr_SequenceReg0b214s0_MASK 0xffff
#define csr_ATestPrbsErrCntSE0_RANGE  15:0
#define csr_ATestPrbsErrCntSE0_BITS   15:0
#define csr_ATestPrbsErrCntSE0_MSB  15
#define csr_ATestPrbsErrCntSE0_LSB  0
#define csr_ATestPrbsErrCntSE0_MASK 0xffff
#define csr_DtsmByteCtrl1_RANGE  8:0
#define csr_DtsmByteCtrl1_BITS   8:0
#define csr_DtsmByteCtrl1_MSB  8
#define csr_DtsmByteCtrl1_LSB  0
#define csr_DtsmByteCtrl1_MASK 0x1ff
#define csr_DtsmIncDecMode_RANGE  0:0
#define csr_DtsmIncDecMode_BITS   0:0
#define csr_DtsmIncDecMode_MSB  0
#define csr_DtsmIncDecMode_LSB  0
#define csr_DtsmIncDecMode_MASK 0x1
#define csr_DtsmIncDecCtrl_RANGE  1:1
#define csr_DtsmIncDecCtrl_BITS   0:0
#define csr_DtsmIncDecCtrl_MSB  1
#define csr_DtsmIncDecCtrl_LSB  1
#define csr_DtsmIncDecCtrl_MASK 0x2
#define csr_EnblRxSampFlops_RANGE  2:2
#define csr_EnblRxSampFlops_BITS   0:0
#define csr_EnblRxSampFlops_MSB  2
#define csr_EnblRxSampFlops_LSB  2
#define csr_EnblRxSampFlops_MASK 0x4
#define csr_SelRxSampFlops_RANGE  3:3
#define csr_SelRxSampFlops_BITS   0:0
#define csr_SelRxSampFlops_MSB  3
#define csr_SelRxSampFlops_LSB  3
#define csr_SelRxSampFlops_MASK 0x8
#define csr_SelRxBybass_RANGE  4:4
#define csr_SelRxBybass_BITS   0:0
#define csr_SelRxBybass_MSB  4
#define csr_SelRxBybass_LSB  4
#define csr_SelRxBybass_MASK 0x10
#define csr_DtsmIgnUpdateAck_RANGE  5:5
#define csr_DtsmIgnUpdateAck_BITS   0:0
#define csr_DtsmIgnUpdateAck_MSB  5
#define csr_DtsmIgnUpdateAck_LSB  5
#define csr_DtsmIgnUpdateAck_MASK 0x20
#define csr_EnableRxDqAsync_RANGE  6:6
#define csr_EnableRxDqAsync_BITS   0:0
#define csr_EnableRxDqAsync_MSB  6
#define csr_EnableRxDqAsync_LSB  6
#define csr_EnableRxDqAsync_MASK 0x40
#define csr_DtsmStaticCmpr_RANGE  7:7
#define csr_DtsmStaticCmpr_BITS   0:0
#define csr_DtsmStaticCmpr_MSB  7
#define csr_DtsmStaticCmpr_LSB  7
#define csr_DtsmStaticCmpr_MASK 0x80
#define csr_DtsmStaticCmprVal_RANGE  8:8
#define csr_DtsmStaticCmprVal_BITS   0:0
#define csr_DtsmStaticCmprVal_MSB  8
#define csr_DtsmStaticCmprVal_LSB  8
#define csr_DtsmStaticCmprVal_MASK 0x100
#define csr_SequenceReg0b43s2_RANGE  10:0
#define csr_SequenceReg0b43s2_BITS   10:0
#define csr_SequenceReg0b43s2_MSB  10
#define csr_SequenceReg0b43s2_LSB  0
#define csr_SequenceReg0b43s2_MASK 0x7ff
#define csr_SequenceReg0b129s0_RANGE  15:0
#define csr_SequenceReg0b129s0_BITS   15:0
#define csr_SequenceReg0b129s0_MSB  15
#define csr_SequenceReg0b129s0_LSB  0
#define csr_SequenceReg0b129s0_MASK 0xffff
#define csr_SequenceReg0b214s1_RANGE  15:0
#define csr_SequenceReg0b214s1_BITS   15:0
#define csr_SequenceReg0b214s1_MSB  15
#define csr_SequenceReg0b214s1_LSB  0
#define csr_SequenceReg0b214s1_MASK 0xffff
#define csr_ATestPrbsErrCntSE1_RANGE  15:0
#define csr_ATestPrbsErrCntSE1_BITS   15:0
#define csr_ATestPrbsErrCntSE1_MSB  15
#define csr_ATestPrbsErrCntSE1_LSB  0
#define csr_ATestPrbsErrCntSE1_MASK 0xffff
#define csr_TxChkDataSelects_RANGE  1:0
#define csr_TxChkDataSelects_BITS   1:0
#define csr_TxChkDataSelects_MSB  1
#define csr_TxChkDataSelects_LSB  0
#define csr_TxChkDataSelects_MASK 0x3
#define csr_SelChktoTx_RANGE  0:0
#define csr_SelChktoTx_BITS   0:0
#define csr_SelChktoTx_MSB  0
#define csr_SelChktoTx_LSB  0
#define csr_SelChktoTx_MASK 0x1
#define csr_SelTxtoChk_RANGE  1:1
#define csr_SelTxtoChk_BITS   0:0
#define csr_SelTxtoChk_MSB  1
#define csr_SelTxtoChk_LSB  1
#define csr_SelTxtoChk_MASK 0x2
#define csr_SequenceReg0b44s0_RANGE  15:0
#define csr_SequenceReg0b44s0_BITS   15:0
#define csr_SequenceReg0b44s0_MSB  15
#define csr_SequenceReg0b44s0_LSB  0
#define csr_SequenceReg0b44s0_MASK 0xffff
#define csr_SequenceReg0b129s1_RANGE  15:0
#define csr_SequenceReg0b129s1_BITS   15:0
#define csr_SequenceReg0b129s1_MSB  15
#define csr_SequenceReg0b129s1_LSB  0
#define csr_SequenceReg0b129s1_MASK 0xffff
#define csr_SequenceReg0b214s2_RANGE  10:0
#define csr_SequenceReg0b214s2_BITS   10:0
#define csr_SequenceReg0b214s2_MSB  10
#define csr_SequenceReg0b214s2_LSB  0
#define csr_SequenceReg0b214s2_MASK 0x7ff
#define csr_ATestPrbsErrCntSE2_RANGE  15:0
#define csr_ATestPrbsErrCntSE2_BITS   15:0
#define csr_ATestPrbsErrCntSE2_MSB  15
#define csr_ATestPrbsErrCntSE2_LSB  0
#define csr_ATestPrbsErrCntSE2_MASK 0xffff
#define csr_DtsmGateInc_RANGE  8:0
#define csr_DtsmGateInc_BITS   8:0
#define csr_DtsmGateInc_MSB  8
#define csr_DtsmGateInc_LSB  0
#define csr_DtsmGateInc_MASK 0x1ff
#define csr_SequenceReg0b44s1_RANGE  15:0
#define csr_SequenceReg0b44s1_BITS   15:0
#define csr_SequenceReg0b44s1_MSB  15
#define csr_SequenceReg0b44s1_LSB  0
#define csr_SequenceReg0b44s1_MASK 0xffff
#define csr_SequenceReg0b129s2_RANGE  10:0
#define csr_SequenceReg0b129s2_BITS   10:0
#define csr_SequenceReg0b129s2_MSB  10
#define csr_SequenceReg0b129s2_LSB  0
#define csr_SequenceReg0b129s2_MASK 0x7ff
#define csr_SequenceReg0b215s0_RANGE  15:0
#define csr_SequenceReg0b215s0_BITS   15:0
#define csr_SequenceReg0b215s0_MSB  15
#define csr_SequenceReg0b215s0_LSB  0
#define csr_SequenceReg0b215s0_MASK 0xffff
#define csr_ATestPrbsErrCntSE3_RANGE  15:0
#define csr_ATestPrbsErrCntSE3_BITS   15:0
#define csr_ATestPrbsErrCntSE3_MSB  15
#define csr_ATestPrbsErrCntSE3_LSB  0
#define csr_ATestPrbsErrCntSE3_MASK 0xffff
#define csr_DtsmGateDec_RANGE  8:0
#define csr_DtsmGateDec_BITS   8:0
#define csr_DtsmGateDec_MSB  8
#define csr_DtsmGateDec_LSB  0
#define csr_DtsmGateDec_MASK 0x1ff
#define csr_SequenceReg0b44s2_RANGE  10:0
#define csr_SequenceReg0b44s2_BITS   10:0
#define csr_SequenceReg0b44s2_MSB  10
#define csr_SequenceReg0b44s2_LSB  0
#define csr_SequenceReg0b44s2_MASK 0x7ff
#define csr_SequenceReg0b130s0_RANGE  15:0
#define csr_SequenceReg0b130s0_BITS   15:0
#define csr_SequenceReg0b130s0_MSB  15
#define csr_SequenceReg0b130s0_LSB  0
#define csr_SequenceReg0b130s0_MASK 0xffff
#define csr_SequenceReg0b215s1_RANGE  15:0
#define csr_SequenceReg0b215s1_BITS   15:0
#define csr_SequenceReg0b215s1_MSB  15
#define csr_SequenceReg0b215s1_LSB  0
#define csr_SequenceReg0b215s1_MASK 0xffff
#define csr_ATestPrbsErrCntSE4_RANGE  15:0
#define csr_ATestPrbsErrCntSE4_BITS   15:0
#define csr_ATestPrbsErrCntSE4_MSB  15
#define csr_ATestPrbsErrCntSE4_LSB  0
#define csr_ATestPrbsErrCntSE4_MASK 0xffff
#define csr_DtsmLaneCtrl0_RANGE  15:0
#define csr_DtsmLaneCtrl0_BITS   15:0
#define csr_DtsmLaneCtrl0_MSB  15
#define csr_DtsmLaneCtrl0_LSB  0
#define csr_DtsmLaneCtrl0_MASK 0xffff
#define csr_DtsmEnb_RANGE  0:0
#define csr_DtsmEnb_BITS   0:0
#define csr_DtsmEnb_MSB  0
#define csr_DtsmEnb_LSB  0
#define csr_DtsmEnb_MASK 0x1
#define csr_DtsmDir_RANGE  1:1
#define csr_DtsmDir_BITS   0:0
#define csr_DtsmDir_MSB  1
#define csr_DtsmDir_LSB  1
#define csr_DtsmDir_MASK 0x2
#define csr_DtsmIgnFrst_RANGE  2:2
#define csr_DtsmIgnFrst_BITS   0:0
#define csr_DtsmIgnFrst_MSB  2
#define csr_DtsmIgnFrst_LSB  2
#define csr_DtsmIgnFrst_MASK 0x4
#define csr_DtsmOddPhase_RANGE  3:3
#define csr_DtsmOddPhase_BITS   0:0
#define csr_DtsmOddPhase_MSB  3
#define csr_DtsmOddPhase_LSB  3
#define csr_DtsmOddPhase_MASK 0x8
#define csr_DtsmFltPre_RANGE  4:4
#define csr_DtsmFltPre_BITS   0:0
#define csr_DtsmFltPre_MSB  4
#define csr_DtsmFltPre_LSB  4
#define csr_DtsmFltPre_MASK 0x10
#define csr_DtsmFltCur_RANGE  5:5
#define csr_DtsmFltCur_BITS   0:0
#define csr_DtsmFltCur_MSB  5
#define csr_DtsmFltCur_LSB  5
#define csr_DtsmFltCur_MASK 0x20
#define csr_DtsmFltNxt_RANGE  6:6
#define csr_DtsmFltNxt_BITS   0:0
#define csr_DtsmFltNxt_MSB  6
#define csr_DtsmFltNxt_LSB  6
#define csr_DtsmFltNxt_MASK 0x40
#define csr_DtsmFltVal_RANGE  9:7
#define csr_DtsmFltVal_BITS   2:0
#define csr_DtsmFltVal_MSB  9
#define csr_DtsmFltVal_LSB  7
#define csr_DtsmFltVal_MASK 0x380
#define csr_DtsmMskBit_RANGE  13:10
#define csr_DtsmMskBit_BITS   3:0
#define csr_DtsmMskBit_MSB  13
#define csr_DtsmMskBit_LSB  10
#define csr_DtsmMskBit_MASK 0x3c00
#define csr_DtsmFltSchm_RANGE  14:14
#define csr_DtsmFltSchm_BITS   0:0
#define csr_DtsmFltSchm_MSB  14
#define csr_DtsmFltSchm_LSB  14
#define csr_DtsmFltSchm_MASK 0x4000
#define csr_DtsmGdBarPriority_RANGE  15:15
#define csr_DtsmGdBarPriority_BITS   0:0
#define csr_DtsmGdBarPriority_MSB  15
#define csr_DtsmGdBarPriority_LSB  15
#define csr_DtsmGdBarPriority_MASK 0x8000
#define csr_SequenceReg0b45s0_RANGE  15:0
#define csr_SequenceReg0b45s0_BITS   15:0
#define csr_SequenceReg0b45s0_MSB  15
#define csr_SequenceReg0b45s0_LSB  0
#define csr_SequenceReg0b45s0_MASK 0xffff
#define csr_SequenceReg0b130s1_RANGE  15:0
#define csr_SequenceReg0b130s1_BITS   15:0
#define csr_SequenceReg0b130s1_MSB  15
#define csr_SequenceReg0b130s1_LSB  0
#define csr_SequenceReg0b130s1_MASK 0xffff
#define csr_SequenceReg0b215s2_RANGE  10:0
#define csr_SequenceReg0b215s2_BITS   10:0
#define csr_SequenceReg0b215s2_MSB  10
#define csr_SequenceReg0b215s2_LSB  0
#define csr_SequenceReg0b215s2_MASK 0x7ff
#define csr_ATestPrbsErrCntSE5_RANGE  15:0
#define csr_ATestPrbsErrCntSE5_BITS   15:0
#define csr_ATestPrbsErrCntSE5_MSB  15
#define csr_ATestPrbsErrCntSE5_LSB  0
#define csr_ATestPrbsErrCntSE5_MASK 0xffff
#define csr_MasUpdGoodCtr_RANGE  15:0
#define csr_MasUpdGoodCtr_BITS   15:0
#define csr_MasUpdGoodCtr_MSB  15
#define csr_MasUpdGoodCtr_LSB  0
#define csr_MasUpdGoodCtr_MASK 0xffff
#define csr_DtsmCmpCount_RANGE  15:0
#define csr_DtsmCmpCount_BITS   15:0
#define csr_DtsmCmpCount_MSB  15
#define csr_DtsmCmpCount_LSB  0
#define csr_DtsmCmpCount_MASK 0xffff
#define csr_SequenceReg0b45s1_RANGE  15:0
#define csr_SequenceReg0b45s1_BITS   15:0
#define csr_SequenceReg0b45s1_MSB  15
#define csr_SequenceReg0b45s1_LSB  0
#define csr_SequenceReg0b45s1_MASK 0xffff
#define csr_SequenceReg0b130s2_RANGE  10:0
#define csr_SequenceReg0b130s2_BITS   10:0
#define csr_SequenceReg0b130s2_MSB  10
#define csr_SequenceReg0b130s2_LSB  0
#define csr_SequenceReg0b130s2_MASK 0x7ff
#define csr_SequenceReg0b216s0_RANGE  15:0
#define csr_SequenceReg0b216s0_BITS   15:0
#define csr_SequenceReg0b216s0_MSB  15
#define csr_SequenceReg0b216s0_LSB  0
#define csr_SequenceReg0b216s0_MASK 0xffff
#define csr_ATestPrbsErrCntSE6_RANGE  15:0
#define csr_ATestPrbsErrCntSE6_BITS   15:0
#define csr_ATestPrbsErrCntSE6_MSB  15
#define csr_ATestPrbsErrCntSE6_LSB  0
#define csr_ATestPrbsErrCntSE6_MASK 0xffff
#define csr_PhyUpd0GoodCtr_RANGE  15:0
#define csr_PhyUpd0GoodCtr_BITS   15:0
#define csr_PhyUpd0GoodCtr_MSB  15
#define csr_PhyUpd0GoodCtr_LSB  0
#define csr_PhyUpd0GoodCtr_MASK 0xffff
#define csr_DtsmErrCount_RANGE  15:0
#define csr_DtsmErrCount_BITS   15:0
#define csr_DtsmErrCount_MSB  15
#define csr_DtsmErrCount_LSB  0
#define csr_DtsmErrCount_MASK 0xffff
#define csr_SequenceReg0b45s2_RANGE  10:0
#define csr_SequenceReg0b45s2_BITS   10:0
#define csr_SequenceReg0b45s2_MSB  10
#define csr_SequenceReg0b45s2_LSB  0
#define csr_SequenceReg0b45s2_MASK 0x7ff
#define csr_SequenceReg0b131s0_RANGE  15:0
#define csr_SequenceReg0b131s0_BITS   15:0
#define csr_SequenceReg0b131s0_MSB  15
#define csr_SequenceReg0b131s0_LSB  0
#define csr_SequenceReg0b131s0_MASK 0xffff
#define csr_SequenceReg0b216s1_RANGE  15:0
#define csr_SequenceReg0b216s1_BITS   15:0
#define csr_SequenceReg0b216s1_MSB  15
#define csr_SequenceReg0b216s1_LSB  0
#define csr_SequenceReg0b216s1_MASK 0xffff
#define csr_ATestPrbsErrCntSE7_RANGE  15:0
#define csr_ATestPrbsErrCntSE7_BITS   15:0
#define csr_ATestPrbsErrCntSE7_MSB  15
#define csr_ATestPrbsErrCntSE7_LSB  0
#define csr_ATestPrbsErrCntSE7_MASK 0xffff
#define csr_PhyUpd1GoodCtr_RANGE  15:0
#define csr_PhyUpd1GoodCtr_BITS   15:0
#define csr_PhyUpd1GoodCtr_MSB  15
#define csr_PhyUpd1GoodCtr_LSB  0
#define csr_PhyUpd1GoodCtr_MASK 0xffff
#define csr_DtsmGoodCount_RANGE  15:0
#define csr_DtsmGoodCount_BITS   15:0
#define csr_DtsmGoodCount_MSB  15
#define csr_DtsmGoodCount_LSB  0
#define csr_DtsmGoodCount_MASK 0xffff
#define csr_SequenceReg0b46s0_RANGE  15:0
#define csr_SequenceReg0b46s0_BITS   15:0
#define csr_SequenceReg0b46s0_MSB  15
#define csr_SequenceReg0b46s0_LSB  0
#define csr_SequenceReg0b46s0_MASK 0xffff
#define csr_SequenceReg0b131s1_RANGE  15:0
#define csr_SequenceReg0b131s1_BITS   15:0
#define csr_SequenceReg0b131s1_MSB  15
#define csr_SequenceReg0b131s1_LSB  0
#define csr_SequenceReg0b131s1_MASK 0xffff
#define csr_SequenceReg0b216s2_RANGE  10:0
#define csr_SequenceReg0b216s2_BITS   10:0
#define csr_SequenceReg0b216s2_MSB  10
#define csr_SequenceReg0b216s2_LSB  0
#define csr_SequenceReg0b216s2_MASK 0x7ff
#define csr_AcPDsampleSEC0_RANGE  0:0
#define csr_AcPDsampleSEC0_BITS   0:0
#define csr_AcPDsampleSEC0_MSB  0
#define csr_AcPDsampleSEC0_LSB  0
#define csr_AcPDsampleSEC0_MASK 0x1
#define csr_CtlUpd0GoodCtr_RANGE  15:0
#define csr_CtlUpd0GoodCtr_BITS   15:0
#define csr_CtlUpd0GoodCtr_MSB  15
#define csr_CtlUpd0GoodCtr_LSB  0
#define csr_CtlUpd0GoodCtr_MASK 0xffff
#define csr_DtsmGoodBar_RANGE  15:0
#define csr_DtsmGoodBar_BITS   15:0
#define csr_DtsmGoodBar_MSB  15
#define csr_DtsmGoodBar_LSB  0
#define csr_DtsmGoodBar_MASK 0xffff
#define csr_SequenceReg0b46s1_RANGE  15:0
#define csr_SequenceReg0b46s1_BITS   15:0
#define csr_SequenceReg0b46s1_MSB  15
#define csr_SequenceReg0b46s1_LSB  0
#define csr_SequenceReg0b46s1_MASK 0xffff
#define csr_SequenceReg0b131s2_RANGE  10:0
#define csr_SequenceReg0b131s2_BITS   10:0
#define csr_SequenceReg0b131s2_MSB  10
#define csr_SequenceReg0b131s2_LSB  0
#define csr_SequenceReg0b131s2_MASK 0x7ff
#define csr_SequenceReg0b217s0_RANGE  15:0
#define csr_SequenceReg0b217s0_BITS   15:0
#define csr_SequenceReg0b217s0_MSB  15
#define csr_SequenceReg0b217s0_LSB  0
#define csr_SequenceReg0b217s0_MASK 0xffff
#define csr_AcPDsampleSEC1_RANGE  0:0
#define csr_AcPDsampleSEC1_BITS   0:0
#define csr_AcPDsampleSEC1_MSB  0
#define csr_AcPDsampleSEC1_LSB  0
#define csr_AcPDsampleSEC1_MASK 0x1
#define csr_CtlUpd1GoodCtr_RANGE  15:0
#define csr_CtlUpd1GoodCtr_BITS   15:0
#define csr_CtlUpd1GoodCtr_MSB  15
#define csr_CtlUpd1GoodCtr_LSB  0
#define csr_CtlUpd1GoodCtr_MASK 0xffff
#define csr_DtsmErrBar_RANGE  15:0
#define csr_DtsmErrBar_BITS   15:0
#define csr_DtsmErrBar_MSB  15
#define csr_DtsmErrBar_LSB  0
#define csr_DtsmErrBar_MASK 0xffff
#define csr_SequenceReg0b46s2_RANGE  10:0
#define csr_SequenceReg0b46s2_BITS   10:0
#define csr_SequenceReg0b46s2_MSB  10
#define csr_SequenceReg0b46s2_LSB  0
#define csr_SequenceReg0b46s2_MASK 0x7ff
#define csr_SequenceReg0b132s0_RANGE  15:0
#define csr_SequenceReg0b132s0_BITS   15:0
#define csr_SequenceReg0b132s0_MSB  15
#define csr_SequenceReg0b132s0_LSB  0
#define csr_SequenceReg0b132s0_MASK 0xffff
#define csr_SequenceReg0b217s1_RANGE  15:0
#define csr_SequenceReg0b217s1_BITS   15:0
#define csr_SequenceReg0b217s1_MSB  15
#define csr_SequenceReg0b217s1_LSB  0
#define csr_SequenceReg0b217s1_MASK 0xffff
#define csr_AcPDsampleDIFF_RANGE  1:0
#define csr_AcPDsampleDIFF_BITS   1:0
#define csr_AcPDsampleDIFF_MSB  1
#define csr_AcPDsampleDIFF_LSB  0
#define csr_AcPDsampleDIFF_MASK 0x3
#define csr_PDsampleT_RANGE  0:0
#define csr_PDsampleT_BITS   0:0
#define csr_PDsampleT_MSB  0
#define csr_PDsampleT_LSB  0
#define csr_PDsampleT_MASK 0x1
#define csr_PDsampleC_RANGE  1:1
#define csr_PDsampleC_BITS   0:0
#define csr_PDsampleC_MSB  1
#define csr_PDsampleC_LSB  1
#define csr_PDsampleC_MASK 0x2
#define csr_MasUpdFailCtr_RANGE  15:0
#define csr_MasUpdFailCtr_BITS   15:0
#define csr_MasUpdFailCtr_MSB  15
#define csr_MasUpdFailCtr_LSB  0
#define csr_MasUpdFailCtr_MASK 0xffff
#define csr_DtsmCountClears_RANGE  9:0
#define csr_DtsmCountClears_BITS   9:0
#define csr_DtsmCountClears_MSB  9
#define csr_DtsmCountClears_LSB  0
#define csr_DtsmCountClears_MASK 0x3ff
#define csr_DtsmClrCntMsk_RANGE  8:0
#define csr_DtsmClrCntMsk_BITS   8:0
#define csr_DtsmClrCntMsk_MSB  8
#define csr_DtsmClrCntMsk_LSB  0
#define csr_DtsmClrCntMsk_MASK 0x1ff
#define csr_DtsmClrCnt_RANGE  9:9
#define csr_DtsmClrCnt_BITS   0:0
#define csr_DtsmClrCnt_MSB  9
#define csr_DtsmClrCnt_LSB  9
#define csr_DtsmClrCnt_MASK 0x200
#define csr_SequenceReg0b47s0_RANGE  15:0
#define csr_SequenceReg0b47s0_BITS   15:0
#define csr_SequenceReg0b47s0_MSB  15
#define csr_SequenceReg0b47s0_LSB  0
#define csr_SequenceReg0b47s0_MASK 0xffff
#define csr_SequenceReg0b132s1_RANGE  15:0
#define csr_SequenceReg0b132s1_BITS   15:0
#define csr_SequenceReg0b132s1_MSB  15
#define csr_SequenceReg0b132s1_LSB  0
#define csr_SequenceReg0b132s1_MASK 0xffff
#define csr_SequenceReg0b217s2_RANGE  10:0
#define csr_SequenceReg0b217s2_BITS   10:0
#define csr_SequenceReg0b217s2_MSB  10
#define csr_SequenceReg0b217s2_LSB  0
#define csr_SequenceReg0b217s2_MASK 0x7ff
#define csr_PhyUpd0FailCtr_RANGE  15:0
#define csr_PhyUpd0FailCtr_BITS   15:0
#define csr_PhyUpd0FailCtr_MSB  15
#define csr_PhyUpd0FailCtr_LSB  0
#define csr_PhyUpd0FailCtr_MASK 0xffff
#define csr_DtsmGoodThldXingInd_RANGE  8:0
#define csr_DtsmGoodThldXingInd_BITS   8:0
#define csr_DtsmGoodThldXingInd_MSB  8
#define csr_DtsmGoodThldXingInd_LSB  0
#define csr_DtsmGoodThldXingInd_MASK 0x1ff
#define csr_SequenceReg0b47s1_RANGE  15:0
#define csr_SequenceReg0b47s1_BITS   15:0
#define csr_SequenceReg0b47s1_MSB  15
#define csr_SequenceReg0b47s1_LSB  0
#define csr_SequenceReg0b47s1_MASK 0xffff
#define csr_SequenceReg0b132s2_RANGE  10:0
#define csr_SequenceReg0b132s2_BITS   10:0
#define csr_SequenceReg0b132s2_MSB  10
#define csr_SequenceReg0b132s2_LSB  0
#define csr_SequenceReg0b132s2_MASK 0x7ff
#define csr_SequenceReg0b218s0_RANGE  15:0
#define csr_SequenceReg0b218s0_BITS   15:0
#define csr_SequenceReg0b218s0_MSB  15
#define csr_SequenceReg0b218s0_LSB  0
#define csr_SequenceReg0b218s0_MASK 0xffff
#define csr_PhyUpd1FailCtr_RANGE  15:0
#define csr_PhyUpd1FailCtr_BITS   15:0
#define csr_PhyUpd1FailCtr_MSB  15
#define csr_PhyUpd1FailCtr_LSB  0
#define csr_PhyUpd1FailCtr_MASK 0xffff
#define csr_DtsmErrThldXingInd_RANGE  8:0
#define csr_DtsmErrThldXingInd_BITS   8:0
#define csr_DtsmErrThldXingInd_MSB  8
#define csr_DtsmErrThldXingInd_LSB  0
#define csr_DtsmErrThldXingInd_MASK 0x1ff
#define csr_SequenceReg0b47s2_RANGE  10:0
#define csr_SequenceReg0b47s2_BITS   10:0
#define csr_SequenceReg0b47s2_MSB  10
#define csr_SequenceReg0b47s2_LSB  0
#define csr_SequenceReg0b47s2_MASK 0x7ff
#define csr_SequenceReg0b133s0_RANGE  15:0
#define csr_SequenceReg0b133s0_BITS   15:0
#define csr_SequenceReg0b133s0_MSB  15
#define csr_SequenceReg0b133s0_LSB  0
#define csr_SequenceReg0b133s0_MASK 0xffff
#define csr_SequenceReg0b218s1_RANGE  15:0
#define csr_SequenceReg0b218s1_BITS   15:0
#define csr_SequenceReg0b218s1_MSB  15
#define csr_SequenceReg0b218s1_LSB  0
#define csr_SequenceReg0b218s1_MASK 0xffff
#define csr_PhyPerfCtrEnable_RANGE  7:0
#define csr_PhyPerfCtrEnable_BITS   7:0
#define csr_PhyPerfCtrEnable_MSB  7
#define csr_PhyPerfCtrEnable_LSB  0
#define csr_PhyPerfCtrEnable_MASK 0xff
#define csr_MasUpdGoodCtl_RANGE  0:0
#define csr_MasUpdGoodCtl_BITS   0:0
#define csr_MasUpdGoodCtl_MSB  0
#define csr_MasUpdGoodCtl_LSB  0
#define csr_MasUpdGoodCtl_MASK 0x1
#define csr_PhyUpd0GoodCtl_RANGE  1:1
#define csr_PhyUpd0GoodCtl_BITS   0:0
#define csr_PhyUpd0GoodCtl_MSB  1
#define csr_PhyUpd0GoodCtl_LSB  1
#define csr_PhyUpd0GoodCtl_MASK 0x2
#define csr_PhyUpd1GoodCtl_RANGE  2:2
#define csr_PhyUpd1GoodCtl_BITS   0:0
#define csr_PhyUpd1GoodCtl_MSB  2
#define csr_PhyUpd1GoodCtl_LSB  2
#define csr_PhyUpd1GoodCtl_MASK 0x4
#define csr_CtlUpd0GoodCtl_RANGE  3:3
#define csr_CtlUpd0GoodCtl_BITS   0:0
#define csr_CtlUpd0GoodCtl_MSB  3
#define csr_CtlUpd0GoodCtl_LSB  3
#define csr_CtlUpd0GoodCtl_MASK 0x8
#define csr_CtlUpd1GoodCtl_RANGE  4:4
#define csr_CtlUpd1GoodCtl_BITS   0:0
#define csr_CtlUpd1GoodCtl_MSB  4
#define csr_CtlUpd1GoodCtl_LSB  4
#define csr_CtlUpd1GoodCtl_MASK 0x10
#define csr_MasUpdFailCtl_RANGE  5:5
#define csr_MasUpdFailCtl_BITS   0:0
#define csr_MasUpdFailCtl_MSB  5
#define csr_MasUpdFailCtl_LSB  5
#define csr_MasUpdFailCtl_MASK 0x20
#define csr_PhyUpd0FailCtl_RANGE  6:6
#define csr_PhyUpd0FailCtl_BITS   0:0
#define csr_PhyUpd0FailCtl_MSB  6
#define csr_PhyUpd0FailCtl_LSB  6
#define csr_PhyUpd0FailCtl_MASK 0x40
#define csr_PhyUpd1FailCtl_RANGE  7:7
#define csr_PhyUpd1FailCtl_BITS   0:0
#define csr_PhyUpd1FailCtl_MSB  7
#define csr_PhyUpd1FailCtl_LSB  7
#define csr_PhyUpd1FailCtl_MASK 0x80
#define csr_TrainingIncDecDtsmEn_RANGE  8:0
#define csr_TrainingIncDecDtsmEn_BITS   8:0
#define csr_TrainingIncDecDtsmEn_MSB  8
#define csr_TrainingIncDecDtsmEn_LSB  0
#define csr_TrainingIncDecDtsmEn_MASK 0x1ff
#define csr_SequenceReg0b48s0_RANGE  15:0
#define csr_SequenceReg0b48s0_BITS   15:0
#define csr_SequenceReg0b48s0_MSB  15
#define csr_SequenceReg0b48s0_LSB  0
#define csr_SequenceReg0b48s0_MASK 0xffff
#define csr_SequenceReg0b133s1_RANGE  15:0
#define csr_SequenceReg0b133s1_BITS   15:0
#define csr_SequenceReg0b133s1_MSB  15
#define csr_SequenceReg0b133s1_LSB  0
#define csr_SequenceReg0b133s1_MASK 0xffff
#define csr_SequenceReg0b218s2_RANGE  10:0
#define csr_SequenceReg0b218s2_BITS   10:0
#define csr_SequenceReg0b218s2_MSB  10
#define csr_SequenceReg0b218s2_LSB  0
#define csr_SequenceReg0b218s2_MASK 0x7ff
#define csr_AcPhase1UI_RANGE  8:0
#define csr_AcPhase1UI_BITS   8:0
#define csr_AcPhase1UI_MSB  8
#define csr_AcPhase1UI_LSB  0
#define csr_AcPhase1UI_MASK 0x1ff
#define csr_SequenceReg0b48s1_RANGE  15:0
#define csr_SequenceReg0b48s1_BITS   15:0
#define csr_SequenceReg0b48s1_MSB  15
#define csr_SequenceReg0b48s1_LSB  0
#define csr_SequenceReg0b48s1_MASK 0xffff
#define csr_SequenceReg0b133s2_RANGE  10:0
#define csr_SequenceReg0b133s2_BITS   10:0
#define csr_SequenceReg0b133s2_MSB  10
#define csr_SequenceReg0b133s2_LSB  0
#define csr_SequenceReg0b133s2_MASK 0x7ff
#define csr_SequenceReg0b219s0_RANGE  15:0
#define csr_SequenceReg0b219s0_BITS   15:0
#define csr_SequenceReg0b219s0_MSB  15
#define csr_SequenceReg0b219s0_LSB  0
#define csr_SequenceReg0b219s0_MASK 0xffff
#define csr_AcLcdlStatus_RANGE  12:0
#define csr_AcLcdlStatus_BITS   12:0
#define csr_AcLcdlStatus_MSB  12
#define csr_AcLcdlStatus_LSB  0
#define csr_AcLcdlStatus_MASK 0x1fff
#define csr_AcLcdlFineSnapVal_RANGE  8:0
#define csr_AcLcdlFineSnapVal_BITS   8:0
#define csr_AcLcdlFineSnapVal_MSB  8
#define csr_AcLcdlFineSnapVal_LSB  0
#define csr_AcLcdlFineSnapVal_MASK 0x1ff
#define csr_AcLcdlPhdSnapVal_RANGE  9:9
#define csr_AcLcdlPhdSnapVal_BITS   0:0
#define csr_AcLcdlPhdSnapVal_MSB  9
#define csr_AcLcdlPhdSnapVal_LSB  9
#define csr_AcLcdlPhdSnapVal_MASK 0x200
#define csr_AcLcdlStickyLock_RANGE  10:10
#define csr_AcLcdlStickyLock_BITS   0:0
#define csr_AcLcdlStickyLock_MSB  10
#define csr_AcLcdlStickyLock_LSB  10
#define csr_AcLcdlStickyLock_MASK 0x400
#define csr_AcLcdlStickyUnlock_RANGE  11:11
#define csr_AcLcdlStickyUnlock_BITS   0:0
#define csr_AcLcdlStickyUnlock_MSB  11
#define csr_AcLcdlStickyUnlock_LSB  11
#define csr_AcLcdlStickyUnlock_MASK 0x800
#define csr_AcLcdlLiveLock_RANGE  12:12
#define csr_AcLcdlLiveLock_BITS   0:0
#define csr_AcLcdlLiveLock_MSB  12
#define csr_AcLcdlLiveLock_LSB  12
#define csr_AcLcdlLiveLock_MASK 0x1000
#define csr_PpgcFltCfg0_RANGE  4:0
#define csr_PpgcFltCfg0_BITS   4:0
#define csr_PpgcFltCfg0_MSB  4
#define csr_PpgcFltCfg0_LSB  0
#define csr_PpgcFltCfg0_MASK 0x1f
#define csr_PpgcEnPreFlt_RANGE  3:0
#define csr_PpgcEnPreFlt_BITS   3:0
#define csr_PpgcEnPreFlt_MSB  3
#define csr_PpgcEnPreFlt_LSB  0
#define csr_PpgcEnPreFlt_MASK 0xf
#define csr_PpgcEnCurrFlt_RANGE  4:4
#define csr_PpgcEnCurrFlt_BITS   0:0
#define csr_PpgcEnCurrFlt_MSB  4
#define csr_PpgcEnCurrFlt_LSB  4
#define csr_PpgcEnCurrFlt_MASK 0x10
#define csr_SequenceReg0b48s2_RANGE  10:0
#define csr_SequenceReg0b48s2_BITS   10:0
#define csr_SequenceReg0b48s2_MSB  10
#define csr_SequenceReg0b48s2_LSB  0
#define csr_SequenceReg0b48s2_MASK 0x7ff
#define csr_SequenceReg0b134s0_RANGE  15:0
#define csr_SequenceReg0b134s0_BITS   15:0
#define csr_SequenceReg0b134s0_MSB  15
#define csr_SequenceReg0b134s0_LSB  0
#define csr_SequenceReg0b134s0_MASK 0xffff
#define csr_SequenceReg0b219s1_RANGE  15:0
#define csr_SequenceReg0b219s1_BITS   15:0
#define csr_SequenceReg0b219s1_MSB  15
#define csr_SequenceReg0b219s1_LSB  0
#define csr_SequenceReg0b219s1_MASK 0xffff
#define csr_AcLcdlStatus2_RANGE  4:0
#define csr_AcLcdlStatus2_BITS   4:0
#define csr_AcLcdlStatus2_MSB  4
#define csr_AcLcdlStatus2_LSB  0
#define csr_AcLcdlStatus2_MASK 0x1f
#define csr_AcLcdlCntSamePhdSnapVal_RANGE  4:0
#define csr_AcLcdlCntSamePhdSnapVal_BITS   4:0
#define csr_AcLcdlCntSamePhdSnapVal_MSB  4
#define csr_AcLcdlCntSamePhdSnapVal_LSB  0
#define csr_AcLcdlCntSamePhdSnapVal_MASK 0x1f
#define csr_PpgcFltCfg1_RANGE  4:0
#define csr_PpgcFltCfg1_BITS   4:0
#define csr_PpgcFltCfg1_MSB  4
#define csr_PpgcFltCfg1_LSB  0
#define csr_PpgcFltCfg1_MASK 0x1f
#define csr_PpgcPrevFltVal_RANGE  3:0
#define csr_PpgcPrevFltVal_BITS   3:0
#define csr_PpgcPrevFltVal_MSB  3
#define csr_PpgcPrevFltVal_LSB  0
#define csr_PpgcPrevFltVal_MASK 0xf
#define csr_PpgcCurrFltVal_RANGE  4:4
#define csr_PpgcCurrFltVal_BITS   0:0
#define csr_PpgcCurrFltVal_MSB  4
#define csr_PpgcCurrFltVal_LSB  4
#define csr_PpgcCurrFltVal_MASK 0x10
#define csr_SequenceReg0b49s0_RANGE  15:0
#define csr_SequenceReg0b49s0_BITS   15:0
#define csr_SequenceReg0b49s0_MSB  15
#define csr_SequenceReg0b49s0_LSB  0
#define csr_SequenceReg0b49s0_MASK 0xffff
#define csr_SequenceReg0b134s1_RANGE  15:0
#define csr_SequenceReg0b134s1_BITS   15:0
#define csr_SequenceReg0b134s1_MSB  15
#define csr_SequenceReg0b134s1_LSB  0
#define csr_SequenceReg0b134s1_MASK 0xffff
#define csr_SequenceReg0b219s2_RANGE  10:0
#define csr_SequenceReg0b219s2_BITS   10:0
#define csr_SequenceReg0b219s2_MSB  10
#define csr_SequenceReg0b219s2_LSB  0
#define csr_SequenceReg0b219s2_MASK 0x7ff
#define csr_DlyTestCntRingOscAclcdl0_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl0_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl0_MSB  15
#define csr_DlyTestCntRingOscAclcdl0_LSB  0
#define csr_DlyTestCntRingOscAclcdl0_MASK 0xffff
#define csr_PpgcFltCfg2_RANGE  3:0
#define csr_PpgcFltCfg2_BITS   3:0
#define csr_PpgcFltCfg2_MSB  3
#define csr_PpgcFltCfg2_LSB  0
#define csr_PpgcFltCfg2_MASK 0xf
#define csr_PpgcPreInitPat_RANGE  3:0
#define csr_PpgcPreInitPat_BITS   3:0
#define csr_PpgcPreInitPat_MSB  3
#define csr_PpgcPreInitPat_LSB  0
#define csr_PpgcPreInitPat_MASK 0xf
#define csr_SequenceReg0b49s1_RANGE  15:0
#define csr_SequenceReg0b49s1_BITS   15:0
#define csr_SequenceReg0b49s1_MSB  15
#define csr_SequenceReg0b49s1_LSB  0
#define csr_SequenceReg0b49s1_MASK 0xffff
#define csr_SequenceReg0b134s2_RANGE  10:0
#define csr_SequenceReg0b134s2_BITS   10:0
#define csr_SequenceReg0b134s2_MSB  10
#define csr_SequenceReg0b134s2_LSB  0
#define csr_SequenceReg0b134s2_MASK 0x7ff
#define csr_SequenceReg0b220s0_RANGE  15:0
#define csr_SequenceReg0b220s0_BITS   15:0
#define csr_SequenceReg0b220s0_MSB  15
#define csr_SequenceReg0b220s0_LSB  0
#define csr_SequenceReg0b220s0_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl1_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl1_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl1_MSB  15
#define csr_DlyTestCntRingOscAclcdl1_LSB  0
#define csr_DlyTestCntRingOscAclcdl1_MASK 0xffff
#define csr_SequenceReg0b49s2_RANGE  10:0
#define csr_SequenceReg0b49s2_BITS   10:0
#define csr_SequenceReg0b49s2_MSB  10
#define csr_SequenceReg0b49s2_LSB  0
#define csr_SequenceReg0b49s2_MASK 0x7ff
#define csr_SequenceReg0b135s0_RANGE  15:0
#define csr_SequenceReg0b135s0_BITS   15:0
#define csr_SequenceReg0b135s0_MSB  15
#define csr_SequenceReg0b135s0_LSB  0
#define csr_SequenceReg0b135s0_MASK 0xffff
#define csr_SequenceReg0b220s1_RANGE  15:0
#define csr_SequenceReg0b220s1_BITS   15:0
#define csr_SequenceReg0b220s1_MSB  15
#define csr_SequenceReg0b220s1_LSB  0
#define csr_SequenceReg0b220s1_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl2_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl2_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl2_MSB  15
#define csr_DlyTestCntRingOscAclcdl2_LSB  0
#define csr_DlyTestCntRingOscAclcdl2_MASK 0xffff
#define csr_PllPwrDn_RANGE  0:0
#define csr_PllPwrDn_BITS   0:0
#define csr_PllPwrDn_MSB  0
#define csr_PllPwrDn_LSB  0
#define csr_PllPwrDn_MASK 0x1
#define csr_SequenceReg0b50s0_RANGE  15:0
#define csr_SequenceReg0b50s0_BITS   15:0
#define csr_SequenceReg0b50s0_MSB  15
#define csr_SequenceReg0b50s0_LSB  0
#define csr_SequenceReg0b50s0_MASK 0xffff
#define csr_SequenceReg0b135s1_RANGE  15:0
#define csr_SequenceReg0b135s1_BITS   15:0
#define csr_SequenceReg0b135s1_MSB  15
#define csr_SequenceReg0b135s1_LSB  0
#define csr_SequenceReg0b135s1_MASK 0xffff
#define csr_SequenceReg0b220s2_RANGE  10:0
#define csr_SequenceReg0b220s2_BITS   10:0
#define csr_SequenceReg0b220s2_MSB  10
#define csr_SequenceReg0b220s2_LSB  0
#define csr_SequenceReg0b220s2_MASK 0x7ff
#define csr_DlyTestCntRingOscAclcdl3_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl3_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl3_MSB  15
#define csr_DlyTestCntRingOscAclcdl3_LSB  0
#define csr_DlyTestCntRingOscAclcdl3_MASK 0xffff
#define csr_SequenceReg0b50s1_RANGE  15:0
#define csr_SequenceReg0b50s1_BITS   15:0
#define csr_SequenceReg0b50s1_MSB  15
#define csr_SequenceReg0b50s1_LSB  0
#define csr_SequenceReg0b50s1_MASK 0xffff
#define csr_SequenceReg0b135s2_RANGE  10:0
#define csr_SequenceReg0b135s2_BITS   10:0
#define csr_SequenceReg0b135s2_MSB  10
#define csr_SequenceReg0b135s2_LSB  0
#define csr_SequenceReg0b135s2_MASK 0x7ff
#define csr_SequenceReg0b221s0_RANGE  15:0
#define csr_SequenceReg0b221s0_BITS   15:0
#define csr_SequenceReg0b221s0_MSB  15
#define csr_SequenceReg0b221s0_LSB  0
#define csr_SequenceReg0b221s0_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl4_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl4_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl4_MSB  15
#define csr_DlyTestCntRingOscAclcdl4_LSB  0
#define csr_DlyTestCntRingOscAclcdl4_MASK 0xffff
#define csr_SequenceReg0b50s2_RANGE  10:0
#define csr_SequenceReg0b50s2_BITS   10:0
#define csr_SequenceReg0b50s2_MSB  10
#define csr_SequenceReg0b50s2_LSB  0
#define csr_SequenceReg0b50s2_MASK 0x7ff
#define csr_SequenceReg0b136s0_RANGE  15:0
#define csr_SequenceReg0b136s0_BITS   15:0
#define csr_SequenceReg0b136s0_MSB  15
#define csr_SequenceReg0b136s0_LSB  0
#define csr_SequenceReg0b136s0_MASK 0xffff
#define csr_SequenceReg0b221s1_RANGE  15:0
#define csr_SequenceReg0b221s1_BITS   15:0
#define csr_SequenceReg0b221s1_MSB  15
#define csr_SequenceReg0b221s1_LSB  0
#define csr_SequenceReg0b221s1_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl5_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl5_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl5_MSB  15
#define csr_DlyTestCntRingOscAclcdl5_LSB  0
#define csr_DlyTestCntRingOscAclcdl5_MASK 0xffff
#define csr_PllCtrl0_RANGE  5:0
#define csr_PllCtrl0_BITS   5:0
#define csr_PllCtrl0_MSB  5
#define csr_PllCtrl0_LSB  0
#define csr_PllCtrl0_MASK 0x3f
#define csr_PllLockCntSel_RANGE  0:0
#define csr_PllLockCntSel_BITS   0:0
#define csr_PllLockCntSel_MSB  0
#define csr_PllLockCntSel_LSB  0
#define csr_PllLockCntSel_MASK 0x1
#define csr_ReservedPllLockCntSel_RANGE  3:1
#define csr_ReservedPllLockCntSel_BITS   2:0
#define csr_ReservedPllLockCntSel_MSB  3
#define csr_ReservedPllLockCntSel_LSB  1
#define csr_ReservedPllLockCntSel_MASK 0xe
#define csr_PllLockPhSel_RANGE  5:4
#define csr_PllLockPhSel_BITS   1:0
#define csr_PllLockPhSel_MSB  5
#define csr_PllLockPhSel_LSB  4
#define csr_PllLockPhSel_MASK 0x30
#define csr_SequenceReg0b51s0_RANGE  15:0
#define csr_SequenceReg0b51s0_BITS   15:0
#define csr_SequenceReg0b51s0_MSB  15
#define csr_SequenceReg0b51s0_LSB  0
#define csr_SequenceReg0b51s0_MASK 0xffff
#define csr_SequenceReg0b136s1_RANGE  15:0
#define csr_SequenceReg0b136s1_BITS   15:0
#define csr_SequenceReg0b136s1_MSB  15
#define csr_SequenceReg0b136s1_LSB  0
#define csr_SequenceReg0b136s1_MASK 0xffff
#define csr_SequenceReg0b221s2_RANGE  10:0
#define csr_SequenceReg0b221s2_BITS   10:0
#define csr_SequenceReg0b221s2_MSB  10
#define csr_SequenceReg0b221s2_LSB  0
#define csr_SequenceReg0b221s2_MASK 0x7ff
#define csr_DlyTestCntRingOscAclcdl6_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl6_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl6_MSB  15
#define csr_DlyTestCntRingOscAclcdl6_LSB  0
#define csr_DlyTestCntRingOscAclcdl6_MASK 0xffff
#define csr_SequenceReg0b51s1_RANGE  15:0
#define csr_SequenceReg0b51s1_BITS   15:0
#define csr_SequenceReg0b51s1_MSB  15
#define csr_SequenceReg0b51s1_LSB  0
#define csr_SequenceReg0b51s1_MASK 0xffff
#define csr_SequenceReg0b136s2_RANGE  10:0
#define csr_SequenceReg0b136s2_BITS   10:0
#define csr_SequenceReg0b136s2_MSB  10
#define csr_SequenceReg0b136s2_LSB  0
#define csr_SequenceReg0b136s2_MASK 0x7ff
#define csr_SequenceReg0b222s0_RANGE  15:0
#define csr_SequenceReg0b222s0_BITS   15:0
#define csr_SequenceReg0b222s0_MSB  15
#define csr_SequenceReg0b222s0_LSB  0
#define csr_SequenceReg0b222s0_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl7_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl7_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl7_MSB  15
#define csr_DlyTestCntRingOscAclcdl7_LSB  0
#define csr_DlyTestCntRingOscAclcdl7_MASK 0xffff
#define csr_PllTst_RANGE  12:0
#define csr_PllTst_BITS   12:0
#define csr_PllTst_MSB  12
#define csr_PllTst_LSB  0
#define csr_PllTst_MASK 0x1fff
#define csr_PllAnaTstEn_RANGE  0:0
#define csr_PllAnaTstEn_BITS   0:0
#define csr_PllAnaTstEn_MSB  0
#define csr_PllAnaTstEn_LSB  0
#define csr_PllAnaTstEn_MASK 0x1
#define csr_PllAnaTstSel_RANGE  6:1
#define csr_PllAnaTstSel_BITS   5:0
#define csr_PllAnaTstSel_MSB  6
#define csr_PllAnaTstSel_LSB  1
#define csr_PllAnaTstSel_MASK 0x7e
#define csr_PllDigTstSel_RANGE  12:7
#define csr_PllDigTstSel_BITS   5:0
#define csr_PllDigTstSel_MSB  12
#define csr_PllDigTstSel_LSB  7
#define csr_PllDigTstSel_MASK 0x1f80
#define csr_SequenceReg0b51s2_RANGE  10:0
#define csr_SequenceReg0b51s2_BITS   10:0
#define csr_SequenceReg0b51s2_MSB  10
#define csr_SequenceReg0b51s2_LSB  0
#define csr_SequenceReg0b51s2_MASK 0x7ff
#define csr_SequenceReg0b137s0_RANGE  15:0
#define csr_SequenceReg0b137s0_BITS   15:0
#define csr_SequenceReg0b137s0_MSB  15
#define csr_SequenceReg0b137s0_LSB  0
#define csr_SequenceReg0b137s0_MASK 0xffff
#define csr_SequenceReg0b222s1_RANGE  15:0
#define csr_SequenceReg0b222s1_BITS   15:0
#define csr_SequenceReg0b222s1_MSB  15
#define csr_SequenceReg0b222s1_LSB  0
#define csr_SequenceReg0b222s1_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl8_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl8_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl8_MSB  15
#define csr_DlyTestCntRingOscAclcdl8_LSB  0
#define csr_DlyTestCntRingOscAclcdl8_MASK 0xffff
#define csr_PllLockStatus_RANGE  0:0
#define csr_PllLockStatus_BITS   0:0
#define csr_PllLockStatus_MSB  0
#define csr_PllLockStatus_LSB  0
#define csr_PllLockStatus_MASK 0x1
#define csr_SequenceReg0b52s0_RANGE  15:0
#define csr_SequenceReg0b52s0_BITS   15:0
#define csr_SequenceReg0b52s0_MSB  15
#define csr_SequenceReg0b52s0_LSB  0
#define csr_SequenceReg0b52s0_MASK 0xffff
#define csr_SequenceReg0b137s1_RANGE  15:0
#define csr_SequenceReg0b137s1_BITS   15:0
#define csr_SequenceReg0b137s1_MSB  15
#define csr_SequenceReg0b137s1_LSB  0
#define csr_SequenceReg0b137s1_MASK 0xffff
#define csr_SequenceReg0b222s2_RANGE  10:0
#define csr_SequenceReg0b222s2_BITS   10:0
#define csr_SequenceReg0b222s2_MSB  10
#define csr_SequenceReg0b222s2_LSB  0
#define csr_SequenceReg0b222s2_MASK 0x7ff
#define csr_DlyTestCntRingOscAclcdl9_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl9_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl9_MSB  15
#define csr_DlyTestCntRingOscAclcdl9_LSB  0
#define csr_DlyTestCntRingOscAclcdl9_MASK 0xffff
#define csr_SequenceReg0b52s1_RANGE  15:0
#define csr_SequenceReg0b52s1_BITS   15:0
#define csr_SequenceReg0b52s1_MSB  15
#define csr_SequenceReg0b52s1_LSB  0
#define csr_SequenceReg0b52s1_MASK 0xffff
#define csr_SequenceReg0b137s2_RANGE  10:0
#define csr_SequenceReg0b137s2_BITS   10:0
#define csr_SequenceReg0b137s2_MSB  10
#define csr_SequenceReg0b137s2_LSB  0
#define csr_SequenceReg0b137s2_MASK 0x7ff
#define csr_SequenceReg0b223s0_RANGE  15:0
#define csr_SequenceReg0b223s0_BITS   15:0
#define csr_SequenceReg0b223s0_MSB  15
#define csr_SequenceReg0b223s0_LSB  0
#define csr_SequenceReg0b223s0_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl10_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl10_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl10_MSB  15
#define csr_DlyTestCntRingOscAclcdl10_LSB  0
#define csr_DlyTestCntRingOscAclcdl10_MASK 0xffff
#define csr_SequenceReg0b52s2_RANGE  10:0
#define csr_SequenceReg0b52s2_BITS   10:0
#define csr_SequenceReg0b52s2_MSB  10
#define csr_SequenceReg0b52s2_LSB  0
#define csr_SequenceReg0b52s2_MASK 0x7ff
#define csr_SequenceReg0b138s0_RANGE  15:0
#define csr_SequenceReg0b138s0_BITS   15:0
#define csr_SequenceReg0b138s0_MSB  15
#define csr_SequenceReg0b138s0_LSB  0
#define csr_SequenceReg0b138s0_MASK 0xffff
#define csr_SequenceReg0b223s1_RANGE  15:0
#define csr_SequenceReg0b223s1_BITS   15:0
#define csr_SequenceReg0b223s1_MSB  15
#define csr_SequenceReg0b223s1_LSB  0
#define csr_SequenceReg0b223s1_MASK 0xffff
#define csr_SequenceReg0b53s0_RANGE  15:0
#define csr_SequenceReg0b53s0_BITS   15:0
#define csr_SequenceReg0b53s0_MSB  15
#define csr_SequenceReg0b53s0_LSB  0
#define csr_SequenceReg0b53s0_MASK 0xffff
#define csr_SequenceReg0b138s1_RANGE  15:0
#define csr_SequenceReg0b138s1_BITS   15:0
#define csr_SequenceReg0b138s1_MSB  15
#define csr_SequenceReg0b138s1_LSB  0
#define csr_SequenceReg0b138s1_MASK 0xffff
#define csr_SequenceReg0b223s2_RANGE  10:0
#define csr_SequenceReg0b223s2_BITS   10:0
#define csr_SequenceReg0b223s2_MSB  10
#define csr_SequenceReg0b223s2_LSB  0
#define csr_SequenceReg0b223s2_MASK 0x7ff
#define csr_PllEndofCal_RANGE  0:0
#define csr_PllEndofCal_BITS   0:0
#define csr_PllEndofCal_MSB  0
#define csr_PllEndofCal_LSB  0
#define csr_PllEndofCal_MASK 0x1
#define csr_SequenceReg0b53s1_RANGE  15:0
#define csr_SequenceReg0b53s1_BITS   15:0
#define csr_SequenceReg0b53s1_MSB  15
#define csr_SequenceReg0b53s1_LSB  0
#define csr_SequenceReg0b53s1_MASK 0xffff
#define csr_SequenceReg0b138s2_RANGE  10:0
#define csr_SequenceReg0b138s2_BITS   10:0
#define csr_SequenceReg0b138s2_MSB  10
#define csr_SequenceReg0b138s2_LSB  0
#define csr_SequenceReg0b138s2_MASK 0x7ff
#define csr_SequenceReg0b224s0_RANGE  15:0
#define csr_SequenceReg0b224s0_BITS   15:0
#define csr_SequenceReg0b224s0_MSB  15
#define csr_SequenceReg0b224s0_LSB  0
#define csr_SequenceReg0b224s0_MASK 0xffff
#define csr_PllStandbyEff_RANGE  0:0
#define csr_PllStandbyEff_BITS   0:0
#define csr_PllStandbyEff_MSB  0
#define csr_PllStandbyEff_LSB  0
#define csr_PllStandbyEff_MASK 0x1
#define csr_SequenceReg0b53s2_RANGE  10:0
#define csr_SequenceReg0b53s2_BITS   10:0
#define csr_SequenceReg0b53s2_MSB  10
#define csr_SequenceReg0b53s2_LSB  0
#define csr_SequenceReg0b53s2_MASK 0x7ff
#define csr_SequenceReg0b139s0_RANGE  15:0
#define csr_SequenceReg0b139s0_BITS   15:0
#define csr_SequenceReg0b139s0_MSB  15
#define csr_SequenceReg0b139s0_LSB  0
#define csr_SequenceReg0b139s0_MASK 0xffff
#define csr_SequenceReg0b224s1_RANGE  15:0
#define csr_SequenceReg0b224s1_BITS   15:0
#define csr_SequenceReg0b224s1_MSB  15
#define csr_SequenceReg0b224s1_LSB  0
#define csr_SequenceReg0b224s1_MASK 0xffff
#define csr_PllDacValOut_RANGE  4:0
#define csr_PllDacValOut_BITS   4:0
#define csr_PllDacValOut_MSB  4
#define csr_PllDacValOut_LSB  0
#define csr_PllDacValOut_MASK 0x1f
#define csr_SequenceReg0b54s0_RANGE  15:0
#define csr_SequenceReg0b54s0_BITS   15:0
#define csr_SequenceReg0b54s0_MSB  15
#define csr_SequenceReg0b54s0_LSB  0
#define csr_SequenceReg0b54s0_MASK 0xffff
#define csr_SequenceReg0b139s1_RANGE  15:0
#define csr_SequenceReg0b139s1_BITS   15:0
#define csr_SequenceReg0b139s1_MSB  15
#define csr_SequenceReg0b139s1_LSB  0
#define csr_SequenceReg0b139s1_MASK 0xffff
#define csr_SequenceReg0b224s2_RANGE  10:0
#define csr_SequenceReg0b224s2_BITS   10:0
#define csr_SequenceReg0b224s2_MSB  10
#define csr_SequenceReg0b224s2_LSB  0
#define csr_SequenceReg0b224s2_MASK 0x7ff
#define csr_DlyTestSeq_RANGE  4:0
#define csr_DlyTestSeq_BITS   4:0
#define csr_DlyTestSeq_MSB  4
#define csr_DlyTestSeq_LSB  0
#define csr_DlyTestSeq_MASK 0x1f
#define csr_DlyTestEn_RANGE  0:0
#define csr_DlyTestEn_BITS   0:0
#define csr_DlyTestEn_MSB  0
#define csr_DlyTestEn_LSB  0
#define csr_DlyTestEn_MASK 0x1
#define csr_DlyTestCntInit_RANGE  1:1
#define csr_DlyTestCntInit_BITS   0:0
#define csr_DlyTestCntInit_MSB  1
#define csr_DlyTestCntInit_LSB  1
#define csr_DlyTestCntInit_MASK 0x2
#define csr_EnablereadROcnt_RANGE  2:2
#define csr_EnablereadROcnt_BITS   0:0
#define csr_EnablereadROcnt_MSB  2
#define csr_EnablereadROcnt_LSB  2
#define csr_EnablereadROcnt_MASK 0x4
#define csr_DlyTestMuxSel_RANGE  4:3
#define csr_DlyTestMuxSel_BITS   1:0
#define csr_DlyTestMuxSel_MSB  4
#define csr_DlyTestMuxSel_LSB  3
#define csr_DlyTestMuxSel_MASK 0x18
#define csr_RxReplicaPathPhase0_RANGE  8:0
#define csr_RxReplicaPathPhase0_BITS   8:0
#define csr_RxReplicaPathPhase0_MSB  8
#define csr_RxReplicaPathPhase0_LSB  0
#define csr_RxReplicaPathPhase0_MASK 0x1ff
#define csr_SequenceReg0b54s1_RANGE  15:0
#define csr_SequenceReg0b54s1_BITS   15:0
#define csr_SequenceReg0b54s1_MSB  15
#define csr_SequenceReg0b54s1_LSB  0
#define csr_SequenceReg0b54s1_MASK 0xffff
#define csr_SequenceReg0b139s2_RANGE  10:0
#define csr_SequenceReg0b139s2_BITS   10:0
#define csr_SequenceReg0b139s2_MSB  10
#define csr_SequenceReg0b139s2_LSB  0
#define csr_SequenceReg0b139s2_MASK 0x7ff
#define csr_SequenceReg0b225s0_RANGE  15:0
#define csr_SequenceReg0b225s0_BITS   15:0
#define csr_SequenceReg0b225s0_MSB  15
#define csr_SequenceReg0b225s0_LSB  0
#define csr_SequenceReg0b225s0_MASK 0xffff
#define csr_DlyTestRingSel1_RANGE  10:0
#define csr_DlyTestRingSel1_BITS   10:0
#define csr_DlyTestRingSel1_MSB  10
#define csr_DlyTestRingSel1_LSB  0
#define csr_DlyTestRingSel1_MASK 0x7ff
#define csr_RxReplicaPathPhase1_RANGE  8:0
#define csr_RxReplicaPathPhase1_BITS   8:0
#define csr_RxReplicaPathPhase1_MSB  8
#define csr_RxReplicaPathPhase1_LSB  0
#define csr_RxReplicaPathPhase1_MASK 0x1ff
#define csr_PpgcMskPat0_RANGE  15:0
#define csr_PpgcMskPat0_BITS   15:0
#define csr_PpgcMskPat0_MSB  15
#define csr_PpgcMskPat0_LSB  0
#define csr_PpgcMskPat0_MASK 0xffff
#define csr_SequenceReg0b54s2_RANGE  10:0
#define csr_SequenceReg0b54s2_BITS   10:0
#define csr_SequenceReg0b54s2_MSB  10
#define csr_SequenceReg0b54s2_LSB  0
#define csr_SequenceReg0b54s2_MASK 0x7ff
#define csr_SequenceReg0b140s0_RANGE  15:0
#define csr_SequenceReg0b140s0_BITS   15:0
#define csr_SequenceReg0b140s0_MSB  15
#define csr_SequenceReg0b140s0_LSB  0
#define csr_SequenceReg0b140s0_MASK 0xffff
#define csr_SequenceReg0b225s1_RANGE  15:0
#define csr_SequenceReg0b225s1_BITS   15:0
#define csr_SequenceReg0b225s1_MSB  15
#define csr_SequenceReg0b225s1_LSB  0
#define csr_SequenceReg0b225s1_MASK 0xffff
#define csr_DlyTestRingSel2_RANGE  10:0
#define csr_DlyTestRingSel2_BITS   10:0
#define csr_DlyTestRingSel2_MSB  10
#define csr_DlyTestRingSel2_LSB  0
#define csr_DlyTestRingSel2_MASK 0x7ff
#define csr_RxReplicaPathPhase2_RANGE  8:0
#define csr_RxReplicaPathPhase2_BITS   8:0
#define csr_RxReplicaPathPhase2_MSB  8
#define csr_RxReplicaPathPhase2_LSB  0
#define csr_RxReplicaPathPhase2_MASK 0x1ff
#define csr_PpgcMskPat1_RANGE  15:0
#define csr_PpgcMskPat1_BITS   15:0
#define csr_PpgcMskPat1_MSB  15
#define csr_PpgcMskPat1_LSB  0
#define csr_PpgcMskPat1_MASK 0xffff
#define csr_SequenceReg0b55s0_RANGE  15:0
#define csr_SequenceReg0b55s0_BITS   15:0
#define csr_SequenceReg0b55s0_MSB  15
#define csr_SequenceReg0b55s0_LSB  0
#define csr_SequenceReg0b55s0_MASK 0xffff
#define csr_SequenceReg0b140s1_RANGE  15:0
#define csr_SequenceReg0b140s1_BITS   15:0
#define csr_SequenceReg0b140s1_MSB  15
#define csr_SequenceReg0b140s1_LSB  0
#define csr_SequenceReg0b140s1_MASK 0xffff
#define csr_SequenceReg0b225s2_RANGE  10:0
#define csr_SequenceReg0b225s2_BITS   10:0
#define csr_SequenceReg0b225s2_MSB  10
#define csr_SequenceReg0b225s2_LSB  0
#define csr_SequenceReg0b225s2_MASK 0x7ff
#define csr_DlyTestCntDfiClkIV_RANGE  15:0
#define csr_DlyTestCntDfiClkIV_BITS   15:0
#define csr_DlyTestCntDfiClkIV_MSB  15
#define csr_DlyTestCntDfiClkIV_LSB  0
#define csr_DlyTestCntDfiClkIV_MASK 0xffff
#define csr_RxReplicaPathPhase3_RANGE  8:0
#define csr_RxReplicaPathPhase3_BITS   8:0
#define csr_RxReplicaPathPhase3_MSB  8
#define csr_RxReplicaPathPhase3_LSB  0
#define csr_RxReplicaPathPhase3_MASK 0x1ff
#define csr_PpgcMskPat2_RANGE  15:0
#define csr_PpgcMskPat2_BITS   15:0
#define csr_PpgcMskPat2_MSB  15
#define csr_PpgcMskPat2_LSB  0
#define csr_PpgcMskPat2_MASK 0xffff
#define csr_SequenceReg0b55s1_RANGE  15:0
#define csr_SequenceReg0b55s1_BITS   15:0
#define csr_SequenceReg0b55s1_MSB  15
#define csr_SequenceReg0b55s1_LSB  0
#define csr_SequenceReg0b55s1_MASK 0xffff
#define csr_SequenceReg0b140s2_RANGE  10:0
#define csr_SequenceReg0b140s2_BITS   10:0
#define csr_SequenceReg0b140s2_MSB  10
#define csr_SequenceReg0b140s2_LSB  0
#define csr_SequenceReg0b140s2_MASK 0x7ff
#define csr_SequenceReg0b226s0_RANGE  15:0
#define csr_SequenceReg0b226s0_BITS   15:0
#define csr_SequenceReg0b226s0_MSB  15
#define csr_SequenceReg0b226s0_LSB  0
#define csr_SequenceReg0b226s0_MASK 0xffff
#define csr_DlyTestCntDfiClk_RANGE  15:0
#define csr_DlyTestCntDfiClk_BITS   15:0
#define csr_DlyTestCntDfiClk_MSB  15
#define csr_DlyTestCntDfiClk_LSB  0
#define csr_DlyTestCntDfiClk_MASK 0xffff
#define csr_RxReplicaPathPhase4_RANGE  8:0
#define csr_RxReplicaPathPhase4_BITS   8:0
#define csr_RxReplicaPathPhase4_MSB  8
#define csr_RxReplicaPathPhase4_LSB  0
#define csr_RxReplicaPathPhase4_MASK 0x1ff
#define csr_PpgcMskPat3_RANGE  15:0
#define csr_PpgcMskPat3_BITS   15:0
#define csr_PpgcMskPat3_MSB  15
#define csr_PpgcMskPat3_LSB  0
#define csr_PpgcMskPat3_MASK 0xffff
#define csr_SequenceReg0b55s2_RANGE  10:0
#define csr_SequenceReg0b55s2_BITS   10:0
#define csr_SequenceReg0b55s2_MSB  10
#define csr_SequenceReg0b55s2_LSB  0
#define csr_SequenceReg0b55s2_MASK 0x7ff
#define csr_SequenceReg0b141s0_RANGE  15:0
#define csr_SequenceReg0b141s0_BITS   15:0
#define csr_SequenceReg0b141s0_MSB  15
#define csr_SequenceReg0b141s0_LSB  0
#define csr_SequenceReg0b141s0_MASK 0xffff
#define csr_SequenceReg0b226s1_RANGE  15:0
#define csr_SequenceReg0b226s1_BITS   15:0
#define csr_SequenceReg0b226s1_MSB  15
#define csr_SequenceReg0b226s1_LSB  0
#define csr_SequenceReg0b226s1_MASK 0xffff
#define csr_RxReplicaLcdlPh1UI_RANGE  8:0
#define csr_RxReplicaLcdlPh1UI_BITS   8:0
#define csr_RxReplicaLcdlPh1UI_MSB  8
#define csr_RxReplicaLcdlPh1UI_LSB  0
#define csr_RxReplicaLcdlPh1UI_MASK 0x1ff
#define csr_PllLockedStatus_RANGE  1:0
#define csr_PllLockedStatus_BITS   1:0
#define csr_PllLockedStatus_MSB  1
#define csr_PllLockedStatus_LSB  0
#define csr_PllLockedStatus_MASK 0x3
#define csr_PllLocked_RANGE  0:0
#define csr_PllLocked_BITS   0:0
#define csr_PllLocked_MSB  0
#define csr_PllLocked_LSB  0
#define csr_PllLocked_MASK 0x1
#define csr_PllUnlocked_RANGE  1:1
#define csr_PllUnlocked_BITS   0:0
#define csr_PllUnlocked_MSB  1
#define csr_PllUnlocked_LSB  1
#define csr_PllUnlocked_MASK 0x2
#define csr_PpgcGenOutputInvertMode_RANGE  8:0
#define csr_PpgcGenOutputInvertMode_BITS   8:0
#define csr_PpgcGenOutputInvertMode_MSB  8
#define csr_PpgcGenOutputInvertMode_LSB  0
#define csr_PpgcGenOutputInvertMode_MASK 0x1ff
#define csr_SequenceReg0b56s0_RANGE  15:0
#define csr_SequenceReg0b56s0_BITS   15:0
#define csr_SequenceReg0b56s0_MSB  15
#define csr_SequenceReg0b56s0_LSB  0
#define csr_SequenceReg0b56s0_MASK 0xffff
#define csr_SequenceReg0b141s1_RANGE  15:0
#define csr_SequenceReg0b141s1_BITS   15:0
#define csr_SequenceReg0b141s1_MSB  15
#define csr_SequenceReg0b141s1_LSB  0
#define csr_SequenceReg0b141s1_MASK 0xffff
#define csr_SequenceReg0b226s2_RANGE  10:0
#define csr_SequenceReg0b226s2_BITS   10:0
#define csr_SequenceReg0b226s2_MSB  10
#define csr_SequenceReg0b226s2_LSB  0
#define csr_SequenceReg0b226s2_MASK 0x7ff
#define csr_RxReplicaRatioNow_RANGE  8:0
#define csr_RxReplicaRatioNow_BITS   8:0
#define csr_RxReplicaRatioNow_MSB  8
#define csr_RxReplicaRatioNow_LSB  0
#define csr_RxReplicaRatioNow_MASK 0x1ff
#define csr_PllLockedControl_RANGE  4:0
#define csr_PllLockedControl_BITS   4:0
#define csr_PllLockedControl_MSB  4
#define csr_PllLockedControl_LSB  0
#define csr_PllLockedControl_MASK 0x1f
#define csr_PllLockedClear_RANGE  0:0
#define csr_PllLockedClear_BITS   0:0
#define csr_PllLockedClear_MSB  0
#define csr_PllLockedClear_LSB  0
#define csr_PllLockedClear_MASK 0x1
#define csr_PllLockedHiCtrMode_RANGE  1:1
#define csr_PllLockedHiCtrMode_BITS   0:0
#define csr_PllLockedHiCtrMode_MSB  1
#define csr_PllLockedHiCtrMode_LSB  1
#define csr_PllLockedHiCtrMode_MASK 0x2
#define csr_PllLockedTransCtrMode_RANGE  2:2
#define csr_PllLockedTransCtrMode_BITS   0:0
#define csr_PllLockedTransCtrMode_MSB  2
#define csr_PllLockedTransCtrMode_LSB  2
#define csr_PllLockedTransCtrMode_MASK 0x4
#define csr_PllLockedCtrsEnable_RANGE  3:3
#define csr_PllLockedCtrsEnable_BITS   0:0
#define csr_PllLockedCtrsEnable_MSB  3
#define csr_PllLockedCtrsEnable_LSB  3
#define csr_PllLockedCtrsEnable_MASK 0x8
#define csr_PllLockedCtrsClear_RANGE  4:4
#define csr_PllLockedCtrsClear_BITS   0:0
#define csr_PllLockedCtrsClear_MSB  4
#define csr_PllLockedCtrsClear_LSB  4
#define csr_PllLockedCtrsClear_MASK 0x10
#define csr_PpgcChkOutputInvertMode_RANGE  8:0
#define csr_PpgcChkOutputInvertMode_BITS   8:0
#define csr_PpgcChkOutputInvertMode_MSB  8
#define csr_PpgcChkOutputInvertMode_LSB  0
#define csr_PpgcChkOutputInvertMode_MASK 0x1ff
#define csr_SequenceReg0b56s1_RANGE  15:0
#define csr_SequenceReg0b56s1_BITS   15:0
#define csr_SequenceReg0b56s1_MSB  15
#define csr_SequenceReg0b56s1_LSB  0
#define csr_SequenceReg0b56s1_MASK 0xffff
#define csr_SequenceReg0b141s2_RANGE  10:0
#define csr_SequenceReg0b141s2_BITS   10:0
#define csr_SequenceReg0b141s2_MSB  10
#define csr_SequenceReg0b141s2_LSB  0
#define csr_SequenceReg0b141s2_MASK 0x7ff
#define csr_SequenceReg0b227s0_RANGE  15:0
#define csr_SequenceReg0b227s0_BITS   15:0
#define csr_SequenceReg0b227s0_MSB  15
#define csr_SequenceReg0b227s0_LSB  0
#define csr_SequenceReg0b227s0_MASK 0xffff
#define csr_RxReplicaRxClkDlyCorrection_RANGE  11:0
#define csr_RxReplicaRxClkDlyCorrection_BITS   11:0
#define csr_RxReplicaRxClkDlyCorrection_MSB  11
#define csr_RxReplicaRxClkDlyCorrection_LSB  0
#define csr_RxReplicaRxClkDlyCorrection_MASK 0xfff
#define csr_RxReplicaDlyUIFrac_RANGE  6:0
#define csr_RxReplicaDlyUIFrac_BITS   6:0
#define csr_RxReplicaDlyUIFrac_MSB  6
#define csr_RxReplicaDlyUIFrac_LSB  0
#define csr_RxReplicaDlyUIFrac_MASK 0x7f
#define csr_RxReplicaDlyUISign_RANGE  7:7
#define csr_RxReplicaDlyUISign_BITS   0:0
#define csr_RxReplicaDlyUISign_MSB  7
#define csr_RxReplicaDlyUISign_LSB  7
#define csr_RxReplicaDlyUISign_MASK 0x80
#define csr_RxReplicaDiffVld_RANGE  8:8
#define csr_RxReplicaDiffVld_BITS   0:0
#define csr_RxReplicaDiffVld_MSB  8
#define csr_RxReplicaDiffVld_LSB  8
#define csr_RxReplicaDiffVld_MASK 0x100
#define csr_RxReplicaDiffGTLimit_RANGE  9:9
#define csr_RxReplicaDiffGTLimit_BITS   0:0
#define csr_RxReplicaDiffGTLimit_MSB  9
#define csr_RxReplicaDiffGTLimit_LSB  9
#define csr_RxReplicaDiffGTLimit_MASK 0x200
#define csr_RxReplicaRangeError_RANGE  11:10
#define csr_RxReplicaRangeError_BITS   1:0
#define csr_RxReplicaRangeError_MSB  11
#define csr_RxReplicaRangeError_LSB  10
#define csr_RxReplicaRangeError_MASK 0xc00
#define csr_PllLockedHiCtr_RANGE  15:0
#define csr_PllLockedHiCtr_BITS   15:0
#define csr_PllLockedHiCtr_MSB  15
#define csr_PllLockedHiCtr_LSB  0
#define csr_PllLockedHiCtr_MASK 0xffff
#define csr_SequenceReg0b56s2_RANGE  10:0
#define csr_SequenceReg0b56s2_BITS   10:0
#define csr_SequenceReg0b56s2_MSB  10
#define csr_SequenceReg0b56s2_LSB  0
#define csr_SequenceReg0b56s2_MASK 0x7ff
#define csr_SequenceReg0b142s0_RANGE  15:0
#define csr_SequenceReg0b142s0_BITS   15:0
#define csr_SequenceReg0b142s0_MSB  15
#define csr_SequenceReg0b142s0_LSB  0
#define csr_SequenceReg0b142s0_MASK 0xffff
#define csr_SequenceReg0b227s1_RANGE  15:0
#define csr_SequenceReg0b227s1_BITS   15:0
#define csr_SequenceReg0b227s1_MSB  15
#define csr_SequenceReg0b227s1_LSB  0
#define csr_SequenceReg0b227s1_MASK 0xffff
#define csr_RxReplicaStatus00_RANGE  15:0
#define csr_RxReplicaStatus00_BITS   15:0
#define csr_RxReplicaStatus00_MSB  15
#define csr_RxReplicaStatus00_LSB  0
#define csr_RxReplicaStatus00_MASK 0xffff
#define csr_RxRepDlyMinNeg_RANGE  7:0
#define csr_RxRepDlyMinNeg_BITS   7:0
#define csr_RxRepDlyMinNeg_MSB  7
#define csr_RxRepDlyMinNeg_LSB  0
#define csr_RxRepDlyMinNeg_MASK 0xff
#define csr_RxRepDlyMaxPos_RANGE  15:8
#define csr_RxRepDlyMaxPos_BITS   7:0
#define csr_RxRepDlyMaxPos_MSB  15
#define csr_RxRepDlyMaxPos_LSB  8
#define csr_RxRepDlyMaxPos_MASK 0xff00
#define csr_PllLockedTransCtr_RANGE  15:0
#define csr_PllLockedTransCtr_BITS   15:0
#define csr_PllLockedTransCtr_MSB  15
#define csr_PllLockedTransCtr_LSB  0
#define csr_PllLockedTransCtr_MASK 0xffff
#define csr_SequenceReg0b57s0_RANGE  15:0
#define csr_SequenceReg0b57s0_BITS   15:0
#define csr_SequenceReg0b57s0_MSB  15
#define csr_SequenceReg0b57s0_LSB  0
#define csr_SequenceReg0b57s0_MASK 0xffff
#define csr_SequenceReg0b142s1_RANGE  15:0
#define csr_SequenceReg0b142s1_BITS   15:0
#define csr_SequenceReg0b142s1_MSB  15
#define csr_SequenceReg0b142s1_LSB  0
#define csr_SequenceReg0b142s1_MASK 0xffff
#define csr_SequenceReg0b227s2_RANGE  10:0
#define csr_SequenceReg0b227s2_BITS   10:0
#define csr_SequenceReg0b227s2_MSB  10
#define csr_SequenceReg0b227s2_LSB  0
#define csr_SequenceReg0b227s2_MASK 0x7ff
#define csr_EnPhyUpdZQCalUpdate_RANGE  0:0
#define csr_EnPhyUpdZQCalUpdate_BITS   0:0
#define csr_EnPhyUpdZQCalUpdate_MSB  0
#define csr_EnPhyUpdZQCalUpdate_LSB  0
#define csr_EnPhyUpdZQCalUpdate_MASK 0x1
#define csr_RxReplicaUICalWait_RANGE  15:0
#define csr_RxReplicaUICalWait_BITS   15:0
#define csr_RxReplicaUICalWait_MSB  15
#define csr_RxReplicaUICalWait_LSB  0
#define csr_RxReplicaUICalWait_MASK 0xffff
#define csr_SequenceReg0b57s1_RANGE  15:0
#define csr_SequenceReg0b57s1_BITS   15:0
#define csr_SequenceReg0b57s1_MSB  15
#define csr_SequenceReg0b57s1_LSB  0
#define csr_SequenceReg0b57s1_MASK 0xffff
#define csr_SequenceReg0b142s2_RANGE  10:0
#define csr_SequenceReg0b142s2_BITS   10:0
#define csr_SequenceReg0b142s2_MSB  10
#define csr_SequenceReg0b142s2_LSB  0
#define csr_SequenceReg0b142s2_MASK 0x7ff
#define csr_SequenceReg0b228s0_RANGE  15:0
#define csr_SequenceReg0b228s0_BITS   15:0
#define csr_SequenceReg0b228s0_MSB  15
#define csr_SequenceReg0b228s0_LSB  0
#define csr_SequenceReg0b228s0_MASK 0xffff
#define csr_RxReplicaInterval_RANGE  15:0
#define csr_RxReplicaInterval_BITS   15:0
#define csr_RxReplicaInterval_MSB  15
#define csr_RxReplicaInterval_LSB  0
#define csr_RxReplicaInterval_MASK 0xffff
#define csr_SequenceReg0b57s2_RANGE  10:0
#define csr_SequenceReg0b57s2_BITS   10:0
#define csr_SequenceReg0b57s2_MSB  10
#define csr_SequenceReg0b57s2_LSB  0
#define csr_SequenceReg0b57s2_MASK 0x7ff
#define csr_SequenceReg0b143s0_RANGE  15:0
#define csr_SequenceReg0b143s0_BITS   15:0
#define csr_SequenceReg0b143s0_MSB  15
#define csr_SequenceReg0b143s0_LSB  0
#define csr_SequenceReg0b143s0_MASK 0xffff
#define csr_SequenceReg0b228s1_RANGE  15:0
#define csr_SequenceReg0b228s1_BITS   15:0
#define csr_SequenceReg0b228s1_MSB  15
#define csr_SequenceReg0b228s1_LSB  0
#define csr_SequenceReg0b228s1_MASK 0xffff
#define csr_DxLcdlCalPhDetOut0_RANGE  11:0
#define csr_DxLcdlCalPhDetOut0_BITS   11:0
#define csr_DxLcdlCalPhDetOut0_MSB  11
#define csr_DxLcdlCalPhDetOut0_LSB  0
#define csr_DxLcdlCalPhDetOut0_MASK 0xfff
#define csr_SequenceReg0b58s0_RANGE  15:0
#define csr_SequenceReg0b58s0_BITS   15:0
#define csr_SequenceReg0b58s0_MSB  15
#define csr_SequenceReg0b58s0_LSB  0
#define csr_SequenceReg0b58s0_MASK 0xffff
#define csr_SequenceReg0b143s1_RANGE  15:0
#define csr_SequenceReg0b143s1_BITS   15:0
#define csr_SequenceReg0b143s1_MSB  15
#define csr_SequenceReg0b143s1_LSB  0
#define csr_SequenceReg0b143s1_MASK 0xffff
#define csr_SequenceReg0b228s2_RANGE  10:0
#define csr_SequenceReg0b228s2_BITS   10:0
#define csr_SequenceReg0b228s2_MSB  10
#define csr_SequenceReg0b228s2_LSB  0
#define csr_SequenceReg0b228s2_MASK 0x7ff
#define csr_DxLcdlCalPhDetOut1_RANGE  8:0
#define csr_DxLcdlCalPhDetOut1_BITS   8:0
#define csr_DxLcdlCalPhDetOut1_MSB  8
#define csr_DxLcdlCalPhDetOut1_LSB  0
#define csr_DxLcdlCalPhDetOut1_MASK 0x1ff
#define csr_SequenceReg0b58s1_RANGE  15:0
#define csr_SequenceReg0b58s1_BITS   15:0
#define csr_SequenceReg0b58s1_MSB  15
#define csr_SequenceReg0b58s1_LSB  0
#define csr_SequenceReg0b58s1_MASK 0xffff
#define csr_SequenceReg0b143s2_RANGE  10:0
#define csr_SequenceReg0b143s2_BITS   10:0
#define csr_SequenceReg0b143s2_MSB  10
#define csr_SequenceReg0b143s2_LSB  0
#define csr_SequenceReg0b143s2_MASK 0x7ff
#define csr_SequenceReg0b229s0_RANGE  15:0
#define csr_SequenceReg0b229s0_BITS   15:0
#define csr_SequenceReg0b229s0_MSB  15
#define csr_SequenceReg0b229s0_LSB  0
#define csr_SequenceReg0b229s0_MASK 0xffff
#define csr_DxLcdlCalPhDetOut2_RANGE  8:0
#define csr_DxLcdlCalPhDetOut2_BITS   8:0
#define csr_DxLcdlCalPhDetOut2_MSB  8
#define csr_DxLcdlCalPhDetOut2_LSB  0
#define csr_DxLcdlCalPhDetOut2_MASK 0x1ff
#define csr_SequenceReg0b58s2_RANGE  10:0
#define csr_SequenceReg0b58s2_BITS   10:0
#define csr_SequenceReg0b58s2_MSB  10
#define csr_SequenceReg0b58s2_LSB  0
#define csr_SequenceReg0b58s2_MASK 0x7ff
#define csr_SequenceReg0b144s0_RANGE  15:0
#define csr_SequenceReg0b144s0_BITS   15:0
#define csr_SequenceReg0b144s0_MSB  15
#define csr_SequenceReg0b144s0_LSB  0
#define csr_SequenceReg0b144s0_MASK 0xffff
#define csr_SequenceReg0b229s1_RANGE  15:0
#define csr_SequenceReg0b229s1_BITS   15:0
#define csr_SequenceReg0b229s1_MSB  15
#define csr_SequenceReg0b229s1_LSB  0
#define csr_SequenceReg0b229s1_MASK 0xffff
#define csr_DbyteCntrl_RANGE  1:0
#define csr_DbyteCntrl_BITS   1:0
#define csr_DbyteCntrl_MSB  1
#define csr_DbyteCntrl_LSB  0
#define csr_DbyteCntrl_MASK 0x3
#define csr_LoopBackDisDqsTri_RANGE  0:0
#define csr_LoopBackDisDqsTri_BITS   0:0
#define csr_LoopBackDisDqsTri_MSB  0
#define csr_LoopBackDisDqsTri_LSB  0
#define csr_LoopBackDisDqsTri_MASK 0x1
#define csr_LoopBackDisWckTri_RANGE  1:1
#define csr_LoopBackDisWckTri_BITS   0:0
#define csr_LoopBackDisWckTri_MSB  1
#define csr_LoopBackDisWckTri_LSB  1
#define csr_LoopBackDisWckTri_MASK 0x2
#define csr_SequenceReg0b59s0_RANGE  15:0
#define csr_SequenceReg0b59s0_BITS   15:0
#define csr_SequenceReg0b59s0_MSB  15
#define csr_SequenceReg0b59s0_LSB  0
#define csr_SequenceReg0b59s0_MASK 0xffff
#define csr_SequenceReg0b144s1_RANGE  15:0
#define csr_SequenceReg0b144s1_BITS   15:0
#define csr_SequenceReg0b144s1_MSB  15
#define csr_SequenceReg0b144s1_LSB  0
#define csr_SequenceReg0b144s1_MASK 0xffff
#define csr_SequenceReg0b229s2_RANGE  10:0
#define csr_SequenceReg0b229s2_BITS   10:0
#define csr_SequenceReg0b229s2_MSB  10
#define csr_SequenceReg0b229s2_LSB  0
#define csr_SequenceReg0b229s2_MASK 0x7ff
#define csr_DxPhase1UI_RANGE  8:0
#define csr_DxPhase1UI_BITS   8:0
#define csr_DxPhase1UI_MSB  8
#define csr_DxPhase1UI_LSB  0
#define csr_DxPhase1UI_MASK 0x1ff
#define csr_SequenceReg0b59s1_RANGE  15:0
#define csr_SequenceReg0b59s1_BITS   15:0
#define csr_SequenceReg0b59s1_MSB  15
#define csr_SequenceReg0b59s1_LSB  0
#define csr_SequenceReg0b59s1_MASK 0xffff
#define csr_SequenceReg0b144s2_RANGE  10:0
#define csr_SequenceReg0b144s2_BITS   10:0
#define csr_SequenceReg0b144s2_MSB  10
#define csr_SequenceReg0b144s2_LSB  0
#define csr_SequenceReg0b144s2_MASK 0x7ff
#define csr_SequenceReg0b230s0_RANGE  15:0
#define csr_SequenceReg0b230s0_BITS   15:0
#define csr_SequenceReg0b230s0_MSB  15
#define csr_SequenceReg0b230s0_LSB  0
#define csr_SequenceReg0b230s0_MASK 0xffff
#define csr_DxLcdlStatus_RANGE  12:0
#define csr_DxLcdlStatus_BITS   12:0
#define csr_DxLcdlStatus_MSB  12
#define csr_DxLcdlStatus_LSB  0
#define csr_DxLcdlStatus_MASK 0x1fff
#define csr_DxLcdlFineSnapVal_RANGE  8:0
#define csr_DxLcdlFineSnapVal_BITS   8:0
#define csr_DxLcdlFineSnapVal_MSB  8
#define csr_DxLcdlFineSnapVal_LSB  0
#define csr_DxLcdlFineSnapVal_MASK 0x1ff
#define csr_DxLcdlPhdSnapVal_RANGE  9:9
#define csr_DxLcdlPhdSnapVal_BITS   0:0
#define csr_DxLcdlPhdSnapVal_MSB  9
#define csr_DxLcdlPhdSnapVal_LSB  9
#define csr_DxLcdlPhdSnapVal_MASK 0x200
#define csr_DxLcdlStickyLock_RANGE  10:10
#define csr_DxLcdlStickyLock_BITS   0:0
#define csr_DxLcdlStickyLock_MSB  10
#define csr_DxLcdlStickyLock_LSB  10
#define csr_DxLcdlStickyLock_MASK 0x400
#define csr_DxLcdlStickyUnlock_RANGE  11:11
#define csr_DxLcdlStickyUnlock_BITS   0:0
#define csr_DxLcdlStickyUnlock_MSB  11
#define csr_DxLcdlStickyUnlock_LSB  11
#define csr_DxLcdlStickyUnlock_MASK 0x800
#define csr_DxLcdlLiveLock_RANGE  12:12
#define csr_DxLcdlLiveLock_BITS   0:0
#define csr_DxLcdlLiveLock_MSB  12
#define csr_DxLcdlLiveLock_LSB  12
#define csr_DxLcdlLiveLock_MASK 0x1000
#define csr_PllStandby_RANGE  0:0
#define csr_PllStandby_BITS   0:0
#define csr_PllStandby_MSB  0
#define csr_PllStandby_LSB  0
#define csr_PllStandby_MASK 0x1
#define csr_SequenceReg0b59s2_RANGE  10:0
#define csr_SequenceReg0b59s2_BITS   10:0
#define csr_SequenceReg0b59s2_MSB  10
#define csr_SequenceReg0b59s2_LSB  0
#define csr_SequenceReg0b59s2_MASK 0x7ff
#define csr_SequenceReg0b145s0_RANGE  15:0
#define csr_SequenceReg0b145s0_BITS   15:0
#define csr_SequenceReg0b145s0_MSB  15
#define csr_SequenceReg0b145s0_LSB  0
#define csr_SequenceReg0b145s0_MASK 0xffff
#define csr_SequenceReg0b230s1_RANGE  15:0
#define csr_SequenceReg0b230s1_BITS   15:0
#define csr_SequenceReg0b230s1_MSB  15
#define csr_SequenceReg0b230s1_LSB  0
#define csr_SequenceReg0b230s1_MASK 0xffff
#define csr_DxLcdlStatus2_RANGE  4:0
#define csr_DxLcdlStatus2_BITS   4:0
#define csr_DxLcdlStatus2_MSB  4
#define csr_DxLcdlStatus2_LSB  0
#define csr_DxLcdlStatus2_MASK 0x1f
#define csr_DxLcdlCntSamePhdSnapVal_RANGE  4:0
#define csr_DxLcdlCntSamePhdSnapVal_BITS   4:0
#define csr_DxLcdlCntSamePhdSnapVal_MSB  4
#define csr_DxLcdlCntSamePhdSnapVal_LSB  0
#define csr_DxLcdlCntSamePhdSnapVal_MASK 0x1f
#define csr_PllBypassMode_RANGE  0:0
#define csr_PllBypassMode_BITS   0:0
#define csr_PllBypassMode_MSB  0
#define csr_PllBypassMode_LSB  0
#define csr_PllBypassMode_MASK 0x1
#define csr_SequenceReg0b60s0_RANGE  15:0
#define csr_SequenceReg0b60s0_BITS   15:0
#define csr_SequenceReg0b60s0_MSB  15
#define csr_SequenceReg0b60s0_LSB  0
#define csr_SequenceReg0b60s0_MASK 0xffff
#define csr_SequenceReg0b145s1_RANGE  15:0
#define csr_SequenceReg0b145s1_BITS   15:0
#define csr_SequenceReg0b145s1_MSB  15
#define csr_SequenceReg0b145s1_LSB  0
#define csr_SequenceReg0b145s1_MASK 0xffff
#define csr_SequenceReg0b230s2_RANGE  10:0
#define csr_SequenceReg0b230s2_BITS   10:0
#define csr_SequenceReg0b230s2_MSB  10
#define csr_SequenceReg0b230s2_LSB  0
#define csr_SequenceReg0b230s2_MASK 0x7ff
#define csr_DlyTestCntRingOscDblcdlDq_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdlDq_BITS   15:0
#define csr_DlyTestCntRingOscDblcdlDq_MSB  15
#define csr_DlyTestCntRingOscDblcdlDq_LSB  0
#define csr_DlyTestCntRingOscDblcdlDq_MASK 0xffff
#define csr_PllStartLock_RANGE  2:0
#define csr_PllStartLock_BITS   2:0
#define csr_PllStartLock_MSB  2
#define csr_PllStartLock_LSB  0
#define csr_PllStartLock_MASK 0x7
#define csr_PllPreset_RANGE  0:0
#define csr_PllPreset_BITS   0:0
#define csr_PllPreset_MSB  0
#define csr_PllPreset_LSB  0
#define csr_PllPreset_MASK 0x1
#define csr_PllGearShift_RANGE  1:1
#define csr_PllGearShift_BITS   0:0
#define csr_PllGearShift_MSB  1
#define csr_PllGearShift_LSB  1
#define csr_PllGearShift_MASK 0x2
#define csr_PllProg24_RANGE  2:2
#define csr_PllProg24_BITS   0:0
#define csr_PllProg24_MSB  2
#define csr_PllProg24_LSB  2
#define csr_PllProg24_MASK 0x4
#define csr_SequenceReg0b60s1_RANGE  15:0
#define csr_SequenceReg0b60s1_BITS   15:0
#define csr_SequenceReg0b60s1_MSB  15
#define csr_SequenceReg0b60s1_LSB  0
#define csr_SequenceReg0b60s1_MASK 0xffff
#define csr_SequenceReg0b145s2_RANGE  10:0
#define csr_SequenceReg0b145s2_BITS   10:0
#define csr_SequenceReg0b145s2_MSB  10
#define csr_SequenceReg0b145s2_LSB  0
#define csr_SequenceReg0b145s2_MASK 0x7ff
#define csr_SequenceReg0b231s0_RANGE  15:0
#define csr_SequenceReg0b231s0_BITS   15:0
#define csr_SequenceReg0b231s0_MSB  15
#define csr_SequenceReg0b231s0_LSB  0
#define csr_SequenceReg0b231s0_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdlDqs_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdlDqs_BITS   15:0
#define csr_DlyTestCntRingOscDblcdlDqs_MSB  15
#define csr_DlyTestCntRingOscDblcdlDqs_LSB  0
#define csr_DlyTestCntRingOscDblcdlDqs_MASK 0xffff
#define csr_LcdlDbgCntl_RANGE  12:0
#define csr_LcdlDbgCntl_BITS   12:0
#define csr_LcdlDbgCntl_MSB  12
#define csr_LcdlDbgCntl_LSB  0
#define csr_LcdlDbgCntl_MASK 0x1fff
#define csr_LcdlFineOvrVal_RANGE  8:0
#define csr_LcdlFineOvrVal_BITS   8:0
#define csr_LcdlFineOvrVal_MSB  8
#define csr_LcdlFineOvrVal_LSB  0
#define csr_LcdlFineOvrVal_MASK 0x1ff
#define csr_LcdlFineOvr_RANGE  9:9
#define csr_LcdlFineOvr_BITS   0:0
#define csr_LcdlFineOvr_MSB  9
#define csr_LcdlFineOvr_LSB  9
#define csr_LcdlFineOvr_MASK 0x200
#define csr_LcdlFineSnap_RANGE  10:10
#define csr_LcdlFineSnap_BITS   0:0
#define csr_LcdlFineSnap_MSB  10
#define csr_LcdlFineSnap_LSB  10
#define csr_LcdlFineSnap_MASK 0x400
#define csr_LcdlTstEnable_RANGE  11:11
#define csr_LcdlTstEnable_BITS   0:0
#define csr_LcdlTstEnable_MSB  11
#define csr_LcdlTstEnable_LSB  11
#define csr_LcdlTstEnable_MASK 0x800
#define csr_LcdlFineSeed2OvrVal_RANGE  12:12
#define csr_LcdlFineSeed2OvrVal_BITS   0:0
#define csr_LcdlFineSeed2OvrVal_MSB  12
#define csr_LcdlFineSeed2OvrVal_LSB  12
#define csr_LcdlFineSeed2OvrVal_MASK 0x1000
#define csr_SequenceReg0b60s2_RANGE  10:0
#define csr_SequenceReg0b60s2_BITS   10:0
#define csr_SequenceReg0b60s2_MSB  10
#define csr_SequenceReg0b60s2_LSB  0
#define csr_SequenceReg0b60s2_MASK 0x7ff
#define csr_SequenceReg0b146s0_RANGE  15:0
#define csr_SequenceReg0b146s0_BITS   15:0
#define csr_SequenceReg0b146s0_MSB  15
#define csr_SequenceReg0b146s0_LSB  0
#define csr_SequenceReg0b146s0_MASK 0xffff
#define csr_SequenceReg0b231s1_RANGE  15:0
#define csr_SequenceReg0b231s1_BITS   15:0
#define csr_SequenceReg0b231s1_MSB  15
#define csr_SequenceReg0b231s1_LSB  0
#define csr_SequenceReg0b231s1_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdlWck_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdlWck_BITS   15:0
#define csr_DlyTestCntRingOscDblcdlWck_MSB  15
#define csr_DlyTestCntRingOscDblcdlWck_LSB  0
#define csr_DlyTestCntRingOscDblcdlWck_MASK 0xffff
#define csr_SequenceReg0b61s0_RANGE  15:0
#define csr_SequenceReg0b61s0_BITS   15:0
#define csr_SequenceReg0b61s0_MSB  15
#define csr_SequenceReg0b61s0_LSB  0
#define csr_SequenceReg0b61s0_MASK 0xffff
#define csr_SequenceReg0b146s1_RANGE  15:0
#define csr_SequenceReg0b146s1_BITS   15:0
#define csr_SequenceReg0b146s1_MSB  15
#define csr_SequenceReg0b146s1_LSB  0
#define csr_SequenceReg0b146s1_MASK 0xffff
#define csr_SequenceReg0b231s2_RANGE  10:0
#define csr_SequenceReg0b231s2_BITS   10:0
#define csr_SequenceReg0b231s2_MSB  10
#define csr_SequenceReg0b231s2_LSB  0
#define csr_SequenceReg0b231s2_MASK 0x7ff
#define csr_LcdlDbgCntl2_RANGE  13:0
#define csr_LcdlDbgCntl2_BITS   13:0
#define csr_LcdlDbgCntl2_MSB  13
#define csr_LcdlDbgCntl2_LSB  0
#define csr_LcdlDbgCntl2_MASK 0x3fff
#define csr_LcdlStatusSel_RANGE  4:0
#define csr_LcdlStatusSel_BITS   4:0
#define csr_LcdlStatusSel_MSB  4
#define csr_LcdlStatusSel_LSB  0
#define csr_LcdlStatusSel_MASK 0x1f
#define csr_AcLcdlFineOvrVal_RANGE  13:5
#define csr_AcLcdlFineOvrVal_BITS   8:0
#define csr_AcLcdlFineOvrVal_MSB  13
#define csr_AcLcdlFineOvrVal_LSB  5
#define csr_AcLcdlFineOvrVal_MASK 0x3fe0
#define csr_SequenceReg0b61s1_RANGE  15:0
#define csr_SequenceReg0b61s1_BITS   15:0
#define csr_SequenceReg0b61s1_MSB  15
#define csr_SequenceReg0b61s1_LSB  0
#define csr_SequenceReg0b61s1_MASK 0xffff
#define csr_SequenceReg0b146s2_RANGE  10:0
#define csr_SequenceReg0b146s2_BITS   10:0
#define csr_SequenceReg0b146s2_MSB  10
#define csr_SequenceReg0b146s2_LSB  0
#define csr_SequenceReg0b146s2_MASK 0x7ff
#define csr_SequenceReg0b232s0_RANGE  15:0
#define csr_SequenceReg0b232s0_BITS   15:0
#define csr_SequenceReg0b232s0_MSB  15
#define csr_SequenceReg0b232s0_LSB  0
#define csr_SequenceReg0b232s0_MASK 0xffff
#define csr_SequenceReg0b61s2_RANGE  10:0
#define csr_SequenceReg0b61s2_BITS   10:0
#define csr_SequenceReg0b61s2_MSB  10
#define csr_SequenceReg0b61s2_LSB  0
#define csr_SequenceReg0b61s2_MASK 0x7ff
#define csr_SequenceReg0b147s0_RANGE  15:0
#define csr_SequenceReg0b147s0_BITS   15:0
#define csr_SequenceReg0b147s0_MSB  15
#define csr_SequenceReg0b147s0_LSB  0
#define csr_SequenceReg0b147s0_MASK 0xffff
#define csr_SequenceReg0b232s1_RANGE  15:0
#define csr_SequenceReg0b232s1_BITS   15:0
#define csr_SequenceReg0b232s1_MSB  15
#define csr_SequenceReg0b232s1_LSB  0
#define csr_SequenceReg0b232s1_MASK 0xffff
#define csr_SequencerOverride_RANGE  10:0
#define csr_SequencerOverride_BITS   10:0
#define csr_SequencerOverride_MSB  10
#define csr_SequencerOverride_LSB  0
#define csr_SequencerOverride_MASK 0x7ff
#define csr_ForceSeq0BDfiFreq_RANGE  4:0
#define csr_ForceSeq0BDfiFreq_BITS   4:0
#define csr_ForceSeq0BDfiFreq_MSB  4
#define csr_ForceSeq0BDfiFreq_LSB  0
#define csr_ForceSeq0BDfiFreq_MASK 0x1f
#define csr_ForceSeq0BStart_RANGE  5:5
#define csr_ForceSeq0BStart_BITS   0:0
#define csr_ForceSeq0BStart_MSB  5
#define csr_ForceSeq0BStart_LSB  5
#define csr_ForceSeq0BStart_MASK 0x20
#define csr_ForceSeq0BStop_RANGE  6:6
#define csr_ForceSeq0BStop_BITS   0:0
#define csr_ForceSeq0BStop_MSB  6
#define csr_ForceSeq0BStop_LSB  6
#define csr_ForceSeq0BStop_MASK 0x40
#define csr_BlockSeq0BRequests_RANGE  7:7
#define csr_BlockSeq0BRequests_BITS   0:0
#define csr_BlockSeq0BRequests_MSB  7
#define csr_BlockSeq0BRequests_LSB  7
#define csr_BlockSeq0BRequests_MASK 0x80
#define csr_BlockSeq0BAck_RANGE  8:8
#define csr_BlockSeq0BAck_BITS   0:0
#define csr_BlockSeq0BAck_MSB  8
#define csr_BlockSeq0BAck_LSB  8
#define csr_BlockSeq0BAck_MASK 0x100
#define csr_DisableTerminateFlag_RANGE  9:9
#define csr_DisableTerminateFlag_BITS   0:0
#define csr_DisableTerminateFlag_MSB  9
#define csr_DisableTerminateFlag_LSB  9
#define csr_DisableTerminateFlag_MASK 0x200
#define csr_SelectDFIFreqToGPRMux_RANGE  10:10
#define csr_SelectDFIFreqToGPRMux_BITS   0:0
#define csr_SelectDFIFreqToGPRMux_MSB  10
#define csr_SelectDFIFreqToGPRMux_LSB  10
#define csr_SelectDFIFreqToGPRMux_MASK 0x400
#define csr_SequenceReg0b62s0_RANGE  15:0
#define csr_SequenceReg0b62s0_BITS   15:0
#define csr_SequenceReg0b62s0_MSB  15
#define csr_SequenceReg0b62s0_LSB  0
#define csr_SequenceReg0b62s0_MASK 0xffff
#define csr_SequenceReg0b147s1_RANGE  15:0
#define csr_SequenceReg0b147s1_BITS   15:0
#define csr_SequenceReg0b147s1_MSB  15
#define csr_SequenceReg0b147s1_LSB  0
#define csr_SequenceReg0b147s1_MASK 0xffff
#define csr_SequenceReg0b232s2_RANGE  10:0
#define csr_SequenceReg0b232s2_BITS   10:0
#define csr_SequenceReg0b232s2_MSB  10
#define csr_SequenceReg0b232s2_LSB  0
#define csr_SequenceReg0b232s2_MASK 0x7ff
#define csr_RxDiffSeDIFF0_RANGE  4:0
#define csr_RxDiffSeDIFF0_BITS   4:0
#define csr_RxDiffSeDIFF0_MSB  4
#define csr_RxDiffSeDIFF0_LSB  0
#define csr_RxDiffSeDIFF0_MASK 0x1f
#define csr_RxDiffSeCtlDIFF0_RANGE  1:0
#define csr_RxDiffSeCtlDIFF0_BITS   1:0
#define csr_RxDiffSeCtlDIFF0_MSB  1
#define csr_RxDiffSeCtlDIFF0_LSB  0
#define csr_RxDiffSeCtlDIFF0_MASK 0x3
#define csr_ReservedRxDiffSeCtlDIFF0_RANGE  3:2
#define csr_ReservedRxDiffSeCtlDIFF0_BITS   1:0
#define csr_ReservedRxDiffSeCtlDIFF0_MSB  3
#define csr_ReservedRxDiffSeCtlDIFF0_LSB  2
#define csr_ReservedRxDiffSeCtlDIFF0_MASK 0xc
#define csr_RxDiffSeVrefDACEnDIFF0_RANGE  4:4
#define csr_RxDiffSeVrefDACEnDIFF0_BITS   0:0
#define csr_RxDiffSeVrefDACEnDIFF0_MSB  4
#define csr_RxDiffSeVrefDACEnDIFF0_LSB  4
#define csr_RxDiffSeVrefDACEnDIFF0_MASK 0x10
#define csr_SequenceReg0b62s1_RANGE  15:0
#define csr_SequenceReg0b62s1_BITS   15:0
#define csr_SequenceReg0b62s1_MSB  15
#define csr_SequenceReg0b62s1_LSB  0
#define csr_SequenceReg0b62s1_MASK 0xffff
#define csr_SequenceReg0b147s2_RANGE  10:0
#define csr_SequenceReg0b147s2_BITS   10:0
#define csr_SequenceReg0b147s2_MSB  10
#define csr_SequenceReg0b147s2_LSB  0
#define csr_SequenceReg0b147s2_MASK 0x7ff
#define csr_SequenceReg0b233s0_RANGE  15:0
#define csr_SequenceReg0b233s0_BITS   15:0
#define csr_SequenceReg0b233s0_MSB  15
#define csr_SequenceReg0b233s0_LSB  0
#define csr_SequenceReg0b233s0_MASK 0xffff
#define csr_RxDiffSeVrefDACDIFF0_RANGE  6:0
#define csr_RxDiffSeVrefDACDIFF0_BITS   6:0
#define csr_RxDiffSeVrefDACDIFF0_MSB  6
#define csr_RxDiffSeVrefDACDIFF0_LSB  0
#define csr_RxDiffSeVrefDACDIFF0_MASK 0x7f
#define csr_SequenceReg0b62s2_RANGE  10:0
#define csr_SequenceReg0b62s2_BITS   10:0
#define csr_SequenceReg0b62s2_MSB  10
#define csr_SequenceReg0b62s2_LSB  0
#define csr_SequenceReg0b62s2_MASK 0x7ff
#define csr_SequenceReg0b148s0_RANGE  15:0
#define csr_SequenceReg0b148s0_BITS   15:0
#define csr_SequenceReg0b148s0_MSB  15
#define csr_SequenceReg0b148s0_LSB  0
#define csr_SequenceReg0b148s0_MASK 0xffff
#define csr_SequenceReg0b233s1_RANGE  15:0
#define csr_SequenceReg0b233s1_BITS   15:0
#define csr_SequenceReg0b233s1_MSB  15
#define csr_SequenceReg0b233s1_LSB  0
#define csr_SequenceReg0b233s1_MASK 0xffff
#define csr_RxDiffSeDIFF1_RANGE  4:0
#define csr_RxDiffSeDIFF1_BITS   4:0
#define csr_RxDiffSeDIFF1_MSB  4
#define csr_RxDiffSeDIFF1_LSB  0
#define csr_RxDiffSeDIFF1_MASK 0x1f
#define csr_RxDiffSeCtlDIFF1_RANGE  1:0
#define csr_RxDiffSeCtlDIFF1_BITS   1:0
#define csr_RxDiffSeCtlDIFF1_MSB  1
#define csr_RxDiffSeCtlDIFF1_LSB  0
#define csr_RxDiffSeCtlDIFF1_MASK 0x3
#define csr_ReservedRxDiffSeCtlDIFF1_RANGE  3:2
#define csr_ReservedRxDiffSeCtlDIFF1_BITS   1:0
#define csr_ReservedRxDiffSeCtlDIFF1_MSB  3
#define csr_ReservedRxDiffSeCtlDIFF1_LSB  2
#define csr_ReservedRxDiffSeCtlDIFF1_MASK 0xc
#define csr_RxDiffSeVrefDACEnDIFF1_RANGE  4:4
#define csr_RxDiffSeVrefDACEnDIFF1_BITS   0:0
#define csr_RxDiffSeVrefDACEnDIFF1_MSB  4
#define csr_RxDiffSeVrefDACEnDIFF1_LSB  4
#define csr_RxDiffSeVrefDACEnDIFF1_MASK 0x10
#define csr_SequenceReg0b63s0_RANGE  15:0
#define csr_SequenceReg0b63s0_BITS   15:0
#define csr_SequenceReg0b63s0_MSB  15
#define csr_SequenceReg0b63s0_LSB  0
#define csr_SequenceReg0b63s0_MASK 0xffff
#define csr_SequenceReg0b148s1_RANGE  15:0
#define csr_SequenceReg0b148s1_BITS   15:0
#define csr_SequenceReg0b148s1_MSB  15
#define csr_SequenceReg0b148s1_LSB  0
#define csr_SequenceReg0b148s1_MASK 0xffff
#define csr_SequenceReg0b233s2_RANGE  10:0
#define csr_SequenceReg0b233s2_BITS   10:0
#define csr_SequenceReg0b233s2_MSB  10
#define csr_SequenceReg0b233s2_LSB  0
#define csr_SequenceReg0b233s2_MASK 0x7ff
#define csr_RxDiffSeVrefDACDIFF1_RANGE  6:0
#define csr_RxDiffSeVrefDACDIFF1_BITS   6:0
#define csr_RxDiffSeVrefDACDIFF1_MSB  6
#define csr_RxDiffSeVrefDACDIFF1_LSB  0
#define csr_RxDiffSeVrefDACDIFF1_MASK 0x7f
#define csr_SequenceReg0b63s1_RANGE  15:0
#define csr_SequenceReg0b63s1_BITS   15:0
#define csr_SequenceReg0b63s1_MSB  15
#define csr_SequenceReg0b63s1_LSB  0
#define csr_SequenceReg0b63s1_MASK 0xffff
#define csr_SequenceReg0b148s2_RANGE  10:0
#define csr_SequenceReg0b148s2_BITS   10:0
#define csr_SequenceReg0b148s2_MSB  10
#define csr_SequenceReg0b148s2_LSB  0
#define csr_SequenceReg0b148s2_MASK 0x7ff
#define csr_SequenceReg0b234s0_RANGE  15:0
#define csr_SequenceReg0b234s0_BITS   15:0
#define csr_SequenceReg0b234s0_MSB  15
#define csr_SequenceReg0b234s0_LSB  0
#define csr_SequenceReg0b234s0_MASK 0xffff
#define csr_CUSTPHYREV_RANGE  5:0
#define csr_CUSTPHYREV_BITS   5:0
#define csr_CUSTPHYREV_MSB  5
#define csr_CUSTPHYREV_LSB  0
#define csr_CUSTPHYREV_MASK 0x3f
#define csr_SequenceReg0b63s2_RANGE  10:0
#define csr_SequenceReg0b63s2_BITS   10:0
#define csr_SequenceReg0b63s2_MSB  10
#define csr_SequenceReg0b63s2_LSB  0
#define csr_SequenceReg0b63s2_MASK 0x7ff
#define csr_SequenceReg0b149s0_RANGE  15:0
#define csr_SequenceReg0b149s0_BITS   15:0
#define csr_SequenceReg0b149s0_MSB  15
#define csr_SequenceReg0b149s0_LSB  0
#define csr_SequenceReg0b149s0_MASK 0xffff
#define csr_SequenceReg0b234s1_RANGE  15:0
#define csr_SequenceReg0b234s1_BITS   15:0
#define csr_SequenceReg0b234s1_MSB  15
#define csr_SequenceReg0b234s1_LSB  0
#define csr_SequenceReg0b234s1_MASK 0xffff
#define csr_CUSTPUBREV_RANGE  5:0
#define csr_CUSTPUBREV_BITS   5:0
#define csr_CUSTPUBREV_MSB  5
#define csr_CUSTPUBREV_LSB  0
#define csr_CUSTPUBREV_MASK 0x3f
#define csr_SequenceReg0b64s0_RANGE  15:0
#define csr_SequenceReg0b64s0_BITS   15:0
#define csr_SequenceReg0b64s0_MSB  15
#define csr_SequenceReg0b64s0_LSB  0
#define csr_SequenceReg0b64s0_MASK 0xffff
#define csr_SequenceReg0b149s1_RANGE  15:0
#define csr_SequenceReg0b149s1_BITS   15:0
#define csr_SequenceReg0b149s1_MSB  15
#define csr_SequenceReg0b149s1_LSB  0
#define csr_SequenceReg0b149s1_MASK 0xffff
#define csr_SequenceReg0b234s2_RANGE  10:0
#define csr_SequenceReg0b234s2_BITS   10:0
#define csr_SequenceReg0b234s2_MSB  10
#define csr_SequenceReg0b234s2_LSB  0
#define csr_SequenceReg0b234s2_MASK 0x7ff
#define csr_PUBREV_RANGE  15:0
#define csr_PUBREV_BITS   15:0
#define csr_PUBREV_MSB  15
#define csr_PUBREV_LSB  0
#define csr_PUBREV_MASK 0xffff
#define csr_PUBMNR_RANGE  3:0
#define csr_PUBMNR_BITS   3:0
#define csr_PUBMNR_MSB  3
#define csr_PUBMNR_LSB  0
#define csr_PUBMNR_MASK 0xf
#define csr_PUBMDR_RANGE  7:4
#define csr_PUBMDR_BITS   3:0
#define csr_PUBMDR_MSB  7
#define csr_PUBMDR_LSB  4
#define csr_PUBMDR_MASK 0xf0
#define csr_PUBMJR_RANGE  15:8
#define csr_PUBMJR_BITS   7:0
#define csr_PUBMJR_MSB  15
#define csr_PUBMJR_LSB  8
#define csr_PUBMJR_MASK 0xff00
#define csr_PHYREV_RANGE  15:0
#define csr_PHYREV_BITS   15:0
#define csr_PHYREV_MSB  15
#define csr_PHYREV_LSB  0
#define csr_PHYREV_MASK 0xffff
#define csr_SequenceReg0b64s1_RANGE  15:0
#define csr_SequenceReg0b64s1_BITS   15:0
#define csr_SequenceReg0b64s1_MSB  15
#define csr_SequenceReg0b64s1_LSB  0
#define csr_SequenceReg0b64s1_MASK 0xffff
#define csr_SequenceReg0b149s2_RANGE  10:0
#define csr_SequenceReg0b149s2_BITS   10:0
#define csr_SequenceReg0b149s2_MSB  10
#define csr_SequenceReg0b149s2_LSB  0
#define csr_SequenceReg0b149s2_MASK 0x7ff
#define csr_SequenceReg0b235s0_RANGE  15:0
#define csr_SequenceReg0b235s0_BITS   15:0
#define csr_SequenceReg0b235s0_MSB  15
#define csr_SequenceReg0b235s0_LSB  0
#define csr_SequenceReg0b235s0_MASK 0xffff
#define csr_FspState_RANGE  14:0
#define csr_FspState_BITS   14:0
#define csr_FspState_MSB  14
#define csr_FspState_LSB  0
#define csr_FspState_MASK 0x7fff
#define csr_DramFsp0xPhyPs_RANGE  4:0
#define csr_DramFsp0xPhyPs_BITS   4:0
#define csr_DramFsp0xPhyPs_MSB  4
#define csr_DramFsp0xPhyPs_LSB  0
#define csr_DramFsp0xPhyPs_MASK 0x1f
#define csr_DramFsp1xPhyPs_RANGE  9:5
#define csr_DramFsp1xPhyPs_BITS   4:0
#define csr_DramFsp1xPhyPs_MSB  9
#define csr_DramFsp1xPhyPs_LSB  5
#define csr_DramFsp1xPhyPs_MASK 0x3e0
#define csr_DramFsp2xPhyPs_RANGE  14:10
#define csr_DramFsp2xPhyPs_BITS   4:0
#define csr_DramFsp2xPhyPs_MSB  14
#define csr_DramFsp2xPhyPs_LSB  10
#define csr_DramFsp2xPhyPs_MASK 0x7c00
#define csr_PUBVAR_RANGE  15:0
#define csr_PUBVAR_BITS   15:0
#define csr_PUBVAR_MSB  15
#define csr_PUBVAR_LSB  0
#define csr_PUBVAR_MASK 0xffff
#define csr_SequenceReg0b64s2_RANGE  10:0
#define csr_SequenceReg0b64s2_BITS   10:0
#define csr_SequenceReg0b64s2_MSB  10
#define csr_SequenceReg0b64s2_LSB  0
#define csr_SequenceReg0b64s2_MASK 0x7ff
#define csr_SequenceReg0b150s0_RANGE  15:0
#define csr_SequenceReg0b150s0_BITS   15:0
#define csr_SequenceReg0b150s0_MSB  15
#define csr_SequenceReg0b150s0_LSB  0
#define csr_SequenceReg0b150s0_MASK 0xffff
#define csr_SequenceReg0b235s1_RANGE  15:0
#define csr_SequenceReg0b235s1_BITS   15:0
#define csr_SequenceReg0b235s1_MSB  15
#define csr_SequenceReg0b235s1_LSB  0
#define csr_SequenceReg0b235s1_MASK 0xffff
#define csr_Seq0BDLY0_RANGE  15:0
#define csr_Seq0BDLY0_BITS   15:0
#define csr_Seq0BDLY0_MSB  15
#define csr_Seq0BDLY0_LSB  0
#define csr_Seq0BDLY0_MASK 0xffff
#define csr_DfiFreqXlat0_RANGE  15:0
#define csr_DfiFreqXlat0_BITS   15:0
#define csr_DfiFreqXlat0_MSB  15
#define csr_DfiFreqXlat0_LSB  0
#define csr_DfiFreqXlat0_MASK 0xffff
#define csr_DfiFreqXlatVal0_RANGE  3:0
#define csr_DfiFreqXlatVal0_BITS   3:0
#define csr_DfiFreqXlatVal0_MSB  3
#define csr_DfiFreqXlatVal0_LSB  0
#define csr_DfiFreqXlatVal0_MASK 0xf
#define csr_DfiFreqXlatVal1_RANGE  7:4
#define csr_DfiFreqXlatVal1_BITS   3:0
#define csr_DfiFreqXlatVal1_MSB  7
#define csr_DfiFreqXlatVal1_LSB  4
#define csr_DfiFreqXlatVal1_MASK 0xf0
#define csr_DfiFreqXlatVal2_RANGE  11:8
#define csr_DfiFreqXlatVal2_BITS   3:0
#define csr_DfiFreqXlatVal2_MSB  11
#define csr_DfiFreqXlatVal2_LSB  8
#define csr_DfiFreqXlatVal2_MASK 0xf00
#define csr_DfiFreqXlatVal3_RANGE  15:12
#define csr_DfiFreqXlatVal3_BITS   3:0
#define csr_DfiFreqXlatVal3_MSB  15
#define csr_DfiFreqXlatVal3_LSB  12
#define csr_DfiFreqXlatVal3_MASK 0xf000
#define csr_FspSkipList_RANGE  14:0
#define csr_FspSkipList_BITS   14:0
#define csr_FspSkipList_MSB  14
#define csr_FspSkipList_LSB  0
#define csr_FspSkipList_MASK 0x7fff
#define csr_FspDfiSkip0_RANGE  4:0
#define csr_FspDfiSkip0_BITS   4:0
#define csr_FspDfiSkip0_MSB  4
#define csr_FspDfiSkip0_LSB  0
#define csr_FspDfiSkip0_MASK 0x1f
#define csr_FspDfiSkip1_RANGE  9:5
#define csr_FspDfiSkip1_BITS   4:0
#define csr_FspDfiSkip1_MSB  9
#define csr_FspDfiSkip1_LSB  5
#define csr_FspDfiSkip1_MASK 0x3e0
#define csr_FspDfiSkip2_RANGE  14:10
#define csr_FspDfiSkip2_BITS   4:0
#define csr_FspDfiSkip2_MSB  14
#define csr_FspDfiSkip2_LSB  10
#define csr_FspDfiSkip2_MASK 0x7c00
#define csr_SequenceReg0b65s0_RANGE  15:0
#define csr_SequenceReg0b65s0_BITS   15:0
#define csr_SequenceReg0b65s0_MSB  15
#define csr_SequenceReg0b65s0_LSB  0
#define csr_SequenceReg0b65s0_MASK 0xffff
#define csr_SequenceReg0b150s1_RANGE  15:0
#define csr_SequenceReg0b150s1_BITS   15:0
#define csr_SequenceReg0b150s1_MSB  15
#define csr_SequenceReg0b150s1_LSB  0
#define csr_SequenceReg0b150s1_MASK 0xffff
#define csr_SequenceReg0b235s2_RANGE  10:0
#define csr_SequenceReg0b235s2_BITS   10:0
#define csr_SequenceReg0b235s2_MSB  10
#define csr_SequenceReg0b235s2_LSB  0
#define csr_SequenceReg0b235s2_MASK 0x7ff
#define csr_Seq0BDLY1_RANGE  15:0
#define csr_Seq0BDLY1_BITS   15:0
#define csr_Seq0BDLY1_MSB  15
#define csr_Seq0BDLY1_LSB  0
#define csr_Seq0BDLY1_MASK 0xffff
#define csr_DfiFreqXlat1_RANGE  15:0
#define csr_DfiFreqXlat1_BITS   15:0
#define csr_DfiFreqXlat1_MSB  15
#define csr_DfiFreqXlat1_LSB  0
#define csr_DfiFreqXlat1_MASK 0xffff
#define csr_DfiFreqXlatVal4_RANGE  3:0
#define csr_DfiFreqXlatVal4_BITS   3:0
#define csr_DfiFreqXlatVal4_MSB  3
#define csr_DfiFreqXlatVal4_LSB  0
#define csr_DfiFreqXlatVal4_MASK 0xf
#define csr_DfiFreqXlatVal5_RANGE  7:4
#define csr_DfiFreqXlatVal5_BITS   3:0
#define csr_DfiFreqXlatVal5_MSB  7
#define csr_DfiFreqXlatVal5_LSB  4
#define csr_DfiFreqXlatVal5_MASK 0xf0
#define csr_DfiFreqXlatVal6_RANGE  11:8
#define csr_DfiFreqXlatVal6_BITS   3:0
#define csr_DfiFreqXlatVal6_MSB  11
#define csr_DfiFreqXlatVal6_LSB  8
#define csr_DfiFreqXlatVal6_MASK 0xf00
#define csr_DfiFreqXlatVal7_RANGE  15:12
#define csr_DfiFreqXlatVal7_BITS   3:0
#define csr_DfiFreqXlatVal7_MSB  15
#define csr_DfiFreqXlatVal7_LSB  12
#define csr_DfiFreqXlatVal7_MASK 0xf000
#define csr_FspSkipList1_RANGE  14:0
#define csr_FspSkipList1_BITS   14:0
#define csr_FspSkipList1_MSB  14
#define csr_FspSkipList1_LSB  0
#define csr_FspSkipList1_MASK 0x7fff
#define csr_FspDfiSkip3_RANGE  4:0
#define csr_FspDfiSkip3_BITS   4:0
#define csr_FspDfiSkip3_MSB  4
#define csr_FspDfiSkip3_LSB  0
#define csr_FspDfiSkip3_MASK 0x1f
#define csr_FspDfiSkip4_RANGE  9:5
#define csr_FspDfiSkip4_BITS   4:0
#define csr_FspDfiSkip4_MSB  9
#define csr_FspDfiSkip4_LSB  5
#define csr_FspDfiSkip4_MASK 0x3e0
#define csr_FspDfiSkip5_RANGE  14:10
#define csr_FspDfiSkip5_BITS   4:0
#define csr_FspDfiSkip5_MSB  14
#define csr_FspDfiSkip5_LSB  10
#define csr_FspDfiSkip5_MASK 0x7c00
#define csr_SequenceReg0b65s1_RANGE  15:0
#define csr_SequenceReg0b65s1_BITS   15:0
#define csr_SequenceReg0b65s1_MSB  15
#define csr_SequenceReg0b65s1_LSB  0
#define csr_SequenceReg0b65s1_MASK 0xffff
#define csr_SequenceReg0b150s2_RANGE  10:0
#define csr_SequenceReg0b150s2_BITS   10:0
#define csr_SequenceReg0b150s2_MSB  10
#define csr_SequenceReg0b150s2_LSB  0
#define csr_SequenceReg0b150s2_MASK 0x7ff
#define csr_SequenceReg0b236s0_RANGE  15:0
#define csr_SequenceReg0b236s0_BITS   15:0
#define csr_SequenceReg0b236s0_MSB  15
#define csr_SequenceReg0b236s0_LSB  0
#define csr_SequenceReg0b236s0_MASK 0xffff
#define csr_Seq0BDLY2_RANGE  15:0
#define csr_Seq0BDLY2_BITS   15:0
#define csr_Seq0BDLY2_MSB  15
#define csr_Seq0BDLY2_LSB  0
#define csr_Seq0BDLY2_MASK 0xffff
#define csr_DfiFreqXlat2_RANGE  15:0
#define csr_DfiFreqXlat2_BITS   15:0
#define csr_DfiFreqXlat2_MSB  15
#define csr_DfiFreqXlat2_LSB  0
#define csr_DfiFreqXlat2_MASK 0xffff
#define csr_DfiFreqXlatVal8_RANGE  3:0
#define csr_DfiFreqXlatVal8_BITS   3:0
#define csr_DfiFreqXlatVal8_MSB  3
#define csr_DfiFreqXlatVal8_LSB  0
#define csr_DfiFreqXlatVal8_MASK 0xf
#define csr_DfiFreqXlatVal9_RANGE  7:4
#define csr_DfiFreqXlatVal9_BITS   3:0
#define csr_DfiFreqXlatVal9_MSB  7
#define csr_DfiFreqXlatVal9_LSB  4
#define csr_DfiFreqXlatVal9_MASK 0xf0
#define csr_DfiFreqXlatVal10_RANGE  11:8
#define csr_DfiFreqXlatVal10_BITS   3:0
#define csr_DfiFreqXlatVal10_MSB  11
#define csr_DfiFreqXlatVal10_LSB  8
#define csr_DfiFreqXlatVal10_MASK 0xf00
#define csr_DfiFreqXlatVal11_RANGE  15:12
#define csr_DfiFreqXlatVal11_BITS   3:0
#define csr_DfiFreqXlatVal11_MSB  15
#define csr_DfiFreqXlatVal11_LSB  12
#define csr_DfiFreqXlatVal11_MASK 0xf000
#define csr_FspSkipList2_RANGE  14:0
#define csr_FspSkipList2_BITS   14:0
#define csr_FspSkipList2_MSB  14
#define csr_FspSkipList2_LSB  0
#define csr_FspSkipList2_MASK 0x7fff
#define csr_FspDfiSkip6_RANGE  4:0
#define csr_FspDfiSkip6_BITS   4:0
#define csr_FspDfiSkip6_MSB  4
#define csr_FspDfiSkip6_LSB  0
#define csr_FspDfiSkip6_MASK 0x1f
#define csr_FspDfiSkip7_RANGE  9:5
#define csr_FspDfiSkip7_BITS   4:0
#define csr_FspDfiSkip7_MSB  9
#define csr_FspDfiSkip7_LSB  5
#define csr_FspDfiSkip7_MASK 0x3e0
#define csr_FspDfiSkip8_RANGE  14:10
#define csr_FspDfiSkip8_BITS   4:0
#define csr_FspDfiSkip8_MSB  14
#define csr_FspDfiSkip8_LSB  10
#define csr_FspDfiSkip8_MASK 0x7c00
#define csr_SequenceReg0b65s2_RANGE  10:0
#define csr_SequenceReg0b65s2_BITS   10:0
#define csr_SequenceReg0b65s2_MSB  10
#define csr_SequenceReg0b65s2_LSB  0
#define csr_SequenceReg0b65s2_MASK 0x7ff
#define csr_SequenceReg0b151s0_RANGE  15:0
#define csr_SequenceReg0b151s0_BITS   15:0
#define csr_SequenceReg0b151s0_MSB  15
#define csr_SequenceReg0b151s0_LSB  0
#define csr_SequenceReg0b151s0_MASK 0xffff
#define csr_SequenceReg0b236s1_RANGE  15:0
#define csr_SequenceReg0b236s1_BITS   15:0
#define csr_SequenceReg0b236s1_MSB  15
#define csr_SequenceReg0b236s1_LSB  0
#define csr_SequenceReg0b236s1_MASK 0xffff
#define csr_Seq0BDLY3_RANGE  15:0
#define csr_Seq0BDLY3_BITS   15:0
#define csr_Seq0BDLY3_MSB  15
#define csr_Seq0BDLY3_LSB  0
#define csr_Seq0BDLY3_MASK 0xffff
#define csr_DfiFreqXlat3_RANGE  15:0
#define csr_DfiFreqXlat3_BITS   15:0
#define csr_DfiFreqXlat3_MSB  15
#define csr_DfiFreqXlat3_LSB  0
#define csr_DfiFreqXlat3_MASK 0xffff
#define csr_DfiFreqXlatVal12_RANGE  3:0
#define csr_DfiFreqXlatVal12_BITS   3:0
#define csr_DfiFreqXlatVal12_MSB  3
#define csr_DfiFreqXlatVal12_LSB  0
#define csr_DfiFreqXlatVal12_MASK 0xf
#define csr_DfiFreqXlatVal13_RANGE  7:4
#define csr_DfiFreqXlatVal13_BITS   3:0
#define csr_DfiFreqXlatVal13_MSB  7
#define csr_DfiFreqXlatVal13_LSB  4
#define csr_DfiFreqXlatVal13_MASK 0xf0
#define csr_DfiFreqXlatVal14_RANGE  11:8
#define csr_DfiFreqXlatVal14_BITS   3:0
#define csr_DfiFreqXlatVal14_MSB  11
#define csr_DfiFreqXlatVal14_LSB  8
#define csr_DfiFreqXlatVal14_MASK 0xf00
#define csr_DfiFreqXlatVal15_RANGE  15:12
#define csr_DfiFreqXlatVal15_BITS   3:0
#define csr_DfiFreqXlatVal15_MSB  15
#define csr_DfiFreqXlatVal15_LSB  12
#define csr_DfiFreqXlatVal15_MASK 0xf000
#define csr_SequenceReg0b66s0_RANGE  15:0
#define csr_SequenceReg0b66s0_BITS   15:0
#define csr_SequenceReg0b66s0_MSB  15
#define csr_SequenceReg0b66s0_LSB  0
#define csr_SequenceReg0b66s0_MASK 0xffff
#define csr_SequenceReg0b151s1_RANGE  15:0
#define csr_SequenceReg0b151s1_BITS   15:0
#define csr_SequenceReg0b151s1_MSB  15
#define csr_SequenceReg0b151s1_LSB  0
#define csr_SequenceReg0b151s1_MASK 0xffff
#define csr_SequenceReg0b236s2_RANGE  10:0
#define csr_SequenceReg0b236s2_BITS   10:0
#define csr_SequenceReg0b236s2_MSB  10
#define csr_SequenceReg0b236s2_LSB  0
#define csr_SequenceReg0b236s2_MASK 0x7ff
#define csr_Seq0BDLY4_RANGE  15:0
#define csr_Seq0BDLY4_BITS   15:0
#define csr_Seq0BDLY4_MSB  15
#define csr_Seq0BDLY4_LSB  0
#define csr_Seq0BDLY4_MASK 0xffff
#define csr_DfiFreqXlat4_RANGE  15:0
#define csr_DfiFreqXlat4_BITS   15:0
#define csr_DfiFreqXlat4_MSB  15
#define csr_DfiFreqXlat4_LSB  0
#define csr_DfiFreqXlat4_MASK 0xffff
#define csr_DfiFreqXlatVal16_RANGE  3:0
#define csr_DfiFreqXlatVal16_BITS   3:0
#define csr_DfiFreqXlatVal16_MSB  3
#define csr_DfiFreqXlatVal16_LSB  0
#define csr_DfiFreqXlatVal16_MASK 0xf
#define csr_DfiFreqXlatVal17_RANGE  7:4
#define csr_DfiFreqXlatVal17_BITS   3:0
#define csr_DfiFreqXlatVal17_MSB  7
#define csr_DfiFreqXlatVal17_LSB  4
#define csr_DfiFreqXlatVal17_MASK 0xf0
#define csr_DfiFreqXlatVal18_RANGE  11:8
#define csr_DfiFreqXlatVal18_BITS   3:0
#define csr_DfiFreqXlatVal18_MSB  11
#define csr_DfiFreqXlatVal18_LSB  8
#define csr_DfiFreqXlatVal18_MASK 0xf00
#define csr_DfiFreqXlatVal19_RANGE  15:12
#define csr_DfiFreqXlatVal19_BITS   3:0
#define csr_DfiFreqXlatVal19_MSB  15
#define csr_DfiFreqXlatVal19_LSB  12
#define csr_DfiFreqXlatVal19_MASK 0xf000
#define csr_SequenceReg0b66s1_RANGE  15:0
#define csr_SequenceReg0b66s1_BITS   15:0
#define csr_SequenceReg0b66s1_MSB  15
#define csr_SequenceReg0b66s1_LSB  0
#define csr_SequenceReg0b66s1_MASK 0xffff
#define csr_SequenceReg0b151s2_RANGE  10:0
#define csr_SequenceReg0b151s2_BITS   10:0
#define csr_SequenceReg0b151s2_MSB  10
#define csr_SequenceReg0b151s2_LSB  0
#define csr_SequenceReg0b151s2_MASK 0x7ff
#define csr_SequenceReg0b237s0_RANGE  15:0
#define csr_SequenceReg0b237s0_BITS   15:0
#define csr_SequenceReg0b237s0_MSB  15
#define csr_SequenceReg0b237s0_LSB  0
#define csr_SequenceReg0b237s0_MASK 0xffff
#define csr_Seq0BDLY5_RANGE  15:0
#define csr_Seq0BDLY5_BITS   15:0
#define csr_Seq0BDLY5_MSB  15
#define csr_Seq0BDLY5_LSB  0
#define csr_Seq0BDLY5_MASK 0xffff
#define csr_DfiFreqXlat5_RANGE  15:0
#define csr_DfiFreqXlat5_BITS   15:0
#define csr_DfiFreqXlat5_MSB  15
#define csr_DfiFreqXlat5_LSB  0
#define csr_DfiFreqXlat5_MASK 0xffff
#define csr_DfiFreqXlatVal20_RANGE  3:0
#define csr_DfiFreqXlatVal20_BITS   3:0
#define csr_DfiFreqXlatVal20_MSB  3
#define csr_DfiFreqXlatVal20_LSB  0
#define csr_DfiFreqXlatVal20_MASK 0xf
#define csr_DfiFreqXlatVal21_RANGE  7:4
#define csr_DfiFreqXlatVal21_BITS   3:0
#define csr_DfiFreqXlatVal21_MSB  7
#define csr_DfiFreqXlatVal21_LSB  4
#define csr_DfiFreqXlatVal21_MASK 0xf0
#define csr_DfiFreqXlatVal22_RANGE  11:8
#define csr_DfiFreqXlatVal22_BITS   3:0
#define csr_DfiFreqXlatVal22_MSB  11
#define csr_DfiFreqXlatVal22_LSB  8
#define csr_DfiFreqXlatVal22_MASK 0xf00
#define csr_DfiFreqXlatVal23_RANGE  15:12
#define csr_DfiFreqXlatVal23_BITS   3:0
#define csr_DfiFreqXlatVal23_MSB  15
#define csr_DfiFreqXlatVal23_LSB  12
#define csr_DfiFreqXlatVal23_MASK 0xf000
#define csr_SequenceReg0b66s2_RANGE  10:0
#define csr_SequenceReg0b66s2_BITS   10:0
#define csr_SequenceReg0b66s2_MSB  10
#define csr_SequenceReg0b66s2_LSB  0
#define csr_SequenceReg0b66s2_MASK 0x7ff
#define csr_SequenceReg0b152s0_RANGE  15:0
#define csr_SequenceReg0b152s0_BITS   15:0
#define csr_SequenceReg0b152s0_MSB  15
#define csr_SequenceReg0b152s0_LSB  0
#define csr_SequenceReg0b152s0_MASK 0xffff
#define csr_SequenceReg0b237s1_RANGE  15:0
#define csr_SequenceReg0b237s1_BITS   15:0
#define csr_SequenceReg0b237s1_MSB  15
#define csr_SequenceReg0b237s1_LSB  0
#define csr_SequenceReg0b237s1_MASK 0xffff
#define csr_Seq0BDLY6_RANGE  15:0
#define csr_Seq0BDLY6_BITS   15:0
#define csr_Seq0BDLY6_MSB  15
#define csr_Seq0BDLY6_LSB  0
#define csr_Seq0BDLY6_MASK 0xffff
#define csr_DfiFreqXlat6_RANGE  15:0
#define csr_DfiFreqXlat6_BITS   15:0
#define csr_DfiFreqXlat6_MSB  15
#define csr_DfiFreqXlat6_LSB  0
#define csr_DfiFreqXlat6_MASK 0xffff
#define csr_DfiFreqXlatVal24_RANGE  3:0
#define csr_DfiFreqXlatVal24_BITS   3:0
#define csr_DfiFreqXlatVal24_MSB  3
#define csr_DfiFreqXlatVal24_LSB  0
#define csr_DfiFreqXlatVal24_MASK 0xf
#define csr_DfiFreqXlatVal25_RANGE  7:4
#define csr_DfiFreqXlatVal25_BITS   3:0
#define csr_DfiFreqXlatVal25_MSB  7
#define csr_DfiFreqXlatVal25_LSB  4
#define csr_DfiFreqXlatVal25_MASK 0xf0
#define csr_DfiFreqXlatVal26_RANGE  11:8
#define csr_DfiFreqXlatVal26_BITS   3:0
#define csr_DfiFreqXlatVal26_MSB  11
#define csr_DfiFreqXlatVal26_LSB  8
#define csr_DfiFreqXlatVal26_MASK 0xf00
#define csr_DfiFreqXlatVal27_RANGE  15:12
#define csr_DfiFreqXlatVal27_BITS   3:0
#define csr_DfiFreqXlatVal27_MSB  15
#define csr_DfiFreqXlatVal27_LSB  12
#define csr_DfiFreqXlatVal27_MASK 0xf000
#define csr_SequenceReg0b67s0_RANGE  15:0
#define csr_SequenceReg0b67s0_BITS   15:0
#define csr_SequenceReg0b67s0_MSB  15
#define csr_SequenceReg0b67s0_LSB  0
#define csr_SequenceReg0b67s0_MASK 0xffff
#define csr_SequenceReg0b152s1_RANGE  15:0
#define csr_SequenceReg0b152s1_BITS   15:0
#define csr_SequenceReg0b152s1_MSB  15
#define csr_SequenceReg0b152s1_LSB  0
#define csr_SequenceReg0b152s1_MASK 0xffff
#define csr_SequenceReg0b237s2_RANGE  10:0
#define csr_SequenceReg0b237s2_BITS   10:0
#define csr_SequenceReg0b237s2_MSB  10
#define csr_SequenceReg0b237s2_LSB  0
#define csr_SequenceReg0b237s2_MASK 0x7ff
#define csr_Seq0BDLY7_RANGE  15:0
#define csr_Seq0BDLY7_BITS   15:0
#define csr_Seq0BDLY7_MSB  15
#define csr_Seq0BDLY7_LSB  0
#define csr_Seq0BDLY7_MASK 0xffff
#define csr_DfiFreqXlat7_RANGE  15:0
#define csr_DfiFreqXlat7_BITS   15:0
#define csr_DfiFreqXlat7_MSB  15
#define csr_DfiFreqXlat7_LSB  0
#define csr_DfiFreqXlat7_MASK 0xffff
#define csr_DfiFreqXlatVal28_RANGE  3:0
#define csr_DfiFreqXlatVal28_BITS   3:0
#define csr_DfiFreqXlatVal28_MSB  3
#define csr_DfiFreqXlatVal28_LSB  0
#define csr_DfiFreqXlatVal28_MASK 0xf
#define csr_DfiFreqXlatVal29_RANGE  7:4
#define csr_DfiFreqXlatVal29_BITS   3:0
#define csr_DfiFreqXlatVal29_MSB  7
#define csr_DfiFreqXlatVal29_LSB  4
#define csr_DfiFreqXlatVal29_MASK 0xf0
#define csr_DfiFreqXlatVal30_RANGE  11:8
#define csr_DfiFreqXlatVal30_BITS   3:0
#define csr_DfiFreqXlatVal30_MSB  11
#define csr_DfiFreqXlatVal30_LSB  8
#define csr_DfiFreqXlatVal30_MASK 0xf00
#define csr_DfiFreqXlatVal31_RANGE  15:12
#define csr_DfiFreqXlatVal31_BITS   3:0
#define csr_DfiFreqXlatVal31_MSB  15
#define csr_DfiFreqXlatVal31_LSB  12
#define csr_DfiFreqXlatVal31_MASK 0xf000
#define csr_SequenceReg0b67s1_RANGE  15:0
#define csr_SequenceReg0b67s1_BITS   15:0
#define csr_SequenceReg0b67s1_MSB  15
#define csr_SequenceReg0b67s1_LSB  0
#define csr_SequenceReg0b67s1_MASK 0xffff
#define csr_SequenceReg0b152s2_RANGE  10:0
#define csr_SequenceReg0b152s2_BITS   10:0
#define csr_SequenceReg0b152s2_MSB  10
#define csr_SequenceReg0b152s2_LSB  0
#define csr_SequenceReg0b152s2_MASK 0x7ff
#define csr_SequenceReg0b238s0_RANGE  15:0
#define csr_SequenceReg0b238s0_BITS   15:0
#define csr_SequenceReg0b238s0_MSB  15
#define csr_SequenceReg0b238s0_LSB  0
#define csr_SequenceReg0b238s0_MASK 0xffff
#define csr_DfiFreqXlat8_RANGE  15:0
#define csr_DfiFreqXlat8_BITS   15:0
#define csr_DfiFreqXlat8_MSB  15
#define csr_DfiFreqXlat8_LSB  0
#define csr_DfiFreqXlat8_MASK 0xffff
#define csr_DfiFreqXlatVal32_RANGE  3:0
#define csr_DfiFreqXlatVal32_BITS   3:0
#define csr_DfiFreqXlatVal32_MSB  3
#define csr_DfiFreqXlatVal32_LSB  0
#define csr_DfiFreqXlatVal32_MASK 0xf
#define csr_DfiFreqXlatVal33_RANGE  7:4
#define csr_DfiFreqXlatVal33_BITS   3:0
#define csr_DfiFreqXlatVal33_MSB  7
#define csr_DfiFreqXlatVal33_LSB  4
#define csr_DfiFreqXlatVal33_MASK 0xf0
#define csr_DfiFreqXlatVal34_RANGE  11:8
#define csr_DfiFreqXlatVal34_BITS   3:0
#define csr_DfiFreqXlatVal34_MSB  11
#define csr_DfiFreqXlatVal34_LSB  8
#define csr_DfiFreqXlatVal34_MASK 0xf00
#define csr_DfiFreqXlatVal35_RANGE  15:12
#define csr_DfiFreqXlatVal35_BITS   3:0
#define csr_DfiFreqXlatVal35_MSB  15
#define csr_DfiFreqXlatVal35_LSB  12
#define csr_DfiFreqXlatVal35_MASK 0xf000
#define csr_TxRdPtrInit_RANGE  0:0
#define csr_TxRdPtrInit_BITS   0:0
#define csr_TxRdPtrInit_MSB  0
#define csr_TxRdPtrInit_LSB  0
#define csr_TxRdPtrInit_MASK 0x1
#define csr_SequenceReg0b67s2_RANGE  10:0
#define csr_SequenceReg0b67s2_BITS   10:0
#define csr_SequenceReg0b67s2_MSB  10
#define csr_SequenceReg0b67s2_LSB  0
#define csr_SequenceReg0b67s2_MASK 0x7ff
#define csr_SequenceReg0b153s0_RANGE  15:0
#define csr_SequenceReg0b153s0_BITS   15:0
#define csr_SequenceReg0b153s0_MSB  15
#define csr_SequenceReg0b153s0_LSB  0
#define csr_SequenceReg0b153s0_MASK 0xffff
#define csr_SequenceReg0b238s1_RANGE  15:0
#define csr_SequenceReg0b238s1_BITS   15:0
#define csr_SequenceReg0b238s1_MSB  15
#define csr_SequenceReg0b238s1_LSB  0
#define csr_SequenceReg0b238s1_MASK 0xffff
#define csr_DfiFreqXlat9_RANGE  15:0
#define csr_DfiFreqXlat9_BITS   15:0
#define csr_DfiFreqXlat9_MSB  15
#define csr_DfiFreqXlat9_LSB  0
#define csr_DfiFreqXlat9_MASK 0xffff
#define csr_DfiFreqXlatVal36_RANGE  3:0
#define csr_DfiFreqXlatVal36_BITS   3:0
#define csr_DfiFreqXlatVal36_MSB  3
#define csr_DfiFreqXlatVal36_LSB  0
#define csr_DfiFreqXlatVal36_MASK 0xf
#define csr_DfiFreqXlatVal37_RANGE  7:4
#define csr_DfiFreqXlatVal37_BITS   3:0
#define csr_DfiFreqXlatVal37_MSB  7
#define csr_DfiFreqXlatVal37_LSB  4
#define csr_DfiFreqXlatVal37_MASK 0xf0
#define csr_DfiFreqXlatVal38_RANGE  11:8
#define csr_DfiFreqXlatVal38_BITS   3:0
#define csr_DfiFreqXlatVal38_MSB  11
#define csr_DfiFreqXlatVal38_LSB  8
#define csr_DfiFreqXlatVal38_MASK 0xf00
#define csr_DfiFreqXlatVal39_RANGE  15:12
#define csr_DfiFreqXlatVal39_BITS   3:0
#define csr_DfiFreqXlatVal39_MSB  15
#define csr_DfiFreqXlatVal39_LSB  12
#define csr_DfiFreqXlatVal39_MASK 0xf000
#define csr_DfiInitComplete_RANGE  0:0
#define csr_DfiInitComplete_BITS   0:0
#define csr_DfiInitComplete_MSB  0
#define csr_DfiInitComplete_LSB  0
#define csr_DfiInitComplete_MASK 0x1
#define csr_SequenceReg0b68s0_RANGE  15:0
#define csr_SequenceReg0b68s0_BITS   15:0
#define csr_SequenceReg0b68s0_MSB  15
#define csr_SequenceReg0b68s0_LSB  0
#define csr_SequenceReg0b68s0_MASK 0xffff
#define csr_SequenceReg0b153s1_RANGE  15:0
#define csr_SequenceReg0b153s1_BITS   15:0
#define csr_SequenceReg0b153s1_MSB  15
#define csr_SequenceReg0b153s1_LSB  0
#define csr_SequenceReg0b153s1_MASK 0xffff
#define csr_SequenceReg0b238s2_RANGE  10:0
#define csr_SequenceReg0b238s2_BITS   10:0
#define csr_SequenceReg0b238s2_MSB  10
#define csr_SequenceReg0b238s2_LSB  0
#define csr_SequenceReg0b238s2_MASK 0x7ff
#define csr_DfiFreqXlat10_RANGE  15:0
#define csr_DfiFreqXlat10_BITS   15:0
#define csr_DfiFreqXlat10_MSB  15
#define csr_DfiFreqXlat10_LSB  0
#define csr_DfiFreqXlat10_MASK 0xffff
#define csr_DfiFreqXlatVal40_RANGE  3:0
#define csr_DfiFreqXlatVal40_BITS   3:0
#define csr_DfiFreqXlatVal40_MSB  3
#define csr_DfiFreqXlatVal40_LSB  0
#define csr_DfiFreqXlatVal40_MASK 0xf
#define csr_DfiFreqXlatVal41_RANGE  7:4
#define csr_DfiFreqXlatVal41_BITS   3:0
#define csr_DfiFreqXlatVal41_MSB  7
#define csr_DfiFreqXlatVal41_LSB  4
#define csr_DfiFreqXlatVal41_MASK 0xf0
#define csr_DfiFreqXlatVal42_RANGE  11:8
#define csr_DfiFreqXlatVal42_BITS   3:0
#define csr_DfiFreqXlatVal42_MSB  11
#define csr_DfiFreqXlatVal42_LSB  8
#define csr_DfiFreqXlatVal42_MASK 0xf00
#define csr_DfiFreqXlatVal43_RANGE  15:12
#define csr_DfiFreqXlatVal43_BITS   3:0
#define csr_DfiFreqXlatVal43_MSB  15
#define csr_DfiFreqXlatVal43_LSB  12
#define csr_DfiFreqXlatVal43_MASK 0xf000
#define csr_DfiInitCompleteShadow_RANGE  0:0
#define csr_DfiInitCompleteShadow_BITS   0:0
#define csr_DfiInitCompleteShadow_MSB  0
#define csr_DfiInitCompleteShadow_LSB  0
#define csr_DfiInitCompleteShadow_MASK 0x1
#define csr_SequenceReg0b68s1_RANGE  15:0
#define csr_SequenceReg0b68s1_BITS   15:0
#define csr_SequenceReg0b68s1_MSB  15
#define csr_SequenceReg0b68s1_LSB  0
#define csr_SequenceReg0b68s1_MASK 0xffff
#define csr_SequenceReg0b153s2_RANGE  10:0
#define csr_SequenceReg0b153s2_BITS   10:0
#define csr_SequenceReg0b153s2_MSB  10
#define csr_SequenceReg0b153s2_LSB  0
#define csr_SequenceReg0b153s2_MASK 0x7ff
#define csr_SequenceReg0b239s0_RANGE  15:0
#define csr_SequenceReg0b239s0_BITS   15:0
#define csr_SequenceReg0b239s0_MSB  15
#define csr_SequenceReg0b239s0_LSB  0
#define csr_SequenceReg0b239s0_MASK 0xffff
#define csr_DfiFreqXlat11_RANGE  15:0
#define csr_DfiFreqXlat11_BITS   15:0
#define csr_DfiFreqXlat11_MSB  15
#define csr_DfiFreqXlat11_LSB  0
#define csr_DfiFreqXlat11_MASK 0xffff
#define csr_DfiFreqXlatVal44_RANGE  3:0
#define csr_DfiFreqXlatVal44_BITS   3:0
#define csr_DfiFreqXlatVal44_MSB  3
#define csr_DfiFreqXlatVal44_LSB  0
#define csr_DfiFreqXlatVal44_MASK 0xf
#define csr_DfiFreqXlatVal45_RANGE  7:4
#define csr_DfiFreqXlatVal45_BITS   3:0
#define csr_DfiFreqXlatVal45_MSB  7
#define csr_DfiFreqXlatVal45_LSB  4
#define csr_DfiFreqXlatVal45_MASK 0xf0
#define csr_DfiFreqXlatVal46_RANGE  11:8
#define csr_DfiFreqXlatVal46_BITS   3:0
#define csr_DfiFreqXlatVal46_MSB  11
#define csr_DfiFreqXlatVal46_LSB  8
#define csr_DfiFreqXlatVal46_MASK 0xf00
#define csr_DfiFreqXlatVal47_RANGE  15:12
#define csr_DfiFreqXlatVal47_BITS   3:0
#define csr_DfiFreqXlatVal47_MSB  15
#define csr_DfiFreqXlatVal47_LSB  12
#define csr_DfiFreqXlatVal47_MASK 0xf000
#define csr_RxFifoChecks_RANGE  0:0
#define csr_RxFifoChecks_BITS   0:0
#define csr_RxFifoChecks_MSB  0
#define csr_RxFifoChecks_LSB  0
#define csr_RxFifoChecks_MASK 0x1
#define csr_DoFrequentRxFifoChecks_RANGE  0:0
#define csr_DoFrequentRxFifoChecks_BITS   0:0
#define csr_DoFrequentRxFifoChecks_MSB  0
#define csr_DoFrequentRxFifoChecks_LSB  0
#define csr_DoFrequentRxFifoChecks_MASK 0x1
#define csr_SequenceReg0b68s2_RANGE  10:0
#define csr_SequenceReg0b68s2_BITS   10:0
#define csr_SequenceReg0b68s2_MSB  10
#define csr_SequenceReg0b68s2_LSB  0
#define csr_SequenceReg0b68s2_MASK 0x7ff
#define csr_SequenceReg0b154s0_RANGE  15:0
#define csr_SequenceReg0b154s0_BITS   15:0
#define csr_SequenceReg0b154s0_MSB  15
#define csr_SequenceReg0b154s0_LSB  0
#define csr_SequenceReg0b154s0_MASK 0xffff
#define csr_SequenceReg0b239s1_RANGE  15:0
#define csr_SequenceReg0b239s1_BITS   15:0
#define csr_SequenceReg0b239s1_MSB  15
#define csr_SequenceReg0b239s1_LSB  0
#define csr_SequenceReg0b239s1_MASK 0xffff
#define csr_DfiFreqXlat12_RANGE  15:0
#define csr_DfiFreqXlat12_BITS   15:0
#define csr_DfiFreqXlat12_MSB  15
#define csr_DfiFreqXlat12_LSB  0
#define csr_DfiFreqXlat12_MASK 0xffff
#define csr_DfiFreqXlatVal48_RANGE  3:0
#define csr_DfiFreqXlatVal48_BITS   3:0
#define csr_DfiFreqXlatVal48_MSB  3
#define csr_DfiFreqXlatVal48_LSB  0
#define csr_DfiFreqXlatVal48_MASK 0xf
#define csr_DfiFreqXlatVal49_RANGE  7:4
#define csr_DfiFreqXlatVal49_BITS   3:0
#define csr_DfiFreqXlatVal49_MSB  7
#define csr_DfiFreqXlatVal49_LSB  4
#define csr_DfiFreqXlatVal49_MASK 0xf0
#define csr_DfiFreqXlatVal50_RANGE  11:8
#define csr_DfiFreqXlatVal50_BITS   3:0
#define csr_DfiFreqXlatVal50_MSB  11
#define csr_DfiFreqXlatVal50_LSB  8
#define csr_DfiFreqXlatVal50_MASK 0xf00
#define csr_DfiFreqXlatVal51_RANGE  15:12
#define csr_DfiFreqXlatVal51_BITS   3:0
#define csr_DfiFreqXlatVal51_MSB  15
#define csr_DfiFreqXlatVal51_LSB  12
#define csr_DfiFreqXlatVal51_MASK 0xf000
#define csr_SequenceReg0b69s0_RANGE  15:0
#define csr_SequenceReg0b69s0_BITS   15:0
#define csr_SequenceReg0b69s0_MSB  15
#define csr_SequenceReg0b69s0_LSB  0
#define csr_SequenceReg0b69s0_MASK 0xffff
#define csr_SequenceReg0b154s1_RANGE  15:0
#define csr_SequenceReg0b154s1_BITS   15:0
#define csr_SequenceReg0b154s1_MSB  15
#define csr_SequenceReg0b154s1_LSB  0
#define csr_SequenceReg0b154s1_MASK 0xffff
#define csr_SequenceReg0b239s2_RANGE  10:0
#define csr_SequenceReg0b239s2_BITS   10:0
#define csr_SequenceReg0b239s2_MSB  10
#define csr_SequenceReg0b239s2_LSB  0
#define csr_SequenceReg0b239s2_MASK 0x7ff
#define csr_DfiFreqXlat13_RANGE  15:0
#define csr_DfiFreqXlat13_BITS   15:0
#define csr_DfiFreqXlat13_MSB  15
#define csr_DfiFreqXlat13_LSB  0
#define csr_DfiFreqXlat13_MASK 0xffff
#define csr_DfiFreqXlatVal52_RANGE  3:0
#define csr_DfiFreqXlatVal52_BITS   3:0
#define csr_DfiFreqXlatVal52_MSB  3
#define csr_DfiFreqXlatVal52_LSB  0
#define csr_DfiFreqXlatVal52_MASK 0xf
#define csr_DfiFreqXlatVal53_RANGE  7:4
#define csr_DfiFreqXlatVal53_BITS   3:0
#define csr_DfiFreqXlatVal53_MSB  7
#define csr_DfiFreqXlatVal53_LSB  4
#define csr_DfiFreqXlatVal53_MASK 0xf0
#define csr_DfiFreqXlatVal54_RANGE  11:8
#define csr_DfiFreqXlatVal54_BITS   3:0
#define csr_DfiFreqXlatVal54_MSB  11
#define csr_DfiFreqXlatVal54_LSB  8
#define csr_DfiFreqXlatVal54_MASK 0xf00
#define csr_DfiFreqXlatVal55_RANGE  15:12
#define csr_DfiFreqXlatVal55_BITS   3:0
#define csr_DfiFreqXlatVal55_MSB  15
#define csr_DfiFreqXlatVal55_LSB  12
#define csr_DfiFreqXlatVal55_MASK 0xf000
#define csr_SequenceReg0b69s1_RANGE  15:0
#define csr_SequenceReg0b69s1_BITS   15:0
#define csr_SequenceReg0b69s1_MSB  15
#define csr_SequenceReg0b69s1_LSB  0
#define csr_SequenceReg0b69s1_MASK 0xffff
#define csr_SequenceReg0b154s2_RANGE  10:0
#define csr_SequenceReg0b154s2_BITS   10:0
#define csr_SequenceReg0b154s2_MSB  10
#define csr_SequenceReg0b154s2_LSB  0
#define csr_SequenceReg0b154s2_MASK 0x7ff
#define csr_SequenceReg0b240s0_RANGE  15:0
#define csr_SequenceReg0b240s0_BITS   15:0
#define csr_SequenceReg0b240s0_MSB  15
#define csr_SequenceReg0b240s0_LSB  0
#define csr_SequenceReg0b240s0_MASK 0xffff
#define csr_DfiFreqXlat14_RANGE  15:0
#define csr_DfiFreqXlat14_BITS   15:0
#define csr_DfiFreqXlat14_MSB  15
#define csr_DfiFreqXlat14_LSB  0
#define csr_DfiFreqXlat14_MASK 0xffff
#define csr_DfiFreqXlatVal56_RANGE  3:0
#define csr_DfiFreqXlatVal56_BITS   3:0
#define csr_DfiFreqXlatVal56_MSB  3
#define csr_DfiFreqXlatVal56_LSB  0
#define csr_DfiFreqXlatVal56_MASK 0xf
#define csr_DfiFreqXlatVal57_RANGE  7:4
#define csr_DfiFreqXlatVal57_BITS   3:0
#define csr_DfiFreqXlatVal57_MSB  7
#define csr_DfiFreqXlatVal57_LSB  4
#define csr_DfiFreqXlatVal57_MASK 0xf0
#define csr_DfiFreqXlatVal58_RANGE  11:8
#define csr_DfiFreqXlatVal58_BITS   3:0
#define csr_DfiFreqXlatVal58_MSB  11
#define csr_DfiFreqXlatVal58_LSB  8
#define csr_DfiFreqXlatVal58_MASK 0xf00
#define csr_DfiFreqXlatVal59_RANGE  15:12
#define csr_DfiFreqXlatVal59_BITS   3:0
#define csr_DfiFreqXlatVal59_MSB  15
#define csr_DfiFreqXlatVal59_LSB  12
#define csr_DfiFreqXlatVal59_MASK 0xf000
#define csr_Seq0BFixedAddrBits_RANGE  6:0
#define csr_Seq0BFixedAddrBits_BITS   6:0
#define csr_Seq0BFixedAddrBits_MSB  6
#define csr_Seq0BFixedAddrBits_LSB  0
#define csr_Seq0BFixedAddrBits_MASK 0x7f
#define csr_Seq0BChipletBits_RANGE  3:0
#define csr_Seq0BChipletBits_BITS   3:0
#define csr_Seq0BChipletBits_MSB  3
#define csr_Seq0BChipletBits_LSB  0
#define csr_Seq0BChipletBits_MASK 0xf
#define csr_Seq0BPstateBits_RANGE  6:4
#define csr_Seq0BPstateBits_BITS   2:0
#define csr_Seq0BPstateBits_MSB  6
#define csr_Seq0BPstateBits_LSB  4
#define csr_Seq0BPstateBits_MASK 0x70
#define csr_SequenceReg0b69s2_RANGE  10:0
#define csr_SequenceReg0b69s2_BITS   10:0
#define csr_SequenceReg0b69s2_MSB  10
#define csr_SequenceReg0b69s2_LSB  0
#define csr_SequenceReg0b69s2_MASK 0x7ff
#define csr_SequenceReg0b155s0_RANGE  15:0
#define csr_SequenceReg0b155s0_BITS   15:0
#define csr_SequenceReg0b155s0_MSB  15
#define csr_SequenceReg0b155s0_LSB  0
#define csr_SequenceReg0b155s0_MASK 0xffff
#define csr_SequenceReg0b240s1_RANGE  15:0
#define csr_SequenceReg0b240s1_BITS   15:0
#define csr_SequenceReg0b240s1_MSB  15
#define csr_SequenceReg0b240s1_LSB  0
#define csr_SequenceReg0b240s1_MASK 0xffff
#define csr_DfiFreqXlat15_RANGE  15:0
#define csr_DfiFreqXlat15_BITS   15:0
#define csr_DfiFreqXlat15_MSB  15
#define csr_DfiFreqXlat15_LSB  0
#define csr_DfiFreqXlat15_MASK 0xffff
#define csr_DfiFreqXlatVal60_RANGE  3:0
#define csr_DfiFreqXlatVal60_BITS   3:0
#define csr_DfiFreqXlatVal60_MSB  3
#define csr_DfiFreqXlatVal60_LSB  0
#define csr_DfiFreqXlatVal60_MASK 0xf
#define csr_DfiFreqXlatVal61_RANGE  7:4
#define csr_DfiFreqXlatVal61_BITS   3:0
#define csr_DfiFreqXlatVal61_MSB  7
#define csr_DfiFreqXlatVal61_LSB  4
#define csr_DfiFreqXlatVal61_MASK 0xf0
#define csr_DfiFreqXlatVal62_RANGE  11:8
#define csr_DfiFreqXlatVal62_BITS   3:0
#define csr_DfiFreqXlatVal62_MSB  11
#define csr_DfiFreqXlatVal62_LSB  8
#define csr_DfiFreqXlatVal62_MASK 0xf00
#define csr_DfiFreqXlatVal63_RANGE  15:12
#define csr_DfiFreqXlatVal63_BITS   3:0
#define csr_DfiFreqXlatVal63_MSB  15
#define csr_DfiFreqXlatVal63_LSB  12
#define csr_DfiFreqXlatVal63_MASK 0xf000
#define csr_APBScratchPadAC_RANGE  15:0
#define csr_APBScratchPadAC_BITS   15:0
#define csr_APBScratchPadAC_MSB  15
#define csr_APBScratchPadAC_LSB  0
#define csr_APBScratchPadAC_MASK 0xffff
#define csr_APBScratchPadDBYTE_RANGE  15:0
#define csr_APBScratchPadDBYTE_BITS   15:0
#define csr_APBScratchPadDBYTE_MSB  15
#define csr_APBScratchPadDBYTE_LSB  0
#define csr_APBScratchPadDBYTE_MASK 0xffff
#define csr_APBScratchPadMASTER_RANGE  15:0
#define csr_APBScratchPadMASTER_BITS   15:0
#define csr_APBScratchPadMASTER_MSB  15
#define csr_APBScratchPadMASTER_LSB  0
#define csr_APBScratchPadMASTER_MASK 0xffff
#define csr_APBScratchPadINITENG_RANGE  15:0
#define csr_APBScratchPadINITENG_BITS   15:0
#define csr_APBScratchPadINITENG_MSB  15
#define csr_APBScratchPadINITENG_LSB  0
#define csr_APBScratchPadINITENG_MASK 0xffff
#define csr_APBScratchPadAPBONLY_RANGE  15:0
#define csr_APBScratchPadAPBONLY_BITS   15:0
#define csr_APBScratchPadAPBONLY_MSB  15
#define csr_APBScratchPadAPBONLY_LSB  0
#define csr_APBScratchPadAPBONLY_MASK 0xffff
#define csr_APBScratchPadDRTUB_RANGE  15:0
#define csr_APBScratchPadDRTUB_BITS   15:0
#define csr_APBScratchPadDRTUB_MSB  15
#define csr_APBScratchPadDRTUB_LSB  0
#define csr_APBScratchPadDRTUB_MASK 0xffff
#define csr_APBScratchPadPPGC_RANGE  15:0
#define csr_APBScratchPadPPGC_BITS   15:0
#define csr_APBScratchPadPPGC_MSB  15
#define csr_APBScratchPadPPGC_LSB  0
#define csr_APBScratchPadPPGC_MASK 0xffff
// Fields brought to you by the letter D
#define D_range 11:8
#define D_min 0
#define D_max 3
#define D0 0x0
#define D1 0x100
#define D2 0x200
#define D3 0x300
#define Dbrd 0xf00
// Fields brought to you by the letter L
#define L_range 11:8
#define L_min 0
#define L_max 13
#define L0 0x0
#define L1 0x100
#define L2 0x200
#define L3 0x300
#define L4 0x400
#define L5 0x500
#define L6 0x600
#define L7 0x700
#define L8 0x800
#define L9 0x900
#define L10 0xa00
#define L11 0xb00
#define L12 0xc00
#define L13 0xd00
#define Lbrd 0xf00
// Fields brought to you by the letter N
#define N_range 11:8
#define N_min 0
#define N_max 15
#define N0 0x0
#define N1 0x100
#define N2 0x200
#define N3 0x300
#define N4 0x400
#define N5 0x500
#define N6 0x600
#define N7 0x700
#define N8 0x800
#define N9 0x900
#define N10 0xa00
#define N11 0xb00
#define N12 0xc00
#define N13 0xd00
#define N14 0xe00
#define N15 0xf00
#define Nbrd 0xf00
// Fields brought to you by the letter P
#define P_range 20:20
#define P_min 0
#define P_max 1
#define P0 0x0
#define P1 0x100000
#define Pbrd 0x100000
// Fields brought to you by the letter Q
#define Q_range 20:20
#define Q_min 0
#define Q_max 1
#define Q0 0x0
#define Q1 0x100000
#define Qbrd 0x100000
// Fields brought to you by the letter Y
#define Y_range 27:24
#define Y_min 0
#define Y_max 
#define Y0 0x0
#define Ybrd 0xf000000
// Fields brought to you by the letter b
#define b_range 11:8
#define b_min 0
#define b_max 1
#define b0 0x0
#define b1 0x100
#define bbrd 0xf00
// Fields brought to you by the letter c
#define c_range 15:12
#define c_min 0
#define c_max 15
#define c0 0x0
#define c1 0x1000
#define c2 0x2000
#define c3 0x3000
#define c4 0x4000
#define c5 0x5000
#define c6 0x6000
#define c7 0x7000
#define c8 0x8000
#define c9 0x9000
#define c10 0xa000
#define c11 0xb000
#define c12 0xc000
#define c13 0xd000
#define c14 0xe000
#define c15 0xf000
#define cbrd 0xf000
#define B_range 15:12
#define B_min 0
#define B_max 15
#define B0 0x0
#define B1 0x1000
#define B2 0x2000
#define B3 0x3000
#define B4 0x4000
#define B5 0x5000
#define B6 0x6000
#define B7 0x7000
#define B8 0x8000
#define B9 0x9000
#define B10 0xa000
#define B11 0xb000
#define B12 0xc000
#define B13 0xd000
#define B14 0xe000
#define B15 0xf000
#define Bbrd 0xf000
// Fields brought to you by the letter i
#define i_range 11:8
#define i_min 0
#define i_max 8
#define i0 0x0
#define i1 0x100
#define i2 0x200
#define i3 0x300
#define i4 0x400
#define i5 0x500
#define i6 0x600
#define i7 0x700
#define i8 0x800
#define ibrd 0xf00
// Fields brought to you by the letter j
#define j_range 11:8
#define j_min 0
#define j_max 0
#define j0 0x0
#define jbrd 0xf00
// Fields brought to you by the letter m
#define m_range 11:8
#define m_min 0
#define m_max 8
#define m0 0x0
#define m1 0x100
#define m2 0x200
#define m3 0x300
#define m4 0x400
#define m5 0x500
#define m6 0x600
#define m7 0x700
#define m8 0x800
#define mbrd 0xf00
// Fields brought to you by the letter p
#define p_range 20:20
#define p_min 0
#define p_max 1
#define p0 0x0
#define p1 0x100000
#define pbrd 0x100000
// Fields brought to you by the letter r
#define r_range 11:8
#define r_min 0
#define r_max 8
#define r0 0x0
#define r1 0x100
#define r2 0x200
#define r3 0x300
#define r4 0x400
#define r5 0x500
#define r6 0x600
#define r7 0x700
#define r8 0x800
#define rbrd 0xf00
// Fields brought to you by the letter t
#define t_range 19:16
#define t_min 0
#define t_max 15
#define t0 0x0
#define t1 0x10000
#define t2 0x20000
#define t3 0x30000
#define t4 0x40000
#define t5 0x50000
#define t6 0x60000
#define t7 0x70000
#define t8 0x80000
#define t9 0x90000
#define t10 0xa0000
#define t11 0xb0000
#define t12 0xc0000
#define t13 0xd0000
#define t14 0xe0000
#define t15 0xf0000
#define tbrd 0xf0000
// Fields brought to you by the letter u
#define u_range 11:8
#define u_min 0
#define u_max 1
#define u0 0x0
#define u1 0x100
#define ubrd 0xf00
#define tAC 0x30000
#define tACbrd 0x3f000
#define tACSM_MEM 0x40000
#define tACSM_MEMbrd 0x4f000
#define tALL 0xf0000
#define tALLbrd 0xff000
#define tAPBONLY 0xd0000
#define tAPBONLYbrd 0xdf000
#define tDBYTE 0x10000
#define tDBYTEbrd 0x1f000
#define tDMA 0xa0000
#define tDMAbrd 0xaf000
#define tDMA_UPPER 0xb0000
#define tDMA_UPPERbrd 0xbf000
#define tDRTUB 0xc0000
#define tDRTUBbrd 0xcf000
#define tINITENG 0x90000
#define tINITENGbrd 0x9f000
#define tMASTER 0x20000
#define tMASTERbrd 0x2f000
#define tPPGC 0x70000
#define tPPGCbrd 0x7f000
#define tUCTL_MEM 0x50000
#define tUCTL_MEMbrd 0x5f000
