INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/global_macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/aux_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aux_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/BJT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BJT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/alu_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/aux_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aux_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/demux_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/reg_heap_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_heap_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/reg_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/wrapper_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/decoder_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_aux_ex_0_0/sim/bluex_v_2_1_aux_ex_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_aux_ex_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_BJT_0_0/sim/bluex_v_2_1_BJT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_BJT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_PC_0_0/sim/bluex_v_2_1_PC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_PC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_alu_ex_0_0/sim/bluex_v_2_1_alu_ex_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_alu_ex_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_aux_id_0_0/sim/bluex_v_2_1_aux_id_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_aux_id_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_demux_id_0_0/sim/bluex_v_2_1_demux_id_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_demux_id_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_reg_heap_id_0_0/sim/bluex_v_2_1_reg_heap_id_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_reg_heap_id_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_reg_wb_0_0/sim/bluex_v_2_1_reg_wb_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_reg_wb_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_wrapper_mem_0_0/sim/bluex_v_2_1_wrapper_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_wrapper_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_decoder_id_0_0/sim/bluex_v_2_1_decoder_id_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_decoder_id_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/ip/bluex_v_2_1_controller_0_0/sim/bluex_v_2_1_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.ip_user_files/bd/bluex_v_2_1/sim/bluex_v_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/hdl/bluex_v_2_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluex_v_2_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sim_1/new/tb_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ROM
