<stg><name>feedforward</name>


<trans_list>

<trans id="493" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="6" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="27" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="29" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="38" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="41" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="51" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:6 %l1y = alloca i64 1

]]></Node>
<StgValue><ssdm name="l1y"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:7 %wy_sum = alloca i64 1

]]></Node>
<StgValue><ssdm name="wy_sum"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln22 = br void %memset.loop8

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
memset.loop8:0 %empty = phi i5 0, void, i5 %empty_12, void %memset.loop8.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop8:1 %empty_12 = add i5 %empty, i5 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop8:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop8:3 %exitcond199 = icmp_eq  i5 %empty, i5 16

]]></Node>
<StgValue><ssdm name="exitcond199"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop8:4 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop8:5 %br_ln0 = br i1 %exitcond199, void %memset.loop8.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
memset.loop8.split:0 %p_cast = zext i5 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop8.split:1 %l1y_addr = getelementptr i32 %l1y, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="l1y_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
memset.loop8.split:2 %store_ln0 = store i32 0, i4 %l1y_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
memset.loop8.split:3 %br_ln0 = br void %memset.loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_14 = phi i5 %empty_15, void %memset.loop.split, i5 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:1 %empty_15 = add i5 %empty_14, i5 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:3 %exitcond188 = icmp_eq  i5 %empty_14, i5 16

]]></Node>
<StgValue><ssdm name="exitcond188"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond188, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
memset.loop.split:0 %p_cast1 = zext i5 %empty_14

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %wy_sum_addr = getelementptr i32 %wy_sum, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="wy_sum_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i4 %wy_sum_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:0 %wy_sum_addr_2 = getelementptr i32 %wy_sum, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wy_sum_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:1 %wy_sum_addr_3 = getelementptr i32 %wy_sum, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wy_sum_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:2 %wy_sum_addr_4 = getelementptr i32 %wy_sum, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wy_sum_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:3 %wy_sum_addr_5 = getelementptr i32 %wy_sum, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="wy_sum_addr_5"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:4 %wy_sum_addr_6 = getelementptr i32 %wy_sum, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="wy_sum_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:5 %wy_sum_addr_7 = getelementptr i32 %wy_sum, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="wy_sum_addr_7"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:6 %wy_sum_addr_8 = getelementptr i32 %wy_sum, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wy_sum_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:7 %wy_sum_addr_9 = getelementptr i32 %wy_sum, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="wy_sum_addr_9"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:8 %wy_sum_addr_10 = getelementptr i32 %wy_sum, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="wy_sum_addr_10"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:9 %wy_sum_addr_11 = getelementptr i32 %wy_sum, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="wy_sum_addr_11"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:10 %wy_sum_addr_12 = getelementptr i32 %wy_sum, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="wy_sum_addr_12"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:11 %wy_sum_addr_13 = getelementptr i32 %wy_sum, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="wy_sum_addr_13"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:12 %wy_sum_addr_14 = getelementptr i32 %wy_sum, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wy_sum_addr_14"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:13 %wy_sum_addr_15 = getelementptr i32 %wy_sum, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="wy_sum_addr_15"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:14 %wy_sum_addr_16 = getelementptr i32 %wy_sum, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="wy_sum_addr_16"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:15 %wy_sum_addr_17 = getelementptr i32 %wy_sum, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="wy_sum_addr_17"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:16 %br_ln26 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
split:0 %i = phi i4 %add_ln26, void %.split6, i4 0, void %split.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
split:1 %add_ln26 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
split:2 %icmp_ln26 = icmp_eq  i4 %i, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:3 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:4 %br_ln26 = br i1 %icmp_ln26, void %.split6, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4">
<![CDATA[
.split6:0 %zext_ln26 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
.split6:4 %x_load = load i4 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:6 %w1_0_addr = getelementptr i32 %w1_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_0_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
.split6:7 %w1_0_load = load i4 %w1_0_addr

]]></Node>
<StgValue><ssdm name="w1_0_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:12 %w1_1_addr = getelementptr i32 %w1_1, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split6:13 %w1_1_load = load i4 %w1_1_addr

]]></Node>
<StgValue><ssdm name="w1_1_load"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:18 %w1_2_addr = getelementptr i32 %w1_2, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_2_addr"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
.split6:19 %w1_2_load = load i4 %w1_2_addr

]]></Node>
<StgValue><ssdm name="w1_2_load"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:24 %w1_3_addr = getelementptr i32 %w1_3, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_3_addr"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split6:25 %w1_3_load = load i4 %w1_3_addr

]]></Node>
<StgValue><ssdm name="w1_3_load"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:30 %w1_4_addr = getelementptr i32 %w1_4, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_4_addr"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
.split6:31 %w1_4_load = load i4 %w1_4_addr

]]></Node>
<StgValue><ssdm name="w1_4_load"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:36 %w1_5_addr = getelementptr i32 %w1_5, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_5_addr"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
.split6:37 %w1_5_load = load i4 %w1_5_addr

]]></Node>
<StgValue><ssdm name="w1_5_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:42 %w1_6_addr = getelementptr i32 %w1_6, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_6_addr"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
.split6:43 %w1_6_load = load i4 %w1_6_addr

]]></Node>
<StgValue><ssdm name="w1_6_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:48 %w1_7_addr = getelementptr i32 %w1_7, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_7_addr"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
.split6:49 %w1_7_load = load i4 %w1_7_addr

]]></Node>
<StgValue><ssdm name="w1_7_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:54 %w1_8_addr = getelementptr i32 %w1_8, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_8_addr"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="4">
<![CDATA[
.split6:55 %w1_8_load = load i4 %w1_8_addr

]]></Node>
<StgValue><ssdm name="w1_8_load"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:60 %w1_9_addr = getelementptr i32 %w1_9, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_9_addr"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
.split6:61 %w1_9_load = load i4 %w1_9_addr

]]></Node>
<StgValue><ssdm name="w1_9_load"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:66 %w1_10_addr = getelementptr i32 %w1_10, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_10_addr"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4">
<![CDATA[
.split6:67 %w1_10_load = load i4 %w1_10_addr

]]></Node>
<StgValue><ssdm name="w1_10_load"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:72 %w1_11_addr = getelementptr i32 %w1_11, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_11_addr"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
.split6:73 %w1_11_load = load i4 %w1_11_addr

]]></Node>
<StgValue><ssdm name="w1_11_load"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:78 %w1_12_addr = getelementptr i32 %w1_12, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_12_addr"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4">
<![CDATA[
.split6:79 %w1_12_load = load i4 %w1_12_addr

]]></Node>
<StgValue><ssdm name="w1_12_load"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:84 %w1_13_addr = getelementptr i32 %w1_13, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_13_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
.split6:85 %w1_13_load = load i4 %w1_13_addr

]]></Node>
<StgValue><ssdm name="w1_13_load"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:90 %w1_14_addr = getelementptr i32 %w1_14, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_14_addr"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
.split6:91 %w1_14_load = load i4 %w1_14_addr

]]></Node>
<StgValue><ssdm name="w1_14_load"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
.split6:93 %wy_sum_load_15 = load i4 %wy_sum_addr_16

]]></Node>
<StgValue><ssdm name="wy_sum_load_15"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:96 %w1_15_addr = getelementptr i32 %w1_15, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="w1_15_addr"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4">
<![CDATA[
.split6:97 %w1_15_load = load i4 %w1_15_addr

]]></Node>
<StgValue><ssdm name="w1_15_load"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="4">
<![CDATA[
.split6:99 %wy_sum_load_16 = load i4 %wy_sum_addr_17

]]></Node>
<StgValue><ssdm name="wy_sum_load_16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
.split6:4 %x_load = load i4 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
.split6:7 %w1_0_load = load i4 %w1_0_addr

]]></Node>
<StgValue><ssdm name="w1_0_load"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split6:13 %w1_1_load = load i4 %w1_1_addr

]]></Node>
<StgValue><ssdm name="w1_1_load"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="4">
<![CDATA[
.split6:19 %w1_2_load = load i4 %w1_2_addr

]]></Node>
<StgValue><ssdm name="w1_2_load"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split6:25 %w1_3_load = load i4 %w1_3_addr

]]></Node>
<StgValue><ssdm name="w1_3_load"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
.split6:31 %w1_4_load = load i4 %w1_4_addr

]]></Node>
<StgValue><ssdm name="w1_4_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
.split6:37 %w1_5_load = load i4 %w1_5_addr

]]></Node>
<StgValue><ssdm name="w1_5_load"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
.split6:43 %w1_6_load = load i4 %w1_6_addr

]]></Node>
<StgValue><ssdm name="w1_6_load"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
.split6:49 %w1_7_load = load i4 %w1_7_addr

]]></Node>
<StgValue><ssdm name="w1_7_load"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="4">
<![CDATA[
.split6:55 %w1_8_load = load i4 %w1_8_addr

]]></Node>
<StgValue><ssdm name="w1_8_load"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
.split6:61 %w1_9_load = load i4 %w1_9_addr

]]></Node>
<StgValue><ssdm name="w1_9_load"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4">
<![CDATA[
.split6:67 %w1_10_load = load i4 %w1_10_addr

]]></Node>
<StgValue><ssdm name="w1_10_load"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
.split6:73 %w1_11_load = load i4 %w1_11_addr

]]></Node>
<StgValue><ssdm name="w1_11_load"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4">
<![CDATA[
.split6:79 %w1_12_load = load i4 %w1_12_addr

]]></Node>
<StgValue><ssdm name="w1_12_load"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
.split6:81 %wy_sum_load_13 = load i4 %wy_sum_addr_14

]]></Node>
<StgValue><ssdm name="wy_sum_load_13"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
.split6:85 %w1_13_load = load i4 %w1_13_addr

]]></Node>
<StgValue><ssdm name="w1_13_load"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="4">
<![CDATA[
.split6:87 %wy_sum_load_14 = load i4 %wy_sum_addr_15

]]></Node>
<StgValue><ssdm name="wy_sum_load_14"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4">
<![CDATA[
.split6:91 %w1_14_load = load i4 %w1_14_addr

]]></Node>
<StgValue><ssdm name="w1_14_load"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
.split6:93 %wy_sum_load_15 = load i4 %wy_sum_addr_16

]]></Node>
<StgValue><ssdm name="wy_sum_load_15"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4">
<![CDATA[
.split6:97 %w1_15_load = load i4 %w1_15_addr

]]></Node>
<StgValue><ssdm name="w1_15_load"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="4">
<![CDATA[
.split6:99 %wy_sum_load_16 = load i4 %wy_sum_addr_17

]]></Node>
<StgValue><ssdm name="wy_sum_load_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.split6:5 %empty_18 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:8 %mul = fmul i32 %w1_0_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:14 %mul_1 = fmul i32 %w1_1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %mul_2 = fmul i32 %w1_2_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:26 %mul_3 = fmul i32 %w1_3_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:32 %mul_4 = fmul i32 %w1_4_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:38 %mul_5 = fmul i32 %w1_5_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:44 %mul_6 = fmul i32 %w1_6_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:50 %mul_7 = fmul i32 %w1_7_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:56 %mul_8 = fmul i32 %w1_8_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:62 %mul_9 = fmul i32 %w1_9_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:68 %mul_s = fmul i32 %w1_10_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:74 %mul_10 = fmul i32 %w1_11_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
.split6:75 %wy_sum_load_12 = load i4 %wy_sum_addr_13

]]></Node>
<StgValue><ssdm name="wy_sum_load_12"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:80 %mul_11 = fmul i32 %w1_12_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
.split6:81 %wy_sum_load_13 = load i4 %wy_sum_addr_14

]]></Node>
<StgValue><ssdm name="wy_sum_load_13"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:86 %mul_12 = fmul i32 %w1_13_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="4">
<![CDATA[
.split6:87 %wy_sum_load_14 = load i4 %wy_sum_addr_15

]]></Node>
<StgValue><ssdm name="wy_sum_load_14"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:92 %mul_13 = fmul i32 %w1_14_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:98 %mul_14 = fmul i32 %w1_15_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:8 %mul = fmul i32 %w1_0_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:14 %mul_1 = fmul i32 %w1_1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %mul_2 = fmul i32 %w1_2_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:26 %mul_3 = fmul i32 %w1_3_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:32 %mul_4 = fmul i32 %w1_4_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:38 %mul_5 = fmul i32 %w1_5_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:44 %mul_6 = fmul i32 %w1_6_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:50 %mul_7 = fmul i32 %w1_7_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:56 %mul_8 = fmul i32 %w1_8_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:62 %mul_9 = fmul i32 %w1_9_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:68 %mul_s = fmul i32 %w1_10_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:74 %mul_10 = fmul i32 %w1_11_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
.split6:75 %wy_sum_load_12 = load i4 %wy_sum_addr_13

]]></Node>
<StgValue><ssdm name="wy_sum_load_12"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:80 %mul_11 = fmul i32 %w1_12_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:86 %mul_12 = fmul i32 %w1_13_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:92 %mul_13 = fmul i32 %w1_14_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:98 %mul_14 = fmul i32 %w1_15_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="236" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:8 %mul = fmul i32 %w1_0_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:14 %mul_1 = fmul i32 %w1_1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %mul_2 = fmul i32 %w1_2_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:26 %mul_3 = fmul i32 %w1_3_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:32 %mul_4 = fmul i32 %w1_4_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:38 %mul_5 = fmul i32 %w1_5_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:44 %mul_6 = fmul i32 %w1_6_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:50 %mul_7 = fmul i32 %w1_7_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:56 %mul_8 = fmul i32 %w1_8_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:62 %mul_9 = fmul i32 %w1_9_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:68 %mul_s = fmul i32 %w1_10_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:74 %mul_10 = fmul i32 %w1_11_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:80 %mul_11 = fmul i32 %w1_12_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:86 %mul_12 = fmul i32 %w1_13_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:92 %mul_13 = fmul i32 %w1_14_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:98 %mul_14 = fmul i32 %w1_15_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="252" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:8 %mul = fmul i32 %w1_0_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:14 %mul_1 = fmul i32 %w1_1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.split6:15 %wy_sum_load_2 = load i4 %wy_sum_addr_3

]]></Node>
<StgValue><ssdm name="wy_sum_load_2"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %mul_2 = fmul i32 %w1_2_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:26 %mul_3 = fmul i32 %w1_3_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:32 %mul_4 = fmul i32 %w1_4_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:38 %mul_5 = fmul i32 %w1_5_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:44 %mul_6 = fmul i32 %w1_6_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:50 %mul_7 = fmul i32 %w1_7_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:56 %mul_8 = fmul i32 %w1_8_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:62 %mul_9 = fmul i32 %w1_9_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:68 %mul_s = fmul i32 %w1_10_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:74 %mul_10 = fmul i32 %w1_11_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:80 %mul_11 = fmul i32 %w1_12_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:86 %mul_12 = fmul i32 %w1_13_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:92 %mul_13 = fmul i32 %w1_14_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:98 %mul_14 = fmul i32 %w1_15_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="269" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.split6:15 %wy_sum_load_2 = load i4 %wy_sum_addr_3

]]></Node>
<StgValue><ssdm name="wy_sum_load_2"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split6:21 %wy_sum_load_3 = load i4 %wy_sum_addr_4

]]></Node>
<StgValue><ssdm name="wy_sum_load_3"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
.split6:27 %wy_sum_load_4 = load i4 %wy_sum_addr_5

]]></Node>
<StgValue><ssdm name="wy_sum_load_4"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:76 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:82 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:88 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:100 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="277" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:16 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split6:21 %wy_sum_load_3 = load i4 %wy_sum_addr_4

]]></Node>
<StgValue><ssdm name="wy_sum_load_3"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
.split6:27 %wy_sum_load_4 = load i4 %wy_sum_addr_5

]]></Node>
<StgValue><ssdm name="wy_sum_load_4"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
.split6:33 %wy_sum_load_5 = load i4 %wy_sum_addr_6

]]></Node>
<StgValue><ssdm name="wy_sum_load_5"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="4">
<![CDATA[
.split6:39 %wy_sum_load_6 = load i4 %wy_sum_addr_7

]]></Node>
<StgValue><ssdm name="wy_sum_load_6"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:76 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:82 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:88 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:100 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="287" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:16 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:22 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:28 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
.split6:33 %wy_sum_load_5 = load i4 %wy_sum_addr_6

]]></Node>
<StgValue><ssdm name="wy_sum_load_5"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="4">
<![CDATA[
.split6:39 %wy_sum_load_6 = load i4 %wy_sum_addr_7

]]></Node>
<StgValue><ssdm name="wy_sum_load_6"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
.split6:45 %wy_sum_load_7 = load i4 %wy_sum_addr_8

]]></Node>
<StgValue><ssdm name="wy_sum_load_7"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
.split6:51 %wy_sum_load_8 = load i4 %wy_sum_addr_9

]]></Node>
<StgValue><ssdm name="wy_sum_load_8"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:76 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:82 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:88 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:100 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="299" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:16 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:22 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:28 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:34 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:40 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
.split6:45 %wy_sum_load_7 = load i4 %wy_sum_addr_8

]]></Node>
<StgValue><ssdm name="wy_sum_load_7"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
.split6:51 %wy_sum_load_8 = load i4 %wy_sum_addr_9

]]></Node>
<StgValue><ssdm name="wy_sum_load_8"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
.split6:57 %wy_sum_load_9 = load i4 %wy_sum_addr_10

]]></Node>
<StgValue><ssdm name="wy_sum_load_9"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
.split6:63 %wy_sum_load_10 = load i4 %wy_sum_addr_11

]]></Node>
<StgValue><ssdm name="wy_sum_load_10"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:76 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:82 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:88 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:100 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="313" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split6:9 %wy_sum_load_1 = load i4 %wy_sum_addr_2

]]></Node>
<StgValue><ssdm name="wy_sum_load_1"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:16 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:22 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:28 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:34 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:40 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:46 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:52 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
.split6:57 %wy_sum_load_9 = load i4 %wy_sum_addr_10

]]></Node>
<StgValue><ssdm name="wy_sum_load_9"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
.split6:63 %wy_sum_load_10 = load i4 %wy_sum_addr_11

]]></Node>
<StgValue><ssdm name="wy_sum_load_10"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
.split6:69 %wy_sum_load_11 = load i4 %wy_sum_addr_12

]]></Node>
<StgValue><ssdm name="wy_sum_load_11"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:76 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:82 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:88 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:100 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="329" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split6:9 %wy_sum_load_1 = load i4 %wy_sum_addr_2

]]></Node>
<StgValue><ssdm name="wy_sum_load_1"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:16 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:22 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:28 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:34 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:40 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:46 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:52 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:58 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:64 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
.split6:69 %wy_sum_load_11 = load i4 %wy_sum_addr_12

]]></Node>
<StgValue><ssdm name="wy_sum_load_11"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:95 %store_ln29 = store i32 %add_13, i4 %wy_sum_addr_16

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:101 %store_ln29 = store i32 %add_14, i4 %wy_sum_addr_17

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="342" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:22 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:28 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:34 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:40 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:46 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:52 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:58 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:64 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:70 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:83 %store_ln29 = store i32 %add_11, i4 %wy_sum_addr_14

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:89 %store_ln29 = store i32 %add_12, i4 %wy_sum_addr_15

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="354" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:17 %store_ln29 = store i32 %add_1, i4 %wy_sum_addr_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:34 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:40 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:46 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:52 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:58 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:64 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:70 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:77 %store_ln29 = store i32 %add_10, i4 %wy_sum_addr_13

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="364" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:23 %store_ln29 = store i32 %add_2, i4 %wy_sum_addr_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:29 %store_ln29 = store i32 %add_3, i4 %wy_sum_addr_5

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:46 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:52 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:58 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:64 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:70 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="372" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:35 %store_ln29 = store i32 %add_4, i4 %wy_sum_addr_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:41 %store_ln29 = store i32 %add_5, i4 %wy_sum_addr_7

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:58 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:64 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:70 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="378" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:70 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">
</state>

<state id="24" st_id="24">

<operation id="380" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:47 %store_ln29 = store i32 %add_6, i4 %wy_sum_addr_8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="381" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:53 %store_ln29 = store i32 %add_7, i4 %wy_sum_addr_9

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:59 %store_ln29 = store i32 %add_8, i4 %wy_sum_addr_10

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="383" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:65 %store_ln29 = store i32 %add_9, i4 %wy_sum_addr_11

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:71 %store_ln29 = store i32 %add_s, i4 %wy_sum_addr_12

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6:11 %store_ln29 = store i32 %add, i4 %wy_sum_addr_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.split6:102 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln33 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0 %o = phi i5 %add_ln33, void %.split2, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1 %add_ln33 = add i5 %o, i5 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2 %icmp_ln33 = icmp_eq  i5 %o, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln33 = br i1 %icmp_ln33, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="5">
<![CDATA[
.split2:0 %zext_ln33 = zext i5 %o

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %wy_sum_addr_1 = getelementptr i32 %wy_sum, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="wy_sum_addr_1"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
.split2:4 %wy_sum_load = load i4 %wy_sum_addr_1

]]></Node>
<StgValue><ssdm name="wy_sum_load"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %b1_addr = getelementptr i32 %b1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="b1_addr"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
.split2:6 %b1_load = load i4 %b1_addr

]]></Node>
<StgValue><ssdm name="b1_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="400" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
.split2:4 %wy_sum_load = load i4 %wy_sum_addr_1

]]></Node>
<StgValue><ssdm name="wy_sum_load"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
.split2:6 %b1_load = load i4 %b1_addr

]]></Node>
<StgValue><ssdm name="b1_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="402" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="403" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="404" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="405" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="406" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="407" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tmp_2 = fcmp_olt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="408" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
.split2:8 %bitcast_ln9 = bitcast i32 %x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="409" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:9 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="32">
<![CDATA[
.split2:10 %trunc_ln9 = trunc i32 %bitcast_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:11 %icmp_ln9 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split2:12 %icmp_ln9_1 = icmp_eq  i23 %trunc_ln9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:13 %or_ln9 = or i1 %icmp_ln9_1, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tmp_2 = fcmp_olt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:15 %and_ln9 = and i1 %or_ln9, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:16 %select_ln9 = select i1 %and_ln9, i32 0, i32 %x_assign

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="417" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="418" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:17 %l1y_addr_1 = getelementptr i32 %l1y, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="l1y_addr_1"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split2:18 %store_ln35 = store i32 %select_ln9, i4 %l1y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.split2:19 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %y_addr = getelementptr i32 %y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1">
<![CDATA[
:1 %y_load = load i1 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="424" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1">
<![CDATA[
:1 %y_load = load i1 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln41 = bitcast i32 %y_load

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="427" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i5 %add_ln39, void %.split, i5 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="428" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_20 = phi i32 %add3, void %.split, i32 %bitcast_ln41, void

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="429" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln39 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln39 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="431" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln39 = br i1 %icmp_ln39, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %zext_ln39 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %w2_0_addr = getelementptr i32 %w2_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="w2_0_addr"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %w2_0_load = load i4 %w2_0_addr

]]></Node>
<StgValue><ssdm name="w2_0_load"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %l1y_addr_2 = getelementptr i32 %l1y, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="l1y_addr_2"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
.split:6 %l1y_load = load i4 %l1y_addr_2

]]></Node>
<StgValue><ssdm name="l1y_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="438" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %w2_0_load = load i4 %w2_0_addr

]]></Node>
<StgValue><ssdm name="w2_0_load"/></StgValue>
</operation>

<operation id="439" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
.split:6 %l1y_load = load i4 %l1y_addr_2

]]></Node>
<StgValue><ssdm name="l1y_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="440" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="441" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="442" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="443" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="444" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="445" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="446" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="447" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="448" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="450" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="451" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="452" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 0.027281

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="453" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 0.027281

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="454" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 0.027281

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="455" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 0.027281

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="456" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 0.027281

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="457" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln13 = bitcast i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="458" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %xor_ln13 = xor i32 %bitcast_ln13, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="459" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln13_1 = bitcast i32 %xor_ln13

]]></Node>
<StgValue><ssdm name="bitcast_ln13_1"/></StgValue>
</operation>

<operation id="460" st_id="58" stage="9" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="461" st_id="59" stage="8" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="462" st_id="60" stage="7" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="463" st_id="61" stage="6" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="464" st_id="62" stage="5" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="465" st_id="63" stage="4" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="466" st_id="64" stage="3" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="467" st_id="65" stage="2" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="468" st_id="66" stage="1" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="469" st_id="67" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="470" st_id="68" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="471" st_id="69" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="472" st_id="70" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="473" st_id="71" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="474" st_id="72" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="475" st_id="73" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="476" st_id="74" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="477" st_id="75" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="478" st_id="76" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="479" st_id="77" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="480" st_id="78" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="481" st_id="79" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="482" st_id="80" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="483" st_id="81" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="484" st_id="82" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="485" st_id="83" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="486" st_id="84" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="487" st_id="85" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="488" st_id="86" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="489" st_id="87" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="490" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln44 = bitcast i32 %div_i

]]></Node>
<StgValue><ssdm name="bitcast_ln44"/></StgValue>
</operation>

<operation id="491" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:8 %store_ln44 = store i32 %bitcast_ln44, i1 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="492" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0">
<![CDATA[
:9 %ret_ln45 = ret

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
