// Seed: 487018711
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2
);
  supply1  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  wire id_37;
  assign id_27 = 1;
endmodule
module module_0 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output supply0 module_1,
    output supply0 id_4,
    output supply1 id_5
);
  wire id_7;
  module_0(
      id_4, id_0, id_2
  );
endmodule
