<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › iop_sw_spu_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>iop_sw_spu_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_sw_spu_defs_h</span>
<span class="cp">#define __iop_sw_spu_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/guinness/iop_sw_spu.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:10:19 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile iop_sw_spu_defs.h ../../inst/io_proc/rtl/guinness/iop_sw_spu.r</span>
<span class="cm"> *      id: $Id: iop_sw_spu_defs.h,v 1.4 2005/04/24 18:31:05 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope iop_sw_spu */</span>

<span class="cm">/* Register rw_mc_ctrl, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">keep_owner</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span>        <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr_spu0_mem</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr_spu1_mem</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_mc_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_mc_ctrl 0</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_mc_ctrl 0</span>

<span class="cm">/* Register rw_mc_data, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_mc_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_mc_data 4</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_mc_data 4</span>

<span class="cm">/* Register rw_mc_addr, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_sw_spu_rw_mc_addr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_mc_addr 8</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_mc_addr 8</span>

<span class="cm">/* Register rs_mc_data, scope iop_sw_spu, type rs */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_sw_spu_rs_mc_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rs_mc_data 12</span>

<span class="cm">/* Register r_mc_data, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_sw_spu_r_mc_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_mc_data 16</span>

<span class="cm">/* Register r_mc_stat, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">busy_cpu</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">busy_mpu</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">busy_spu0</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">busy_spu1</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">owned_by_cpu</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">owned_by_mpu</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">owned_by_spu0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">owned_by_spu1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>        <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_r_mc_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_mc_stat 20</span>

<span class="cm">/* Register rw_bus0_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_clr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_clr_mask 24</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_clr_mask 24</span>

<span class="cm">/* Register rw_bus0_set_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_set_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_set_mask 28</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_set_mask 28</span>

<span class="cm">/* Register rw_bus0_oe_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_oe_clr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_oe_clr_mask 32</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_oe_clr_mask 32</span>

<span class="cm">/* Register rw_bus0_oe_set_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_oe_set_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_oe_set_mask 36</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_oe_set_mask 36</span>

<span class="cm">/* Register r_bus0_in, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_sw_spu_r_bus0_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_bus0_in 40</span>

<span class="cm">/* Register rw_bus1_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_clr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_clr_mask 44</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_clr_mask 44</span>

<span class="cm">/* Register rw_bus1_set_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_set_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_set_mask 48</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_set_mask 48</span>

<span class="cm">/* Register rw_bus1_oe_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_oe_clr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_oe_clr_mask 52</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_oe_clr_mask 52</span>

<span class="cm">/* Register rw_bus1_oe_set_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_oe_set_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_oe_set_mask 56</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_oe_set_mask 56</span>

<span class="cm">/* Register r_bus1_in, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_sw_spu_r_bus1_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_bus1_in 60</span>

<span class="cm">/* Register rw_gio_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_clr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_clr_mask 64</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_clr_mask 64</span>

<span class="cm">/* Register rw_gio_set_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_set_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_set_mask 68</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_set_mask 68</span>

<span class="cm">/* Register rw_gio_oe_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_oe_clr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_oe_clr_mask 72</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_oe_clr_mask 72</span>

<span class="cm">/* Register rw_gio_oe_set_mask, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_oe_set_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_oe_set_mask 76</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_oe_set_mask 76</span>

<span class="cm">/* Register r_gio_in, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_sw_spu_r_gio_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_gio_in 80</span>

<span class="cm">/* Register rw_bus0_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_clr_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_clr_mask_lo 84</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_clr_mask_lo 84</span>

<span class="cm">/* Register rw_bus0_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_clr_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_clr_mask_hi 88</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_clr_mask_hi 88</span>

<span class="cm">/* Register rw_bus0_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_set_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_set_mask_lo 92</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_set_mask_lo 92</span>

<span class="cm">/* Register rw_bus0_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus0_set_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus0_set_mask_hi 96</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus0_set_mask_hi 96</span>

<span class="cm">/* Register rw_bus1_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_clr_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_clr_mask_lo 100</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_clr_mask_lo 100</span>

<span class="cm">/* Register rw_bus1_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_clr_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_clr_mask_hi 104</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_clr_mask_hi 104</span>

<span class="cm">/* Register rw_bus1_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_set_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_set_mask_lo 108</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_set_mask_lo 108</span>

<span class="cm">/* Register rw_bus1_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_bus1_set_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_bus1_set_mask_hi 112</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_bus1_set_mask_hi 112</span>

<span class="cm">/* Register rw_gio_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_clr_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_clr_mask_lo 116</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_clr_mask_lo 116</span>

<span class="cm">/* Register rw_gio_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_clr_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_clr_mask_hi 120</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_clr_mask_hi 120</span>

<span class="cm">/* Register rw_gio_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_set_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_set_mask_lo 124</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_set_mask_lo 124</span>

<span class="cm">/* Register rw_gio_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_set_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_set_mask_hi 128</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_set_mask_hi 128</span>

<span class="cm">/* Register rw_gio_oe_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_oe_clr_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_oe_clr_mask_lo 132</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_oe_clr_mask_lo 132</span>

<span class="cm">/* Register rw_gio_oe_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_oe_clr_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_oe_clr_mask_hi 136</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_oe_clr_mask_hi 136</span>

<span class="cm">/* Register rw_gio_oe_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_oe_set_mask_lo</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_oe_set_mask_lo 140</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_oe_set_mask_lo 140</span>

<span class="cm">/* Register rw_gio_oe_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_gio_oe_set_mask_hi</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_gio_oe_set_mask_hi 144</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_gio_oe_set_mask_hi 144</span>

<span class="cm">/* Register rw_cpu_intr, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr8</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr9</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr10</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr11</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr12</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr13</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr14</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr15</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_cpu_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_cpu_intr 148</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_cpu_intr 148</span>

<span class="cm">/* Register r_cpu_intr, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr8</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr9</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr10</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr11</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr12</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr13</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr14</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr15</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_r_cpu_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_cpu_intr 152</span>

<span class="cm">/* Register r_hw_intr, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp0</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp1</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp2</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp3</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp4</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp5</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp6</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigger_grp7</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_grp0</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_grp1</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_grp2</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_grp3</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out0</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out0_extra</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_in0</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_in0_extra</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out1</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out1_extra</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_in1</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_in1_extra</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out0</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_in0</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out1</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_in1</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>          <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_r_hw_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_hw_intr 156</span>

<span class="cm">/* Register rw_mpu_intr, scope iop_sw_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr8</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr9</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr10</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr11</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr12</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr13</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr14</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr15</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_rw_mpu_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_rw_mpu_intr 160</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_spu_rw_mpu_intr 160</span>

<span class="cm">/* Register r_mpu_intr, scope iop_sw_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr0</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr1</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr2</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr3</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr4</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr5</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr6</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr7</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr8</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr9</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr10</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr11</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr12</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr13</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr14</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr15</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr1</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr2</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr3</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr4</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr5</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr6</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr7</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr8</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr9</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr10</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr11</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr12</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr13</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr14</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">other_spu_intr15</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_spu_r_mpu_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_spu_r_mpu_intr 164</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_iop_sw_spu_copy</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_no</span>                       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_nop</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rd</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_reg_copy</span>                 <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus0_clr_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus0_oe_clr_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus0_oe_set_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus0_set_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus1_clr_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus1_oe_clr_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus1_oe_set_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_bus1_set_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_gio_clr_mask_default</span>  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_gio_oe_clr_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_gio_oe_set_mask_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_rw_gio_set_mask_default</span>  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_set</span>                      <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_wr</span>                       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_spu_yes</span>                      <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __iop_sw_spu_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
