Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jan 26 22:12:12 2022
| Host         : JAMES-FLOOR4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xczu29dr
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   111 |
|    Minimum number of control sets                        |   111 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   111 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             419 |          105 |
| No           | No                    | Yes                    |              48 |           13 |
| No           | Yes                   | No                     |             237 |           68 |
| Yes          | No                    | No                     |             645 |          132 |
| Yes          | No                    | Yes                    |              65 |           11 |
| Yes          | Yes                   | No                     |             742 |          194 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                        Clock Signal                                                                                                        |                                                                                                                                                       Enable Signal                                                                                                                                                       |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int                             |                1 |              1 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                   |                1 |              3 |         3.00 |
|  m_axis_aclk                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  m_axis_aclk                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0lock_out[0]                                        |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                           | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int                             |                1 |              5 |         5.00 |
|  m_axis_aclk                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                2 |              5 |         2.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |         2.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  m_axis_aclk                                                                                                                                                                                                               | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                           | gtwizard_ultrascale_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                               |                1 |              7 |         7.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                         | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                           |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                5 |              9 |         1.80 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             11 |         1.83 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |             11 |         3.67 |
|  m_axis_aclk                                                                                                                                                                                                               | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                2 |             12 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             13 |         2.60 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             15 |         2.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                6 |             16 |         2.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             16 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                           |                2 |             16 |         8.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                5 |             16 |         3.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                7 |             16 |         2.29 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                9 |             20 |         2.22 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             22 |         2.75 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                9 |             27 |         3.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                       |                6 |             28 |         4.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                       |                9 |             29 |         3.22 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                3 |             29 |         9.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |               13 |             30 |         2.31 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |         1.45 |
|  m_axis_aclk                                                                                                                                                                                                               | top_level_block_wrapper_inst/top_level_block_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                2 |             32 |        16.00 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               26 |             32 |         1.23 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |         1.45 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               10 |             35 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               10 |             35 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               15 |             35 |         2.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |                9 |             39 |         4.33 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |               11 |             39 |         3.55 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               13 |             45 |         3.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |               14 |             45 |         3.21 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |             45 |         3.75 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               13 |             45 |         3.46 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               20 |             53 |         2.65 |
|  m_axis_aclk                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               15 |             63 |         4.20 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           | top_level_block_wrapper_inst/top_level_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                          |               19 |             64 |         3.37 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                       |               22 |             69 |         3.14 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                       |               24 |             69 |         2.88 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |               31 |             91 |         2.94 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             | top_level_block_wrapper_inst/top_level_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | top_level_block_wrapper_inst/top_level_block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                              |               26 |             91 |         3.50 |
|  top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               92 |            357 |         3.88 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


