=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 56 --> 2 (28 --> 1, 28 --> 1 )
[LOG] Average clause size reduction: 14 --> 0.5 (14 --> 0.5, 14 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 44 --> 2 (22 --> 1, 22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5, 11 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 283 --> 4 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1 )
[LOG] Average clause size reduction: 35.375 --> 0.5 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 219 --> 4 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1 )
[LOG] Average clause size reduction: 27.375 --> 0.5 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 682 --> 6 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1 )
[LOG] Average clause size reduction: 56.8333 --> 0.5 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 526 --> 6 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 43.8333 --> 0.5 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253 --> 8 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 78.3125 --> 0.5 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 965 --> 8 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 60.3125 --> 0.5 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1996 --> 10 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1 )
[LOG] Average clause size reduction: 99.8 --> 0.5 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1536 --> 10 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1 )
[LOG] Average clause size reduction: 76.8 --> 0.5 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2911 --> 12 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1 )
[LOG] Average clause size reduction: 121.292 --> 0.5 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 2239 --> 12 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1 )
[LOG] Average clause size reduction: 93.2917 --> 0.5 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 3998 --> 14 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1 )
[LOG] Average clause size reduction: 142.786 --> 0.5 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 3074 --> 14 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1 )
[LOG] Average clause size reduction: 109.786 --> 0.5 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 5257 --> 16 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 164.281 --> 0.5 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4041 --> 16 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1 )
[LOG] Average clause size reduction: 126.281 --> 0.5 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6688 --> 18 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1 )
[LOG] Average clause size reduction: 185.778 --> 0.5 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5140 --> 18 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1 )
[LOG] Average clause size reduction: 142.778 --> 0.5 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.16/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8291 --> 20 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1 )
[LOG] Average clause size reduction: 207.275 --> 0.5 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/1 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6371 --> 20 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1 )
[LOG] Average clause size reduction: 159.275 --> 0.5 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.46 sec (Real time) / 6.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.22 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1118.72 sec (Real time) / 1111.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1838.86 sec (Real time) / 1829.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9967.77 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.12 sec (Real time) / 2.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9969.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 983.44 sec (Real time) / 977.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9973.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.36 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.34/3 sec (0.44/1 sec, 0.41/0 sec, 1.22/2 sec, 0.15/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.81/2 sec (0.01/0.01 sec, 0.39/0.39 sec, 1.21/1.21 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.42/1 sec (0.42/0.42 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.36 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.54 sec (Real time) / 2.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.67 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.65/3 sec (0.25/0 sec, 0.83/1 sec, 1.28/2 sec, 0.16/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.32/3 sec (0.03/0.03 sec, 0.82/0.82 sec, 1.27/1.27 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.67 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.87 sec (Real time) / 2.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 2.19 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.18/2 sec (0.25/0 sec, 0.45/1 sec, 1.2/1 sec, 0.15/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.86/2 sec (0.02/0.02 sec, 0.44/0.44 sec, 1.19/1.19 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.19 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.37 sec (Real time) / 2.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 2.04 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.02/2 sec (0.19/0 sec, 0.4/0 sec, 1.17/1 sec, 0.15/1 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.76/2 sec (0.02/0.02 sec, 0.39/0.39 sec, 1.17/1.17 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.15/0 sec (0.15/0.15 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.04 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.23 sec (Real time) / 2.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 152.78 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 151.87/152 sec (13.41/13 sec, 91.93/92 sec, 24.84/25 sec, 9.63/10 sec, 2.6/3 sec, 1.4/1 sec, 2.09/2 sec, 0.98/1 sec, 0.83/1 sec, 0.78/1 sec, 0.75/1 sec, 0.74/0 sec, 0.79/0 sec, 0.78/1 sec, 0.32/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 135.76/135 sec (1.23/1.23 sec, 91.61/91.61 sec, 24.49/24.49 sec, 9.39/9.39 sec, 2.36/2.36 sec, 1.13/1.13 sec, 1.82/1.82 sec, 0.71/0.71 sec, 0.57/0.57 sec, 0.52/0.52 sec, 0.49/0.49 sec, 0.48/0.48 sec, 0.48/0.48 sec, 0.48/0.48 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.45/13 sec (11.45/11.45 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 152.78 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
Synthesis time: 152.98 sec (Real time) / 150.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 188.04 sec CPU time.
[LOG] Relation determinization time: 188 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 186.9/188 sec (9.58/10 sec, 93.21/93 sec, 40.47/40 sec, 26.29/27 sec, 6.11/6 sec, 2.23/2 sec, 2.36/3 sec, 1.07/1 sec, 0.88/1 sec, 0.77/1 sec, 0.78/0 sec, 0.8/1 sec, 0.79/1 sec, 0.78/1 sec, 0.78/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 174.13/175 sec (1.23/1.23 sec, 92.87/92.87 sec, 40.1/40.1 sec, 25.91/25.91 sec, 5.82/5.82 sec, 1.91/1.91 sec, 2.05/2.05 sec, 0.75/0.75 sec, 0.57/0.57 sec, 0.53/0.53 sec, 0.5/0.5 sec, 0.48/0.48 sec, 0.48/0.48 sec, 0.46/0.46 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 7.66/7 sec (7.66/7.66 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 188.04 sec CPU time.
[LOG] Overall execution time: 188 sec real time.
Synthesis time: 188.25 sec (Real time) / 185.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 154.73 sec CPU time.
[LOG] Relation determinization time: 155 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 153.75/155 sec (8.76/9 sec, 97.75/98 sec, 24.18/24 sec, 10.04/10 sec, 2.64/3 sec, 1.47/2 sec, 2.13/2 sec, 1.06/1 sec, 0.87/1 sec, 0.84/1 sec, 0.8/1 sec, 0.82/0 sec, 0.81/1 sec, 0.78/1 sec, 0.8/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 141.78/142 sec (1.36/1.36 sec, 97.42/97.42 sec, 23.81/23.81 sec, 9.67/9.67 sec, 2.37/2.37 sec, 1.15/1.15 sec, 1.8/1.8 sec, 0.72/0.72 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.5/0.5 sec, 0.48/0.48 sec, 0.49/0.49 sec, 0.47/0.47 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 6.65/6 sec (6.65/6.65 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 154.73 sec CPU time.
[LOG] Overall execution time: 155 sec real time.
Synthesis time: 154.94 sec (Real time) / 152.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 144.67 sec CPU time.
[LOG] Relation determinization time: 145 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 143.67/143 sec (7.43/8 sec, 90.3/90 sec, 24.47/25 sec, 9/9 sec, 2.7/2 sec, 1.45/1 sec, 2.17/2 sec, 0.99/1 sec, 0.83/1 sec, 0.83/1 sec, 0.8/1 sec, 0.78/1 sec, 0.77/1 sec, 0.78/0 sec, 0.37/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 132.67/132 sec (0.99/0.99 sec, 89.96/89.96 sec, 24.1/24.1 sec, 8.64/8.64 sec, 2.35/2.35 sec, 1.11/1.11 sec, 1.82/1.82 sec, 0.72/0.72 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.49/0.49 sec, 0.47/0.47 sec, 0.47/0.47 sec, 0.47/0.47 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.64/7 sec (5.64/5.64 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 144.67 sec CPU time.
[LOG] Overall execution time: 145 sec real time.
Synthesis time: 144.89 sec (Real time) / 142.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 839.83 sec CPU time.
[LOG] Relation determinization time: 841 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 830.4/834 sec (67.4/68 sec, 294.37/294 sec, 143.08/143 sec, 118.05/119 sec, 57.71/58 sec, 27.39/28 sec, 14.92/15 sec, 12.84/13 sec, 12.88/13 sec, 11.13/11 sec, 10.57/11 sec, 10.27/11 sec, 10.14/10 sec, 10.02/10 sec, 9.88/10 sec, 9.94/10 sec, 9.81/10 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 758.66/764 sec (16.43/16.43 sec, 292.8/292.8 sec, 141.66/141.66 sec, 116.72/116.72 sec, 56.4/56.4 sec, 25.99/25.99 sec, 13.67/13.67 sec, 11.6/11.6 sec, 11.63/11.63 sec, 9.87/9.87 sec, 9.36/9.36 sec, 9.05/9.05 sec, 8.88/8.88 sec, 8.76/8.76 sec, 8.64/8.64 sec, 8.6/8.6 sec, 8.6/8.6 sec )
[LOG] Total clause minimization time: 34.74/38 sec (34.74/34.74 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 839.83 sec CPU time.
[LOG] Overall execution time: 841 sec real time.
Synthesis time: 840.08 sec (Real time) / 810.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 762.53 sec CPU time.
[LOG] Relation determinization time: 762 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 753.44/752 sec (54.7/54 sec, 240.74/241 sec, 171.87/171 sec, 111.86/112 sec, 37.46/38 sec, 22.83/23 sec, 14.89/15 sec, 12.74/12 sec, 12.99/13 sec, 11.23/11 sec, 10.6/11 sec, 10.41/10 sec, 10.15/10 sec, 9.93/10 sec, 9.91/10 sec, 9.9/10 sec, 1.23/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 691.75/685 sec (12.84/12.84 sec, 239.2/239.2 sec, 170.64/170.64 sec, 110.77/110.77 sec, 36.38/36.38 sec, 21.77/21.77 sec, 13.71/13.71 sec, 11.52/11.52 sec, 11.62/11.62 sec, 9.95/9.95 sec, 9.36/9.36 sec, 9.17/9.17 sec, 8.89/8.89 sec, 8.69/8.69 sec, 8.62/8.62 sec, 8.61/8.61 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 29.24/28 sec (29.24/29.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 762.53 sec CPU time.
[LOG] Overall execution time: 762 sec real time.
Synthesis time: 762.79 sec (Real time) / 740.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 11
Synthesis time: 4854.82 sec (Real time) / 4283.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 5384.25 sec (Real time) / 4950.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 4498.20 sec (Real time) / 3999.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6084.43 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5864.46 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5818.52 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 4 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1 )
[LOG] Average clause size reduction: 12.875 --> 0.5 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1079 --> 8 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1 )
[LOG] Average clause size reduction: 67.4375 --> 0.5 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2289 --> 10 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1 )
[LOG] Average clause size reduction: 114.45 --> 0.5 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.06/1 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4046 --> 12 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1 )
[LOG] Average clause size reduction: 168.583 --> 0.5 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 6646 --> 14 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1 )
[LOG] Average clause size reduction: 237.357 --> 0.5 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.72 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.20 sec (Real time) / 7.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.11/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 10007 --> 16 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1 )
[LOG] Average clause size reduction: 312.719 --> 0.5 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.09 sec (Real time) / 10.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.34 sec (Real time) / 53.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.19/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 14075 --> 18 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1 )
[LOG] Average clause size reduction: 390.972 --> 0.5 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 74.72 sec (Real time) / 72.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1035.24 sec (Real time) / 1035.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.6 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.57/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.26/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 19847 --> 20 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1 )
[LOG] Average clause size reduction: 496.175 --> 0.5 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5 )
[LOG] Overall execution time: 0.6 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 158.43 sec (Real time) / 155.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3086.83 sec (Real time) / 3086.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.81 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.78/1 sec (0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.26/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.31/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 25118 --> 22 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1 )
[LOG] Average clause size reduction: 570.864 --> 0.5 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5 )
[LOG] Overall execution time: 0.81 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.11 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.06/0 sec (0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.42/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.42/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 33953 --> 24 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1 )
[LOG] Average clause size reduction: 707.354 --> 0.5 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5 )
[LOG] Overall execution time: 1.12 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.70 sec (Real time) / 1.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.37 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.33/1 sec (0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.07/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.52/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.52/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 40523 --> 26 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1 )
[LOG] Average clause size reduction: 779.288 --> 0.5 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5 )
[LOG] Overall execution time: 1.37 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.00 sec (Real time) / 1.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.88 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.84/2 sec (0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/1 sec, 0.06/0 sec, 0.08/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.73/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.72/0 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 52981 --> 28 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1 )
[LOG] Average clause size reduction: 946.089 --> 0.5 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5 )
[LOG] Overall execution time: 1.89 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.57 sec (Real time) / 2.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.17 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.12/2 sec (0.07/0 sec, 0.08/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.08/1 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.81/2 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.8/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 61519 --> 30 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1 )
[LOG] Average clause size reduction: 1025.32 --> 0.5 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5 )
[LOG] Overall execution time: 2.18 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.93 sec (Real time) / 2.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 2.84 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.74/3 sec (0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/1 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/1 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/1 sec, 0.09/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.03/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 1.05/1 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 80051 --> 32 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1 )
[LOG] Average clause size reduction: 1250.8 --> 0.5 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5 )
[LOG] Overall execution time: 2.85 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.71 sec (Real time) / 3.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.09/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.09/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/1 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/1 sec, 0.02/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.41/1 sec (0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.48 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.57/0 sec (0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.69 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.93 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.85/1 sec (0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.96 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.48/0 sec (0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.14/1 sec (0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/1 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 1.32 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.52 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.66 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.6/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.68 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 101 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 99 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.51/0 sec (0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.19/0 sec, 0.1/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 42 (12, 11, 5, 2, 9, 3 )
[LOG] Total clause computation time: 0.24/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.27/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.04/0.04 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 4366 --> 68 (1518 --> 19, 1240 --> 22, 440 --> 10, 108 --> 0, 856 --> 14, 204 --> 3 )
[LOG] Average clause size reduction: 103.952 --> 1.61905 (126.5 --> 1.58333, 112.727 --> 2, 88 --> 2, 54 --> 0, 95.1111 --> 1.55556, 68 --> 1 )
[LOG] Overall execution time: 0.52 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 265 5 21 1 235
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 3.11 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 198 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 197 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.05/3 sec (0.26/0 sec, 0.46/0 sec, 0.49/1 sec, 0.86/1 sec, 0.12/0 sec, 0.38/0 sec, 0.48/1 sec )
[LOG] Nr of iterations: 65 (13, 21, 6, 6, 5, 11, 3 )
[LOG] Total clause computation time: 1.07/1 sec (0.2/0.2 sec, 0.09/0.09 sec, 0.18/0.18 sec, 0.33/0.33 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 1.95/2 sec (0.06/0.06 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.52/0.52 sec, 0.07/0.07 sec, 0.28/0.28 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 8841 --> 146 (2124 --> 36, 3260 --> 65, 725 --> 7, 670 --> 11, 524 --> 6, 1290 --> 18, 248 --> 3 )
[LOG] Average clause size reduction: 136.015 --> 2.24615 (163.385 --> 2.76923, 155.238 --> 3.09524, 120.833 --> 1.16667, 111.667 --> 1.83333, 104.8 --> 1.2, 117.273 --> 1.63636, 82.6667 --> 1 )
[LOG] Overall execution time: 3.12 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.33 sec (Real time) / 3.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 403 6 24 1 367
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 4.49 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 301 new AND gates.
[LOG] Size before ABC: 341 AND gates.
[LOG] Size after ABC: 299 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.35/4 sec (0.29/0 sec, 0.43/1 sec, 0.47/0 sec, 0.42/0 sec, 0.39/1 sec, 0.32/0 sec, 1.35/2 sec, 0.51/0 sec, 0.17/0 sec )
[LOG] Nr of iterations: 91 (19, 23, 6, 4, 10, 6, 6, 14, 3 )
[LOG] Total clause computation time: 1.29/2 sec (0.12/0.12 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 3/2 sec (0.16/0.16 sec, 0.31/0.31 sec, 0.34/0.34 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.19/0.19 sec, 1.05/1.05 sec, 0.22/0.22 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 14831 --> 239 (3888 --> 55, 4444 --> 84, 895 --> 8, 489 --> 4, 1485 --> 20, 735 --> 12, 730 --> 20, 1885 --> 33, 280 --> 3 )
[LOG] Average clause size reduction: 162.978 --> 2.62637 (204.632 --> 2.89474, 193.217 --> 3.65217, 149.167 --> 1.33333, 122.25 --> 1, 148.5 --> 2, 122.5 --> 2, 121.667 --> 3.33333, 134.643 --> 2.35714, 93.3333 --> 1 )
[LOG] Overall execution time: 4.49 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.73 sec (Real time) / 4.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 544 7 27 1 503
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 14.23 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 362 new AND gates.
[LOG] Size before ABC: 431 AND gates.
[LOG] Size after ABC: 362 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.82/14 sec (1.04/1 sec, 2.11/2 sec, 1.35/2 sec, 1.04/1 sec, 1.07/1 sec, 2.1/2 sec, 1.58/2 sec, 1.1/1 sec, 1.6/1 sec, 0.83/1 sec )
[LOG] Nr of iterations: 123 (25, 25, 6, 10, 6, 5, 15, 7, 21, 3 )
[LOG] Total clause computation time: 4.53/5 sec (0.42/0.42 sec, 0.32/0.32 sec, 0.52/0.52 sec, 0.35/0.35 sec, 0.3/0.3 sec, 0.24/0.24 sec, 0.6/0.6 sec, 0.51/0.51 sec, 0.92/0.92 sec, 0.35/0.35 sec )
[LOG] Total clause minimization time: 9.17/9 sec (0.61/0.61 sec, 1.76/1.76 sec, 0.82/0.82 sec, 0.68/0.68 sec, 0.76/0.76 sec, 1.85/1.85 sec, 0.97/0.97 sec, 0.58/0.58 sec, 0.67/0.67 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 23766 --> 305 (6312 --> 70, 5928 --> 87, 1065 --> 6, 1890 --> 23, 935 --> 7, 704 --> 9, 2338 --> 41, 996 --> 14, 3280 --> 45, 318 --> 3 )
[LOG] Average clause size reduction: 193.22 --> 2.47967 (252.48 --> 2.8, 237.12 --> 3.48, 177.5 --> 1, 189 --> 2.3, 155.833 --> 1.16667, 140.8 --> 1.8, 155.867 --> 2.73333, 142.286 --> 2, 156.19 --> 2.14286, 106 --> 1 )
[LOG] Overall execution time: 14.23 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.51 sec (Real time) / 14.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.15 sec (Real time) / 2.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 652 8 30 1 604
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 43.49 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 779 new AND gates.
[LOG] Size before ABC: 948 AND gates.
[LOG] Size after ABC: 779 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.69/43 sec (1.02/1 sec, 1.13/2 sec, 2.58/2 sec, 3.08/3 sec, 3.27/4 sec, 2.45/2 sec, 2.68/3 sec, 3.52/3 sec, 2.83/3 sec, 5.17/5 sec, 7.42/8 sec, 7.54/7 sec )
[LOG] Nr of iterations: 230 (3, 3, 29, 7, 7, 9, 9, 30, 45, 56, 19, 13 )
[LOG] Total clause computation time: 13.39/15 sec (0.54/0.54 sec, 0.53/0.53 sec, 0.78/0.78 sec, 0.86/0.86 sec, 0.66/0.66 sec, 0.5/0.5 sec, 0.7/0.7 sec, 1.04/1.04 sec, 1.02/1.02 sec, 2.51/2.51 sec, 2.66/2.66 sec, 1.59/1.59 sec )
[LOG] Total clause minimization time: 29.04/28 sec (0.46/0.46 sec, 0.58/0.58 sec, 1.78/1.78 sec, 2.2/2.2 sec, 2.59/2.59 sec, 1.92/1.92 sec, 1.96/1.96 sec, 2.45/2.45 sec, 1.8/1.8 sec, 2.63/2.63 sec, 4.74/4.74 sec, 5.93/5.93 sec )
[LOG] Total clause size reduction: 46375 --> 799 (656 --> 2, 622 --> 2, 7476 --> 85, 1512 --> 9, 1434 --> 9, 1792 --> 13, 1712 --> 15, 7424 --> 109, 8404 --> 165, 9955 --> 311, 3240 --> 43, 2148 --> 36 )
[LOG] Average clause size reduction: 201.63 --> 3.47391 (218.667 --> 0.666667, 207.333 --> 0.666667, 257.793 --> 2.93103, 216 --> 1.28571, 204.857 --> 1.28571, 199.111 --> 1.44444, 190.222 --> 1.66667, 247.467 --> 3.63333, 186.756 --> 3.66667, 177.768 --> 5.55357, 170.526 --> 2.26316, 165.231 --> 2.76923 )
[LOG] Overall execution time: 43.49 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 43.80 sec (Real time) / 43.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.31 sec (Real time) / 5.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1117 9 33 1 1063
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 63.01 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 781 new AND gates.
[LOG] Size before ABC: 981 AND gates.
[LOG] Size after ABC: 780 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 61.86/62 sec (2.12/2 sec, 1.63/2 sec, 3.01/3 sec, 4.6/5 sec, 5.77/5 sec, 3.53/4 sec, 3.38/3 sec, 3.99/4 sec, 3.06/3 sec, 4.44/5 sec, 7.02/7 sec, 6.29/6 sec, 13.02/13 sec )
[LOG] Nr of iterations: 252 (3, 6, 23, 11, 10, 9, 11, 12, 31, 38, 40, 46, 12 )
[LOG] Total clause computation time: 23.59/26 sec (1.16/1.16 sec, 0.79/0.79 sec, 1.09/1.09 sec, 1.49/1.49 sec, 0.97/0.97 sec, 1.02/1.02 sec, 0.76/0.76 sec, 1.25/1.25 sec, 1.57/1.57 sec, 2.31/2.31 sec, 2.84/2.84 sec, 2.87/2.87 sec, 5.47/5.47 sec )
[LOG] Total clause minimization time: 37.95/36 sec (0.93/0.93 sec, 0.82/0.82 sec, 1.9/1.9 sec, 3.09/3.09 sec, 4.78/4.78 sec, 2.49/2.49 sec, 2.59/2.59 sec, 2.72/2.72 sec, 1.47/1.47 sec, 2.11/2.11 sec, 4.15/4.15 sec, 3.38/3.38 sec, 7.52/7.52 sec )
[LOG] Total clause size reduction: 55554 --> 813 (742 --> 3, 1750 --> 9, 6446 --> 58, 2830 --> 20, 2421 --> 17, 2040 --> 11, 2420 --> 13, 2563 --> 21, 8130 --> 116, 7659 --> 141, 7644 --> 151, 8775 --> 222, 2134 --> 31 )
[LOG] Average clause size reduction: 220.452 --> 3.22619 (247.333 --> 1, 291.667 --> 1.5, 280.261 --> 2.52174, 257.273 --> 1.81818, 242.1 --> 1.7, 226.667 --> 1.22222, 220 --> 1.18182, 213.583 --> 1.75, 262.258 --> 3.74194, 201.553 --> 3.71053, 191.1 --> 3.775, 190.761 --> 4.82609, 177.833 --> 2.58333 )
[LOG] Overall execution time: 63.01 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.32 sec (Real time) / 62.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.85 sec (Real time) / 6.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1161 10 35 1 1104
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 80.59 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 1122 new AND gates.
[LOG] Size before ABC: 1395 AND gates.
[LOG] Size after ABC: 1121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 79.11/79 sec (3.09/3 sec, 2.76/3 sec, 4.72/5 sec, 4.99/5 sec, 4.03/4 sec, 4.58/4 sec, 3.92/4 sec, 5.59/6 sec, 5.08/5 sec, 6.29/6 sec, 6.21/6 sec, 7.4/8 sec, 8.08/8 sec, 12.37/12 sec )
[LOG] Nr of iterations: 310 (2, 4, 26, 4, 5, 10, 10, 12, 29, 11, 30, 71, 87, 9 )
[LOG] Total clause computation time: 31.39/30 sec (1.28/1.28 sec, 1.28/1.28 sec, 1.5/1.5 sec, 1.3/1.3 sec, 1.11/1.11 sec, 0.99/0.99 sec, 0.94/0.94 sec, 1.02/1.02 sec, 2.91/2.91 sec, 1.38/1.38 sec, 3.55/3.55 sec, 3.51/3.51 sec, 4.55/4.55 sec, 6.07/6.07 sec )
[LOG] Total clause minimization time: 47.27/49 sec (1.78/1.78 sec, 1.45/1.45 sec, 3.19/3.19 sec, 3.66/3.66 sec, 2.89/2.89 sec, 3.56/3.56 sec, 2.95/2.95 sec, 4.54/4.54 sec, 2.14/2.14 sec, 4.89/4.89 sec, 2.63/2.63 sec, 3.86/3.86 sec, 3.48/3.48 sec, 6.25/6.25 sec )
[LOG] Total clause size reduction: 73324 --> 1203 (413 --> 1, 1164 --> 4, 8025 --> 67, 933 --> 4, 1188 --> 5, 2520 --> 12, 2403 --> 12, 2904 --> 15, 8596 --> 112, 2420 --> 14, 8584 --> 121, 14630 --> 361, 17888 --> 451, 1656 --> 24 )
[LOG] Average clause size reduction: 236.529 --> 3.88065 (206.5 --> 0.5, 291 --> 1, 308.654 --> 2.57692, 233.25 --> 1, 237.6 --> 1, 252 --> 1.2, 240.3 --> 1.2, 242 --> 1.25, 296.414 --> 3.86207, 220 --> 1.27273, 286.133 --> 4.03333, 206.056 --> 5.08451, 205.609 --> 5.18391, 184 --> 2.66667 )
[LOG] Overall execution time: 80.59 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.97 sec (Real time) / 79.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.23 sec (Real time) / 11.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1544 11 37 1 1483
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 436.57 sec CPU time.
[LOG] Relation determinization time: 437 sec real time.
[LOG] Final circuit size: 1029 new AND gates.
[LOG] Size before ABC: 1232 AND gates.
[LOG] Size after ABC: 1027 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 430.84/431 sec (24.08/24 sec, 16.14/16 sec, 29.61/30 sec, 22.04/22 sec, 24.05/24 sec, 23.62/24 sec, 22.94/23 sec, 25.59/25 sec, 83.84/84 sec, 28.22/28 sec, 20.52/21 sec, 33.07/33 sec, 23.41/23 sec, 28.03/28 sec, 25.68/26 sec )
[LOG] Nr of iterations: 306 (2, 4, 24, 5, 3, 9, 6, 14, 44, 4, 41, 6, 61, 49, 34 )
[LOG] Total clause computation time: 110.26/111 sec (9.44/9.44 sec, 6.91/6.91 sec, 5.1/5.1 sec, 4.01/4.01 sec, 4.39/4.39 sec, 3.75/3.75 sec, 3.72/3.72 sec, 4.38/4.38 sec, 13.3/13.3 sec, 3.79/3.79 sec, 9.29/9.29 sec, 5.66/5.66 sec, 13.51/13.51 sec, 11.89/11.89 sec, 11.12/11.12 sec )
[LOG] Total clause minimization time: 319.42/320 sec (14.57/14.57 sec, 9.16/9.16 sec, 24.43/24.43 sec, 17.95/17.95 sec, 19.59/19.59 sec, 19.8/19.8 sec, 19.15/19.15 sec, 21.14/21.14 sec, 70.45/70.45 sec, 24.35/24.35 sec, 11.13/11.13 sec, 27.34/27.34 sec, 9.8/9.8 sec, 16.07/16.07 sec, 14.49/14.49 sec )
[LOG] Total clause size reduction: 79673 --> 1021 (463 --> 1, 1302 --> 7, 8441 --> 68, 1420 --> 5, 706 --> 3, 2680 --> 12, 1660 --> 7, 3978 --> 29, 12685 --> 187, 843 --> 4, 11280 --> 144, 1335 --> 9, 14040 --> 286, 11184 --> 178, 7656 --> 81 )
[LOG] Average clause size reduction: 260.369 --> 3.3366 (231.5 --> 0.5, 325.5 --> 1.75, 351.708 --> 2.83333, 284 --> 1, 235.333 --> 1, 297.778 --> 1.33333, 276.667 --> 1.16667, 284.143 --> 2.07143, 288.295 --> 4.25, 210.75 --> 1, 275.122 --> 3.5122, 222.5 --> 1.5, 230.164 --> 4.68852, 228.245 --> 3.63265, 225.176 --> 2.38235 )
[LOG] Overall execution time: 436.59 sec CPU time.
[LOG] Overall execution time: 437 sec real time.
Synthesis time: 436.91 sec (Real time) / 434.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.16 sec (Real time) / 11.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1500 12 40 1 1435
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 154 sec CPU time.
[LOG] Relation determinization time: 154 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 1698 AND gates.
[LOG] Size after ABC: 1379 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 152.08/152 sec (3.01/3 sec, 3.45/3 sec, 4.86/5 sec, 5.26/5 sec, 5.8/6 sec, 5.44/6 sec, 7.39/7 sec, 6.97/7 sec, 9.29/9 sec, 7.6/8 sec, 15.36/15 sec, 6.06/6 sec, 9.24/10 sec, 14.96/15 sec, 19.19/19 sec, 14.82/15 sec, 13.38/13 sec )
[LOG] Nr of iterations: 404 (3, 4, 22, 7, 7, 16, 11, 17, 48, 4, 44, 14, 14, 90, 46, 41, 16 )
[LOG] Total clause computation time: 51.45/51 sec (1.11/1.11 sec, 1.85/1.85 sec, 2.01/2.01 sec, 2.34/2.34 sec, 1.77/1.77 sec, 1.5/1.5 sec, 1.89/1.89 sec, 2.91/2.91 sec, 2.76/2.76 sec, 2.09/2.09 sec, 4.33/4.33 sec, 1.66/1.66 sec, 1.65/1.65 sec, 6.36/6.36 sec, 7.08/7.08 sec, 6/6 sec, 4.14/4.14 sec )
[LOG] Total clause minimization time: 99.88/101 sec (1.87/1.87 sec, 1.56/1.56 sec, 2.79/2.79 sec, 2.88/2.88 sec, 4/4 sec, 3.9/3.9 sec, 5.46/5.46 sec, 4.02/4.02 sec, 6.49/6.49 sec, 5.47/5.47 sec, 10.97/10.97 sec, 4.36/4.36 sec, 7.55/7.55 sec, 8.53/8.53 sec, 12.07/12.07 sec, 8.77/8.77 sec, 9.19/9.19 sec )
[LOG] Total clause size reduction: 118677 --> 1456 (1052 --> 3, 1479 --> 7, 8946 --> 49, 2448 --> 10, 2340 --> 7, 5580 --> 22, 3580 --> 14, 5440 --> 30, 18565 --> 200, 945 --> 4, 13545 --> 179, 3809 --> 18, 3679 --> 14, 22339 --> 569, 11250 --> 170, 9960 --> 114, 3720 --> 46 )
[LOG] Average clause size reduction: 293.755 --> 3.60396 (350.667 --> 1, 369.75 --> 1.75, 406.636 --> 2.22727, 349.714 --> 1.42857, 334.286 --> 1, 348.75 --> 1.375, 325.455 --> 1.27273, 320 --> 1.76471, 386.771 --> 4.16667, 236.25 --> 1, 307.841 --> 4.06818, 272.071 --> 1.28571, 262.786 --> 1, 248.211 --> 6.32222, 244.565 --> 3.69565, 242.927 --> 2.78049, 232.5 --> 2.875 )
[LOG] Overall execution time: 154.01 sec CPU time.
[LOG] Overall execution time: 154 sec real time.
Synthesis time: 154.41 sec (Real time) / 151.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.97 sec (Real time) / 13.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1915 13 43 1 1842
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 205.68 sec CPU time.
[LOG] Relation determinization time: 206 sec real time.
[LOG] Final circuit size: 1626 new AND gates.
[LOG] Size before ABC: 2050 AND gates.
[LOG] Size after ABC: 1624 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 203.18/203 sec (6.82/6 sec, 8.19/9 sec, 6.44/6 sec, 7.73/8 sec, 6.03/6 sec, 9.76/10 sec, 7.06/7 sec, 8.46/8 sec, 16.87/17 sec, 7.77/8 sec, 8.52/8 sec, 8.16/8 sec, 7.43/8 sec, 7.97/8 sec, 20/20 sec, 23.06/23 sec, 21.5/21 sec, 21.41/22 sec )
[LOG] Nr of iterations: 491 (2, 2, 22, 14, 12, 11, 9, 19, 62, 10, 48, 24, 26, 27, 85, 74, 26, 18 )
[LOG] Total clause computation time: 82.47/84 sec (1.86/1.86 sec, 3.72/3.72 sec, 2.71/2.71 sec, 4.16/4.16 sec, 2.28/2.28 sec, 6.06/6.06 sec, 2.59/2.59 sec, 3.99/3.99 sec, 5.67/5.67 sec, 2.25/2.25 sec, 3.82/3.82 sec, 3.58/3.58 sec, 2.34/2.34 sec, 2.14/2.14 sec, 7.55/7.55 sec, 11.05/11.05 sec, 8.71/8.71 sec, 7.99/7.99 sec )
[LOG] Total clause minimization time: 119.72/119 sec (4.92/4.92 sec, 4.43/4.43 sec, 3.66/3.66 sec, 3.52/3.52 sec, 3.71/3.71 sec, 3.65/3.65 sec, 4.42/4.42 sec, 4.42/4.42 sec, 11.16/11.16 sec, 5.47/5.47 sec, 4.64/4.64 sec, 4.52/4.52 sec, 5.03/5.03 sec, 5.78/5.78 sec, 12.37/12.37 sec, 11.93/11.93 sec, 12.74/12.74 sec, 13.35/13.35 sec )
[LOG] Total clause size reduction: 151562 --> 1773 (561 --> 1, 524 --> 1, 9555 --> 57, 5720 --> 26, 4686 --> 21, 4070 --> 16, 3136 --> 11, 6750 --> 34, 21960 --> 280, 3123 --> 12, 16215 --> 190, 7452 --> 56, 7475 --> 32, 7774 --> 34, 22260 --> 485, 19272 --> 387, 6575 --> 76, 4454 --> 54 )
[LOG] Average clause size reduction: 308.68 --> 3.611 (280.5 --> 0.5, 262 --> 0.5, 434.318 --> 2.59091, 408.571 --> 1.85714, 390.5 --> 1.75, 370 --> 1.45455, 348.444 --> 1.22222, 355.263 --> 1.78947, 354.194 --> 4.51613, 312.3 --> 1.2, 337.812 --> 3.95833, 310.5 --> 2.33333, 287.5 --> 1.23077, 287.926 --> 1.25926, 261.882 --> 5.70588, 260.432 --> 5.22973, 252.885 --> 2.92308, 247.444 --> 3 )
[LOG] Overall execution time: 205.68 sec CPU time.
[LOG] Overall execution time: 206 sec real time.
Synthesis time: 206.12 sec (Real time) / 202.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.26 sec (Real time) / 33.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2195 14 45 1 2120
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 251.61 sec CPU time.
[LOG] Relation determinization time: 252 sec real time.
[LOG] Final circuit size: 1020 new AND gates.
[LOG] Size before ABC: 1233 AND gates.
[LOG] Size after ABC: 1020 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 248.6/249 sec (8.32/9 sec, 8.47/8 sec, 5.75/6 sec, 12.17/12 sec, 9.83/10 sec, 7.57/8 sec, 12.15/12 sec, 13.04/13 sec, 12.39/12 sec, 14.89/15 sec, 16.12/16 sec, 15.91/16 sec, 8.64/9 sec, 14.56/14 sec, 11.24/12 sec, 14.62/14 sec, 11.6/12 sec, 26.85/27 sec, 24.48/24 sec )
[LOG] Nr of iterations: 359 (9, 10, 3, 39, 36, 8, 10, 13, 6, 17, 13, 17, 21, 16, 10, 18, 72, 21, 20 )
[LOG] Total clause computation time: 101.54/101 sec (5.23/5.23 sec, 5.32/5.32 sec, 1.75/1.75 sec, 3.01/3.01 sec, 5.9/5.9 sec, 4.12/4.12 sec, 5.07/5.07 sec, 4.44/4.44 sec, 4.41/4.41 sec, 5.75/5.75 sec, 7.44/7.44 sec, 6.36/6.36 sec, 2.93/2.93 sec, 4.13/4.13 sec, 3.55/3.55 sec, 4.94/4.94 sec, 5.87/5.87 sec, 10.75/10.75 sec, 10.57/10.57 sec )
[LOG] Total clause minimization time: 145.84/148 sec (3.03/3.03 sec, 3.09/3.09 sec, 3.95/3.95 sec, 9.1/9.1 sec, 3.88/3.88 sec, 3.39/3.39 sec, 7.03/7.03 sec, 8.53/8.53 sec, 7.92/7.92 sec, 9.07/9.07 sec, 8.61/8.61 sec, 9.49/9.49 sec, 5.65/5.65 sec, 10.37/10.37 sec, 7.63/7.63 sec, 9.62/9.62 sec, 5.66/5.66 sec, 16.01/16.01 sec, 13.81/13.81 sec )
[LOG] Total clause size reduction: 129682 --> 965 (4272 --> 10, 4797 --> 15, 1204 --> 2, 21356 --> 148, 19005 --> 151, 2947 --> 9, 3690 --> 13, 4752 --> 17, 1905 --> 8, 6016 --> 28, 4332 --> 23, 5712 --> 25, 6480 --> 35, 4620 --> 28, 2646 --> 28, 5032 --> 25, 20093 --> 269, 5560 --> 73, 5263 --> 58 )
[LOG] Average clause size reduction: 361.231 --> 2.68802 (474.667 --> 1.11111, 479.7 --> 1.5, 401.333 --> 0.666667, 547.59 --> 3.79487, 527.917 --> 4.19444, 368.375 --> 1.125, 369 --> 1.3, 365.538 --> 1.30769, 317.5 --> 1.33333, 353.882 --> 1.64706, 333.231 --> 1.76923, 336 --> 1.47059, 308.571 --> 1.66667, 288.75 --> 1.75, 264.6 --> 2.8, 279.556 --> 1.38889, 279.069 --> 3.73611, 264.762 --> 3.47619, 263.15 --> 2.9 )
[LOG] Overall execution time: 251.61 sec CPU time.
[LOG] Overall execution time: 252 sec real time.
Synthesis time: 251.99 sec (Real time) / 249.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.22 sec (Real time) / 8.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1632 15 47 1 1551
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 165.07 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 1380 new AND gates.
[LOG] Size before ABC: 1638 AND gates.
[LOG] Size after ABC: 1380 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 162.8/163 sec (6.31/7 sec, 3.58/3 sec, 4.37/5 sec, 8.67/8 sec, 6.71/7 sec, 6.98/7 sec, 6.68/7 sec, 7.65/7 sec, 6.8/7 sec, 7.12/7 sec, 7.93/8 sec, 6.77/7 sec, 6.57/7 sec, 7.13/7 sec, 7.2/7 sec, 8.78/9 sec, 8.49/8 sec, 6.86/7 sec, 21.28/21 sec, 16.92/17 sec )
[LOG] Nr of iterations: 433 (11, 5, 3, 32, 36, 9, 11, 12, 8, 14, 18, 11, 18, 6, 25, 11, 125, 44, 19, 15 )
[LOG] Total clause computation time: 70.64/73 sec (4.18/4.18 sec, 1.95/1.95 sec, 0.66/0.66 sec, 2.95/2.95 sec, 2.92/2.92 sec, 2.87/2.87 sec, 2.81/2.81 sec, 2.62/2.62 sec, 2.57/2.57 sec, 2.85/2.85 sec, 3.39/3.39 sec, 2.22/2.22 sec, 3.07/3.07 sec, 2.81/2.81 sec, 4.88/4.88 sec, 3.18/3.18 sec, 4.62/4.62 sec, 2.26/2.26 sec, 8.85/8.85 sec, 8.98/8.98 sec )
[LOG] Total clause minimization time: 91.22/89 sec (2.08/2.08 sec, 1.59/1.59 sec, 3.68/3.68 sec, 5.68/5.68 sec, 3.74/3.74 sec, 4.04/4.04 sec, 3.83/3.83 sec, 4.99/4.99 sec, 4.19/4.19 sec, 4.21/4.21 sec, 4.5/4.5 sec, 4.51/4.51 sec, 3.44/3.44 sec, 4.28/4.28 sec, 2.26/2.26 sec, 5.55/5.55 sec, 3.81/3.81 sec, 4.56/4.56 sec, 12.38/12.38 sec, 7.9/7.9 sec )
[LOG] Total clause size reduction: 157794 --> 1361 (5620 --> 17, 2244 --> 5, 1272 --> 2, 18445 --> 135, 20300 --> 159, 3592 --> 10, 4360 --> 15, 4653 --> 17, 2849 --> 9, 5109 --> 44, 6443 --> 23, 3670 --> 17, 5967 --> 25, 1740 --> 11, 8256 --> 48, 3180 --> 24, 38068 --> 523, 12728 --> 145, 5238 --> 81, 4060 --> 51 )
[LOG] Average clause size reduction: 364.42 --> 3.14319 (510.909 --> 1.54545, 448.8 --> 1, 424 --> 0.666667, 576.406 --> 4.21875, 563.889 --> 4.41667, 399.111 --> 1.11111, 396.364 --> 1.36364, 387.75 --> 1.41667, 356.125 --> 1.125, 364.929 --> 3.14286, 357.944 --> 1.27778, 333.636 --> 1.54545, 331.5 --> 1.38889, 290 --> 1.83333, 330.24 --> 1.92, 289.091 --> 2.18182, 304.544 --> 4.184, 289.273 --> 3.29545, 275.684 --> 4.26316, 270.667 --> 3.4 )
[LOG] Overall execution time: 165.07 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 165.51 sec (Real time) / 163.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.22 sec (Real time) / 13.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2026 16 49 1 1941
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 283.65 sec CPU time.
[LOG] Relation determinization time: 284 sec real time.
[LOG] Final circuit size: 1620 new AND gates.
[LOG] Size before ABC: 1974 AND gates.
[LOG] Size after ABC: 1619 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 280.26/280 sec (10.39/10 sec, 10.44/11 sec, 9.51/9 sec, 19.49/20 sec, 8.08/8 sec, 10.91/11 sec, 10.34/10 sec, 8.89/9 sec, 8.85/9 sec, 12.05/12 sec, 10.61/11 sec, 10.87/10 sec, 10.04/11 sec, 11.56/11 sec, 13.2/13 sec, 10.57/11 sec, 19.34/19 sec, 10.95/11 sec, 10.49/11 sec, 28.77/28 sec, 34.91/35 sec )
[LOG] Nr of iterations: 544 (8, 6, 3, 35, 22, 8, 11, 7, 13, 12, 15, 18, 18, 11, 21, 24, 124, 49, 58, 31, 50 )
[LOG] Total clause computation time: 109.57/109 sec (4.01/4.01 sec, 6.35/6.35 sec, 1.66/1.66 sec, 4.02/4.02 sec, 4.34/4.34 sec, 4.8/4.8 sec, 3.27/3.27 sec, 3.1/3.1 sec, 2.87/2.87 sec, 5.85/5.85 sec, 4.56/4.56 sec, 4.35/4.35 sec, 4.09/4.09 sec, 4.88/4.88 sec, 4.8/4.8 sec, 6.47/6.47 sec, 9.46/9.46 sec, 5.8/5.8 sec, 3.2/3.2 sec, 11.08/11.08 sec, 10.61/10.61 sec )
[LOG] Total clause minimization time: 169.25/169 sec (6.32/6.32 sec, 4.03/4.03 sec, 7.78/7.78 sec, 15.4/15.4 sec, 3.68/3.68 sec, 6.04/6.04 sec, 7.01/7.01 sec, 5.72/5.72 sec, 5.92/5.92 sec, 6.14/6.14 sec, 5.99/5.99 sec, 6.46/6.46 sec, 5.89/5.89 sec, 6.62/6.62 sec, 8.34/8.34 sec, 4.05/4.05 sec, 9.77/9.77 sec, 5.07/5.07 sec, 7.21/7.21 sec, 17.6/17.6 sec, 24.21/24.21 sec )
[LOG] Total clause size reduction: 197610 --> 1661 (4207 --> 8, 3000 --> 7, 1362 --> 3, 21590 --> 121, 12915 --> 97, 3311 --> 9, 4610 --> 19, 2682 --> 10, 5184 --> 19, 4598 --> 19, 5642 --> 22, 6630 --> 27, 6341 --> 28, 3610 --> 27, 7080 --> 35, 7843 --> 38, 40713 --> 601, 15120 --> 127, 17442 --> 183, 9030 --> 109, 14700 --> 152 )
[LOG] Average clause size reduction: 363.254 --> 3.05331 (525.875 --> 1, 500 --> 1.16667, 454 --> 1, 616.857 --> 3.45714, 587.045 --> 4.40909, 413.875 --> 1.125, 419.091 --> 1.72727, 383.143 --> 1.42857, 398.769 --> 1.46154, 383.167 --> 1.58333, 376.133 --> 1.46667, 368.333 --> 1.5, 352.278 --> 1.55556, 328.182 --> 2.45455, 337.143 --> 1.66667, 326.792 --> 1.58333, 328.331 --> 4.84677, 308.571 --> 2.59184, 300.724 --> 3.15517, 291.29 --> 3.51613, 294 --> 3.04 )
[LOG] Overall execution time: 283.67 sec CPU time.
[LOG] Overall execution time: 284 sec real time.
Synthesis time: 284.15 sec (Real time) / 280.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.69 sec (Real time) / 22.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2310 17 51 1 2222
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 363.48 sec CPU time.
[LOG] Relation determinization time: 364 sec real time.
[LOG] Final circuit size: 1505 new AND gates.
[LOG] Size before ABC: 1884 AND gates.
[LOG] Size after ABC: 1504 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 359.24/359 sec (9/9 sec, 11.39/11 sec, 15.3/15 sec, 19.1/19 sec, 12.54/13 sec, 14.07/14 sec, 12.47/12 sec, 13.13/14 sec, 13.04/13 sec, 15.78/15 sec, 15.8/16 sec, 13.78/14 sec, 12.46/12 sec, 13.96/14 sec, 9.13/10 sec, 15.76/15 sec, 25.97/26 sec, 18.77/19 sec, 16.13/16 sec, 16.18/16 sec, 27.42/28 sec, 38.06/38 sec )
[LOG] Nr of iterations: 503 (8, 4, 2, 41, 28, 9, 14, 9, 7, 13, 17, 15, 22, 12, 15, 10, 111, 40, 57, 14, 30, 25 )
[LOG] Total clause computation time: 149.74/149 sec (4.38/4.38 sec, 6.22/6.22 sec, 2.28/2.28 sec, 5.23/5.23 sec, 5.42/5.42 sec, 5.99/5.99 sec, 5.93/5.93 sec, 5.39/5.39 sec, 5.12/5.12 sec, 8.37/8.37 sec, 8.29/8.29 sec, 4.82/4.82 sec, 4.71/4.71 sec, 4.35/4.35 sec, 3.15/3.15 sec, 9.02/9.02 sec, 12/12 sec, 7.33/7.33 sec, 4.3/4.3 sec, 6.74/6.74 sec, 13.74/13.74 sec, 16.96/16.96 sec )
[LOG] Total clause minimization time: 207.88/206 sec (4.54/4.54 sec, 5.1/5.1 sec, 12.95/12.95 sec, 13.81/13.81 sec, 7.05/7.05 sec, 8.01/8.01 sec, 6.46/6.46 sec, 7.66/7.66 sec, 7.85/7.85 sec, 7.35/7.35 sec, 7.44/7.44 sec, 8.89/8.89 sec, 7.7/7.7 sec, 9.53/9.53 sec, 5.91/5.91 sec, 6.66/6.66 sec, 13.87/13.87 sec, 11.36/11.36 sec, 11.76/11.76 sec, 9.37/9.37 sec, 13.59/13.59 sec, 21.02/21.02 sec )
[LOG] Total clause size reduction: 203203 --> 1559 (4452 --> 10, 1932 --> 4, 722 --> 1, 27040 --> 137, 17793 --> 105, 4080 --> 17, 6474 --> 21, 3872 --> 10, 2808 --> 8, 5556 --> 20, 7168 --> 26, 6104 --> 19, 8589 --> 27, 4367 --> 30, 5320 --> 45, 3393 --> 23, 40040 --> 554, 13572 --> 111, 18760 --> 187, 4225 --> 49, 9280 --> 93, 7656 --> 62 )
[LOG] Average clause size reduction: 403.982 --> 3.0994 (556.5 --> 1.25, 483 --> 1, 361 --> 0.5, 659.512 --> 3.34146, 635.464 --> 3.75, 453.333 --> 1.88889, 462.429 --> 1.5, 430.222 --> 1.11111, 401.143 --> 1.14286, 427.385 --> 1.53846, 421.647 --> 1.52941, 406.933 --> 1.26667, 390.409 --> 1.22727, 363.917 --> 2.5, 354.667 --> 3, 339.3 --> 2.3, 360.721 --> 4.99099, 339.3 --> 2.775, 329.123 --> 3.2807, 301.786 --> 3.5, 309.333 --> 3.1, 306.24 --> 2.48 )
[LOG] Overall execution time: 363.49 sec CPU time.
[LOG] Overall execution time: 364 sec real time.
Synthesis time: 363.94 sec (Real time) / 359.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.15 sec (Real time) / 19.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2236 18 53 1 2144
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 362.4 sec CPU time.
[LOG] Relation determinization time: 363 sec real time.
[LOG] Final circuit size: 1994 new AND gates.
[LOG] Size before ABC: 2478 AND gates.
[LOG] Size after ABC: 1993 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 357.95/357 sec (12.8/12 sec, 9.05/9 sec, 13.13/14 sec, 20.66/20 sec, 26.47/27 sec, 12.26/12 sec, 14.62/15 sec, 12.23/12 sec, 12.1/12 sec, 12.35/12 sec, 15.38/16 sec, 13.16/13 sec, 12.02/12 sec, 13.57/14 sec, 12.7/12 sec, 13.43/14 sec, 20.18/20 sec, 13.71/14 sec, 10.55/10 sec, 14.8/15 sec, 14.19/14 sec, 22.3/22 sec, 36.29/36 sec )
[LOG] Nr of iterations: 603 (8, 5, 2, 36, 20, 9, 11, 12, 8, 21, 10, 14, 20, 28, 10, 17, 115, 48, 53, 31, 14, 90, 21 )
[LOG] Total clause computation time: 156.26/150 sec (8.43/8.43 sec, 4.48/4.48 sec, 1.61/1.61 sec, 4.33/4.33 sec, 11.07/11.07 sec, 5.92/5.92 sec, 5.77/5.77 sec, 5.6/5.6 sec, 5.15/5.15 sec, 8.63/8.63 sec, 6.41/6.41 sec, 7.43/7.43 sec, 4.6/4.6 sec, 5.7/5.7 sec, 4.27/4.27 sec, 5.52/5.52 sec, 10.42/10.42 sec, 6.42/6.42 sec, 3.23/3.23 sec, 6.29/6.29 sec, 5.16/5.16 sec, 10.91/10.91 sec, 18.91/18.91 sec )
[LOG] Total clause minimization time: 200.06/205 sec (4.32/4.32 sec, 4.5/4.5 sec, 11.47/11.47 sec, 16.26/16.26 sec, 15.33/15.33 sec, 6.26/6.26 sec, 8.78/8.78 sec, 6.57/6.57 sec, 6.89/6.89 sec, 3.65/3.65 sec, 8.9/8.9 sec, 5.67/5.67 sec, 7.36/7.36 sec, 7.8/7.8 sec, 8.36/8.36 sec, 7.84/7.84 sec, 9.68/9.68 sec, 7.22/7.22 sec, 7.24/7.24 sec, 8.43/8.43 sec, 8.96/8.96 sec, 11.3/11.3 sec, 17.27/17.27 sec )
[LOG] Total clause size reduction: 252444 --> 2142 (4760 --> 8, 2752 --> 8, 772 --> 1, 25340 --> 124, 13490 --> 79, 4328 --> 11, 5270 --> 17, 5654 --> 19, 3493 --> 10, 9880 --> 51, 4311 --> 16, 6188 --> 20, 8341 --> 37, 11475 --> 53, 3672 --> 18, 6464 --> 29, 48222 --> 610, 17719 --> 127, 18928 --> 197, 10470 --> 65, 4420 --> 51, 29815 --> 526, 6680 --> 65 )
[LOG] Average clause size reduction: 418.647 --> 3.55224 (595 --> 1, 550.4 --> 1.6, 386 --> 0.5, 703.889 --> 3.44444, 674.5 --> 3.95, 480.889 --> 1.22222, 479.091 --> 1.54545, 471.167 --> 1.58333, 436.625 --> 1.25, 470.476 --> 2.42857, 431.1 --> 1.6, 442 --> 1.42857, 417.05 --> 1.85, 409.821 --> 1.89286, 367.2 --> 1.8, 380.235 --> 1.70588, 419.322 --> 5.30435, 369.146 --> 2.64583, 357.132 --> 3.71698, 337.742 --> 2.09677, 315.714 --> 3.64286, 331.278 --> 5.84444, 318.095 --> 3.09524 )
[LOG] Overall execution time: 362.4 sec CPU time.
[LOG] Overall execution time: 363 sec real time.
Synthesis time: 362.92 sec (Real time) / 359.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.50 sec (Real time) / 54.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2775 19 55 1 2679
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 388.5 sec CPU time.
[LOG] Relation determinization time: 389 sec real time.
[LOG] Final circuit size: 1484 new AND gates.
[LOG] Size before ABC: 1729 AND gates.
[LOG] Size after ABC: 1483 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 383.29/383 sec (12.84/13 sec, 14.41/14 sec, 18.23/18 sec, 24.54/25 sec, 13.18/13 sec, 13.63/14 sec, 16.04/16 sec, 12.34/12 sec, 16.05/16 sec, 14.99/15 sec, 15.39/16 sec, 14.74/14 sec, 13.62/14 sec, 12.02/12 sec, 14.64/15 sec, 8.34/8 sec, 26.96/27 sec, 17.43/17 sec, 15.64/16 sec, 13.31/13 sec, 13.07/14 sec, 18.8/18 sec, 21.57/22 sec, 21.51/21 sec )
[LOG] Nr of iterations: 478 (7, 11, 2, 28, 31, 9, 8, 7, 10, 13, 16, 10, 13, 13, 26, 17, 50, 9, 55, 28, 11, 10, 48, 46 )
[LOG] Total clause computation time: 171.04/170 sec (7.42/7.42 sec, 8.64/8.64 sec, 2.95/2.95 sec, 5.64/5.64 sec, 6.63/6.63 sec, 5.27/5.27 sec, 9.29/9.29 sec, 4.78/4.78 sec, 6.33/6.33 sec, 6.37/6.37 sec, 6.06/6.06 sec, 6.94/6.94 sec, 9.12/9.12 sec, 5.45/5.45 sec, 7.46/7.46 sec, 3.87/3.87 sec, 16.94/16.94 sec, 5.92/5.92 sec, 5.71/5.71 sec, 5.11/5.11 sec, 6.28/6.28 sec, 5.97/5.97 sec, 11.61/11.61 sec, 11.28/11.28 sec )
[LOG] Total clause minimization time: 210.16/211 sec (5.34/5.34 sec, 5.69/5.69 sec, 15.2/15.2 sec, 18.82/18.82 sec, 6.46/6.46 sec, 8.28/8.28 sec, 6.66/6.66 sec, 7.48/7.48 sec, 9.64/9.64 sec, 8.53/8.53 sec, 9.24/9.24 sec, 7.72/7.72 sec, 4.41/4.41 sec, 6.49/6.49 sec, 7.09/7.09 sec, 4.38/4.38 sec, 9.95/9.95 sec, 11.42/11.42 sec, 9.83/9.83 sec, 8.11/8.11 sec, 6.69/6.69 sec, 12.74/12.74 sec, 9.86/9.86 sec, 10.13/10.13 sec )
[LOG] Total clause size reduction: 222005 --> 1361 (4362 --> 7, 7350 --> 13, 825 --> 1, 20817 --> 96, 22620 --> 117, 4696 --> 10, 4102 --> 14, 3360 --> 7, 4905 --> 21, 6372 --> 24, 7725 --> 24, 4518 --> 15, 5928 --> 25, 5664 --> 43, 12150 --> 42, 7264 --> 24, 21658 --> 263, 3400 --> 18, 22680 --> 149, 10935 --> 57, 3910 --> 30, 3321 --> 20, 17108 --> 202, 16335 --> 139 )
[LOG] Average clause size reduction: 464.446 --> 2.84728 (623.143 --> 1, 668.182 --> 1.18182, 412.5 --> 0.5, 743.464 --> 3.42857, 729.677 --> 3.77419, 521.778 --> 1.11111, 512.75 --> 1.75, 480 --> 1, 490.5 --> 2.1, 490.154 --> 1.84615, 482.812 --> 1.5, 451.8 --> 1.5, 456 --> 1.92308, 435.692 --> 3.30769, 467.308 --> 1.61538, 427.294 --> 1.41176, 433.16 --> 5.26, 377.778 --> 2, 412.364 --> 2.70909, 390.536 --> 2.03571, 355.455 --> 2.72727, 332.1 --> 2, 356.417 --> 4.20833, 355.109 --> 3.02174 )
[LOG] Overall execution time: 388.54 sec CPU time.
[LOG] Overall execution time: 389 sec real time.
Synthesis time: 388.99 sec (Real time) / 386.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.66 sec (Real time) / 28.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2318 20 58 1 2217
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.22 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 133 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/1 sec (0.03/0 sec, 0.03/0 sec, 0.04/1 sec, 0.01/0 sec, 0.07/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 45 (12, 11, 3, 2, 13, 4 )
[LOG] Total clause computation time: 0.1/0 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.1/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 4769 --> 78 (1496 --> 21, 1280 --> 19, 222 --> 4, 166 --> 0, 1296 --> 30, 309 --> 4 )
[LOG] Average clause size reduction: 105.978 --> 1.73333 (124.667 --> 1.75, 116.364 --> 1.72727, 74 --> 1.33333, 83 --> 0, 99.6923 --> 2.30769, 77.25 --> 1 )
[LOG] Overall execution time: 0.22 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 276 5 23 1 243
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.75 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 213 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 212 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.71/1 sec (0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.14/1 sec, 0.14/0 sec, 0.11/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 71 (18, 16, 6, 8, 5, 16, 2 )
[LOG] Total clause computation time: 0.34/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0.34/1 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 9603 --> 164 (2941 --> 51, 2475 --> 48, 720 --> 10, 924 --> 13, 516 --> 6, 1905 --> 35, 122 --> 1 )
[LOG] Average clause size reduction: 135.254 --> 2.30986 (163.389 --> 2.83333, 154.688 --> 3, 120 --> 1.66667, 115.5 --> 1.625, 103.2 --> 1.2, 119.062 --> 2.1875, 61 --> 0.5 )
[LOG] Overall execution time: 0.75 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 425 6 26 1 387
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 2.63 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 262 new AND gates.
[LOG] Size before ABC: 311 AND gates.
[LOG] Size after ABC: 260 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.58/2 sec (0.26/0 sec, 0.12/0 sec, 0.25/0 sec, 0.24/1 sec, 0.28/0 sec, 0.21/0 sec, 0.85/1 sec, 0.16/0 sec, 0.21/0 sec )
[LOG] Nr of iterations: 85 (16, 17, 6, 12, 4, 8, 7, 13, 2 )
[LOG] Total clause computation time: 0.96/1 sec (0.18/0.18 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 1.59/1 sec (0.07/0.07 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.68/0.68 sec, 0.05/0.05 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 13403 --> 201 (3210 --> 48, 3296 --> 54, 890 --> 13, 1782 --> 21, 492 --> 6, 1015 --> 15, 864 --> 12, 1716 --> 31, 138 --> 1 )
[LOG] Average clause size reduction: 157.682 --> 2.36471 (200.625 --> 3, 193.882 --> 3.17647, 148.333 --> 2.16667, 148.5 --> 1.75, 123 --> 1.5, 126.875 --> 1.875, 123.429 --> 1.71429, 132 --> 2.38462, 69 --> 0.5 )
[LOG] Overall execution time: 2.63 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.85 sec (Real time) / 2.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 514 7 30 1 470
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 2.33 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 353 new AND gates.
[LOG] Size before ABC: 423 AND gates.
[LOG] Size after ABC: 351 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.26/2 sec (0.04/0 sec, 0.04/0 sec, 0.17/0 sec, 0.16/0 sec, 0.17/0 sec, 0.31/1 sec, 0.41/0 sec, 0.58/1 sec, 0.17/0 sec, 0.21/0 sec )
[LOG] Nr of iterations: 127 (2, 2, 13, 7, 7, 7, 19, 23, 32, 15 )
[LOG] Total clause computation time: 0.91/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.31/2 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.41/0.41 sec, 0.09/0.09 sec, 0.13/0.13 sec )
[LOG] Total clause size reduction: 21530 --> 313 (286 --> 1, 273 --> 1, 2676 --> 27, 1272 --> 11, 1188 --> 9, 1200 --> 9, 3492 --> 55, 4092 --> 86, 4867 --> 84, 2184 --> 30 )
[LOG] Average clause size reduction: 169.528 --> 2.46457 (143 --> 0.5, 136.5 --> 0.5, 205.846 --> 2.07692, 181.714 --> 1.57143, 169.714 --> 1.28571, 171.429 --> 1.28571, 183.789 --> 2.89474, 177.913 --> 3.73913, 152.094 --> 2.625, 145.6 --> 2 )
[LOG] Overall execution time: 2.33 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.55 sec (Real time) / 2.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 647 8 33 1 598
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.93 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 693 new AND gates.
[LOG] Size before ABC: 831 AND gates.
[LOG] Size after ABC: 691 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.78/5 sec (0.06/0 sec, 0.06/0 sec, 0.18/0 sec, 0.19/0 sec, 0.31/1 sec, 0.24/0 sec, 0.19/0 sec, 0.6/1 sec, 0.38/0 sec, 0.88/1 sec, 0.62/1 sec, 1.07/1 sec )
[LOG] Nr of iterations: 216 (4, 3, 30, 10, 9, 11, 3, 27, 22, 43, 35, 19 )
[LOG] Total clause computation time: 1.41/2 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.4/0.4 sec, 0.16/0.16 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 3.32/3 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.27/0.27 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.44/0.44 sec, 0.26/0.26 sec, 0.47/0.47 sec, 0.45/0.45 sec, 0.84/0.84 sec )
[LOG] Total clause size reduction: 42093 --> 677 (990 --> 3, 626 --> 2, 7598 --> 84, 2223 --> 22, 1872 --> 16, 2190 --> 15, 418 --> 4, 5616 --> 112, 4368 --> 77, 7266 --> 211, 5848 --> 87, 3078 --> 44 )
[LOG] Average clause size reduction: 194.875 --> 3.13426 (247.5 --> 0.75, 208.667 --> 0.666667, 253.267 --> 2.8, 222.3 --> 2.2, 208 --> 1.77778, 199.091 --> 1.36364, 139.333 --> 1.33333, 208 --> 4.14815, 198.545 --> 3.5, 168.977 --> 4.90698, 167.086 --> 2.48571, 162 --> 2.31579 )
[LOG] Overall execution time: 4.93 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.21 sec (Real time) / 5.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.61 sec (Real time) / 3.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1031 9 37 1 975
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 10.35 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1279 new AND gates.
[LOG] Size before ABC: 1651 AND gates.
[LOG] Size after ABC: 1279 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.12/10 sec (0.11/0 sec, 0.14/0 sec, 0.32/1 sec, 0.3/0 sec, 0.35/0 sec, 0.34/1 sec, 0.33/0 sec, 0.37/0 sec, 0.66/1 sec, 0.66/1 sec, 1.45/1 sec, 2.32/2 sec, 2.77/3 sec )
[LOG] Nr of iterations: 351 (6, 3, 20, 12, 10, 13, 13, 5, 34, 27, 58, 138, 12 )
[LOG] Total clause computation time: 3.2/3 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.24/0.24 sec, 0.18/0.18 sec, 0.39/0.39 sec, 0.55/0.55 sec, 1.05/1.05 sec )
[LOG] Total clause minimization time: 6.79/7 sec (0.06/0.06 sec, 0.06/0.06 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.25/0.25 sec, 0.41/0.41 sec, 0.47/0.47 sec, 1.05/1.05 sec, 1.75/1.75 sec, 1.71/1.71 sec )
[LOG] Total clause size reduction: 71065 --> 1517 (1875 --> 5, 708 --> 2, 5415 --> 45, 3025 --> 18, 2358 --> 14, 2988 --> 18, 2820 --> 22, 900 --> 8, 7161 --> 125, 5434 --> 97, 10716 --> 283, 25619 --> 849, 2046 --> 31 )
[LOG] Average clause size reduction: 202.464 --> 4.32194 (312.5 --> 0.833333, 236 --> 0.666667, 270.75 --> 2.25, 252.083 --> 1.5, 235.8 --> 1.4, 229.846 --> 1.38462, 216.923 --> 1.69231, 180 --> 1.6, 210.618 --> 3.67647, 201.259 --> 3.59259, 184.759 --> 4.87931, 185.645 --> 6.15217, 170.5 --> 2.58333 )
[LOG] Overall execution time: 10.35 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.74 sec (Real time) / 10.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.97 sec (Real time) / 4.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1664 10 40 1 1601
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 8.34 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1246 new AND gates.
[LOG] Size before ABC: 1583 AND gates.
[LOG] Size after ABC: 1245 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.14/8 sec (0.09/0 sec, 0.11/0 sec, 0.31/1 sec, 0.23/0 sec, 0.25/0 sec, 0.28/1 sec, 0.33/0 sec, 0.35/0 sec, 0.56/1 sec, 0.4/0 sec, 0.65/1 sec, 1.11/1 sec, 1.33/1 sec, 2.14/2 sec )
[LOG] Nr of iterations: 321 (5, 2, 27, 7, 8, 7, 12, 4, 28, 8, 31, 69, 96, 17 )
[LOG] Total clause computation time: 3.07/2 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.09/0.09 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.19/0.19 sec, 0.49/0.49 sec, 0.54/0.54 sec, 0.89/0.89 sec )
[LOG] Total clause minimization time: 4.93/6 sec (0.05/0.05 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.25/0.25 sec, 0.35/0.35 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.6/0.6 sec, 0.78/0.78 sec, 1.24/1.24 sec )
[LOG] Total clause size reduction: 72216 --> 1419 (1664 --> 4, 391 --> 1, 8138 --> 66, 1830 --> 13, 2093 --> 23, 1656 --> 9, 2893 --> 14, 747 --> 4, 7371 --> 109, 1631 --> 10, 7950 --> 122, 13668 --> 460, 19000 --> 534, 3184 --> 50 )
[LOG] Average clause size reduction: 224.972 --> 4.42056 (332.8 --> 0.8, 195.5 --> 0.5, 301.407 --> 2.44444, 261.429 --> 1.85714, 261.625 --> 2.875, 236.571 --> 1.28571, 241.083 --> 1.16667, 186.75 --> 1, 263.25 --> 3.89286, 203.875 --> 1.25, 256.452 --> 3.93548, 198.087 --> 6.66667, 197.917 --> 5.5625, 187.294 --> 2.94118 )
[LOG] Overall execution time: 8.34 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.69 sec (Real time) / 8.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.72 sec (Real time) / 6.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1671 11 43 1 1604
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 11.87 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1089 new AND gates.
[LOG] Size before ABC: 1386 AND gates.
[LOG] Size after ABC: 1088 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.58/12 sec (0.12/0 sec, 0.15/1 sec, 0.3/0 sec, 0.33/0 sec, 0.38/1 sec, 0.41/0 sec, 0.33/0 sec, 0.42/1 sec, 0.94/1 sec, 0.55/0 sec, 2.17/2 sec, 0.89/1 sec, 1.03/1 sec, 1.69/2 sec, 1.87/2 sec )
[LOG] Nr of iterations: 340 (6, 2, 13, 9, 11, 10, 11, 6, 33, 10, 30, 4, 75, 82, 38 )
[LOG] Total clause computation time: 3.72/3 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.37/0.37 sec, 0.11/0.11 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.43/0.43 sec, 0.65/0.65 sec, 0.98/0.98 sec )
[LOG] Total clause minimization time: 7.68/9 sec (0.06/0.06 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.55/0.55 sec, 0.43/0.43 sec, 1.89/1.89 sec, 0.71/0.71 sec, 0.58/0.58 sec, 1.02/1.02 sec, 0.87/0.87 sec )
[LOG] Total clause size reduction: 80500 --> 1226 (2290 --> 5, 429 --> 1, 4092 --> 28, 2648 --> 18, 3200 --> 15, 2745 --> 19, 3030 --> 20, 1390 --> 6, 8768 --> 155, 2313 --> 12, 7714 --> 105, 756 --> 4, 15910 --> 395, 17334 --> 354, 7881 --> 89 )
[LOG] Average clause size reduction: 236.765 --> 3.60588 (381.667 --> 0.833333, 214.5 --> 0.5, 314.769 --> 2.15385, 294.222 --> 2, 290.909 --> 1.36364, 274.5 --> 1.9, 275.455 --> 1.81818, 231.667 --> 1, 265.697 --> 4.69697, 231.3 --> 1.2, 257.133 --> 3.5, 189 --> 1, 212.133 --> 5.26667, 211.39 --> 4.31707, 207.395 --> 2.34211 )
[LOG] Overall execution time: 11.87 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.22 sec (Real time) / 11.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.96 sec (Real time) / 8.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1556 12 46 1 1484
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 31.18 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 1618 new AND gates.
[LOG] Size before ABC: 2047 AND gates.
[LOG] Size after ABC: 1618 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.72/31 sec (0.2/0 sec, 0.25/0 sec, 0.59/1 sec, 0.52/1 sec, 0.48/0 sec, 0.63/1 sec, 0.58/0 sec, 0.66/1 sec, 2.35/2 sec, 0.64/1 sec, 1.89/2 sec, 1.03/1 sec, 1.19/1 sec, 5.34/5 sec, 5.13/6 sec, 5.47/5 sec, 3.77/4 sec )
[LOG] Nr of iterations: 448 (3, 4, 25, 9, 4, 10, 11, 11, 33, 17, 46, 10, 11, 118, 74, 46, 16 )
[LOG] Total clause computation time: 10.78/10 sec (0.07/0.07 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.25/0.25 sec, 1.52/1.52 sec, 0.18/0.18 sec, 0.44/0.44 sec, 0.34/0.34 sec, 0.29/0.29 sec, 2.63/2.63 sec, 1.4/1.4 sec, 1.43/1.43 sec, 1.18/1.18 sec )
[LOG] Total clause minimization time: 19.66/21 sec (0.11/0.11 sec, 0.1/0.1 sec, 0.38/0.38 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.42/0.42 sec, 0.37/0.37 sec, 0.4/0.4 sec, 0.82/0.82 sec, 0.44/0.44 sec, 1.43/1.43 sec, 0.67/0.67 sec, 0.89/0.89 sec, 2.69/2.69 sec, 3.69/3.69 sec, 4.02/4.02 sec, 2.57/2.57 sec )
[LOG] Total clause size reduction: 121276 --> 1838 (1026 --> 2, 1440 --> 3, 9288 --> 56, 2968 --> 12, 1074 --> 4, 3213 --> 13, 3430 --> 15, 3400 --> 12, 11808 --> 165, 4736 --> 25, 16245 --> 240, 2466 --> 13, 2640 --> 12, 27027 --> 805, 16790 --> 295, 10305 --> 131, 3420 --> 35 )
[LOG] Average clause size reduction: 270.705 --> 4.10268 (342 --> 0.666667, 360 --> 0.75, 371.52 --> 2.24, 329.778 --> 1.33333, 268.5 --> 1, 321.3 --> 1.3, 311.818 --> 1.36364, 309.091 --> 1.09091, 357.818 --> 5, 278.588 --> 1.47059, 353.152 --> 5.21739, 246.6 --> 1.3, 240 --> 1.09091, 229.042 --> 6.82203, 226.892 --> 3.98649, 224.022 --> 2.84783, 213.75 --> 2.1875 )
[LOG] Overall execution time: 31.18 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.62 sec (Real time) / 31.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.73 sec (Real time) / 9.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2141 13 50 1 2061
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 24.95 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 775 new AND gates.
[LOG] Size before ABC: 958 AND gates.
[LOG] Size after ABC: 775 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.41/25 sec (0.29/0 sec, 0.31/1 sec, 0.23/0 sec, 0.96/1 sec, 0.59/0 sec, 0.69/1 sec, 0.66/1 sec, 0.94/1 sec, 1.28/1 sec, 0.73/1 sec, 0.95/1 sec, 1.31/1 sec, 1.29/1 sec, 1.68/2 sec, 0.75/1 sec, 1.19/1 sec, 6.02/6 sec, 4.54/5 sec )
[LOG] Nr of iterations: 278 (7, 3, 6, 36, 20, 8, 10, 9, 9, 18, 10, 15, 11, 12, 9, 66, 13, 16 )
[LOG] Total clause computation time: 8.08/5 sec (0.13/0.13 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.34/0.34 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.48/0.48 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.55/0.55 sec, 1.4/1.4 sec, 2.36/2.36 sec )
[LOG] Total clause minimization time: 16.1/19 sec (0.14/0.14 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.61/0.61 sec, 0.32/0.32 sec, 0.44/0.44 sec, 0.38/0.38 sec, 0.68/0.68 sec, 0.98/0.98 sec, 0.49/0.49 sec, 0.65/0.65 sec, 0.82/0.82 sec, 1/1 sec, 1.44/1.44 sec, 0.48/0.48 sec, 0.63/0.63 sec, 4.6/4.6 sec, 2.17/2.17 sec )
[LOG] Total clause size reduction: 87117 --> 739 (2928 --> 7, 974 --> 2, 2750 --> 5, 17710 --> 142, 9462 --> 69, 2506 --> 8, 3132 --> 12, 2680 --> 11, 2584 --> 13, 5253 --> 33, 2673 --> 20, 4130 --> 44, 2820 --> 17, 2849 --> 28, 2000 --> 18, 16120 --> 205, 2916 --> 47, 3630 --> 58 )
[LOG] Average clause size reduction: 313.371 --> 2.65827 (418.286 --> 1, 324.667 --> 0.666667, 458.333 --> 0.833333, 491.944 --> 3.94444, 473.1 --> 3.45, 313.25 --> 1, 313.2 --> 1.2, 297.778 --> 1.22222, 287.111 --> 1.44444, 291.833 --> 1.83333, 267.3 --> 2, 275.333 --> 2.93333, 256.364 --> 1.54545, 237.417 --> 2.33333, 222.222 --> 2, 244.242 --> 3.10606, 224.308 --> 3.61538, 226.875 --> 3.625 )
[LOG] Overall execution time: 24.96 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.29 sec (Real time) / 24.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.40 sec (Real time) / 4.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1335 14 53 1 1250
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 31.9 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1061 new AND gates.
[LOG] Size before ABC: 1280 AND gates.
[LOG] Size after ABC: 1060 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.12/32 sec (0.37/1 sec, 0.36/0 sec, 0.26/0 sec, 1.61/2 sec, 1.48/2 sec, 1.03/1 sec, 1.03/1 sec, 0.93/1 sec, 1.2/1 sec, 1.65/1 sec, 1.16/2 sec, 1.94/1 sec, 1.08/2 sec, 2.22/2 sec, 1.12/1 sec, 1.73/2 sec, 1.23/1 sec, 4.34/4 sec, 6.38/7 sec )
[LOG] Nr of iterations: 351 (9, 4, 2, 22, 36, 10, 11, 12, 7, 11, 13, 11, 11, 15, 14, 22, 61, 40, 40 )
[LOG] Total clause computation time: 10.94/10 sec (0.18/0.18 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.48/0.48 sec, 0.37/0.37 sec, 0.35/0.35 sec, 0.3/0.3 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0.38/0.38 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.42/0.42 sec, 0.55/0.55 sec, 1.59/1.59 sec, 3.65/3.65 sec )
[LOG] Total clause minimization time: 19.88/22 sec (0.18/0.18 sec, 0.18/0.18 sec, 0.15/0.15 sec, 1.1/1.1 sec, 1.09/1.09 sec, 0.67/0.67 sec, 0.71/0.71 sec, 0.65/0.65 sec, 0.87/0.87 sec, 1.33/1.33 sec, 0.77/0.77 sec, 1.56/1.56 sec, 0.68/0.68 sec, 1.81/1.81 sec, 0.74/0.74 sec, 1.29/1.29 sec, 0.67/0.67 sec, 2.74/2.74 sec, 2.69/2.69 sec )
[LOG] Total clause size reduction: 112564 --> 1033 (4176 --> 9, 1563 --> 3, 590 --> 1, 11424 --> 88, 18760 --> 155, 3456 --> 13, 3740 --> 13, 3971 --> 16, 2094 --> 8, 3350 --> 22, 3876 --> 24, 3210 --> 17, 3190 --> 18, 4004 --> 43, 3679 --> 39, 5754 --> 41, 15720 --> 211, 10023 --> 179, 9984 --> 133 )
[LOG] Average clause size reduction: 320.695 --> 2.94302 (464 --> 1, 390.75 --> 0.75, 295 --> 0.5, 519.273 --> 4, 521.111 --> 4.30556, 345.6 --> 1.3, 340 --> 1.18182, 330.917 --> 1.33333, 299.143 --> 1.14286, 304.545 --> 2, 298.154 --> 1.84615, 291.818 --> 1.54545, 290 --> 1.63636, 266.933 --> 2.86667, 262.786 --> 2.78571, 261.545 --> 1.86364, 257.705 --> 3.45902, 250.575 --> 4.475, 249.6 --> 3.325 )
[LOG] Overall execution time: 31.9 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.28 sec (Real time) / 31.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.16 sec (Real time) / 16.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1660 15 56 1 1571
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 45.97 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 1034 new AND gates.
[LOG] Size before ABC: 1290 AND gates.
[LOG] Size after ABC: 1034 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.31/46 sec (0.39/1 sec, 0.4/0 sec, 0.3/0 sec, 1.74/2 sec, 1.32/1 sec, 1.68/2 sec, 2.04/2 sec, 2.17/2 sec, 2.26/2 sec, 2.25/3 sec, 1.65/1 sec, 1.67/2 sec, 1.65/2 sec, 2.05/2 sec, 1.96/2 sec, 3.08/3 sec, 3.84/4 sec, 3.65/3 sec, 4.86/5 sec, 6.35/7 sec )
[LOG] Nr of iterations: 366 (9, 3, 4, 26, 25, 8, 7, 7, 12, 9, 12, 15, 11, 16, 16, 19, 77, 38, 25, 27 )
[LOG] Total clause computation time: 14.02/14 sec (0.18/0.18 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.43/0.43 sec, 0.36/0.36 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.36/0.36 sec, 0.49/0.49 sec, 0.64/0.64 sec, 0.42/0.42 sec, 0.43/0.43 sec, 0.5/0.5 sec, 0.94/0.94 sec, 0.44/0.44 sec, 0.38/0.38 sec, 1.44/1.44 sec, 0.37/0.37 sec, 1.74/1.74 sec, 3.81/3.81 sec )
[LOG] Total clause minimization time: 30.89/32 sec (0.19/0.19 sec, 0.19/0.19 sec, 0.14/0.14 sec, 1.3/1.3 sec, 0.94/0.94 sec, 1.35/1.35 sec, 1.58/1.58 sec, 1.8/1.8 sec, 1.75/1.75 sec, 1.59/1.59 sec, 1.19/1.19 sec, 1.22/1.22 sec, 1.13/1.13 sec, 1.1/1.1 sec, 1.51/1.51 sec, 2.68/2.68 sec, 2.37/2.37 sec, 3.25/3.25 sec, 3.09/3.09 sec, 2.52/2.52 sec )
[LOG] Total clause size reduction: 123526 --> 1041 (4464 --> 14, 1114 --> 2, 1896 --> 3, 14600 --> 101, 13824 --> 96, 2877 --> 12, 2472 --> 8, 2322 --> 8, 4235 --> 17, 2968 --> 16, 4059 --> 19, 4858 --> 24, 3450 --> 23, 4995 --> 28, 4650 --> 34, 5346 --> 42, 21660 --> 294, 10212 --> 98, 6504 --> 109, 7020 --> 93 )
[LOG] Average clause size reduction: 337.503 --> 2.84426 (496 --> 1.55556, 371.333 --> 0.666667, 474 --> 0.75, 561.538 --> 3.88462, 552.96 --> 3.84, 359.625 --> 1.5, 353.143 --> 1.14286, 331.714 --> 1.14286, 352.917 --> 1.41667, 329.778 --> 1.77778, 338.25 --> 1.58333, 323.867 --> 1.6, 313.636 --> 2.09091, 312.188 --> 1.75, 290.625 --> 2.125, 281.368 --> 2.21053, 281.299 --> 3.81818, 268.737 --> 2.57895, 260.16 --> 4.36, 260 --> 3.44444 )
[LOG] Overall execution time: 45.97 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.35 sec (Real time) / 45.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.73 sec (Real time) / 6.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1676 16 59 1 1581
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 50.01 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 1433 new AND gates.
[LOG] Size before ABC: 1777 AND gates.
[LOG] Size after ABC: 1433 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.18/49 sec (0.5/0 sec, 0.57/1 sec, 0.38/0 sec, 1.9/2 sec, 2.05/2 sec, 1.33/2 sec, 1.59/1 sec, 2.86/3 sec, 1.87/2 sec, 1.74/2 sec, 1.68/1 sec, 2.33/3 sec, 1.61/1 sec, 1.97/2 sec, 1.72/2 sec, 1.69/2 sec, 2.7/2 sec, 3.5/4 sec, 2.94/3 sec, 7.98/8 sec, 6.27/6 sec )
[LOG] Nr of iterations: 477 (8, 5, 4, 28, 22, 7, 8, 12, 12, 10, 12, 11, 15, 14, 15, 10, 135, 31, 38, 52, 28 )
[LOG] Total clause computation time: 14.75/16 sec (0.24/0.24 sec, 0.27/0.27 sec, 0.16/0.16 sec, 0.55/0.55 sec, 0.47/0.47 sec, 0.4/0.4 sec, 0.45/0.45 sec, 0.49/0.49 sec, 0.5/0.5 sec, 0.58/0.58 sec, 0.52/0.52 sec, 0.55/0.55 sec, 0.5/0.5 sec, 0.48/0.48 sec, 0.47/0.47 sec, 0.47/0.47 sec, 1.3/1.3 sec, 0.78/0.78 sec, 0.58/0.58 sec, 2.32/2.32 sec, 2.67/2.67 sec )
[LOG] Total clause minimization time: 33.96/33 sec (0.23/0.23 sec, 0.28/0.28 sec, 0.2/0.2 sec, 1.33/1.33 sec, 1.56/1.56 sec, 0.91/0.91 sec, 1.12/1.12 sec, 2.35/2.35 sec, 1.35/1.35 sec, 1.14/1.14 sec, 1.14/1.14 sec, 1.76/1.76 sec, 1.09/1.09 sec, 1.47/1.47 sec, 1.23/1.23 sec, 1.2/1.2 sec, 1.36/1.36 sec, 2.69/2.69 sec, 2.34/2.34 sec, 5.64/5.64 sec, 3.57/3.57 sec )
[LOG] Total clause size reduction: 164684 --> 1517 (4144 --> 10, 2364 --> 5, 2016 --> 3, 16794 --> 109, 12894 --> 67, 2622 --> 7, 2982 --> 9, 4653 --> 14, 4411 --> 15, 3483 --> 24, 4125 --> 20, 3630 --> 22, 4914 --> 29, 4537 --> 26, 4578 --> 32, 2826 --> 20, 41808 --> 606, 8970 --> 69, 10730 --> 92, 14535 --> 247, 7668 --> 91 )
[LOG] Average clause size reduction: 345.249 --> 3.18029 (518 --> 1.25, 472.8 --> 1, 504 --> 0.75, 599.786 --> 3.89286, 586.091 --> 3.04545, 374.571 --> 1, 372.75 --> 1.125, 387.75 --> 1.16667, 367.583 --> 1.25, 348.3 --> 2.4, 343.75 --> 1.66667, 330 --> 2, 327.6 --> 1.93333, 324.071 --> 1.85714, 305.2 --> 2.13333, 282.6 --> 2, 309.689 --> 4.48889, 289.355 --> 2.22581, 282.368 --> 2.42105, 279.519 --> 4.75, 273.857 --> 3.25 )
[LOG] Overall execution time: 50.01 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.45 sec (Real time) / 49.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.21 sec (Real time) / 13.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2115 17 62 1 2015
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 81.63 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 1605 new AND gates.
[LOG] Size before ABC: 1991 AND gates.
[LOG] Size after ABC: 1605 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 80.41/81 sec (1.01/1 sec, 0.94/1 sec, 0.9/1 sec, 3.29/4 sec, 4.73/4 sec, 2.56/3 sec, 3.2/3 sec, 4.75/5 sec, 4.04/4 sec, 4.64/5 sec, 3.17/3 sec, 2.75/2 sec, 2.8/3 sec, 3.52/4 sec, 2.87/3 sec, 2.91/3 sec, 5.02/5 sec, 3.6/3 sec, 3.39/4 sec, 3.32/3 sec, 7.82/8 sec, 9.18/9 sec )
[LOG] Nr of iterations: 547 (9, 9, 5, 51, 30, 7, 6, 13, 10, 10, 14, 20, 11, 19, 12, 12, 92, 50, 43, 16, 73, 35 )
[LOG] Total clause computation time: 29.13/28 sec (0.5/0.5 sec, 0.46/0.46 sec, 0.56/0.56 sec, 0.99/0.99 sec, 1.1/1.1 sec, 0.96/0.96 sec, 1.12/1.12 sec, 1.02/1.02 sec, 1.15/1.15 sec, 1.06/1.06 sec, 1.1/1.1 sec, 1.01/1.01 sec, 0.95/0.95 sec, 0.97/0.97 sec, 1.12/1.12 sec, 0.99/0.99 sec, 2.93/2.93 sec, 0.99/0.99 sec, 0.83/0.83 sec, 1/1 sec, 3.97/3.97 sec, 4.35/4.35 sec )
[LOG] Total clause minimization time: 50.73/53 sec (0.48/0.48 sec, 0.46/0.46 sec, 0.32/0.32 sec, 2.26/2.26 sec, 3.61/3.61 sec, 1.58/1.58 sec, 2.05/2.05 sec, 3.71/3.71 sec, 2.87/2.87 sec, 3.56/3.56 sec, 2.05/2.05 sec, 1.71/1.71 sec, 1.83/1.83 sec, 2.52/2.52 sec, 1.72/1.72 sec, 1.9/1.9 sec, 2.07/2.07 sec, 2.58/2.58 sec, 2.53/2.53 sec, 2.3/2.3 sec, 3.81/3.81 sec, 4.81/4.81 sec )
[LOG] Total clause size reduction: 209867 --> 1701 (5008 --> 11, 5000 --> 19, 2848 --> 4, 33000 --> 206, 18908 --> 126, 2778 --> 10, 2320 --> 10, 5388 --> 16, 3933 --> 14, 3807 --> 15, 5213 --> 18, 7391 --> 33, 3770 --> 17, 6570 --> 67, 3883 --> 23, 3861 --> 21, 30849 --> 448, 15974 --> 129, 13146 --> 104, 4560 --> 43, 21528 --> 241, 10132 --> 126 )
[LOG] Average clause size reduction: 383.669 --> 3.10969 (556.444 --> 1.22222, 555.556 --> 2.11111, 569.6 --> 0.8, 647.059 --> 4.03922, 630.267 --> 4.2, 396.857 --> 1.42857, 386.667 --> 1.66667, 414.462 --> 1.23077, 393.3 --> 1.4, 380.7 --> 1.5, 372.357 --> 1.28571, 369.55 --> 1.65, 342.727 --> 1.54545, 345.789 --> 3.52632, 323.583 --> 1.91667, 321.75 --> 1.75, 335.315 --> 4.86957, 319.48 --> 2.58, 305.721 --> 2.4186, 285 --> 2.6875, 294.904 --> 3.30137, 289.486 --> 3.6 )
[LOG] Overall execution time: 81.64 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 82.09 sec (Real time) / 81.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.24 sec (Real time) / 18.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2327 18 65 1 2222
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 84.49 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 2679 new AND gates.
[LOG] Size before ABC: 3382 AND gates.
[LOG] Size after ABC: 2678 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 83.2/83 sec (0.87/0 sec, 0.82/1 sec, 0.57/1 sec, 4.18/4 sec, 2.03/2 sec, 2.18/2 sec, 3.44/4 sec, 2.9/3 sec, 2.69/2 sec, 2.5/3 sec, 2.49/2 sec, 3.14/3 sec, 2.34/3 sec, 2.78/2 sec, 2.55/3 sec, 3.29/3 sec, 5.19/6 sec, 3.39/3 sec, 5.43/5 sec, 3.92/4 sec, 7.07/7 sec, 8.28/9 sec, 11.15/11 sec )
[LOG] Nr of iterations: 680 (9, 6, 2, 31, 43, 7, 10, 6, 11, 11, 9, 13, 20, 17, 13, 10, 104, 36, 35, 13, 23, 233, 18 )
[LOG] Total clause computation time: 27.37/25 sec (0.42/0.42 sec, 0.4/0.4 sec, 0.28/0.28 sec, 0.89/0.89 sec, 0.65/0.65 sec, 0.79/0.79 sec, 0.6/0.6 sec, 0.53/0.53 sec, 0.78/0.78 sec, 0.8/0.8 sec, 0.7/0.7 sec, 0.83/0.83 sec, 0.69/0.69 sec, 0.9/0.9 sec, 0.68/0.68 sec, 0.89/0.89 sec, 2.63/2.63 sec, 0.83/0.83 sec, 0.86/0.86 sec, 0.75/0.75 sec, 1.28/1.28 sec, 3.83/3.83 sec, 6.36/6.36 sec )
[LOG] Total clause minimization time: 55.26/57 sec (0.42/0.42 sec, 0.4/0.4 sec, 0.27/0.27 sec, 3.27/3.27 sec, 1.36/1.36 sec, 1.37/1.37 sec, 2.82/2.82 sec, 2.35/2.35 sec, 1.89/1.89 sec, 1.68/1.68 sec, 1.77/1.77 sec, 2.29/2.29 sec, 1.63/1.63 sec, 1.86/1.86 sec, 1.84/1.84 sec, 2.37/2.37 sec, 2.53/2.53 sec, 2.54/2.54 sec, 4.54/4.54 sec, 3.13/3.13 sec, 5.77/5.77 sec, 4.41/4.41 sec, 4.75/4.75 sec )
[LOG] Total clause size reduction: 258660 --> 3078 (5280 --> 15, 3295 --> 9, 752 --> 1, 20940 --> 132, 28980 --> 199, 2934 --> 7, 4302 --> 13, 2325 --> 8, 4630 --> 14, 4390 --> 15, 3496 --> 12, 4980 --> 18, 7657 --> 26, 6256 --> 35, 4548 --> 25, 3303 --> 19, 37595 --> 523, 12355 --> 74, 11560 --> 73, 3924 --> 30, 7238 --> 51, 72616 --> 1727, 5304 --> 52 )
[LOG] Average clause size reduction: 380.382 --> 4.52647 (586.667 --> 1.66667, 549.167 --> 1.5, 376 --> 0.5, 675.484 --> 4.25806, 673.953 --> 4.62791, 419.143 --> 1, 430.2 --> 1.3, 387.5 --> 1.33333, 420.909 --> 1.27273, 399.091 --> 1.36364, 388.444 --> 1.33333, 383.077 --> 1.38462, 382.85 --> 1.3, 368 --> 2.05882, 349.846 --> 1.92308, 330.3 --> 1.9, 361.49 --> 5.02885, 343.194 --> 2.05556, 330.286 --> 2.08571, 301.846 --> 2.30769, 314.696 --> 2.21739, 311.657 --> 7.41202, 294.667 --> 2.88889 )
[LOG] Overall execution time: 84.5 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 85.13 sec (Real time) / 83.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.47 sec (Real time) / 39.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3440 19 68 1 3331
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 112.31 sec CPU time.
[LOG] Relation determinization time: 113 sec real time.
[LOG] Final circuit size: 1260 new AND gates.
[LOG] Size before ABC: 1623 AND gates.
[LOG] Size after ABC: 1260 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 110.62/110 sec (1.36/1 sec, 1.16/1 sec, 0.83/1 sec, 5.11/5 sec, 4.6/5 sec, 2.64/2 sec, 4.02/4 sec, 3.81/4 sec, 4.09/4 sec, 5.24/5 sec, 4.7/5 sec, 4.61/5 sec, 5.92/6 sec, 3.81/4 sec, 4.76/4 sec, 4.51/5 sec, 6.83/7 sec, 4.92/5 sec, 5.43/5 sec, 4.73/5 sec, 5.07/5 sec, 3.4/3 sec, 10.75/11 sec, 8.32/8 sec )
[LOG] Nr of iterations: 479 (10, 3, 4, 15, 25, 9, 13, 9, 10, 11, 8, 11, 9, 19, 10, 11, 63, 12, 36, 14, 11, 9, 88, 69 )
[LOG] Total clause computation time: 31.66/29 sec (0.61/0.61 sec, 0.57/0.57 sec, 0.39/0.39 sec, 1.15/1.15 sec, 1/1 sec, 0.74/0.74 sec, 0.87/0.87 sec, 0.86/0.86 sec, 1.1/1.1 sec, 1.73/1.73 sec, 1.22/1.22 sec, 1.26/1.26 sec, 1.14/1.14 sec, 1.07/1.07 sec, 1.22/1.22 sec, 1.07/1.07 sec, 2.64/2.64 sec, 1.28/1.28 sec, 1.46/1.46 sec, 1.18/1.18 sec, 1.17/1.17 sec, 0.66/0.66 sec, 3.58/3.58 sec, 3.69/3.69 sec )
[LOG] Total clause minimization time: 78.21/80 sec (0.72/0.72 sec, 0.56/0.56 sec, 0.41/0.41 sec, 3.93/3.93 sec, 3.57/3.57 sec, 1.88/1.88 sec, 3.12/3.12 sec, 2.91/2.91 sec, 2.95/2.95 sec, 3.49/3.49 sec, 3.45/3.45 sec, 3.32/3.32 sec, 4.75/4.75 sec, 2.72/2.72 sec, 3.51/3.51 sec, 3.41/3.41 sec, 4.16/4.16 sec, 3.6/3.6 sec, 3.94/3.94 sec, 3.51/3.51 sec, 3.87/3.87 sec, 2.71/2.71 sec, 7.13/7.13 sec, 4.59/4.59 sec )
[LOG] Total clause size reduction: 190680 --> 1316 (6246 --> 9, 1404 --> 2, 2376 --> 3, 10304 --> 46, 17472 --> 77, 4120 --> 10, 6048 --> 19, 3928 --> 10, 4401 --> 16, 4650 --> 18, 3311 --> 13, 4410 --> 36, 3432 --> 12, 7506 --> 35, 3645 --> 17, 4030 --> 17, 24242 --> 283, 4169 --> 19, 13195 --> 69, 4732 --> 28, 3610 --> 25, 2832 --> 15, 28449 --> 374, 22168 --> 163 )
[LOG] Average clause size reduction: 398.079 --> 2.74739 (624.6 --> 0.9, 468 --> 0.666667, 594 --> 0.75, 686.933 --> 3.06667, 698.88 --> 3.08, 457.778 --> 1.11111, 465.231 --> 1.46154, 436.444 --> 1.11111, 440.1 --> 1.6, 422.727 --> 1.63636, 413.875 --> 1.625, 400.909 --> 3.27273, 381.333 --> 1.33333, 395.053 --> 1.84211, 364.5 --> 1.7, 366.364 --> 1.54545, 384.794 --> 4.49206, 347.417 --> 1.58333, 366.528 --> 1.91667, 338 --> 2, 328.182 --> 2.27273, 314.667 --> 1.66667, 323.284 --> 4.25, 321.275 --> 2.36232 )
[LOG] Overall execution time: 112.32 sec CPU time.
[LOG] Overall execution time: 113 sec real time.
Synthesis time: 112.77 sec (Real time) / 111.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.87 sec (Real time) / 13.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2062 20 71 1 1947
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 36 (12, 10, 4, 2, 6, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 3686 --> 58 (1463 --> 24, 1125 --> 20, 333 --> 5, 122 --> 0, 540 --> 8, 103 --> 1 )
[LOG] Average clause size reduction: 102.389 --> 1.61111 (121.917 --> 2, 112.5 --> 2, 83.25 --> 1.25, 61 --> 0, 90 --> 1.33333, 51.5 --> 0.5 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 244 5 23 1 212
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 218 new AND gates.
[LOG] Size before ABC: 260 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.32/1 sec (0.12/0 sec, 0.13/0 sec, 0.22/0 sec, 0.22/1 sec, 0.2/0 sec, 0.3/0 sec, 0.13/0 sec )
[LOG] Nr of iterations: 82 (16, 25, 6, 5, 6, 21, 3 )
[LOG] Total clause computation time: 0.65/0 sec (0.07/0.07 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0.67/1 sec (0.05/0.05 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 10957 --> 178 (2505 --> 36, 3816 --> 70, 710 --> 9, 524 --> 6, 640 --> 6, 2520 --> 48, 242 --> 3 )
[LOG] Average clause size reduction: 133.622 --> 2.17073 (156.562 --> 2.25, 152.64 --> 2.8, 118.333 --> 1.5, 104.8 --> 1.2, 106.667 --> 1, 120 --> 2.28571, 80.6667 --> 1 )
[LOG] Overall execution time: 1.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.58 sec (Real time) / 1.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 425 6 26 1 386
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 3.49 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 372 new AND gates.
[LOG] Size before ABC: 432 AND gates.
[LOG] Size after ABC: 372 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.41/4 sec (0.29/0 sec, 0.39/1 sec, 0.3/0 sec, 0.28/0 sec, 0.49/1 sec, 0.36/0 sec, 0.61/1 sec, 0.4/0 sec, 0.29/1 sec )
[LOG] Nr of iterations: 113 (22, 28, 6, 10, 10, 6, 4, 24, 3 )
[LOG] Total clause computation time: 1.38/3 sec (0.04/0.04 sec, 0.21/0.21 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 1.98/1 sec (0.25/0.25 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.29/0.29 sec, 0.42/0.42 sec, 0.24/0.24 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 18035 --> 323 (4326 --> 92, 5346 --> 96, 875 --> 7, 1440 --> 17, 1359 --> 15, 720 --> 11, 429 --> 5, 3266 --> 78, 274 --> 2 )
[LOG] Average clause size reduction: 159.602 --> 2.85841 (196.636 --> 4.18182, 190.929 --> 3.42857, 145.833 --> 1.16667, 144 --> 1.7, 135.9 --> 1.5, 120 --> 1.83333, 107.25 --> 1.25, 136.083 --> 3.25, 91.3333 --> 0.666667 )
[LOG] Overall execution time: 3.49 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.72 sec (Real time) / 3.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.66 sec (Real time) / 2.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 618 7 30 1 572
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 9.48 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 762 new AND gates.
[LOG] Size before ABC: 959 AND gates.
[LOG] Size after ABC: 760 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.23/9 sec (0.16/0 sec, 0.15/0 sec, 0.5/1 sec, 0.62/0 sec, 0.47/1 sec, 0.53/0 sec, 1.48/2 sec, 2.65/3 sec, 1.64/1 sec, 1.03/1 sec )
[LOG] Nr of iterations: 226 (2, 2, 38, 14, 12, 15, 50, 41, 30, 22 )
[LOG] Total clause computation time: 3.41/3 sec (0.06/0.06 sec, 0.08/0.08 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.69/0.69 sec, 0.4/0.4 sec, 1.11/1.11 sec, 0.48/0.48 sec )
[LOG] Total clause minimization time: 5.73/6 sec (0.08/0.08 sec, 0.06/0.06 sec, 0.31/0.31 sec, 0.41/0.41 sec, 0.38/0.38 sec, 0.39/0.39 sec, 0.78/0.78 sec, 2.25/2.25 sec, 0.53/0.53 sec, 0.54/0.54 sec )
[LOG] Total clause size reduction: 38927 --> 838 (276 --> 1, 263 --> 1, 8103 --> 147, 2717 --> 33, 2156 --> 27, 2912 --> 43, 8281 --> 252, 6440 --> 187, 4524 --> 95, 3255 --> 52 )
[LOG] Average clause size reduction: 172.243 --> 3.70796 (138 --> 0.5, 131.5 --> 0.5, 213.237 --> 3.86842, 194.071 --> 2.35714, 179.667 --> 2.25, 194.133 --> 2.86667, 165.62 --> 5.04, 157.073 --> 4.56098, 150.8 --> 3.16667, 147.955 --> 2.36364 )
[LOG] Overall execution time: 9.48 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.76 sec (Real time) / 9.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.43 sec (Real time) / 15.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1046 8 33 1 997
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 48.64 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1594 new AND gates.
[LOG] Size before ABC: 2044 AND gates.
[LOG] Size after ABC: 1593 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.88/48 sec (0.65/1 sec, 0.51/0 sec, 1.68/2 sec, 2.14/2 sec, 2.25/2 sec, 2.48/3 sec, 2.67/2 sec, 3.54/4 sec, 6.28/6 sec, 7.21/7 sec, 9.27/10 sec, 9.2/9 sec )
[LOG] Nr of iterations: 392 (4, 2, 33, 13, 13, 18, 26, 59, 51, 108, 43, 22 )
[LOG] Total clause computation time: 15.97/15 sec (0.19/0.19 sec, 0.29/0.29 sec, 0.6/0.6 sec, 0.49/0.49 sec, 0.51/0.51 sec, 0.39/0.39 sec, 0.3/0.3 sec, 0.87/0.87 sec, 3.44/3.44 sec, 2.83/2.83 sec, 3.36/3.36 sec, 2.7/2.7 sec )
[LOG] Total clause minimization time: 31.69/32 sec (0.45/0.45 sec, 0.2/0.2 sec, 1.07/1.07 sec, 1.63/1.63 sec, 1.73/1.73 sec, 2.07/2.07 sec, 2.35/2.35 sec, 2.65/2.65 sec, 2.82/2.82 sec, 4.36/4.36 sec, 5.89/5.89 sec, 6.47/6.47 sec )
[LOG] Total clause size reduction: 74092 --> 1899 (960 --> 3, 303 --> 1, 8288 --> 143, 2940 --> 36, 2796 --> 30, 3723 --> 50, 5250 --> 88, 11136 --> 339, 9200 --> 314, 18618 --> 696, 7266 --> 138, 3612 --> 61 )
[LOG] Average clause size reduction: 189.01 --> 4.84439 (240 --> 0.75, 151.5 --> 0.5, 251.152 --> 4.33333, 226.154 --> 2.76923, 215.077 --> 2.30769, 206.833 --> 2.77778, 201.923 --> 3.38462, 188.746 --> 5.74576, 180.392 --> 6.15686, 172.389 --> 6.44444, 168.977 --> 3.2093, 164.182 --> 2.77273 )
[LOG] Overall execution time: 48.64 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.03 sec (Real time) / 47.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.46 sec (Real time) / 33.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1923 9 37 1 1866
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 184.45 sec CPU time.
[LOG] Relation determinization time: 185 sec real time.
[LOG] Final circuit size: 2675 new AND gates.
[LOG] Size before ABC: 3470 AND gates.
[LOG] Size after ABC: 2674 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 182.04/182 sec (3.55/3 sec, 2.63/3 sec, 12.7/13 sec, 14.51/14 sec, 13.7/14 sec, 11.16/11 sec, 11.8/12 sec, 9.36/9 sec, 19.18/19 sec, 13.34/14 sec, 22.4/22 sec, 22.96/23 sec, 24.75/25 sec )
[LOG] Nr of iterations: 626 (4, 2, 65, 20, 14, 19, 21, 35, 55, 55, 81, 244, 11 )
[LOG] Total clause computation time: 62.78/61 sec (1.82/1.82 sec, 1.64/1.64 sec, 3.83/3.83 sec, 6.11/6.11 sec, 3.66/3.66 sec, 3.26/3.26 sec, 3.6/3.6 sec, 5.05/5.05 sec, 5.59/5.59 sec, 6.37/6.37 sec, 5.49/5.49 sec, 8.75/8.75 sec, 7.61/7.61 sec )
[LOG] Total clause minimization time: 118.58/121 sec (1.7/1.7 sec, 0.95/0.95 sec, 8.82/8.82 sec, 8.36/8.36 sec, 10/10 sec, 7.86/7.86 sec, 8.16/8.16 sec, 4.26/4.26 sec, 13.52/13.52 sec, 6.94/6.94 sec, 16.85/16.85 sec, 14.06/14.06 sec, 17.1/17.1 sec )
[LOG] Total clause size reduction: 126816 --> 3314 (1086 --> 4, 341 --> 1, 17920 --> 283, 5149 --> 54, 3484 --> 30, 4446 --> 56, 4680 --> 61, 7650 --> 115, 10908 --> 291, 10476 --> 385, 14640 --> 373, 44226 --> 1634, 1810 --> 27 )
[LOG] Average clause size reduction: 202.581 --> 5.29393 (271.5 --> 1, 170.5 --> 0.5, 275.692 --> 4.35385, 257.45 --> 2.7, 248.857 --> 2.14286, 234 --> 2.94737, 222.857 --> 2.90476, 218.571 --> 3.28571, 198.327 --> 5.29091, 190.473 --> 7, 180.741 --> 4.60494, 181.254 --> 6.69672, 164.545 --> 2.45455 )
[LOG] Overall execution time: 184.47 sec CPU time.
[LOG] Overall execution time: 185 sec real time.
Synthesis time: 185.01 sec (Real time) / 180.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 113.93 sec (Real time) / 113.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3046 10 40 1 2984
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 523.31 sec CPU time.
[LOG] Relation determinization time: 524 sec real time.
[LOG] Final circuit size: 3120 new AND gates.
[LOG] Size before ABC: 3999 AND gates.
[LOG] Size after ABC: 3118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 516.29/517 sec (10.99/11 sec, 12.21/12 sec, 44.16/45 sec, 43.08/43 sec, 36.25/36 sec, 30.49/30 sec, 17.74/18 sec, 22.01/22 sec, 71.05/71 sec, 29.63/30 sec, 30.16/30 sec, 41.33/41 sec, 51.91/52 sec, 75.28/76 sec )
[LOG] Nr of iterations: 678 (2, 3, 53, 28, 28, 25, 26, 30, 66, 27, 59, 140, 183, 8 )
[LOG] Total clause computation time: 169.84/176 sec (4.06/4.06 sec, 4.22/4.22 sec, 9.06/9.06 sec, 10/10 sec, 10.94/10.94 sec, 12.17/12.17 sec, 9.19/9.19 sec, 8.75/8.75 sec, 16.42/16.42 sec, 14.32/14.32 sec, 12.36/12.36 sec, 15.25/15.25 sec, 16.77/16.77 sec, 26.33/26.33 sec )
[LOG] Total clause minimization time: 345.31/341 sec (6.87/6.87 sec, 7.93/7.93 sec, 35.04/35.04 sec, 33.02/33.02 sec, 25.24/25.24 sec, 18.26/18.26 sec, 8.49/8.49 sec, 13.19/13.19 sec, 54.54/54.54 sec, 15.23/15.23 sec, 17.73/17.73 sec, 25.94/25.94 sec, 34.96/34.96 sec, 48.87/48.87 sec )
[LOG] Total clause size reduction: 152681 --> 3812 (402 --> 1, 754 --> 7, 16016 --> 243, 8127 --> 132, 7776 --> 96, 6576 --> 74, 6550 --> 66, 7221 --> 91, 15015 --> 445, 5772 --> 89, 12412 --> 377, 28078 --> 958, 36582 --> 1214, 1400 --> 19 )
[LOG] Average clause size reduction: 225.193 --> 5.62242 (201 --> 0.5, 251.333 --> 2.33333, 302.189 --> 4.58491, 290.25 --> 4.71429, 277.714 --> 3.42857, 263.04 --> 2.96, 251.923 --> 2.53846, 240.7 --> 3.03333, 227.5 --> 6.74242, 213.778 --> 3.2963, 210.373 --> 6.38983, 200.557 --> 6.84286, 199.902 --> 6.63388, 175 --> 2.375 )
[LOG] Overall execution time: 523.33 sec CPU time.
[LOG] Overall execution time: 524 sec real time.
Synthesis time: 523.95 sec (Real time) / 513.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.05 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 307.41 sec (Real time) / 307.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3530 11 43 1 3464
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.34 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1171 new AND gates.
[LOG] Size before ABC: 1441 AND gates.
[LOG] Size after ABC: 1171 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.3/3 sec (0.13/0 sec, 0.09/0 sec, 0.07/0 sec, 0.35/1 sec, 0.06/0 sec, 0.83/0 sec, 0.43/1 sec, 1.34/1 sec )
[LOG] Nr of iterations: 274 (8, 2, 7, 6, 19, 12, 151, 69 )
[LOG] Total clause computation time: 1.49/0 sec (0.1/0.1 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.31/0.31 sec, 0.01/0.01 sec, 0.49/0.49 sec, 0.15/0.15 sec, 0.35/0.35 sec )
[LOG] Total clause minimization time: 1.79/3 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.33/0.33 sec, 0.28/0.28 sec, 0.99/0.99 sec )
[LOG] Total clause size reduction: 45419 --> 1309 (1281 --> 15, 194 --> 1, 1212 --> 14, 820 --> 9, 3438 --> 43, 1474 --> 35, 28500 --> 881, 8500 --> 311 )
[LOG] Average clause size reduction: 165.763 --> 4.77737 (160.125 --> 1.875, 97 --> 0.5, 173.143 --> 2, 136.667 --> 1.5, 180.947 --> 2.26316, 122.833 --> 2.91667, 188.742 --> 5.83444, 123.188 --> 4.50725 )
[LOG] Overall execution time: 3.34 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.70 sec (Real time) / 3.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.60 sec (Real time) / 3.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1391 7 28 1 1348
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 22.09 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 2256 new AND gates.
[LOG] Size before ABC: 2842 AND gates.
[LOG] Size after ABC: 2255 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.92/22 sec (1.09/1 sec, 0.22/0 sec, 0.14/0 sec, 0.21/1 sec, 0.17/0 sec, 0.73/0 sec, 3.19/4 sec, 3.87/3 sec, 4.76/5 sec, 7.54/8 sec )
[LOG] Nr of iterations: 556 (4, 5, 4, 71, 6, 120, 81, 131, 99, 35 )
[LOG] Total clause computation time: 9.16/12 sec (0.61/0.61 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.63/0.63 sec, 1.11/1.11 sec, 2.33/2.33 sec, 4.01/4.01 sec )
[LOG] Total clause minimization time: 12.66/10 sec (0.48/0.48 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.55/0.55 sec, 2.55/2.55 sec, 2.73/2.73 sec, 2.41/2.41 sec, 3.52/3.52 sec )
[LOG] Total clause size reduction: 106417 --> 2657 (741 --> 6, 980 --> 10, 606 --> 6, 18620 --> 413, 955 --> 10, 30345 --> 464, 13440 --> 444, 20410 --> 575, 15288 --> 542, 5032 --> 187 )
[LOG] Average clause size reduction: 191.397 --> 4.77878 (185.25 --> 1.5, 196 --> 2, 151.5 --> 1.5, 262.254 --> 5.8169, 159.167 --> 1.66667, 252.875 --> 3.86667, 165.926 --> 5.48148, 155.802 --> 4.38931, 154.424 --> 5.47475, 143.771 --> 5.34286 )
[LOG] Overall execution time: 22.09 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.61 sec (Real time) / 22.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.63 sec (Real time) / 19.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2545 9 34 1 2493
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 202.87 sec CPU time.
[LOG] Relation determinization time: 206 sec real time.
[LOG] Final circuit size: 18325 new AND gates.
[LOG] Size before ABC: 27248 AND gates.
[LOG] Size after ABC: 18325 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 202.45/203 sec (1.47/2 sec, 0.63/0 sec, 0.35/1 sec, 1.07/1 sec, 0.4/0 sec, 3.35/4 sec, 0.8/0 sec, 17.87/18 sec, 44.17/44 sec, 81.92/82 sec, 50.42/51 sec )
[LOG] Nr of iterations: 3449 (7, 4, 9, 7, 10, 26, 26, 859, 1162, 1091, 248 )
[LOG] Total clause computation time: 62.48/67 sec (0.19/0.19 sec, 0.33/0.33 sec, 0.17/0.17 sec, 0.91/0.91 sec, 0.18/0.18 sec, 1.4/1.4 sec, 0.34/0.34 sec, 4.75/4.75 sec, 5.16/5.16 sec, 20.03/20.03 sec, 29.02/29.02 sec )
[LOG] Total clause minimization time: 138.8/135 sec (1.27/1.27 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.21/0.21 sec, 1.93/1.93 sec, 0.44/0.44 sec, 13.01/13.01 sec, 38.74/38.74 sec, 61.42/61.42 sec, 21.17/21.17 sec )
[LOG] Total clause size reduction: 578381 --> 27101 (1764 --> 23, 867 --> 7, 1840 --> 21, 1686 --> 8, 2034 --> 26, 5050 --> 55, 5275 --> 113, 151008 --> 6593, 191565 --> 9018, 178760 --> 9542, 38532 --> 1695 )
[LOG] Average clause size reduction: 167.695 --> 7.85764 (252 --> 3.28571, 216.75 --> 1.75, 204.444 --> 2.33333, 240.857 --> 1.14286, 203.4 --> 2.6, 194.231 --> 2.11538, 202.885 --> 4.34615, 175.795 --> 7.6752, 164.858 --> 7.76076, 163.85 --> 8.7461, 155.371 --> 6.83468 )
[LOG] Overall execution time: 202.88 sec CPU time.
[LOG] Overall execution time: 206 sec real time.
Synthesis time: 206.19 sec (Real time) / 201.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.77 sec (Real time) / 2.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1218.05 sec (Real time) / 1217.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 18664 11 38 1 18604
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 251.75 sec CPU time.
[LOG] Relation determinization time: 256 sec real time.
[LOG] Final circuit size: 15358 new AND gates.
[LOG] Size before ABC: 19851 AND gates.
[LOG] Size after ABC: 15357 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 251.07/251 sec (3.34/3 sec, 7.51/8 sec, 17.58/17 sec, 20.17/20 sec, 29.5/30 sec, 30.08/30 sec, 31.74/32 sec, 17.38/17 sec, 30.4/30 sec, 11.84/12 sec, 22.36/23 sec, 21.76/21 sec, 7.41/8 sec )
[LOG] Nr of iterations: 2663 (505, 188, 1136, 12, 224, 217, 223, 37, 87, 15, 8, 8, 3 )
[LOG] Total clause computation time: 113.7/113 sec (0.64/0.64 sec, 4.34/4.34 sec, 5.01/5.01 sec, 15.09/15.09 sec, 10.26/10.26 sec, 5.99/5.99 sec, 6.15/6.15 sec, 8.5/8.5 sec, 16.07/16.07 sec, 4.6/4.6 sec, 17.22/17.22 sec, 16.97/16.97 sec, 2.86/2.86 sec )
[LOG] Total clause minimization time: 136.2/135 sec (2.66/2.66 sec, 3.14/3.14 sec, 12.43/12.43 sec, 5.02/5.02 sec, 19.15/19.15 sec, 23.93/23.93 sec, 25.45/25.45 sec, 8.79/8.79 sec, 14.22/14.22 sec, 7.16/7.16 sec, 5.07/5.07 sec, 4.71/4.71 sec, 4.47/4.47 sec )
[LOG] Total clause size reduction: 937270 --> 19592 (193032 --> 5355, 69190 --> 861, 407465 --> 10096, 3619 --> 16, 77604 --> 824, 72792 --> 870, 72372 --> 878, 10440 --> 168, 24854 --> 460, 2800 --> 30, 1365 --> 16, 1365 --> 14, 372 --> 4 )
[LOG] Average clause size reduction: 351.96 --> 7.35712 (382.242 --> 10.604, 368.032 --> 4.57979, 358.684 --> 8.88732, 301.583 --> 1.33333, 346.446 --> 3.67857, 335.447 --> 4.00922, 324.538 --> 3.93722, 282.162 --> 4.54054, 285.678 --> 5.28736, 186.667 --> 2, 170.625 --> 2, 170.625 --> 1.75, 124 --> 1.33333 )
[LOG] Overall execution time: 251.75 sec CPU time.
[LOG] Overall execution time: 256 sec real time.
Synthesis time: 255.78 sec (Real time) / 252.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.43 sec (Real time) / 2.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 561.19 sec (Real time) / 560.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15771 13 43 1 15703
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 567.93 sec CPU time.
[LOG] Relation determinization time: 576 sec real time.
[LOG] Final circuit size: 24443 new AND gates.
[LOG] Size before ABC: 32781 AND gates.
[LOG] Size after ABC: 24443 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 567.06/567 sec (4.76/4 sec, 11.65/12 sec, 34.52/35 sec, 11.58/11 sec, 61.69/62 sec, 71.91/72 sec, 70.15/70 sec, 76.27/76 sec, 32.98/33 sec, 52.42/53 sec, 27.96/28 sec, 32.38/32 sec, 51.79/52 sec, 27/27 sec )
[LOG] Nr of iterations: 3980 (842, 214, 1860, 12, 271, 224, 194, 197, 69, 48, 18, 19, 8, 4 )
[LOG] Total clause computation time: 194.95/195 sec (0.95/0.95 sec, 5.29/5.29 sec, 7.45/7.45 sec, 7.66/7.66 sec, 8.89/8.89 sec, 12.9/12.9 sec, 10.9/10.9 sec, 11.46/11.46 sec, 15/15 sec, 31.14/31.14 sec, 16.99/16.99 sec, 14.28/14.28 sec, 34.14/34.14 sec, 17.9/17.9 sec )
[LOG] Total clause minimization time: 370.1/371 sec (3.77/3.77 sec, 6.32/6.32 sec, 26.86/26.86 sec, 3.82/3.82 sec, 52.53/52.53 sec, 58.81/58.81 sec, 59.05/59.05 sec, 64.61/64.61 sec, 17.85/17.85 sec, 21.15/21.15 sec, 10.84/10.84 sec, 17.98/17.98 sec, 17.52/17.52 sec, 8.99/8.99 sec )
[LOG] Total clause size reduction: 1610541 --> 32486 (366676 --> 9378, 90099 --> 925, 762190 --> 18005, 4147 --> 11, 107730 --> 1024, 86524 --> 846, 72761 --> 785, 71736 --> 825, 22032 --> 368, 17155 --> 225, 3638 --> 34, 3780 --> 40, 1470 --> 14, 603 --> 6 )
[LOG] Average clause size reduction: 404.659 --> 8.16231 (435.482 --> 11.1378, 421.023 --> 4.32243, 409.78 --> 9.68011, 345.583 --> 0.916667, 397.528 --> 3.7786, 386.268 --> 3.77679, 375.057 --> 4.04639, 364.142 --> 4.18782, 319.304 --> 5.33333, 357.396 --> 4.6875, 202.111 --> 1.88889, 198.947 --> 2.10526, 183.75 --> 1.75, 150.75 --> 1.5 )
[LOG] Overall execution time: 567.93 sec CPU time.
[LOG] Overall execution time: 576 sec real time.
Synthesis time: 575.88 sec (Real time) / 570.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.88 sec (Real time) / 2.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1955.93 sec (Real time) / 1955.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 24914 15 47 1 24838
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1193.75 sec CPU time.
[LOG] Relation determinization time: 1213 sec real time.
[LOG] Final circuit size: 37822 new AND gates.
[LOG] Size before ABC: 50851 AND gates.
[LOG] Size after ABC: 37822 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 1192.24/1191 sec (7.79/8 sec, 12.53/12 sec, 71.61/72 sec, 24.74/25 sec, 121.52/121 sec, 132.53/133 sec, 157.99/158 sec, 132.78/133 sec, 156.09/156 sec, 60.08/60 sec, 104.78/105 sec, 49.08/49 sec, 51.93/52 sec, 63.8/63 sec, 44.99/44 sec )
[LOG] Nr of iterations: 5815 (860, 279, 3151, 12, 283, 292, 308, 177, 201, 75, 131, 18, 13, 11, 4 )
[LOG] Total clause computation time: 344.83/343 sec (1.57/1.57 sec, 2.64/2.64 sec, 9.63/9.63 sec, 17.36/17.36 sec, 15.08/15.08 sec, 21.19/21.19 sec, 25.73/25.73 sec, 23.52/23.52 sec, 32.86/32.86 sec, 28.62/28.62 sec, 50.53/50.53 sec, 27.84/27.84 sec, 29.65/29.65 sec, 32.3/32.3 sec, 26.31/26.31 sec )
[LOG] Total clause minimization time: 842.94/846 sec (6.16/6.16 sec, 9.77/9.77 sec, 61.35/61.35 sec, 7.22/7.22 sec, 106.12/106.12 sec, 110.86/110.86 sec, 131.75/131.75 sec, 108.89/108.89 sec, 122.78/122.78 sec, 31.2/31.2 sec, 53.92/53.92 sec, 21.03/21.03 sec, 22.1/22.1 sec, 31.31/31.31 sec, 18.48/18.48 sec )
[LOG] Total clause size reduction: 2667766 --> 50516 (424346 --> 10167, 133718 --> 1207, 1467900 --> 33014, 4741 --> 11, 128310 --> 1047, 129204 --> 1102, 132931 --> 1247, 74272 --> 670, 82200 --> 776, 26862 --> 430, 53300 --> 758, 4097 --> 34, 2844 --> 27, 2360 --> 20, 681 --> 6 )
[LOG] Average clause size reduction: 458.773 --> 8.68719 (493.426 --> 11.8221, 479.276 --> 4.32616, 465.852 --> 10.4773, 395.083 --> 0.916667, 453.392 --> 3.69965, 442.479 --> 3.77397, 431.594 --> 4.0487, 419.616 --> 3.78531, 408.955 --> 3.8607, 358.16 --> 5.73333, 406.87 --> 5.78626, 227.611 --> 1.88889, 218.769 --> 2.07692, 214.545 --> 1.81818, 170.25 --> 1.5 )
[LOG] Overall execution time: 1193.75 sec CPU time.
[LOG] Overall execution time: 1213 sec real time.
Synthesis time: 1213.38 sec (Real time) / 1203.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.94 sec (Real time) / 4.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5200.30 sec (Real time) / 5199.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 38355 17 52 1 38271
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9903.94 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 4008.75 sec CPU time.
[LOG] Relation determinization time: 4109 sec real time.
[LOG] Final circuit size: 86113 new AND gates.
[LOG] Size before ABC: 119973 AND gates.
[LOG] Size after ABC: 86113 AND gates.
[LOG] Time for optimizing with ABC: 101 seconds.
[LOG] Total time for all control signals: 4005.32/4005 sec (16.27/17 sec, 38.6/38 sec, 248.78/249 sec, 98.51/99 sec, 226.05/226 sec, 288.72/288 sec, 316.34/316 sec, 322.82/323 sec, 324.77/324 sec, 356.99/357 sec, 343.79/344 sec, 225.03/225 sec, 313.25/314 sec, 144.96/145 sec, 177.59/177 sec, 239.3/240 sec, 175.6/175 sec, 147.95/148 sec )
[LOG] Nr of iterations: 12058 (1189, 445, 7918, 17, 374, 360, 291, 246, 275, 261, 209, 298, 112, 16, 15, 13, 14, 5 )
[LOG] Total clause computation time: 1491.67/1496 sec (2.8/2.8 sec, 7.71/7.71 sec, 26.19/26.19 sec, 68.51/68.51 sec, 51.5/51.5 sec, 90.27/90.27 sec, 98.07/98.07 sec, 96.96/96.96 sec, 95.48/95.48 sec, 96.9/96.9 sec, 93.37/93.37 sec, 101.16/101.16 sec, 180.87/180.87 sec, 70.92/70.92 sec, 105.96/105.96 sec, 127.63/127.63 sec, 102.19/102.19 sec, 75.18/75.18 sec )
[LOG] Total clause minimization time: 2498.15/2491 sec (13.39/13.39 sec, 30.6/30.6 sec, 219.65/219.65 sec, 29.55/29.55 sec, 173.27/173.27 sec, 197.29/197.29 sec, 217.28/217.28 sec, 224.87/224.87 sec, 228.26/228.26 sec, 258.97/258.97 sec, 249.48/249.48 sec, 122.79/122.79 sec, 131.69/131.69 sec, 73.53/73.53 sec, 71.14/71.14 sec, 111.19/111.19 sec, 72.92/72.92 sec, 72.28/72.28 sec )
[LOG] Total clause size reduction: 7166642 --> 119550 (755568 --> 15022, 276612 --> 2144, 4781868 --> 92071, 8976 --> 16, 221189 --> 1441, 208938 --> 1401, 165590 --> 1091, 137200 --> 902, 150426 --> 1014, 139880 --> 1030, 109616 --> 809, 135729 --> 1835, 58386 --> 651, 4440 --> 30, 4032 --> 31, 3408 --> 26, 3692 --> 28, 1092 --> 8 )
[LOG] Average clause size reduction: 594.347 --> 9.91458 (635.465 --> 12.6341, 621.6 --> 4.81798, 603.924 --> 11.6281, 528 --> 0.941176, 591.414 --> 3.85294, 580.383 --> 3.89167, 569.038 --> 3.74914, 557.724 --> 3.66667, 547.004 --> 3.68727, 535.939 --> 3.94636, 524.478 --> 3.87081, 455.466 --> 6.15772, 521.304 --> 5.8125, 277.5 --> 1.875, 268.8 --> 2.06667, 262.154 --> 2, 263.714 --> 2, 218.4 --> 1.6 )
[LOG] Overall execution time: 4008.76 sec CPU time.
[LOG] Overall execution time: 4109 sec real time.
Synthesis time: 4108.73 sec (Real time) / 4067.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.62 sec (Real time) / 11.52 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9999.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 86796 21 61 1 86696
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 5448.88 sec CPU time.
[LOG] Relation determinization time: 5586 sec real time.
[LOG] Final circuit size: 109743 new AND gates.
[LOG] Size before ABC: 155279 AND gates.
[LOG] Size after ABC: 109743 AND gates.
[LOG] Time for optimizing with ABC: 138 seconds.
[LOG] Total time for all control signals: 5443.24/5443 sec (20.98/21 sec, 45.18/45 sec, 350.22/350 sec, 156.4/157 sec, 293.21/293 sec, 332.59/333 sec, 393.35/393 sec, 428.52/429 sec, 454.06/454 sec, 449.42/449 sec, 439.88/440 sec, 487.9/487 sec, 278.63/278 sec, 397.86/398 sec, 148.85/149 sec, 193.24/194 sec, 222.23/222 sec, 160.31/161 sec, 190.41/190 sec )
[LOG] Nr of iterations: 14813 (1164, 456, 10320, 21, 247, 267, 375, 318, 286, 289, 255, 326, 333, 82, 17, 17, 16, 18, 6 )
[LOG] Total clause computation time: 1566.83/1559 sec (5.2/5.2 sec, 6.77/6.77 sec, 35.31/35.31 sec, 92.38/92.38 sec, 73.52/73.52 sec, 82.81/82.81 sec, 80.59/80.59 sec, 83.63/83.63 sec, 90.83/90.83 sec, 90.95/90.95 sec, 94.81/94.81 sec, 95.38/95.38 sec, 94.96/94.96 sec, 209.58/209.58 sec, 73.18/73.18 sec, 116.11/116.11 sec, 73.92/73.92 sec, 69/69 sec, 97.9/97.9 sec )
[LOG] Total clause minimization time: 3854.74/3860 sec (15.64/15.64 sec, 38.24/38.24 sec, 310.45/310.45 sec, 63.48/63.48 sec, 218.62/218.62 sec, 248.61/248.61 sec, 311.19/311.19 sec, 343.48/343.48 sec, 361.57/361.57 sec, 357.1/357.1 sec, 343.86/343.86 sec, 390.73/390.73 sec, 182.2/182.2 sec, 187.41/187.41 sec, 75.08/75.08 sec, 76.55/76.55 sec, 147.77/147.77 sec, 90.76/90.76 sec, 92/92 sec )
[LOG] Total clause size reduction: 9483984 --> 154826 (797818 --> 14294, 306215 --> 2371, 6727988 --> 126468, 12120 --> 20, 157686 --> 880, 167580 --> 1032, 231506 --> 1456, 192736 --> 1164, 170145 --> 1084, 168768 --> 1126, 146050 --> 1046, 183300 --> 1251, 161684 --> 2062, 39366 --> 422, 5024 --> 31, 4896 --> 33, 4530 --> 34, 5117 --> 40, 1455 --> 12 )
[LOG] Average clause size reduction: 640.247 --> 10.452 (685.411 --> 12.2801, 671.524 --> 5.19956, 651.937 --> 12.2547, 577.143 --> 0.952381, 638.405 --> 3.56275, 627.64 --> 3.86517, 617.349 --> 3.88267, 606.088 --> 3.66038, 594.913 --> 3.79021, 583.972 --> 3.89619, 572.745 --> 4.10196, 562.27 --> 3.83742, 485.538 --> 6.19219, 480.073 --> 5.14634, 295.529 --> 1.82353, 288 --> 1.94118, 283.125 --> 2.125, 284.278 --> 2.22222, 242.5 --> 2 )
[LOG] Overall execution time: 5448.89 sec CPU time.
[LOG] Overall execution time: 5586 sec real time.
Synthesis time: 5586.46 sec (Real time) / 5523.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.86 sec (Real time) / 13.69 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9999.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 110480 23 65 1 110373
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 3.6 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1279 new AND gates.
[LOG] Size before ABC: 1534 AND gates.
[LOG] Size after ABC: 1279 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.53/4 sec (0.08/0 sec, 0.56/1 sec, 0.05/0 sec, 0.25/0 sec, 0.07/0 sec, 0.08/0 sec, 0.5/1 sec, 1.94/2 sec )
[LOG] Nr of iterations: 272 (6, 4, 7, 6, 13, 14, 146, 76 )
[LOG] Total clause computation time: 1.45/2 sec (0.03/0.03 sec, 0.23/0.23 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.71/0.71 sec )
[LOG] Total clause minimization time: 2.05/2 sec (0.05/0.05 sec, 0.32/0.32 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.33/0.33 sec, 1.22/1.22 sec )
[LOG] Total clause size reduction: 47009 --> 1388 (990 --> 10, 588 --> 7, 1302 --> 14, 815 --> 9, 2472 --> 27, 1742 --> 42, 29725 --> 897, 9375 --> 382 )
[LOG] Average clause size reduction: 172.827 --> 5.10294 (165 --> 1.66667, 147 --> 1.75, 186 --> 2, 135.833 --> 1.5, 190.154 --> 2.07692, 124.429 --> 3, 203.596 --> 6.14384, 123.355 --> 5.02632 )
[LOG] Overall execution time: 3.6 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.97 sec (Real time) / 3.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.63 sec (Real time) / 6.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1514 7 31 1 1468
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 26.93 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 3149 new AND gates.
[LOG] Size before ABC: 4064 AND gates.
[LOG] Size after ABC: 3149 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 26.79/27 sec (0.51/1 sec, 0.49/0 sec, 0.11/0 sec, 0.8/1 sec, 0.23/1 sec, 1.05/1 sec, 3.71/3 sec, 4.09/4 sec, 8.46/9 sec, 7.34/7 sec )
[LOG] Nr of iterations: 733 (8, 5, 7, 67, 10, 162, 95, 178, 144, 57 )
[LOG] Total clause computation time: 11.49/14 sec (0.43/0.43 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.24/0.24 sec, 2.18/2.18 sec, 1.04/1.04 sec, 2.96/2.96 sec, 4.3/4.3 sec )
[LOG] Total clause minimization time: 15.16/13 sec (0.07/0.07 sec, 0.38/0.38 sec, 0.05/0.05 sec, 0.73/0.73 sec, 0.11/0.11 sec, 0.79/0.79 sec, 1.52/1.52 sec, 3.03/3.03 sec, 5.46/5.46 sec, 3.02/3.02 sec )
[LOG] Total clause size reduction: 125675 --> 3905 (1701 --> 19, 1016 --> 4, 1158 --> 12, 15180 --> 434, 1638 --> 21, 35259 --> 731, 14946 --> 519, 26196 --> 887, 21021 --> 915, 7560 --> 363 )
[LOG] Average clause size reduction: 171.453 --> 5.32742 (212.625 --> 2.375, 203.2 --> 0.8, 165.429 --> 1.71429, 226.567 --> 6.47761, 163.8 --> 2.1, 217.648 --> 4.51235, 157.326 --> 5.46316, 147.169 --> 4.98315, 145.979 --> 6.35417, 132.632 --> 6.36842 )
[LOG] Overall execution time: 26.93 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.76 sec (Real time) / 27.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 47.22 sec (Real time) / 47.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3435 9 36 1 3380
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 594.35 sec CPU time.
[LOG] Relation determinization time: 602 sec real time.
[LOG] Final circuit size: 31332 new AND gates.
[LOG] Size before ABC: 47321 AND gates.
[LOG] Size after ABC: 31332 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 593.37/593 sec (1.02/1 sec, 1.87/2 sec, 0.87/1 sec, 0.93/1 sec, 0.96/1 sec, 1.99/2 sec, 1.8/1 sec, 24.59/25 sec, 118.62/119 sec, 233.86/233 sec, 206.86/207 sec )
[LOG] Nr of iterations: 5211 (4, 6, 7, 7, 6, 23, 23, 1170, 1730, 1796, 439 )
[LOG] Total clause computation time: 187.26/186 sec (0.6/0.6 sec, 0.95/0.95 sec, 0.43/0.43 sec, 0.57/0.57 sec, 0.46/0.46 sec, 0.85/0.85 sec, 0.83/0.83 sec, 4.59/4.59 sec, 8.77/8.77 sec, 36.32/36.32 sec, 132.89/132.89 sec )
[LOG] Total clause minimization time: 403.21/402 sec (0.41/0.41 sec, 0.91/0.91 sec, 0.42/0.42 sec, 0.34/0.34 sec, 0.48/0.48 sec, 1.12/1.12 sec, 0.94/0.94 sec, 19.87/19.87 sec, 109.15/109.15 sec, 196.19/196.19 sec, 73.38/73.38 sec )
[LOG] Total clause size reduction: 912697 --> 47154 (915 --> 6, 1500 --> 11, 1404 --> 12, 1920 --> 15, 1085 --> 10, 6798 --> 58, 4290 --> 87, 215096 --> 10053, 299117 --> 15279, 308740 --> 18234, 71832 --> 3389 )
[LOG] Average clause size reduction: 175.148 --> 9.04893 (228.75 --> 1.5, 250 --> 1.83333, 200.571 --> 1.71429, 274.286 --> 2.14286, 180.833 --> 1.66667, 295.565 --> 2.52174, 186.522 --> 3.78261, 183.843 --> 8.59231, 172.9 --> 8.83179, 171.904 --> 10.1526, 163.626 --> 7.71982 )
[LOG] Overall execution time: 594.36 sec CPU time.
[LOG] Overall execution time: 602 sec real time.
Synthesis time: 602.24 sec (Real time) / 591.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.16 sec (Real time) / 4.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4189.04 sec (Real time) / 4187.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 31682 11 42 1 31618
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1076.18 sec CPU time.
[LOG] Relation determinization time: 1100 sec real time.
[LOG] Final circuit size: 40515 new AND gates.
[LOG] Size before ABC: 58205 AND gates.
[LOG] Size after ABC: 40515 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 1075.3/1075 sec (13.44/14 sec, 47.89/48 sec, 104.18/104 sec, 29.07/29 sec, 130.66/131 sec, 155.89/155 sec, 207.52/208 sec, 53.93/54 sec, 103.55/103 sec, 39.31/39 sec, 51.81/52 sec, 88.52/88 sec, 49.53/50 sec )
[LOG] Nr of iterations: 5612 (2694, 249, 1757, 12, 247, 191, 264, 67, 94, 7, 9, 14, 7 )
[LOG] Total clause computation time: 334.85/342 sec (1.17/1.17 sec, 10.75/10.75 sec, 19.89/19.89 sec, 19.37/19.37 sec, 17.9/17.9 sec, 23.6/23.6 sec, 41.15/41.15 sec, 26.17/26.17 sec, 45.65/45.65 sec, 19.29/19.29 sec, 31.34/31.34 sec, 54.62/54.62 sec, 23.95/23.95 sec )
[LOG] Total clause minimization time: 735.88/728 sec (12.13/12.13 sec, 36.88/36.88 sec, 83.19/83.19 sec, 9.5/9.5 sec, 112.34/112.34 sec, 131.84/131.84 sec, 165.89/165.89 sec, 27.48/27.48 sec, 57.52/57.52 sec, 19.82/19.82 sec, 20.25/20.25 sec, 33.68/33.68 sec, 25.36/25.36 sec )
[LOG] Total clause size reduction: 2064848 --> 57947 (1039498 --> 35632, 92504 --> 1115, 635672 --> 17297, 3652 --> 11, 86346 --> 992, 64600 --> 780, 86527 --> 1192, 19338 --> 347, 30504 --> 506, 1158 --> 12, 1512 --> 18, 2457 --> 29, 1080 --> 16 )
[LOG] Average clause size reduction: 367.934 --> 10.3256 (385.857 --> 13.2264, 371.502 --> 4.47791, 361.794 --> 9.84462, 304.333 --> 0.916667, 349.579 --> 4.01619, 338.22 --> 4.08377, 327.754 --> 4.51515, 288.627 --> 5.1791, 324.511 --> 5.38298, 165.429 --> 1.71429, 168 --> 2, 175.5 --> 2.07143, 154.286 --> 2.28571 )
[LOG] Overall execution time: 1076.19 sec CPU time.
[LOG] Overall execution time: 1100 sec real time.
Synthesis time: 1100.73 sec (Real time) / 1087.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.95 sec (Real time) / 4.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4161.37 sec (Real time) / 4160.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 40932 13 47 1 40859
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 3518.73 sec CPU time.
[LOG] Relation determinization time: 3613 sec real time.
[LOG] Final circuit size: 84655 new AND gates.
[LOG] Size before ABC: 126554 AND gates.
[LOG] Size after ABC: 84655 AND gates.
[LOG] Time for optimizing with ABC: 94 seconds.
[LOG] Total time for all control signals: 3517.23/3517 sec (37.68/37 sec, 123.81/124 sec, 510.03/510 sec, 85.98/86 sec, 315.09/315 sec, 343.69/344 sec, 407.75/408 sec, 508.59/508 sec, 219.8/220 sec, 261/261 sec, 152.42/153 sec, 153.2/153 sec, 211.37/212 sec, 186.82/186 sec )
[LOG] Nr of iterations: 10368 (5541, 240, 3513, 13, 254, 212, 209, 223, 65, 59, 18, 6, 10, 5 )
[LOG] Total clause computation time: 1144.94/1152 sec (1.97/1.97 sec, 34.46/34.46 sec, 65.65/65.65 sec, 53.27/53.27 sec, 73.12/73.12 sec, 107.01/107.01 sec, 101.16/101.16 sec, 114.38/114.38 sec, 108.49/108.49 sec, 128.99/128.99 sec, 72.03/72.03 sec, 80.51/80.51 sec, 110.77/110.77 sec, 93.13/93.13 sec )
[LOG] Total clause minimization time: 2360.12/2354 sec (35.19/35.19 sec, 88.85/88.85 sec, 439.81/439.81 sec, 32.29/32.29 sec, 241.08/241.08 sec, 235.9/235.9 sec, 305.71/305.71 sec, 393.36/393.36 sec, 110.8/110.8 sec, 131.5/131.5 sec, 79.95/79.95 sec, 72.32/72.32 sec, 100.15/100.15 sec, 93.21/93.21 sec )
[LOG] Total clause size reduction: 4362947 --> 126263 (2420980 --> 81365, 101336 --> 1104, 1443432 --> 39392, 4536 --> 12, 101200 --> 1036, 82079 --> 834, 78624 --> 852, 81474 --> 963, 20800 --> 325, 21228 --> 310, 3570 --> 35, 1030 --> 10, 1854 --> 18, 804 --> 7 )
[LOG] Average clause size reduction: 420.809 --> 12.1781 (436.921 --> 14.6842, 422.233 --> 4.6, 410.883 --> 11.2132, 348.923 --> 0.923077, 398.425 --> 4.07874, 387.165 --> 3.93396, 376.191 --> 4.07656, 365.354 --> 4.31839, 320 --> 5, 359.797 --> 5.25424, 198.333 --> 1.94444, 171.667 --> 1.66667, 185.4 --> 1.8, 160.8 --> 1.4 )
[LOG] Overall execution time: 3518.74 sec CPU time.
[LOG] Overall execution time: 3613 sec real time.
Synthesis time: 3613.05 sec (Real time) / 3573.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.97 sec (Real time) / 10.85 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9998.67 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 85127 15 52 1 85046
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 7932.38 sec CPU time.
[LOG] Relation determinization time: 7952 sec real time.
[LOG] Final circuit size: 158902 new AND gates.
[LOG] Size before ABC: 234331 AND gates.
[LOG] Size after ABC: 158902 AND gates.
[LOG] Time for optimizing with ABC: 20 seconds.
[LOG] Total time for all control signals: 7927.8/7928 sec (90.15/90 sec, 309.34/310 sec, 1646.96/1647 sec, 156.94/157 sec, 606.96/607 sec, 752.76/753 sec, 705.36/705 sec, 920.27/920 sec, 885.17/885 sec, 337.7/338 sec, 697.67/698 sec, 210.01/210 sec, 197.94/197 sec, 205/205 sec, 205.57/206 sec )
[LOG] Nr of iterations: 17047 (9237, 205, 6388, 14, 242, 297, 157, 167, 136, 78, 83, 10, 16, 13, 4 )
[LOG] Total clause computation time: 1979.46/1983 sec (3.21/3.21 sec, 85.1/85.1 sec, 192.34/192.34 sec, 109.86/109.86 sec, 121.58/121.58 sec, 122.51/122.51 sec, 126.87/126.87 sec, 120.2/120.2 sec, 142.21/142.21 sec, 166.57/166.57 sec, 382.11/382.11 sec, 104.74/104.74 sec, 98.25/98.25 sec, 102.2/102.2 sec, 101.71/101.71 sec )
[LOG] Total clause minimization time: 5922.07/5923 sec (86.24/86.24 sec, 223.26/223.26 sec, 1442.15/1442.15 sec, 46.31/46.31 sec, 484.08/484.08 sec, 628.67/628.67 sec, 577.39/577.39 sec, 798.81/798.81 sec, 741.76/741.76 sec, 170.19/170.19 sec, 314.48/314.48 sec, 104.54/104.54 sec, 98.93/98.93 sec, 102.11/102.11 sec, 103.15/103.15 sec )
[LOG] Total clause size reduction: 8045121 --> 234007 (4507168 --> 147522, 96900 --> 884, 2938020 --> 80641, 5525 --> 13, 108209 --> 945, 129648 --> 1184, 66612 --> 608, 69056 --> 696, 54675 --> 548, 27489 --> 392, 33128 --> 491, 2043 --> 20, 3330 --> 31, 2664 --> 24, 654 --> 8 )
[LOG] Average clause size reduction: 471.938 --> 13.7272 (487.947 --> 15.9708, 472.683 --> 4.3122, 459.928 --> 12.6238, 394.643 --> 0.928571, 447.145 --> 3.90496, 436.525 --> 3.98653, 424.28 --> 3.87261, 413.509 --> 4.16766, 402.022 --> 4.02941, 352.423 --> 5.02564, 399.133 --> 5.91566, 204.3 --> 2, 208.125 --> 1.9375, 204.923 --> 1.84615, 163.5 --> 2 )
[LOG] Overall execution time: 7932.38 sec CPU time.
[LOG] Overall execution time: 7952 sec real time.
Synthesis time: 7951.96 sec (Real time) / 7848.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.22 sec (Real time) / 21.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9998.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 159429 17 57 1 159340
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9856.21 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9560.84 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2.53 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1310 new AND gates.
[LOG] Size before ABC: 1618 AND gates.
[LOG] Size after ABC: 1309 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.47/2 sec (0.07/0 sec, 0.13/0 sec, 0.08/0 sec, 0.22/0 sec, 0.06/0 sec, 0.08/0 sec, 0.51/1 sec, 1.32/1 sec )
[LOG] Nr of iterations: 293 (4, 2, 4, 5, 13, 12, 173, 80 )
[LOG] Total clause computation time: 1.04/1 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.6/0.6 sec )
[LOG] Total clause minimization time: 1.4/1 sec (0.03/0.03 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.39/0.39 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 50227 --> 1483 (570 --> 6, 201 --> 1, 627 --> 4, 680 --> 8, 2376 --> 30, 1540 --> 38, 33884 --> 997, 10349 --> 399 )
[LOG] Average clause size reduction: 171.423 --> 5.06143 (142.5 --> 1.5, 100.5 --> 0.5, 156.75 --> 1, 136 --> 1.6, 182.769 --> 2.30769, 128.333 --> 3.16667, 195.861 --> 5.76301, 129.363 --> 4.9875 )
[LOG] Overall execution time: 2.53 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.92 sec (Real time) / 2.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.19 sec (Real time) / 7.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1536 7 31 1 1491
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 81.55 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 7010 new AND gates.
[LOG] Size before ABC: 9452 AND gates.
[LOG] Size after ABC: 7010 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 81.12/81 sec (0.51/0 sec, 0.62/1 sec, 0.43/0 sec, 1.7/2 sec, 0.55/1 sec, 8.37/8 sec, 6.57/7 sec, 15.19/15 sec, 28.76/29 sec, 18.42/18 sec )
[LOG] Nr of iterations: 1471 (5, 7, 5, 55, 14, 248, 97, 392, 519, 129 )
[LOG] Total clause computation time: 26.83/25 sec (0.24/0.24 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.34/0.34 sec, 0.27/0.27 sec, 2.63/2.63 sec, 3.21/3.21 sec, 2.72/2.72 sec, 7.24/7.24 sec, 9.66/9.66 sec )
[LOG] Total clause minimization time: 53.84/55 sec (0.26/0.26 sec, 0.33/0.33 sec, 0.17/0.17 sec, 1.34/1.34 sec, 0.26/0.26 sec, 5.7/5.7 sec, 3.3/3.3 sec, 12.4/12.4 sec, 21.37/21.37 sec, 8.71/8.71 sec )
[LOG] Total clause size reduction: 239994 --> 9293 (968 --> 8, 1440 --> 16, 792 --> 8, 12366 --> 309, 2379 --> 33, 53846 --> 1410, 15360 --> 526, 58259 --> 2471, 76664 --> 3599, 17920 --> 913 )
[LOG] Average clause size reduction: 163.15 --> 6.31747 (193.6 --> 1.6, 205.714 --> 2.28571, 158.4 --> 1.6, 224.836 --> 5.61818, 169.929 --> 2.35714, 217.121 --> 5.68548, 158.351 --> 5.42268, 148.62 --> 6.30357, 147.715 --> 6.93449, 138.915 --> 7.07752 )
[LOG] Overall execution time: 81.55 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.87 sec (Real time) / 80.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.15 sec (Real time) / 2.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 295.48 sec (Real time) / 295.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7295 9 37 1 7239
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 1707.73 sec CPU time.
[LOG] Relation determinization time: 1722 sec real time.
[LOG] Final circuit size: 44406 new AND gates.
[LOG] Size before ABC: 69396 AND gates.
[LOG] Size after ABC: 44406 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 1705.67/1706 sec (2.48/2 sec, 4.38/5 sec, 2.85/3 sec, 3.1/3 sec, 3.86/4 sec, 14.43/14 sec, 3.46/3 sec, 43.09/44 sec, 354.1/354 sec, 722.18/722 sec, 551.74/552 sec )
[LOG] Nr of iterations: 7559 (3, 6, 8, 7, 7, 31, 20, 1802, 2594, 2397, 684 )
[LOG] Total clause computation time: 489.31/483 sec (1.43/1.43 sec, 2.42/2.42 sec, 1.42/1.42 sec, 2.06/2.06 sec, 1.89/1.89 sec, 3.39/3.39 sec, 1.51/1.51 sec, 10.2/10.2 sec, 17.41/17.41 sec, 165.5/165.5 sec, 282.08/282.08 sec )
[LOG] Total clause minimization time: 1208.61/1219 sec (1.01/1.01 sec, 1.93/1.93 sec, 1.39/1.39 sec, 1.01/1.01 sec, 1.94/1.94 sec, 11/11 sec, 1.93/1.93 sec, 32.66/32.66 sec, 334.57/334.57 sec, 553.09/553.09 sec, 268.08/268.08 sec )
[LOG] Total clause size reduction: 1330436 --> 69241 (604 --> 4, 1485 --> 10, 1673 --> 17, 1704 --> 11, 1410 --> 14, 8190 --> 79, 3800 --> 75, 333185 --> 16490, 451182 --> 23392, 414508 --> 23400, 112695 --> 5749 )
[LOG] Average clause size reduction: 176.007 --> 9.16007 (201.333 --> 1.33333, 247.5 --> 1.66667, 209.125 --> 2.125, 243.429 --> 1.57143, 201.429 --> 2, 264.194 --> 2.54839, 190 --> 3.75, 184.897 --> 9.15094, 173.933 --> 9.01773, 172.928 --> 9.7622, 164.759 --> 8.40497 )
[LOG] Overall execution time: 1707.73 sec CPU time.
[LOG] Overall execution time: 1722 sec real time.
Synthesis time: 1721.89 sec (Real time) / 1693.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.16 sec (Real time) / 6.10 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9998.32 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 44753 11 43 1 44688
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 9408.29 sec CPU time.
[LOG] Relation determinization time: 9539 sec real time.
[LOG] Final circuit size: 104122 new AND gates.
[LOG] Size before ABC: 157743 AND gates.
[LOG] Size after ABC: 104122 AND gates.
[LOG] Time for optimizing with ABC: 131 seconds.
[LOG] Total time for all control signals: 9398.49/9398 sec (250.35/251 sec, 321.48/321 sec, 1107.95/1108 sec, 243.64/244 sec, 617.44/617 sec, 963.05/963 sec, 1385.88/1386 sec, 1034.6/1035 sec, 2009.38/2010 sec, 153.75/153 sec, 480.83/480 sec, 664.15/664 sec, 165.99/166 sec )
[LOG] Nr of iterations: 14140 (5135, 1072, 5312, 11, 526, 705, 569, 122, 648, 13, 13, 11, 3 )
[LOG] Total clause computation time: 3203.64/3219 sec (53.26/53.26 sec, 75.19/75.19 sec, 159.01/159.01 sec, 178.54/178.54 sec, 132.46/132.46 sec, 136.25/136.25 sec, 135.42/135.42 sec, 279.31/279.31 sec, 1096.03/1096.03 sec, 75.88/75.88 sec, 403.81/403.81 sec, 395.83/395.83 sec, 82.65/82.65 sec )
[LOG] Total clause minimization time: 6167.69/6153 sec (195.91/195.91 sec, 244.08/244.08 sec, 939.81/939.81 sec, 64.53/64.53 sec, 482.74/482.74 sec, 823.95/823.95 sec, 1247.82/1247.82 sec, 754.24/754.24 sec, 910.38/910.38 sec, 77.23/77.23 sec, 76.45/76.45 sec, 267.77/267.77 sec, 82.78/82.78 sec )
[LOG] Total clause size reduction: 5205633 --> 157483 (2002260 --> 76571, 403767 --> 7745, 1943826 --> 57216, 3360 --> 10, 186375 --> 2992, 242176 --> 4011, 189144 --> 3239, 35937 --> 711, 191512 --> 4906, 2472 --> 28, 2412 --> 30, 2010 --> 20, 382 --> 4 )
[LOG] Average clause size reduction: 368.149 --> 11.1374 (389.924 --> 14.9116, 376.648 --> 7.22481, 365.931 --> 10.7711, 305.455 --> 0.909091, 354.325 --> 5.68821, 343.512 --> 5.68936, 332.415 --> 5.69244, 294.566 --> 5.82787, 295.543 --> 7.57099, 190.154 --> 2.15385, 185.538 --> 2.30769, 182.727 --> 1.81818, 127.333 --> 1.33333 )
[LOG] Overall execution time: 9408.31 sec CPU time.
[LOG] Overall execution time: 9539 sec real time.
Synthesis time: 9539.05 sec (Real time) / 9415.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.83 sec (Real time) / 15.70 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9998.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 104543 13 49 1 104468
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9860.25 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
