ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 2


  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM4 init function */
  32:Core/Src/tim.c **** void MX_TIM4_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  46:Core/Src/tim.c ****   htim4.Instance = TIM4;
  47:Core/Src/tim.c ****   htim4.Init.Prescaler = 167;
  48:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim4.Init.Period = 65535;
  50:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  74:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
  82:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c **** }
  85:Core/Src/tim.c **** /* TIM5 init function */
  86:Core/Src/tim.c **** void MX_TIM5_Init(void)
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 3


  87:Core/Src/tim.c **** {
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  94:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  95:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 100:Core/Src/tim.c ****   htim5.Instance = TIM5;
 101:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 102:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 103:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 104:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 105:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 106:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 111:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 120:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 121:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****     Error_Handler();
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 126:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 127:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 128:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 129:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 4


 144:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** }
 147:Core/Src/tim.c **** /* TIM10 init function */
 148:Core/Src/tim.c **** void MX_TIM10_Init(void)
 149:Core/Src/tim.c **** {
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 160:Core/Src/tim.c ****   htim10.Instance = TIM10;
 161:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 162:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 163:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 164:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 165:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 166:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****     Error_Handler();
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 175:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 176:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 177:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 178:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 185:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim10);
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c **** }
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 190:Core/Src/tim.c **** {
  30              		.loc 1 190 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 190 1 is_stmt 0 view .LVU1
  36 0000 84B0     		sub	sp, sp, #16
  37              		.cfi_def_cfa_offset 16
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 5


  38              		.loc 1 192 3 is_stmt 1 view .LVU2
  39              		.loc 1 192 20 is_stmt 0 view .LVU3
  40 0002 0368     		ldr	r3, [r0]
  41              		.loc 1 192 5 view .LVU4
  42 0004 184A     		ldr	r2, .L9
  43 0006 9342     		cmp	r3, r2
  44 0008 07D0     		beq	.L6
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 197:Core/Src/tim.c ****     /* TIM4 clock enable */
 198:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
  45              		.loc 1 203 8 is_stmt 1 view .LVU5
  46              		.loc 1 203 10 is_stmt 0 view .LVU6
  47 000a 184A     		ldr	r2, .L9+4
  48 000c 9342     		cmp	r3, r2
  49 000e 11D0     		beq	.L7
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 208:Core/Src/tim.c ****     /* TIM5 clock enable */
 209:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 213:Core/Src/tim.c ****   }
 214:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
  50              		.loc 1 214 8 is_stmt 1 view .LVU7
  51              		.loc 1 214 10 is_stmt 0 view .LVU8
  52 0010 174A     		ldr	r2, .L9+8
  53 0012 9342     		cmp	r3, r2
  54 0014 1BD0     		beq	.L8
  55              	.L1:
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 219:Core/Src/tim.c ****     /* TIM10 clock enable */
 220:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 224:Core/Src/tim.c ****   }
 225:Core/Src/tim.c **** }
  56              		.loc 1 225 1 view .LVU9
  57 0016 04B0     		add	sp, sp, #16
  58              		.cfi_remember_state
  59              		.cfi_def_cfa_offset 0
  60              		@ sp needed
  61 0018 7047     		bx	lr
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 6


  62              	.L6:
  63              		.cfi_restore_state
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  64              		.loc 1 198 5 is_stmt 1 view .LVU10
  65              	.LBB2:
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  66              		.loc 1 198 5 view .LVU11
  67 001a 0023     		movs	r3, #0
  68 001c 0193     		str	r3, [sp, #4]
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  69              		.loc 1 198 5 view .LVU12
  70 001e 154B     		ldr	r3, .L9+12
  71 0020 1A6C     		ldr	r2, [r3, #64]
  72 0022 42F00402 		orr	r2, r2, #4
  73 0026 1A64     		str	r2, [r3, #64]
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  74              		.loc 1 198 5 view .LVU13
  75 0028 1B6C     		ldr	r3, [r3, #64]
  76 002a 03F00403 		and	r3, r3, #4
  77 002e 0193     		str	r3, [sp, #4]
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  78              		.loc 1 198 5 view .LVU14
  79 0030 019B     		ldr	r3, [sp, #4]
  80              	.LBE2:
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  81              		.loc 1 198 5 view .LVU15
  82 0032 F0E7     		b	.L1
  83              	.L7:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
  84              		.loc 1 209 5 view .LVU16
  85              	.LBB3:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
  86              		.loc 1 209 5 view .LVU17
  87 0034 0023     		movs	r3, #0
  88 0036 0293     		str	r3, [sp, #8]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
  89              		.loc 1 209 5 view .LVU18
  90 0038 0E4B     		ldr	r3, .L9+12
  91 003a 1A6C     		ldr	r2, [r3, #64]
  92 003c 42F00802 		orr	r2, r2, #8
  93 0040 1A64     		str	r2, [r3, #64]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
  94              		.loc 1 209 5 view .LVU19
  95 0042 1B6C     		ldr	r3, [r3, #64]
  96 0044 03F00803 		and	r3, r3, #8
  97 0048 0293     		str	r3, [sp, #8]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
  98              		.loc 1 209 5 view .LVU20
  99 004a 029B     		ldr	r3, [sp, #8]
 100              	.LBE3:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 101              		.loc 1 209 5 view .LVU21
 102 004c E3E7     		b	.L1
 103              	.L8:
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 104              		.loc 1 220 5 view .LVU22
 105              	.LBB4:
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 7


 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 106              		.loc 1 220 5 view .LVU23
 107 004e 0023     		movs	r3, #0
 108 0050 0393     		str	r3, [sp, #12]
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 109              		.loc 1 220 5 view .LVU24
 110 0052 084B     		ldr	r3, .L9+12
 111 0054 5A6C     		ldr	r2, [r3, #68]
 112 0056 42F40032 		orr	r2, r2, #131072
 113 005a 5A64     		str	r2, [r3, #68]
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 114              		.loc 1 220 5 view .LVU25
 115 005c 5B6C     		ldr	r3, [r3, #68]
 116 005e 03F40033 		and	r3, r3, #131072
 117 0062 0393     		str	r3, [sp, #12]
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 118              		.loc 1 220 5 view .LVU26
 119 0064 039B     		ldr	r3, [sp, #12]
 120              	.LBE4:
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 121              		.loc 1 220 5 discriminator 1 view .LVU27
 122              		.loc 1 225 1 is_stmt 0 view .LVU28
 123 0066 D6E7     		b	.L1
 124              	.L10:
 125              		.align	2
 126              	.L9:
 127 0068 00080040 		.word	1073743872
 128 006c 000C0040 		.word	1073744896
 129 0070 00440140 		.word	1073824768
 130 0074 00380240 		.word	1073887232
 131              		.cfi_endproc
 132              	.LFE137:
 134              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 135              		.align	1
 136              		.global	HAL_TIM_MspPostInit
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	HAL_TIM_MspPostInit:
 142              	.LVL1:
 143              	.LFB138:
 226:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 227:Core/Src/tim.c **** {
 144              		.loc 1 227 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 32
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		.loc 1 227 1 is_stmt 0 view .LVU30
 149 0000 00B5     		push	{lr}
 150              		.cfi_def_cfa_offset 4
 151              		.cfi_offset 14, -4
 152 0002 89B0     		sub	sp, sp, #36
 153              		.cfi_def_cfa_offset 40
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 154              		.loc 1 229 3 is_stmt 1 view .LVU31
 155              		.loc 1 229 20 is_stmt 0 view .LVU32
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 8


 156 0004 0023     		movs	r3, #0
 157 0006 0393     		str	r3, [sp, #12]
 158 0008 0493     		str	r3, [sp, #16]
 159 000a 0593     		str	r3, [sp, #20]
 160 000c 0693     		str	r3, [sp, #24]
 161 000e 0793     		str	r3, [sp, #28]
 230:Core/Src/tim.c ****   if(timHandle->Instance==TIM4)
 162              		.loc 1 230 3 is_stmt 1 view .LVU33
 163              		.loc 1 230 15 is_stmt 0 view .LVU34
 164 0010 0368     		ldr	r3, [r0]
 165              		.loc 1 230 5 view .LVU35
 166 0012 2C4A     		ldr	r2, .L19
 167 0014 9342     		cmp	r3, r2
 168 0016 08D0     		beq	.L16
 231:Core/Src/tim.c ****   {
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 235:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 236:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 237:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 238:Core/Src/tim.c ****     */
 239:Core/Src/tim.c ****     GPIO_InitStruct.Pin = BUZZER_Pin;
 240:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 241:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 242:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 243:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 244:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c ****   else if(timHandle->Instance==TIM5)
 169              		.loc 1 250 8 is_stmt 1 view .LVU36
 170              		.loc 1 250 10 is_stmt 0 view .LVU37
 171 0018 2B4A     		ldr	r2, .L19+4
 172 001a 9342     		cmp	r3, r2
 173 001c 20D0     		beq	.L17
 251:Core/Src/tim.c ****   {
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 257:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 258:Core/Src/tim.c ****     PH12     ------> TIM5_CH3
 259:Core/Src/tim.c ****     PH11     ------> TIM5_CH2
 260:Core/Src/tim.c ****     PH10     ------> TIM5_CH1
 261:Core/Src/tim.c ****     */
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 266:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 267:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 268:Core/Src/tim.c **** 
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 9


 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 272:Core/Src/tim.c ****   }
 273:Core/Src/tim.c ****   else if(timHandle->Instance==TIM10)
 174              		.loc 1 273 8 is_stmt 1 view .LVU38
 175              		.loc 1 273 10 is_stmt 0 view .LVU39
 176 001e 2B4A     		ldr	r2, .L19+8
 177 0020 9342     		cmp	r3, r2
 178 0022 34D0     		beq	.L18
 179              	.LVL2:
 180              	.L11:
 274:Core/Src/tim.c ****   {
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 280:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 281:Core/Src/tim.c ****     PF6     ------> TIM10_CH1
 282:Core/Src/tim.c ****     */
 283:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 284:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 285:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 286:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 287:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 288:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 293:Core/Src/tim.c ****   }
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c **** }
 181              		.loc 1 295 1 view .LVU40
 182 0024 09B0     		add	sp, sp, #36
 183              		.cfi_remember_state
 184              		.cfi_def_cfa_offset 4
 185              		@ sp needed
 186 0026 5DF804FB 		ldr	pc, [sp], #4
 187              	.LVL3:
 188              	.L16:
 189              		.cfi_restore_state
 235:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 190              		.loc 1 235 5 is_stmt 1 view .LVU41
 191              	.LBB5:
 235:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 192              		.loc 1 235 5 view .LVU42
 193 002a 0023     		movs	r3, #0
 194 002c 0093     		str	r3, [sp]
 235:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 195              		.loc 1 235 5 view .LVU43
 196 002e 284B     		ldr	r3, .L19+12
 197 0030 1A6B     		ldr	r2, [r3, #48]
 198 0032 42F00802 		orr	r2, r2, #8
 199 0036 1A63     		str	r2, [r3, #48]
 235:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 10


 200              		.loc 1 235 5 view .LVU44
 201 0038 1B6B     		ldr	r3, [r3, #48]
 202 003a 03F00803 		and	r3, r3, #8
 203 003e 0093     		str	r3, [sp]
 235:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 204              		.loc 1 235 5 view .LVU45
 205 0040 009B     		ldr	r3, [sp]
 206              	.LBE5:
 235:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 207              		.loc 1 235 5 view .LVU46
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 239 5 view .LVU47
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 239 25 is_stmt 0 view .LVU48
 210 0042 4FF48043 		mov	r3, #16384
 211 0046 0393     		str	r3, [sp, #12]
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 212              		.loc 1 240 5 is_stmt 1 view .LVU49
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 213              		.loc 1 240 26 is_stmt 0 view .LVU50
 214 0048 0223     		movs	r3, #2
 215 004a 0493     		str	r3, [sp, #16]
 241:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 216              		.loc 1 241 5 is_stmt 1 view .LVU51
 241:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217              		.loc 1 241 26 is_stmt 0 view .LVU52
 218 004c 0122     		movs	r2, #1
 219 004e 0592     		str	r2, [sp, #20]
 242:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 220              		.loc 1 242 5 is_stmt 1 view .LVU53
 242:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 221              		.loc 1 242 27 is_stmt 0 view .LVU54
 222 0050 0322     		movs	r2, #3
 223 0052 0692     		str	r2, [sp, #24]
 243:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 224              		.loc 1 243 5 is_stmt 1 view .LVU55
 243:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 225              		.loc 1 243 31 is_stmt 0 view .LVU56
 226 0054 0793     		str	r3, [sp, #28]
 244:Core/Src/tim.c **** 
 227              		.loc 1 244 5 is_stmt 1 view .LVU57
 228 0056 03A9     		add	r1, sp, #12
 229 0058 1E48     		ldr	r0, .L19+16
 230              	.LVL4:
 244:Core/Src/tim.c **** 
 231              		.loc 1 244 5 is_stmt 0 view .LVU58
 232 005a FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL5:
 234 005e E1E7     		b	.L11
 235              	.LVL6:
 236              	.L17:
 256:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 237              		.loc 1 256 5 is_stmt 1 view .LVU59
 238              	.LBB6:
 256:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 239              		.loc 1 256 5 view .LVU60
 240 0060 0023     		movs	r3, #0
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 11


 241 0062 0193     		str	r3, [sp, #4]
 256:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 242              		.loc 1 256 5 view .LVU61
 243 0064 1A4B     		ldr	r3, .L19+12
 244 0066 1A6B     		ldr	r2, [r3, #48]
 245 0068 42F08002 		orr	r2, r2, #128
 246 006c 1A63     		str	r2, [r3, #48]
 256:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 247              		.loc 1 256 5 view .LVU62
 248 006e 1B6B     		ldr	r3, [r3, #48]
 249 0070 03F08003 		and	r3, r3, #128
 250 0074 0193     		str	r3, [sp, #4]
 256:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 251              		.loc 1 256 5 view .LVU63
 252 0076 019B     		ldr	r3, [sp, #4]
 253              	.LBE6:
 256:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 254              		.loc 1 256 5 view .LVU64
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255              		.loc 1 262 5 view .LVU65
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256              		.loc 1 262 25 is_stmt 0 view .LVU66
 257 0078 4FF4E053 		mov	r3, #7168
 258 007c 0393     		str	r3, [sp, #12]
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 263 5 is_stmt 1 view .LVU67
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 263 26 is_stmt 0 view .LVU68
 261 007e 0223     		movs	r3, #2
 262 0080 0493     		str	r3, [sp, #16]
 264:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 264 5 is_stmt 1 view .LVU69
 265:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 264              		.loc 1 265 5 view .LVU70
 266:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 265              		.loc 1 266 5 view .LVU71
 266:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 266              		.loc 1 266 31 is_stmt 0 view .LVU72
 267 0082 0793     		str	r3, [sp, #28]
 267:Core/Src/tim.c **** 
 268              		.loc 1 267 5 is_stmt 1 view .LVU73
 269 0084 03A9     		add	r1, sp, #12
 270 0086 1448     		ldr	r0, .L19+20
 271              	.LVL7:
 267:Core/Src/tim.c **** 
 272              		.loc 1 267 5 is_stmt 0 view .LVU74
 273 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL8:
 275 008c CAE7     		b	.L11
 276              	.LVL9:
 277              	.L18:
 279:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 278              		.loc 1 279 5 is_stmt 1 view .LVU75
 279              	.LBB7:
 279:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 280              		.loc 1 279 5 view .LVU76
 281 008e 0023     		movs	r3, #0
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 12


 282 0090 0293     		str	r3, [sp, #8]
 279:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 283              		.loc 1 279 5 view .LVU77
 284 0092 0F4B     		ldr	r3, .L19+12
 285 0094 1A6B     		ldr	r2, [r3, #48]
 286 0096 42F02002 		orr	r2, r2, #32
 287 009a 1A63     		str	r2, [r3, #48]
 279:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 288              		.loc 1 279 5 view .LVU78
 289 009c 1B6B     		ldr	r3, [r3, #48]
 290 009e 03F02003 		and	r3, r3, #32
 291 00a2 0293     		str	r3, [sp, #8]
 279:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 292              		.loc 1 279 5 view .LVU79
 293 00a4 029B     		ldr	r3, [sp, #8]
 294              	.LBE7:
 279:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 295              		.loc 1 279 5 view .LVU80
 283:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 283 5 view .LVU81
 283:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 283 25 is_stmt 0 view .LVU82
 298 00a6 4023     		movs	r3, #64
 299 00a8 0393     		str	r3, [sp, #12]
 284:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 300              		.loc 1 284 5 is_stmt 1 view .LVU83
 284:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 301              		.loc 1 284 26 is_stmt 0 view .LVU84
 302 00aa 0223     		movs	r3, #2
 303 00ac 0493     		str	r3, [sp, #16]
 285:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 304              		.loc 1 285 5 is_stmt 1 view .LVU85
 285:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 305              		.loc 1 285 26 is_stmt 0 view .LVU86
 306 00ae 0122     		movs	r2, #1
 307 00b0 0592     		str	r2, [sp, #20]
 286:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 308              		.loc 1 286 5 is_stmt 1 view .LVU87
 286:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 309              		.loc 1 286 27 is_stmt 0 view .LVU88
 310 00b2 0693     		str	r3, [sp, #24]
 287:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 311              		.loc 1 287 5 is_stmt 1 view .LVU89
 287:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 312              		.loc 1 287 31 is_stmt 0 view .LVU90
 313 00b4 0323     		movs	r3, #3
 314 00b6 0793     		str	r3, [sp, #28]
 288:Core/Src/tim.c **** 
 315              		.loc 1 288 5 is_stmt 1 view .LVU91
 316 00b8 03A9     		add	r1, sp, #12
 317 00ba 0848     		ldr	r0, .L19+24
 318              	.LVL10:
 288:Core/Src/tim.c **** 
 319              		.loc 1 288 5 is_stmt 0 view .LVU92
 320 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 321              	.LVL11:
 322              		.loc 1 295 1 view .LVU93
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 13


 323 00c0 B0E7     		b	.L11
 324              	.L20:
 325 00c2 00BF     		.align	2
 326              	.L19:
 327 00c4 00080040 		.word	1073743872
 328 00c8 000C0040 		.word	1073744896
 329 00cc 00440140 		.word	1073824768
 330 00d0 00380240 		.word	1073887232
 331 00d4 000C0240 		.word	1073875968
 332 00d8 001C0240 		.word	1073880064
 333 00dc 00140240 		.word	1073878016
 334              		.cfi_endproc
 335              	.LFE138:
 337              		.section	.text.MX_TIM4_Init,"ax",%progbits
 338              		.align	1
 339              		.global	MX_TIM4_Init
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 344              	MX_TIM4_Init:
 345              	.LFB134:
  33:Core/Src/tim.c **** 
 346              		.loc 1 33 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 56
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350 0000 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 8FB0     		sub	sp, sp, #60
 354              		.cfi_def_cfa_offset 64
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 355              		.loc 1 39 3 view .LVU95
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 356              		.loc 1 39 26 is_stmt 0 view .LVU96
 357 0004 0023     		movs	r3, #0
 358 0006 0A93     		str	r3, [sp, #40]
 359 0008 0B93     		str	r3, [sp, #44]
 360 000a 0C93     		str	r3, [sp, #48]
 361 000c 0D93     		str	r3, [sp, #52]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 362              		.loc 1 40 3 is_stmt 1 view .LVU97
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 363              		.loc 1 40 27 is_stmt 0 view .LVU98
 364 000e 0893     		str	r3, [sp, #32]
 365 0010 0993     		str	r3, [sp, #36]
  41:Core/Src/tim.c **** 
 366              		.loc 1 41 3 is_stmt 1 view .LVU99
  41:Core/Src/tim.c **** 
 367              		.loc 1 41 22 is_stmt 0 view .LVU100
 368 0012 0193     		str	r3, [sp, #4]
 369 0014 0293     		str	r3, [sp, #8]
 370 0016 0393     		str	r3, [sp, #12]
 371 0018 0493     		str	r3, [sp, #16]
 372 001a 0593     		str	r3, [sp, #20]
 373 001c 0693     		str	r3, [sp, #24]
 374 001e 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 14


  46:Core/Src/tim.c ****   htim4.Init.Prescaler = 167;
 375              		.loc 1 46 3 is_stmt 1 view .LVU101
  46:Core/Src/tim.c ****   htim4.Init.Prescaler = 167;
 376              		.loc 1 46 18 is_stmt 0 view .LVU102
 377 0020 2148     		ldr	r0, .L33
 378 0022 224A     		ldr	r2, .L33+4
 379 0024 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 380              		.loc 1 47 3 is_stmt 1 view .LVU103
  47:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 381              		.loc 1 47 24 is_stmt 0 view .LVU104
 382 0026 A722     		movs	r2, #167
 383 0028 4260     		str	r2, [r0, #4]
  48:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 384              		.loc 1 48 3 is_stmt 1 view .LVU105
  48:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 385              		.loc 1 48 26 is_stmt 0 view .LVU106
 386 002a 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 387              		.loc 1 49 3 is_stmt 1 view .LVU107
  49:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 388              		.loc 1 49 21 is_stmt 0 view .LVU108
 389 002c 4FF6FF72 		movw	r2, #65535
 390 0030 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 391              		.loc 1 50 3 is_stmt 1 view .LVU109
  50:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 392              		.loc 1 50 28 is_stmt 0 view .LVU110
 393 0032 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 394              		.loc 1 51 3 is_stmt 1 view .LVU111
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 395              		.loc 1 51 32 is_stmt 0 view .LVU112
 396 0034 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   {
 397              		.loc 1 52 3 is_stmt 1 view .LVU113
  52:Core/Src/tim.c ****   {
 398              		.loc 1 52 7 is_stmt 0 view .LVU114
 399 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 400              	.LVL12:
  52:Core/Src/tim.c ****   {
 401              		.loc 1 52 6 discriminator 1 view .LVU115
 402 003a 28BB     		cbnz	r0, .L28
 403              	.L22:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 404              		.loc 1 56 3 is_stmt 1 view .LVU116
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 405              		.loc 1 56 34 is_stmt 0 view .LVU117
 406 003c 4FF48053 		mov	r3, #4096
 407 0040 0A93     		str	r3, [sp, #40]
  57:Core/Src/tim.c ****   {
 408              		.loc 1 57 3 is_stmt 1 view .LVU118
  57:Core/Src/tim.c ****   {
 409              		.loc 1 57 7 is_stmt 0 view .LVU119
 410 0042 0AA9     		add	r1, sp, #40
 411 0044 1848     		ldr	r0, .L33
 412 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 15


 413              	.LVL13:
  57:Core/Src/tim.c ****   {
 414              		.loc 1 57 6 discriminator 1 view .LVU120
 415 004a 00BB     		cbnz	r0, .L29
 416              	.L23:
  61:Core/Src/tim.c ****   {
 417              		.loc 1 61 3 is_stmt 1 view .LVU121
  61:Core/Src/tim.c ****   {
 418              		.loc 1 61 7 is_stmt 0 view .LVU122
 419 004c 1648     		ldr	r0, .L33
 420 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 421              	.LVL14:
  61:Core/Src/tim.c ****   {
 422              		.loc 1 61 6 discriminator 1 view .LVU123
 423 0052 F8B9     		cbnz	r0, .L30
 424              	.L24:
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 425              		.loc 1 65 3 is_stmt 1 view .LVU124
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 426              		.loc 1 65 37 is_stmt 0 view .LVU125
 427 0054 0023     		movs	r3, #0
 428 0056 0893     		str	r3, [sp, #32]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 429              		.loc 1 66 3 is_stmt 1 view .LVU126
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 430              		.loc 1 66 33 is_stmt 0 view .LVU127
 431 0058 0993     		str	r3, [sp, #36]
  67:Core/Src/tim.c ****   {
 432              		.loc 1 67 3 is_stmt 1 view .LVU128
  67:Core/Src/tim.c ****   {
 433              		.loc 1 67 7 is_stmt 0 view .LVU129
 434 005a 08A9     		add	r1, sp, #32
 435 005c 1248     		ldr	r0, .L33
 436 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 437              	.LVL15:
  67:Core/Src/tim.c ****   {
 438              		.loc 1 67 6 discriminator 1 view .LVU130
 439 0062 D0B9     		cbnz	r0, .L31
 440              	.L25:
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 441              		.loc 1 71 3 is_stmt 1 view .LVU131
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 442              		.loc 1 71 20 is_stmt 0 view .LVU132
 443 0064 6023     		movs	r3, #96
 444 0066 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 445              		.loc 1 72 3 is_stmt 1 view .LVU133
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 446              		.loc 1 72 19 is_stmt 0 view .LVU134
 447 0068 0023     		movs	r3, #0
 448 006a 0293     		str	r3, [sp, #8]
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 449              		.loc 1 73 3 is_stmt 1 view .LVU135
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 450              		.loc 1 73 24 is_stmt 0 view .LVU136
 451 006c 0393     		str	r3, [sp, #12]
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 16


 452              		.loc 1 74 3 is_stmt 1 view .LVU137
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 453              		.loc 1 74 24 is_stmt 0 view .LVU138
 454 006e 0593     		str	r3, [sp, #20]
  75:Core/Src/tim.c ****   {
 455              		.loc 1 75 3 is_stmt 1 view .LVU139
  75:Core/Src/tim.c ****   {
 456              		.loc 1 75 7 is_stmt 0 view .LVU140
 457 0070 0822     		movs	r2, #8
 458 0072 01A9     		add	r1, sp, #4
 459 0074 0C48     		ldr	r0, .L33
 460 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 461              	.LVL16:
  75:Core/Src/tim.c ****   {
 462              		.loc 1 75 6 discriminator 1 view .LVU141
 463 007a 88B9     		cbnz	r0, .L32
 464              	.L26:
  82:Core/Src/tim.c **** 
 465              		.loc 1 82 3 is_stmt 1 view .LVU142
 466 007c 0A48     		ldr	r0, .L33
 467 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 468              	.LVL17:
  84:Core/Src/tim.c **** /* TIM5 init function */
 469              		.loc 1 84 1 is_stmt 0 view .LVU143
 470 0082 0FB0     		add	sp, sp, #60
 471              		.cfi_remember_state
 472              		.cfi_def_cfa_offset 4
 473              		@ sp needed
 474 0084 5DF804FB 		ldr	pc, [sp], #4
 475              	.L28:
 476              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 477              		.loc 1 54 5 is_stmt 1 view .LVU144
 478 0088 FFF7FEFF 		bl	Error_Handler
 479              	.LVL18:
 480 008c D6E7     		b	.L22
 481              	.L29:
  59:Core/Src/tim.c ****   }
 482              		.loc 1 59 5 view .LVU145
 483 008e FFF7FEFF 		bl	Error_Handler
 484              	.LVL19:
 485 0092 DBE7     		b	.L23
 486              	.L30:
  63:Core/Src/tim.c ****   }
 487              		.loc 1 63 5 view .LVU146
 488 0094 FFF7FEFF 		bl	Error_Handler
 489              	.LVL20:
 490 0098 DCE7     		b	.L24
 491              	.L31:
  69:Core/Src/tim.c ****   }
 492              		.loc 1 69 5 view .LVU147
 493 009a FFF7FEFF 		bl	Error_Handler
 494              	.LVL21:
 495 009e E1E7     		b	.L25
 496              	.L32:
  77:Core/Src/tim.c ****   }
 497              		.loc 1 77 5 view .LVU148
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 17


 498 00a0 FFF7FEFF 		bl	Error_Handler
 499              	.LVL22:
 500 00a4 EAE7     		b	.L26
 501              	.L34:
 502 00a6 00BF     		.align	2
 503              	.L33:
 504 00a8 00000000 		.word	htim4
 505 00ac 00080040 		.word	1073743872
 506              		.cfi_endproc
 507              	.LFE134:
 509              		.section	.text.MX_TIM5_Init,"ax",%progbits
 510              		.align	1
 511              		.global	MX_TIM5_Init
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	MX_TIM5_Init:
 517              	.LFB135:
  87:Core/Src/tim.c **** 
 518              		.loc 1 87 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 56
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522 0000 00B5     		push	{lr}
 523              		.cfi_def_cfa_offset 4
 524              		.cfi_offset 14, -4
 525 0002 8FB0     		sub	sp, sp, #60
 526              		.cfi_def_cfa_offset 64
  93:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 527              		.loc 1 93 3 view .LVU150
  93:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 528              		.loc 1 93 26 is_stmt 0 view .LVU151
 529 0004 0023     		movs	r3, #0
 530 0006 0A93     		str	r3, [sp, #40]
 531 0008 0B93     		str	r3, [sp, #44]
 532 000a 0C93     		str	r3, [sp, #48]
 533 000c 0D93     		str	r3, [sp, #52]
  94:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 534              		.loc 1 94 3 is_stmt 1 view .LVU152
  94:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 535              		.loc 1 94 27 is_stmt 0 view .LVU153
 536 000e 0893     		str	r3, [sp, #32]
 537 0010 0993     		str	r3, [sp, #36]
  95:Core/Src/tim.c **** 
 538              		.loc 1 95 3 is_stmt 1 view .LVU154
  95:Core/Src/tim.c **** 
 539              		.loc 1 95 22 is_stmt 0 view .LVU155
 540 0012 0193     		str	r3, [sp, #4]
 541 0014 0293     		str	r3, [sp, #8]
 542 0016 0393     		str	r3, [sp, #12]
 543 0018 0493     		str	r3, [sp, #16]
 544 001a 0593     		str	r3, [sp, #20]
 545 001c 0693     		str	r3, [sp, #24]
 546 001e 0793     		str	r3, [sp, #28]
 100:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 547              		.loc 1 100 3 is_stmt 1 view .LVU156
 100:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 18


 548              		.loc 1 100 18 is_stmt 0 view .LVU157
 549 0020 2A48     		ldr	r0, .L51
 550 0022 2B4A     		ldr	r2, .L51+4
 551 0024 0260     		str	r2, [r0]
 101:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 552              		.loc 1 101 3 is_stmt 1 view .LVU158
 101:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 553              		.loc 1 101 24 is_stmt 0 view .LVU159
 554 0026 4360     		str	r3, [r0, #4]
 102:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 555              		.loc 1 102 3 is_stmt 1 view .LVU160
 102:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 556              		.loc 1 102 26 is_stmt 0 view .LVU161
 557 0028 8360     		str	r3, [r0, #8]
 103:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 558              		.loc 1 103 3 is_stmt 1 view .LVU162
 103:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 559              		.loc 1 103 21 is_stmt 0 view .LVU163
 560 002a 4FF6FF72 		movw	r2, #65535
 561 002e C260     		str	r2, [r0, #12]
 104:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 562              		.loc 1 104 3 is_stmt 1 view .LVU164
 104:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 563              		.loc 1 104 28 is_stmt 0 view .LVU165
 564 0030 0361     		str	r3, [r0, #16]
 105:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 565              		.loc 1 105 3 is_stmt 1 view .LVU166
 105:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 566              		.loc 1 105 32 is_stmt 0 view .LVU167
 567 0032 8361     		str	r3, [r0, #24]
 106:Core/Src/tim.c ****   {
 568              		.loc 1 106 3 is_stmt 1 view .LVU168
 106:Core/Src/tim.c ****   {
 569              		.loc 1 106 7 is_stmt 0 view .LVU169
 570 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 571              	.LVL23:
 106:Core/Src/tim.c ****   {
 572              		.loc 1 106 6 discriminator 1 view .LVU170
 573 0038 0028     		cmp	r0, #0
 574 003a 31D1     		bne	.L44
 575              	.L36:
 110:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 576              		.loc 1 110 3 is_stmt 1 view .LVU171
 110:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 577              		.loc 1 110 34 is_stmt 0 view .LVU172
 578 003c 4FF48053 		mov	r3, #4096
 579 0040 0A93     		str	r3, [sp, #40]
 111:Core/Src/tim.c ****   {
 580              		.loc 1 111 3 is_stmt 1 view .LVU173
 111:Core/Src/tim.c ****   {
 581              		.loc 1 111 7 is_stmt 0 view .LVU174
 582 0042 0AA9     		add	r1, sp, #40
 583 0044 2148     		ldr	r0, .L51
 584 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 585              	.LVL24:
 111:Core/Src/tim.c ****   {
 586              		.loc 1 111 6 discriminator 1 view .LVU175
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 19


 587 004a 60BB     		cbnz	r0, .L45
 588              	.L37:
 115:Core/Src/tim.c ****   {
 589              		.loc 1 115 3 is_stmt 1 view .LVU176
 115:Core/Src/tim.c ****   {
 590              		.loc 1 115 7 is_stmt 0 view .LVU177
 591 004c 1F48     		ldr	r0, .L51
 592 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 593              	.LVL25:
 115:Core/Src/tim.c ****   {
 594              		.loc 1 115 6 discriminator 1 view .LVU178
 595 0052 58BB     		cbnz	r0, .L46
 596              	.L38:
 119:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 597              		.loc 1 119 3 is_stmt 1 view .LVU179
 119:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 598              		.loc 1 119 37 is_stmt 0 view .LVU180
 599 0054 0023     		movs	r3, #0
 600 0056 0893     		str	r3, [sp, #32]
 120:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 601              		.loc 1 120 3 is_stmt 1 view .LVU181
 120:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 602              		.loc 1 120 33 is_stmt 0 view .LVU182
 603 0058 0993     		str	r3, [sp, #36]
 121:Core/Src/tim.c ****   {
 604              		.loc 1 121 3 is_stmt 1 view .LVU183
 121:Core/Src/tim.c ****   {
 605              		.loc 1 121 7 is_stmt 0 view .LVU184
 606 005a 08A9     		add	r1, sp, #32
 607 005c 1B48     		ldr	r0, .L51
 608 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 609              	.LVL26:
 121:Core/Src/tim.c ****   {
 610              		.loc 1 121 6 discriminator 1 view .LVU185
 611 0062 30BB     		cbnz	r0, .L47
 612              	.L39:
 125:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 613              		.loc 1 125 3 is_stmt 1 view .LVU186
 125:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 614              		.loc 1 125 20 is_stmt 0 view .LVU187
 615 0064 6023     		movs	r3, #96
 616 0066 0193     		str	r3, [sp, #4]
 126:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 617              		.loc 1 126 3 is_stmt 1 view .LVU188
 126:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 618              		.loc 1 126 19 is_stmt 0 view .LVU189
 619 0068 0022     		movs	r2, #0
 620 006a 0292     		str	r2, [sp, #8]
 127:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 621              		.loc 1 127 3 is_stmt 1 view .LVU190
 127:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 622              		.loc 1 127 24 is_stmt 0 view .LVU191
 623 006c 0392     		str	r2, [sp, #12]
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 624              		.loc 1 128 3 is_stmt 1 view .LVU192
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 625              		.loc 1 128 24 is_stmt 0 view .LVU193
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 20


 626 006e 0592     		str	r2, [sp, #20]
 129:Core/Src/tim.c ****   {
 627              		.loc 1 129 3 is_stmt 1 view .LVU194
 129:Core/Src/tim.c ****   {
 628              		.loc 1 129 7 is_stmt 0 view .LVU195
 629 0070 01A9     		add	r1, sp, #4
 630 0072 1648     		ldr	r0, .L51
 631 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 632              	.LVL27:
 129:Core/Src/tim.c ****   {
 633              		.loc 1 129 6 discriminator 1 view .LVU196
 634 0078 F0B9     		cbnz	r0, .L48
 635              	.L40:
 133:Core/Src/tim.c ****   {
 636              		.loc 1 133 3 is_stmt 1 view .LVU197
 133:Core/Src/tim.c ****   {
 637              		.loc 1 133 7 is_stmt 0 view .LVU198
 638 007a 0422     		movs	r2, #4
 639 007c 0DEB0201 		add	r1, sp, r2
 640 0080 1248     		ldr	r0, .L51
 641 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 642              	.LVL28:
 133:Core/Src/tim.c ****   {
 643              		.loc 1 133 6 discriminator 1 view .LVU199
 644 0086 D0B9     		cbnz	r0, .L49
 645              	.L41:
 137:Core/Src/tim.c ****   {
 646              		.loc 1 137 3 is_stmt 1 view .LVU200
 137:Core/Src/tim.c ****   {
 647              		.loc 1 137 7 is_stmt 0 view .LVU201
 648 0088 0822     		movs	r2, #8
 649 008a 01A9     		add	r1, sp, #4
 650 008c 0F48     		ldr	r0, .L51
 651 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 652              	.LVL29:
 137:Core/Src/tim.c ****   {
 653              		.loc 1 137 6 discriminator 1 view .LVU202
 654 0092 B8B9     		cbnz	r0, .L50
 655              	.L42:
 144:Core/Src/tim.c **** 
 656              		.loc 1 144 3 is_stmt 1 view .LVU203
 657 0094 0D48     		ldr	r0, .L51
 658 0096 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 659              	.LVL30:
 146:Core/Src/tim.c **** /* TIM10 init function */
 660              		.loc 1 146 1 is_stmt 0 view .LVU204
 661 009a 0FB0     		add	sp, sp, #60
 662              		.cfi_remember_state
 663              		.cfi_def_cfa_offset 4
 664              		@ sp needed
 665 009c 5DF804FB 		ldr	pc, [sp], #4
 666              	.L44:
 667              		.cfi_restore_state
 108:Core/Src/tim.c ****   }
 668              		.loc 1 108 5 is_stmt 1 view .LVU205
 669 00a0 FFF7FEFF 		bl	Error_Handler
 670              	.LVL31:
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 21


 671 00a4 CAE7     		b	.L36
 672              	.L45:
 113:Core/Src/tim.c ****   }
 673              		.loc 1 113 5 view .LVU206
 674 00a6 FFF7FEFF 		bl	Error_Handler
 675              	.LVL32:
 676 00aa CFE7     		b	.L37
 677              	.L46:
 117:Core/Src/tim.c ****   }
 678              		.loc 1 117 5 view .LVU207
 679 00ac FFF7FEFF 		bl	Error_Handler
 680              	.LVL33:
 681 00b0 D0E7     		b	.L38
 682              	.L47:
 123:Core/Src/tim.c ****   }
 683              		.loc 1 123 5 view .LVU208
 684 00b2 FFF7FEFF 		bl	Error_Handler
 685              	.LVL34:
 686 00b6 D5E7     		b	.L39
 687              	.L48:
 131:Core/Src/tim.c ****   }
 688              		.loc 1 131 5 view .LVU209
 689 00b8 FFF7FEFF 		bl	Error_Handler
 690              	.LVL35:
 691 00bc DDE7     		b	.L40
 692              	.L49:
 135:Core/Src/tim.c ****   }
 693              		.loc 1 135 5 view .LVU210
 694 00be FFF7FEFF 		bl	Error_Handler
 695              	.LVL36:
 696 00c2 E1E7     		b	.L41
 697              	.L50:
 139:Core/Src/tim.c ****   }
 698              		.loc 1 139 5 view .LVU211
 699 00c4 FFF7FEFF 		bl	Error_Handler
 700              	.LVL37:
 701 00c8 E4E7     		b	.L42
 702              	.L52:
 703 00ca 00BF     		.align	2
 704              	.L51:
 705 00cc 00000000 		.word	htim5
 706 00d0 000C0040 		.word	1073744896
 707              		.cfi_endproc
 708              	.LFE135:
 710              		.section	.text.MX_TIM10_Init,"ax",%progbits
 711              		.align	1
 712              		.global	MX_TIM10_Init
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	MX_TIM10_Init:
 718              	.LFB136:
 149:Core/Src/tim.c **** 
 719              		.loc 1 149 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 32
 722              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 22


 723 0000 00B5     		push	{lr}
 724              		.cfi_def_cfa_offset 4
 725              		.cfi_offset 14, -4
 726 0002 89B0     		sub	sp, sp, #36
 727              		.cfi_def_cfa_offset 40
 155:Core/Src/tim.c **** 
 728              		.loc 1 155 3 view .LVU213
 155:Core/Src/tim.c **** 
 729              		.loc 1 155 22 is_stmt 0 view .LVU214
 730 0004 0023     		movs	r3, #0
 731 0006 0193     		str	r3, [sp, #4]
 732 0008 0293     		str	r3, [sp, #8]
 733 000a 0393     		str	r3, [sp, #12]
 734 000c 0493     		str	r3, [sp, #16]
 735 000e 0593     		str	r3, [sp, #20]
 736 0010 0693     		str	r3, [sp, #24]
 737 0012 0793     		str	r3, [sp, #28]
 160:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 738              		.loc 1 160 3 is_stmt 1 view .LVU215
 160:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 739              		.loc 1 160 19 is_stmt 0 view .LVU216
 740 0014 1548     		ldr	r0, .L61
 741 0016 164A     		ldr	r2, .L61+4
 742 0018 0260     		str	r2, [r0]
 161:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 743              		.loc 1 161 3 is_stmt 1 view .LVU217
 161:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 744              		.loc 1 161 25 is_stmt 0 view .LVU218
 745 001a 4360     		str	r3, [r0, #4]
 162:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 746              		.loc 1 162 3 is_stmt 1 view .LVU219
 162:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 747              		.loc 1 162 27 is_stmt 0 view .LVU220
 748 001c 8360     		str	r3, [r0, #8]
 163:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 749              		.loc 1 163 3 is_stmt 1 view .LVU221
 163:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 750              		.loc 1 163 22 is_stmt 0 view .LVU222
 751 001e 4FF6FF72 		movw	r2, #65535
 752 0022 C260     		str	r2, [r0, #12]
 164:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 753              		.loc 1 164 3 is_stmt 1 view .LVU223
 164:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 754              		.loc 1 164 29 is_stmt 0 view .LVU224
 755 0024 0361     		str	r3, [r0, #16]
 165:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 756              		.loc 1 165 3 is_stmt 1 view .LVU225
 165:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 757              		.loc 1 165 33 is_stmt 0 view .LVU226
 758 0026 8361     		str	r3, [r0, #24]
 166:Core/Src/tim.c ****   {
 759              		.loc 1 166 3 is_stmt 1 view .LVU227
 166:Core/Src/tim.c ****   {
 760              		.loc 1 166 7 is_stmt 0 view .LVU228
 761 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 762              	.LVL38:
 166:Core/Src/tim.c ****   {
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 23


 763              		.loc 1 166 6 discriminator 1 view .LVU229
 764 002c A0B9     		cbnz	r0, .L58
 765              	.L54:
 170:Core/Src/tim.c ****   {
 766              		.loc 1 170 3 is_stmt 1 view .LVU230
 170:Core/Src/tim.c ****   {
 767              		.loc 1 170 7 is_stmt 0 view .LVU231
 768 002e 0F48     		ldr	r0, .L61
 769 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 770              	.LVL39:
 170:Core/Src/tim.c ****   {
 771              		.loc 1 170 6 discriminator 1 view .LVU232
 772 0034 98B9     		cbnz	r0, .L59
 773              	.L55:
 174:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 774              		.loc 1 174 3 is_stmt 1 view .LVU233
 174:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 775              		.loc 1 174 20 is_stmt 0 view .LVU234
 776 0036 6023     		movs	r3, #96
 777 0038 0193     		str	r3, [sp, #4]
 175:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 778              		.loc 1 175 3 is_stmt 1 view .LVU235
 175:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 779              		.loc 1 175 19 is_stmt 0 view .LVU236
 780 003a 0022     		movs	r2, #0
 781 003c 0292     		str	r2, [sp, #8]
 176:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 782              		.loc 1 176 3 is_stmt 1 view .LVU237
 176:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 783              		.loc 1 176 24 is_stmt 0 view .LVU238
 784 003e 0392     		str	r2, [sp, #12]
 177:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 785              		.loc 1 177 3 is_stmt 1 view .LVU239
 177:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 786              		.loc 1 177 24 is_stmt 0 view .LVU240
 787 0040 0592     		str	r2, [sp, #20]
 178:Core/Src/tim.c ****   {
 788              		.loc 1 178 3 is_stmt 1 view .LVU241
 178:Core/Src/tim.c ****   {
 789              		.loc 1 178 7 is_stmt 0 view .LVU242
 790 0042 01A9     		add	r1, sp, #4
 791 0044 0948     		ldr	r0, .L61
 792 0046 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 793              	.LVL40:
 178:Core/Src/tim.c ****   {
 794              		.loc 1 178 6 discriminator 1 view .LVU243
 795 004a 58B9     		cbnz	r0, .L60
 796              	.L56:
 185:Core/Src/tim.c **** 
 797              		.loc 1 185 3 is_stmt 1 view .LVU244
 798 004c 0748     		ldr	r0, .L61
 799 004e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 800              	.LVL41:
 187:Core/Src/tim.c **** 
 801              		.loc 1 187 1 is_stmt 0 view .LVU245
 802 0052 09B0     		add	sp, sp, #36
 803              		.cfi_remember_state
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 24


 804              		.cfi_def_cfa_offset 4
 805              		@ sp needed
 806 0054 5DF804FB 		ldr	pc, [sp], #4
 807              	.L58:
 808              		.cfi_restore_state
 168:Core/Src/tim.c ****   }
 809              		.loc 1 168 5 is_stmt 1 view .LVU246
 810 0058 FFF7FEFF 		bl	Error_Handler
 811              	.LVL42:
 812 005c E7E7     		b	.L54
 813              	.L59:
 172:Core/Src/tim.c ****   }
 814              		.loc 1 172 5 view .LVU247
 815 005e FFF7FEFF 		bl	Error_Handler
 816              	.LVL43:
 817 0062 E8E7     		b	.L55
 818              	.L60:
 180:Core/Src/tim.c ****   }
 819              		.loc 1 180 5 view .LVU248
 820 0064 FFF7FEFF 		bl	Error_Handler
 821              	.LVL44:
 822 0068 F0E7     		b	.L56
 823              	.L62:
 824 006a 00BF     		.align	2
 825              	.L61:
 826 006c 00000000 		.word	htim10
 827 0070 00440140 		.word	1073824768
 828              		.cfi_endproc
 829              	.LFE136:
 831              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 832              		.align	1
 833              		.global	HAL_TIM_Base_MspDeInit
 834              		.syntax unified
 835              		.thumb
 836              		.thumb_func
 838              	HAL_TIM_Base_MspDeInit:
 839              	.LVL45:
 840              	.LFB139:
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 298:Core/Src/tim.c **** {
 841              		.loc 1 298 1 view -0
 842              		.cfi_startproc
 843              		@ args = 0, pretend = 0, frame = 0
 844              		@ frame_needed = 0, uses_anonymous_args = 0
 845              		@ link register save eliminated.
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 846              		.loc 1 300 3 view .LVU250
 847              		.loc 1 300 20 is_stmt 0 view .LVU251
 848 0000 0368     		ldr	r3, [r0]
 849              		.loc 1 300 5 view .LVU252
 850 0002 0F4A     		ldr	r2, .L70
 851 0004 9342     		cmp	r3, r2
 852 0006 06D0     		beq	.L67
 301:Core/Src/tim.c ****   {
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 25


 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 305:Core/Src/tim.c ****     /* Peripheral clock disable */
 306:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 310:Core/Src/tim.c ****   }
 311:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 853              		.loc 1 311 8 is_stmt 1 view .LVU253
 854              		.loc 1 311 10 is_stmt 0 view .LVU254
 855 0008 0E4A     		ldr	r2, .L70+4
 856 000a 9342     		cmp	r3, r2
 857 000c 0AD0     		beq	.L68
 312:Core/Src/tim.c ****   {
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 316:Core/Src/tim.c ****     /* Peripheral clock disable */
 317:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 321:Core/Src/tim.c ****   }
 322:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 858              		.loc 1 322 8 is_stmt 1 view .LVU255
 859              		.loc 1 322 10 is_stmt 0 view .LVU256
 860 000e 0E4A     		ldr	r2, .L70+8
 861 0010 9342     		cmp	r3, r2
 862 0012 0ED0     		beq	.L69
 863              	.L63:
 323:Core/Src/tim.c ****   {
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 327:Core/Src/tim.c ****     /* Peripheral clock disable */
 328:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 330:Core/Src/tim.c **** 
 331:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 332:Core/Src/tim.c ****   }
 333:Core/Src/tim.c **** }
 864              		.loc 1 333 1 view .LVU257
 865 0014 7047     		bx	lr
 866              	.L67:
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 867              		.loc 1 306 5 is_stmt 1 view .LVU258
 868 0016 02F50C32 		add	r2, r2, #143360
 869 001a 136C     		ldr	r3, [r2, #64]
 870 001c 23F00403 		bic	r3, r3, #4
 871 0020 1364     		str	r3, [r2, #64]
 872 0022 7047     		bx	lr
 873              	.L68:
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 874              		.loc 1 317 5 view .LVU259
 875 0024 02F50B32 		add	r2, r2, #142336
 876 0028 136C     		ldr	r3, [r2, #64]
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 26


 877 002a 23F00803 		bic	r3, r3, #8
 878 002e 1364     		str	r3, [r2, #64]
 879 0030 7047     		bx	lr
 880              	.L69:
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 881              		.loc 1 328 5 view .LVU260
 882 0032 02F57442 		add	r2, r2, #62464
 883 0036 536C     		ldr	r3, [r2, #68]
 884 0038 23F40033 		bic	r3, r3, #131072
 885 003c 5364     		str	r3, [r2, #68]
 886              		.loc 1 333 1 is_stmt 0 view .LVU261
 887 003e E9E7     		b	.L63
 888              	.L71:
 889              		.align	2
 890              	.L70:
 891 0040 00080040 		.word	1073743872
 892 0044 000C0040 		.word	1073744896
 893 0048 00440140 		.word	1073824768
 894              		.cfi_endproc
 895              	.LFE139:
 897              		.global	htim10
 898              		.section	.bss.htim10,"aw",%nobits
 899              		.align	2
 902              	htim10:
 903 0000 00000000 		.space	72
 903      00000000 
 903      00000000 
 903      00000000 
 903      00000000 
 904              		.global	htim5
 905              		.section	.bss.htim5,"aw",%nobits
 906              		.align	2
 909              	htim5:
 910 0000 00000000 		.space	72
 910      00000000 
 910      00000000 
 910      00000000 
 910      00000000 
 911              		.global	htim4
 912              		.section	.bss.htim4,"aw",%nobits
 913              		.align	2
 916              	htim4:
 917 0000 00000000 		.space	72
 917      00000000 
 917      00000000 
 917      00000000 
 917      00000000 
 918              		.text
 919              	.Letext0:
 920              		.file 2 "C:/Users/Sive/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 921              		.file 3 "C:/Users/Sive/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 922              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 923              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 924              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 925              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 926              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 927              		.file 9 "Core/Inc/tim.h"
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 27


 928              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 929              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:127    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:135    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:141    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:327    .text.HAL_TIM_MspPostInit:000000c4 $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:338    .text.MX_TIM4_Init:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:344    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:504    .text.MX_TIM4_Init:000000a8 $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:916    .bss.htim4:00000000 htim4
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:510    .text.MX_TIM5_Init:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:516    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:705    .text.MX_TIM5_Init:000000cc $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:909    .bss.htim5:00000000 htim5
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:711    .text.MX_TIM10_Init:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:717    .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:826    .text.MX_TIM10_Init:0000006c $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:902    .bss.htim10:00000000 htim10
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:832    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:838    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:891    .text.HAL_TIM_Base_MspDeInit:00000040 $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:899    .bss.htim10:00000000 $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:906    .bss.htim5:00000000 $d
C:\Users\Sive\AppData\Local\Temp\ccOGa5Ni.s:913    .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
