// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "04/30/2024 14:48:30"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clock,
	reset_n,
	restart_n,
	attack_n,
	skill_n,
	sync_n,
	blank_n,
	hsync_n,
	vsync_n,
	vga_clk,
	red,
	green,
	blue);
input 	clock;
input 	reset_n;
input 	restart_n;
input 	attack_n;
input 	skill_n;
output 	sync_n;
output 	blank_n;
output 	hsync_n;
output 	vsync_n;
output 	vga_clk;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// sync_n	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blank_n	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hsync_n	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vsync_n	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// restart_n	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// skill_n	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// attack_n	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \restart_n~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \reset_n~input_o ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \ctr1|Add1~37_sumout ;
wire \reset_n~inputCLKENA0_outclk ;
wire \ctr1|Add0~33_sumout ;
wire \ctr1|Add0~34 ;
wire \ctr1|Add0~29_sumout ;
wire \ctr1|Add0~30 ;
wire \ctr1|Add0~25_sumout ;
wire \ctr1|Add0~26 ;
wire \ctr1|Add0~37_sumout ;
wire \ctr1|Add0~38 ;
wire \ctr1|Add0~13_sumout ;
wire \ctr1|Add0~14 ;
wire \ctr1|Add0~17_sumout ;
wire \ctr1|Add0~18 ;
wire \ctr1|Add0~21_sumout ;
wire \ctr1|Add0~22 ;
wire \ctr1|Add0~9_sumout ;
wire \ctr1|Add0~10 ;
wire \ctr1|Add0~5_sumout ;
wire \ctr1|hcount[8]~DUPLICATE_q ;
wire \ctr1|Add0~6 ;
wire \ctr1|Add0~1_sumout ;
wire \ctr1|Equal0~0_combout ;
wire \ctr1|hcount[6]~DUPLICATE_q ;
wire \ctr1|Equal0~1_combout ;
wire \ctr1|Equal0~2_combout ;
wire \ctr1|vcount[2]~DUPLICATE_q ;
wire \ctr1|Equal1~0_combout ;
wire \ctr1|vcount[0]~DUPLICATE_q ;
wire \ctr1|Equal1~1_combout ;
wire \ctr1|vcount[4]~DUPLICATE_q ;
wire \ctr1|Equal1~2_combout ;
wire \ctr1|Add1~38 ;
wire \ctr1|Add1~21_sumout ;
wire \ctr1|Add1~22 ;
wire \ctr1|Add1~25_sumout ;
wire \ctr1|Add1~26 ;
wire \ctr1|Add1~29_sumout ;
wire \ctr1|Add1~30 ;
wire \ctr1|Add1~33_sumout ;
wire \ctr1|Add1~34 ;
wire \ctr1|Add1~13_sumout ;
wire \ctr1|Add1~14 ;
wire \ctr1|Add1~17_sumout ;
wire \ctr1|Add1~18 ;
wire \ctr1|Add1~9_sumout ;
wire \ctr1|Add1~10 ;
wire \ctr1|Add1~5_sumout ;
wire \ctr1|Add1~6 ;
wire \ctr1|Add1~1_sumout ;
wire \ctr1|LessThan5~0_combout ;
wire \ctr1|blank_n~0_combout ;
wire \ctr1|hsync_n~0_combout ;
wire \ctr1|vsync_n~0_combout ;
wire \pattern_gen1|Add74~21_sumout ;
wire \pattern_gen1|Add74~26 ;
wire \pattern_gen1|Add74~49_sumout ;
wire \skill_n~input_o ;
wire \k3|Selector1~0_combout ;
wire \k3|key_state.KEY_PRESSED~q ;
wire \k3|key_next_state.KEY_RELEASED~0_combout ;
wire \k3|key_state.KEY_RELEASED~q ;
wire \attack_n~input_o ;
wire \k2|Selector1~0_combout ;
wire \k2|key_state.KEY_PRESSED~q ;
wire \k2|key_next_state.KEY_RELEASED~0_combout ;
wire \k2|key_state.KEY_RELEASED~q ;
wire \pattern_gen1|Selector105~0_combout ;
wire \pattern_gen1|Equal6~0_combout ;
wire \pattern_gen1|Equal6~1_combout ;
wire \pattern_gen1|heart_count[1]~0_combout ;
wire \pattern_gen1|Selector105~1_combout ;
wire \pattern_gen1|cur_state.STATIC~q ;
wire \pattern_gen1|Selector106~0_combout ;
wire \pattern_gen1|cur_state.ATTACK1~q ;
wire \pattern_gen1|cnt_attack[5]~0_combout ;
wire \pattern_gen1|cnt_attack[0]~1_combout ;
wire \pattern_gen1|cnt_attack[0]~7_combout ;
wire \pattern_gen1|cnt_attack[1]~6_combout ;
wire \pattern_gen1|cnt_attack[1]~DUPLICATE_q ;
wire \pattern_gen1|cnt_attack[2]~5_combout ;
wire \pattern_gen1|cnt_attack[3]~4_combout ;
wire \pattern_gen1|Add71~0_combout ;
wire \pattern_gen1|cnt_attack[4]~3_combout ;
wire \pattern_gen1|cnt_attack[5]~2_combout ;
wire \pattern_gen1|Equal3~0_combout ;
wire \pattern_gen1|cur_state.ATTACK2~0_combout ;
wire \pattern_gen1|cur_state.ATTACK2~q ;
wire \pattern_gen1|Selector103~0_combout ;
wire \pattern_gen1|cnt_shake[0]~0_combout ;
wire \pattern_gen1|cnt_shake[0]~DUPLICATE_q ;
wire \pattern_gen1|Selector102~0_combout ;
wire \pattern_gen1|cnt_shake[1]~DUPLICATE_q ;
wire \pattern_gen1|Selector100~0_combout ;
wire \pattern_gen1|Selector101~0_combout ;
wire \pattern_gen1|cnt_shake[2]~DUPLICATE_q ;
wire \pattern_gen1|Equal5~0_combout ;
wire \pattern_gen1|cur_state.ATTACK4~0_combout ;
wire \pattern_gen1|cur_state.ATTACK4~q ;
wire \pattern_gen1|cnt_flash[6]~2_combout ;
wire \pattern_gen1|char_status~0_combout ;
wire \pattern_gen1|skill_active~q ;
wire \pattern_gen1|Selector99~0_combout ;
wire \pattern_gen1|skill_active~DUPLICATE_q ;
wire \pattern_gen1|Selector110~0_combout ;
wire \pattern_gen1|cur_state.SKILL1~q ;
wire \pattern_gen1|cur_state.SKILL2~q ;
wire \pattern_gen1|Equal4~2_combout ;
wire \pattern_gen1|cur_state.SKILL3~q ;
wire \pattern_gen1|cnt_flash[6]~1_combout ;
wire \pattern_gen1|cnt_flash[6]~4_combout ;
wire \pattern_gen1|Add74~50 ;
wire \pattern_gen1|Add74~29_sumout ;
wire \pattern_gen1|Add74~30 ;
wire \pattern_gen1|Add74~17_sumout ;
wire \pattern_gen1|Add74~18 ;
wire \pattern_gen1|Add74~53_sumout ;
wire \pattern_gen1|Add74~54 ;
wire \pattern_gen1|Add74~1_sumout ;
wire \pattern_gen1|Add74~2 ;
wire \pattern_gen1|Add74~33_sumout ;
wire \pattern_gen1|Add74~34 ;
wire \pattern_gen1|Add74~5_sumout ;
wire \pattern_gen1|Add74~6 ;
wire \pattern_gen1|Add74~45_sumout ;
wire \pattern_gen1|Add74~46 ;
wire \pattern_gen1|Add74~37_sumout ;
wire \pattern_gen1|Add74~38 ;
wire \pattern_gen1|Add74~41_sumout ;
wire \pattern_gen1|Add74~42 ;
wire \pattern_gen1|Add74~9_sumout ;
wire \pattern_gen1|Add74~10 ;
wire \pattern_gen1|Add74~13_sumout ;
wire \pattern_gen1|Equal4~0_combout ;
wire \pattern_gen1|cnt_flash[6]~0_combout ;
wire \pattern_gen1|cnt_flash[6]~3_combout ;
wire \pattern_gen1|Add74~22 ;
wire \pattern_gen1|Add74~25_sumout ;
wire \pattern_gen1|Equal4~1_combout ;
wire \pattern_gen1|Equal4~3_combout ;
wire \pattern_gen1|Selector108~0_combout ;
wire \pattern_gen1|Selector108~1_combout ;
wire \pattern_gen1|cur_state.ATTACK3~q ;
wire \pattern_gen1|WideOr0~0_combout ;
wire \pattern_gen1|heart1_start_x[6]~0_combout ;
wire \pattern_gen1|Add88~9_sumout ;
wire \pattern_gen1|Selector44~0_combout ;
wire \pattern_gen1|Add88~10 ;
wire \pattern_gen1|Add88~5_sumout ;
wire \pattern_gen1|Selector43~0_combout ;
wire \pattern_gen1|heart1_start_x[2]~DUPLICATE_q ;
wire \pattern_gen1|heart1_start_x[1]~DUPLICATE_q ;
wire \pattern_gen1|Add88~6 ;
wire \pattern_gen1|Add88~1_sumout ;
wire \pattern_gen1|Selector42~0_combout ;
wire \pattern_gen1|LessThan1~0_combout ;
wire \pattern_gen1|heart1_start_x[5]~DUPLICATE_q ;
wire \pattern_gen1|Add88~2 ;
wire \pattern_gen1|Add88~17_sumout ;
wire \pattern_gen1|Selector41~0_combout ;
wire \pattern_gen1|heart1_start_x[4]~DUPLICATE_q ;
wire \pattern_gen1|Add88~18 ;
wire \pattern_gen1|Add88~13_sumout ;
wire \pattern_gen1|Selector40~0_combout ;
wire \pattern_gen1|LessThan1~2_combout ;
wire \pattern_gen1|LessThan1~1_combout ;
wire \pattern_gen1|Add88~14 ;
wire \pattern_gen1|Add88~25_sumout ;
wire \pattern_gen1|Selector39~0_combout ;
wire \pattern_gen1|Add88~26 ;
wire \pattern_gen1|Add88~21_sumout ;
wire \pattern_gen1|Selector38~0_combout ;
wire \pattern_gen1|LessThan1~4_combout ;
wire \pattern_gen1|LessThan1~3_combout ;
wire \pattern_gen1|LessThan1~5_combout ;
wire \pattern_gen1|Add88~22 ;
wire \pattern_gen1|Add88~33_sumout ;
wire \pattern_gen1|Selector37~0_combout ;
wire \pattern_gen1|Add88~34 ;
wire \pattern_gen1|Add88~29_sumout ;
wire \pattern_gen1|Selector36~0_combout ;
wire \pattern_gen1|LessThan1~6_combout ;
wire \pattern_gen1|LessThan1~7_combout ;
wire \pattern_gen1|heart1_start_x[8]~DUPLICATE_q ;
wire \pattern_gen1|LessThan0~2_combout ;
wire \pattern_gen1|LessThan0~1_combout ;
wire \pattern_gen1|LessThan0~0_combout ;
wire \pattern_gen1|LessThan0~3_combout ;
wire \pattern_gen1|LessThan0~4_combout ;
wire \pattern_gen1|LessThan30~1_combout ;
wire \ctr1|vcount[3]~DUPLICATE_q ;
wire \pattern_gen1|LessThan30~0_combout ;
wire \pattern_gen1|always0~0_combout ;
wire \pattern_gen1|always0~1_combout ;
wire \pattern_gen1|Add84~9_sumout ;
wire \pattern_gen1|tackle_start_x[3]~0_combout ;
wire \pattern_gen1|Add90~9_sumout ;
wire \pattern_gen1|Selector53~0_combout ;
wire \pattern_gen1|tackle_start_x[1]~DUPLICATE_q ;
wire \pattern_gen1|Add84~10 ;
wire \pattern_gen1|Add84~5_sumout ;
wire \pattern_gen1|Add90~10 ;
wire \pattern_gen1|Add90~5_sumout ;
wire \pattern_gen1|Selector52~0_combout ;
wire \pattern_gen1|tackle_start_x[2]~DUPLICATE_q ;
wire \pattern_gen1|Add84~6 ;
wire \pattern_gen1|Add84~1_sumout ;
wire \pattern_gen1|Add90~6 ;
wire \pattern_gen1|Add90~1_sumout ;
wire \pattern_gen1|Selector51~0_combout ;
wire \pattern_gen1|Add84~2 ;
wire \pattern_gen1|Add84~17_sumout ;
wire \pattern_gen1|Add90~2 ;
wire \pattern_gen1|Add90~17_sumout ;
wire \pattern_gen1|Selector50~0_combout ;
wire \pattern_gen1|Add84~18 ;
wire \pattern_gen1|Add84~13_sumout ;
wire \pattern_gen1|Add90~18 ;
wire \pattern_gen1|Add90~13_sumout ;
wire \pattern_gen1|Selector49~0_combout ;
wire \pattern_gen1|Add84~14 ;
wire \pattern_gen1|Add84~25_sumout ;
wire \pattern_gen1|Add90~14 ;
wire \pattern_gen1|Add90~25_sumout ;
wire \pattern_gen1|Selector48~0_combout ;
wire \pattern_gen1|Add90~26 ;
wire \pattern_gen1|Add90~21_sumout ;
wire \pattern_gen1|Add84~26 ;
wire \pattern_gen1|Add84~21_sumout ;
wire \pattern_gen1|Selector47~0_combout ;
wire \pattern_gen1|Add84~22 ;
wire \pattern_gen1|Add84~33_sumout ;
wire \pattern_gen1|tackle_start_x[8]~DUPLICATE_q ;
wire \pattern_gen1|Add90~22 ;
wire \pattern_gen1|Add90~33_sumout ;
wire \pattern_gen1|Selector46~0_combout ;
wire \pattern_gen1|always0~26_combout ;
wire \pattern_gen1|Add90~34 ;
wire \pattern_gen1|Add90~29_sumout ;
wire \pattern_gen1|Add84~34 ;
wire \pattern_gen1|Add84~29_sumout ;
wire \pattern_gen1|Selector45~0_combout ;
wire \pattern_gen1|always0~27_combout ;
wire \pattern_gen1|always0~16_combout ;
wire \pattern_gen1|LessThan13~2_combout ;
wire \pattern_gen1|LessThan13~1_combout ;
wire \pattern_gen1|always0~17_combout ;
wire \pattern_gen1|always0~18_combout ;
wire \pattern_gen1|LessThan13~0_combout ;
wire \pattern_gen1|always0~19_combout ;
wire \pattern_gen1|always0~20_combout ;
wire \pattern_gen1|always0~21_combout ;
wire \pattern_gen1|always0~22_combout ;
wire \pattern_gen1|always0~24_combout ;
wire \pattern_gen1|always0~23_combout ;
wire \pattern_gen1|always0~25_combout ;
wire \pattern_gen1|always0~28_combout ;
wire \pattern_gen1|Add83~17_sumout ;
wire \pattern_gen1|flame_start_x[3]~0_combout ;
wire \pattern_gen1|flame_start_x[1]~DUPLICATE_q ;
wire \pattern_gen1|Add89~17_sumout ;
wire \pattern_gen1|Selector62~0_combout ;
wire \pattern_gen1|Add83~18 ;
wire \pattern_gen1|Add83~13_sumout ;
wire \pattern_gen1|flame_start_x[2]~DUPLICATE_q ;
wire \pattern_gen1|Add89~18 ;
wire \pattern_gen1|Add89~13_sumout ;
wire \pattern_gen1|Selector61~0_combout ;
wire \pattern_gen1|Add83~14 ;
wire \pattern_gen1|Add83~9_sumout ;
wire \pattern_gen1|Add89~14 ;
wire \pattern_gen1|Add89~9_sumout ;
wire \pattern_gen1|Selector60~0_combout ;
wire \pattern_gen1|Add89~10 ;
wire \pattern_gen1|Add89~25_sumout ;
wire \pattern_gen1|Add83~10 ;
wire \pattern_gen1|Add83~25_sumout ;
wire \pattern_gen1|Selector59~0_combout ;
wire \pattern_gen1|Add89~26 ;
wire \pattern_gen1|Add89~21_sumout ;
wire \pattern_gen1|Add83~26 ;
wire \pattern_gen1|Add83~21_sumout ;
wire \pattern_gen1|Selector58~0_combout ;
wire \pattern_gen1|Add83~22 ;
wire \pattern_gen1|Add83~33_sumout ;
wire \pattern_gen1|Add89~22 ;
wire \pattern_gen1|Add89~33_sumout ;
wire \pattern_gen1|Selector57~0_combout ;
wire \pattern_gen1|Add89~34 ;
wire \pattern_gen1|Add89~29_sumout ;
wire \pattern_gen1|Add83~34 ;
wire \pattern_gen1|Add83~29_sumout ;
wire \pattern_gen1|Selector56~0_combout ;
wire \pattern_gen1|Add89~30 ;
wire \pattern_gen1|Add89~5_sumout ;
wire \pattern_gen1|Add83~30 ;
wire \pattern_gen1|Add83~5_sumout ;
wire \pattern_gen1|Selector55~0_combout ;
wire \pattern_gen1|LessThan8~1_combout ;
wire \pattern_gen1|always0~31_combout ;
wire \pattern_gen1|LessThan9~0_combout ;
wire \pattern_gen1|LessThan9~1_combout ;
wire \pattern_gen1|always0~30_combout ;
wire \pattern_gen1|LessThan9~2_combout ;
wire \pattern_gen1|always0~32_combout ;
wire \pattern_gen1|Add83~6 ;
wire \pattern_gen1|Add83~1_sumout ;
wire \pattern_gen1|Add89~6 ;
wire \pattern_gen1|Add89~1_sumout ;
wire \pattern_gen1|Selector54~0_combout ;
wire \pattern_gen1|always0~37_combout ;
wire \pattern_gen1|always0~13_combout ;
wire \pattern_gen1|always0~38_combout ;
wire \pattern_gen1|LessThan8~0_combout ;
wire \pattern_gen1|always0~35_combout ;
wire \pattern_gen1|always0~34_combout ;
wire \pattern_gen1|always0~33_combout ;
wire \pattern_gen1|always0~36_combout ;
wire \pattern_gen1|always0~29_combout ;
wire \pattern_gen1|always0~39_combout ;
wire \pattern_gen1|red[5]~4_combout ;
wire \pattern_gen1|heart_count[0]~2_combout ;
wire \pattern_gen1|heart_count[1]~1_combout ;
wire \pattern_gen1|Equal0~0_combout ;
wire \pattern_gen1|Add78~5_sumout ;
wire \pattern_gen1|Selector78~0_combout ;
wire \pattern_gen1|flameat_start_x[5]~0_combout ;
wire \pattern_gen1|Add78~6 ;
wire \pattern_gen1|Add78~1_sumout ;
wire \pattern_gen1|Add78~2 ;
wire \pattern_gen1|Add78~21_sumout ;
wire \pattern_gen1|Add78~22 ;
wire \pattern_gen1|Add78~17_sumout ;
wire \pattern_gen1|Add78~18 ;
wire \pattern_gen1|Add78~13_sumout ;
wire \pattern_gen1|Add78~14 ;
wire \pattern_gen1|Add78~29_sumout ;
wire \pattern_gen1|Add78~30 ;
wire \pattern_gen1|Add78~25_sumout ;
wire \pattern_gen1|Selector72~0_combout ;
wire \pattern_gen1|Add78~26 ;
wire \pattern_gen1|Add78~9_sumout ;
wire \pattern_gen1|flameat_start_y[6]~DUPLICATE_q ;
wire \pattern_gen1|flameat_start_y[5]~DUPLICATE_q ;
wire \pattern_gen1|flameat_start_y[4]~DUPLICATE_q ;
wire \pattern_gen1|flameat_start_y[3]~DUPLICATE_q ;
wire \pattern_gen1|Add24~18 ;
wire \pattern_gen1|Add24~14 ;
wire \pattern_gen1|Add24~10 ;
wire \pattern_gen1|Add24~6 ;
wire \pattern_gen1|Add24~26 ;
wire \pattern_gen1|Add24~21_sumout ;
wire \pattern_gen1|Add24~25_sumout ;
wire \pattern_gen1|LessThan19~5_combout ;
wire \pattern_gen1|LessThan19~1_combout ;
wire \pattern_gen1|Add24~17_sumout ;
wire \pattern_gen1|Add24~13_sumout ;
wire \pattern_gen1|LessThan19~2_combout ;
wire \pattern_gen1|LessThan19~4_combout ;
wire \pattern_gen1|Add24~9_sumout ;
wire \pattern_gen1|Add24~5_sumout ;
wire \pattern_gen1|LessThan19~0_combout ;
wire \pattern_gen1|LessThan19~3_combout ;
wire \pattern_gen1|Add24~22 ;
wire \pattern_gen1|Add24~1_sumout ;
wire \pattern_gen1|LessThan19~6_combout ;
wire \pattern_gen1|LessThan28~0_combout ;
wire \pattern_gen1|LessThan29~0_combout ;
wire \pattern_gen1|LessThan71~1_combout ;
wire \pattern_gen1|always0~14_combout ;
wire \pattern_gen1|always0~15_combout ;
wire \pattern_gen1|LessThan26~0_combout ;
wire \pattern_gen1|always1~4_combout ;
wire \pattern_gen1|LessThan26~1_combout ;
wire \pattern_gen1|LessThan27~0_combout ;
wire \pattern_gen1|always1~5_combout ;
wire \pattern_gen1|red[5]~2_combout ;
wire \pattern_gen1|Add77~21_sumout ;
wire \pattern_gen1|Add77~22 ;
wire \pattern_gen1|Add77~17_sumout ;
wire \pattern_gen1|Add77~18 ;
wire \pattern_gen1|Add77~13_sumout ;
wire \pattern_gen1|Selector68~0_combout ;
wire \pattern_gen1|Add77~14 ;
wire \pattern_gen1|Add77~9_sumout ;
wire \pattern_gen1|Add77~10 ;
wire \pattern_gen1|Add77~29_sumout ;
wire \pattern_gen1|Selector66~0_combout ;
wire \pattern_gen1|flameat_start_x[6]~DUPLICATE_q ;
wire \pattern_gen1|Add77~30 ;
wire \pattern_gen1|Add77~25_sumout ;
wire \pattern_gen1|Selector65~0_combout ;
wire \pattern_gen1|Add77~26 ;
wire \pattern_gen1|Add77~1_sumout ;
wire \pattern_gen1|Add77~2 ;
wire \pattern_gen1|Add77~5_sumout ;
wire \pattern_gen1|LessThan17~3_combout ;
wire \pattern_gen1|LessThan17~4_combout ;
wire \pattern_gen1|always0~11_combout ;
wire \pattern_gen1|LessThan17~5_combout ;
wire \pattern_gen1|LessThan17~6_combout ;
wire \pattern_gen1|LessThan17~0_combout ;
wire \pattern_gen1|LessThan17~1_combout ;
wire \pattern_gen1|LessThan17~2_combout ;
wire \pattern_gen1|always0~6_combout ;
wire \pattern_gen1|always0~5_combout ;
wire \pattern_gen1|always0~7_combout ;
wire \pattern_gen1|LessThan18~0_combout ;
wire \pattern_gen1|always0~8_combout ;
wire \pattern_gen1|always0~9_combout ;
wire \pattern_gen1|always0~10_combout ;
wire \pattern_gen1|always0~12_combout ;
wire \pattern_gen1|flame_status~0_combout ;
wire \pattern_gen1|flame_status~q ;
wire \pattern_gen1|LessThan43~0_combout ;
wire \pattern_gen1|always1~0_combout ;
wire \pattern_gen1|always1~1_combout ;
wire \pattern_gen1|LessThan71~0_combout ;
wire \pattern_gen1|always1~2_combout ;
wire \pattern_gen1|LessThan75~0_combout ;
wire \pattern_gen1|LessThan76~0_combout ;
wire \pattern_gen1|red~0_combout ;
wire \pattern_gen1|always1~3_combout ;
wire \pattern_gen1|red[5]~1_combout ;
wire \pattern_gen1|always0~2_combout ;
wire \pattern_gen1|always0~3_combout ;
wire \pattern_gen1|LessThan16~0_combout ;
wire \pattern_gen1|always0~4_combout ;
wire \pattern_gen1|red[5]~3_combout ;
wire \pattern_gen1|WideOr2~0_combout ;
wire \pattern_gen1|ekans_start_y[7]~0_combout ;
wire \pattern_gen1|Add76~13_sumout ;
wire \pattern_gen1|Add76~14 ;
wire \pattern_gen1|Add76~17_sumout ;
wire \pattern_gen1|Selector16~0_combout ;
wire \pattern_gen1|Add76~18 ;
wire \pattern_gen1|Add76~9_sumout ;
wire \pattern_gen1|Selector15~0_combout ;
wire \pattern_gen1|Add76~10 ;
wire \pattern_gen1|Add76~5_sumout ;
wire \pattern_gen1|Add76~6 ;
wire \pattern_gen1|Add76~1_sumout ;
wire \pattern_gen1|Selector13~0_combout ;
wire \pattern_gen1|Add76~2 ;
wire \pattern_gen1|Add76~25_sumout ;
wire \pattern_gen1|Add76~26 ;
wire \pattern_gen1|Add76~21_sumout ;
wire \pattern_gen1|Add76~22 ;
wire \pattern_gen1|Add76~33_sumout ;
wire \pattern_gen1|Selector10~0_combout ;
wire \pattern_gen1|Add76~34 ;
wire \pattern_gen1|Add76~29_sumout ;
wire \pattern_gen1|ekans_start_y[9]~DUPLICATE_q ;
wire \pattern_gen1|always0~46_combout ;
wire \pattern_gen1|always0~45_combout ;
wire \pattern_gen1|Add75~21_sumout ;
wire \pattern_gen1|Add75~22 ;
wire \pattern_gen1|Add75~25_sumout ;
wire \pattern_gen1|Selector7~0_combout ;
wire \pattern_gen1|Add75~26 ;
wire \pattern_gen1|Add75~17_sumout ;
wire \pattern_gen1|Add75~18 ;
wire \pattern_gen1|Add75~33_sumout ;
wire \pattern_gen1|Add75~34 ;
wire \pattern_gen1|Add75~29_sumout ;
wire \pattern_gen1|Selector4~0_combout ;
wire \pattern_gen1|LessThan5~1_combout ;
wire \pattern_gen1|Add75~30 ;
wire \pattern_gen1|Add75~9_sumout ;
wire \pattern_gen1|Selector3~0_combout ;
wire \pattern_gen1|ekans_start_x[6]~DUPLICATE_q ;
wire \pattern_gen1|Add75~10 ;
wire \pattern_gen1|Add75~13_sumout ;
wire \pattern_gen1|always0~41_combout ;
wire \pattern_gen1|always0~40_combout ;
wire \pattern_gen1|LessThan5~0_combout ;
wire \pattern_gen1|LessThan5~2_combout ;
wire \pattern_gen1|Add75~14 ;
wire \pattern_gen1|Add75~5_sumout ;
wire \pattern_gen1|Add75~6 ;
wire \pattern_gen1|Add75~1_sumout ;
wire \pattern_gen1|always0~42_combout ;
wire \pattern_gen1|always0~43_combout ;
wire \pattern_gen1|always0~44_combout ;
wire \pattern_gen1|LessThan7~0_combout ;
wire \pattern_gen1|LessThan7~1_combout ;
wire \pattern_gen1|always0~47_combout ;
wire \pattern_gen1|always0~48_combout ;
wire \pattern_gen1|always0~49_combout ;
wire \pattern_gen1|LessThan7~3_combout ;
wire \pattern_gen1|LessThan7~4_combout ;
wire \pattern_gen1|LessThan7~2_combout ;
wire \pattern_gen1|LessThan7~5_combout ;
wire \pattern_gen1|LessThan7~6_combout ;
wire \pattern_gen1|LessThan5~4_combout ;
wire \pattern_gen1|LessThan5~3_combout ;
wire \pattern_gen1|LessThan5~5_combout ;
wire \pattern_gen1|Add5~0_combout ;
wire \pattern_gen1|ekans_start_x[9]~DUPLICATE_q ;
wire \pattern_gen1|LessThan5~6_combout ;
wire \pattern_gen1|always0~50_combout ;
wire \pattern_gen1|red~5_combout ;
wire \pattern_gen1|char_status~1_combout ;
wire \pattern_gen1|char_status~q ;
wire \pattern_gen1|red[5]~6_combout ;
wire \pattern_gen1|red~7_combout ;
wire \pattern_gen1|always0~57_combout ;
wire \pattern_gen1|Add87~13_sumout ;
wire \pattern_gen1|Selector35~0_combout ;
wire \pattern_gen1|Add87~14 ;
wire \pattern_gen1|Add87~9_sumout ;
wire \pattern_gen1|Selector34~0_combout ;
wire \pattern_gen1|Add87~10 ;
wire \pattern_gen1|Add87~21_sumout ;
wire \pattern_gen1|Selector33~0_combout ;
wire \pattern_gen1|Add87~22 ;
wire \pattern_gen1|Add87~17_sumout ;
wire \pattern_gen1|Selector32~0_combout ;
wire \pattern_gen1|Add87~18 ;
wire \pattern_gen1|Add87~5_sumout ;
wire \pattern_gen1|Selector31~0_combout ;
wire \pattern_gen1|Add87~6 ;
wire \pattern_gen1|Add87~33_sumout ;
wire \pattern_gen1|Selector30~0_combout ;
wire \pattern_gen1|Add87~34 ;
wire \pattern_gen1|Add87~29_sumout ;
wire \pattern_gen1|Selector29~0_combout ;
wire \pattern_gen1|Add87~30 ;
wire \pattern_gen1|Add87~1_sumout ;
wire \pattern_gen1|Selector28~0_combout ;
wire \pattern_gen1|Add87~2 ;
wire \pattern_gen1|Add87~25_sumout ;
wire \pattern_gen1|Selector27~0_combout ;
wire \pattern_gen1|always0~56_combout ;
wire \pattern_gen1|LessThan25~4_combout ;
wire \pattern_gen1|LessThan25~6_combout ;
wire \pattern_gen1|LessThan25~7_combout ;
wire \pattern_gen1|LessThan25~5_combout ;
wire \pattern_gen1|LessThan25~2_combout ;
wire \pattern_gen1|pikaname_start_x[0]~0_combout ;
wire \pattern_gen1|LessThan25~0_combout ;
wire \pattern_gen1|LessThan25~1_combout ;
wire \pattern_gen1|LessThan25~3_combout ;
wire \pattern_gen1|LessThan25~8_combout ;
wire \pattern_gen1|always0~52_combout ;
wire \pattern_gen1|LessThan24~0_combout ;
wire \pattern_gen1|always0~53_combout ;
wire \pattern_gen1|always0~54_combout ;
wire \pattern_gen1|always0~55_combout ;
wire \pattern_gen1|dragon_addr[1]~0_combout ;
wire \pattern_gen1|Add11~1_sumout ;
wire \pattern_gen1|dragon_addr[0]~1_combout ;
wire \pattern_gen1|dragon_addr[0]~2_combout ;
wire \pattern_gen1|ekans_start_x[1]~DUPLICATE_q ;
wire \pattern_gen1|Add11~2 ;
wire \pattern_gen1|Add11~3 ;
wire \pattern_gen1|Add11~5_sumout ;
wire \pattern_gen1|dragon_addr[1]~3_combout ;
wire \pattern_gen1|dragon_addr[1]~4_combout ;
wire \pattern_gen1|Add39~1_sumout ;
wire \pattern_gen1|Add11~6 ;
wire \pattern_gen1|Add11~7 ;
wire \pattern_gen1|Add11~9_sumout ;
wire \pattern_gen1|dragon_addr[2]~5_combout ;
wire \pattern_gen1|dragon_addr[2]~6_combout ;
wire \pattern_gen1|Add11~10 ;
wire \pattern_gen1|Add11~11 ;
wire \pattern_gen1|Add11~13_sumout ;
wire \pattern_gen1|Add39~2 ;
wire \pattern_gen1|Add39~5_sumout ;
wire \pattern_gen1|dragon_addr[3]~7_combout ;
wire \pattern_gen1|dragon_addr[3]~8_combout ;
wire \pattern_gen1|Add11~14 ;
wire \pattern_gen1|Add11~15 ;
wire \pattern_gen1|Add11~17_sumout ;
wire \pattern_gen1|Add39~6 ;
wire \pattern_gen1|Add39~9_sumout ;
wire \pattern_gen1|dragon_addr[4]~9_combout ;
wire \pattern_gen1|dragon_addr[4]~10_combout ;
wire \pattern_gen1|Add11~18 ;
wire \pattern_gen1|Add11~19 ;
wire \pattern_gen1|Add11~21_sumout ;
wire \pattern_gen1|Add39~10 ;
wire \pattern_gen1|Add39~13_sumout ;
wire \pattern_gen1|dragon_addr[5]~11_combout ;
wire \pattern_gen1|dragon_addr[5]~12_combout ;
wire \pattern_gen1|Add39~14 ;
wire \pattern_gen1|Add39~17_sumout ;
wire \pattern_gen1|Add11~22 ;
wire \pattern_gen1|Add11~23 ;
wire \pattern_gen1|Add11~25_sumout ;
wire \pattern_gen1|Add12~1_sumout ;
wire \pattern_gen1|dragon_addr[1]~13_combout ;
wire \pattern_gen1|dragon_addr[6]~14_combout ;
wire \pattern_gen1|Add10~1_sumout ;
wire \pattern_gen1|Add11~26 ;
wire \pattern_gen1|Add11~27 ;
wire \pattern_gen1|Add11~29_sumout ;
wire \pattern_gen1|Add39~18 ;
wire \pattern_gen1|Add39~21_sumout ;
wire \pattern_gen1|Add12~2 ;
wire \pattern_gen1|Add12~5_sumout ;
wire \pattern_gen1|dragon_addr[7]~15_combout ;
wire \pattern_gen1|Add10~2 ;
wire \pattern_gen1|Add10~3 ;
wire \pattern_gen1|Add10~5_sumout ;
wire \pattern_gen1|Add39~22 ;
wire \pattern_gen1|Add39~25_sumout ;
wire \pattern_gen1|Add11~30 ;
wire \pattern_gen1|Add11~31 ;
wire \pattern_gen1|Add11~33_sumout ;
wire \pattern_gen1|Add12~6 ;
wire \pattern_gen1|Add12~9_sumout ;
wire \pattern_gen1|dragon_addr[8]~16_combout ;
wire \pattern_gen1|Add11~34 ;
wire \pattern_gen1|Add11~35 ;
wire \pattern_gen1|Add11~37_sumout ;
wire \pattern_gen1|Add39~26 ;
wire \pattern_gen1|Add39~29_sumout ;
wire \pattern_gen1|Add10~6 ;
wire \pattern_gen1|Add10~7 ;
wire \pattern_gen1|Add10~9_sumout ;
wire \pattern_gen1|Add12~24_combout ;
wire \pattern_gen1|Add12~10 ;
wire \pattern_gen1|Add12~13_sumout ;
wire \pattern_gen1|dragon_addr[9]~17_combout ;
wire \pattern_gen1|Add11~38 ;
wire \pattern_gen1|Add11~39 ;
wire \pattern_gen1|Add11~41_sumout ;
wire \pattern_gen1|Add10~10 ;
wire \pattern_gen1|Add10~11 ;
wire \pattern_gen1|Add10~13_sumout ;
wire \pattern_gen1|Add39~30 ;
wire \pattern_gen1|Add39~33_sumout ;
wire \pattern_gen1|Add12~25_combout ;
wire \pattern_gen1|LessThan30~2_combout ;
wire \pattern_gen1|Add12~14 ;
wire \pattern_gen1|Add12~17_sumout ;
wire \pattern_gen1|dragon_addr[10]~18_combout ;
wire \pattern_gen1|Add10~14 ;
wire \pattern_gen1|Add10~15 ;
wire \pattern_gen1|Add10~17_sumout ;
wire \pattern_gen1|Add12~26_combout ;
wire \pattern_gen1|Add12~18 ;
wire \pattern_gen1|Add12~21_sumout ;
wire \pattern_gen1|dragon_addr[11]~19_combout ;
wire \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|Add3~1_sumout ;
wire \pattern_gen1|pr_addr[0]~0_combout ;
wire \pattern_gen1|Add3~2 ;
wire \pattern_gen1|Add3~3 ;
wire \pattern_gen1|Add3~5_sumout ;
wire \pattern_gen1|pr_addr[1]~1_combout ;
wire \pattern_gen1|Add3~6 ;
wire \pattern_gen1|Add3~7 ;
wire \pattern_gen1|Add3~9_sumout ;
wire \pattern_gen1|pr_addr[2]~2_combout ;
wire \pattern_gen1|Add3~10 ;
wire \pattern_gen1|Add3~11 ;
wire \pattern_gen1|Add3~13_sumout ;
wire \pattern_gen1|pr_addr[3]~3_combout ;
wire \pattern_gen1|Add3~14 ;
wire \pattern_gen1|Add3~15 ;
wire \pattern_gen1|Add3~17_sumout ;
wire \pattern_gen1|pr_addr[4]~4_combout ;
wire \pattern_gen1|Add3~18 ;
wire \pattern_gen1|Add3~19 ;
wire \pattern_gen1|Add3~21_sumout ;
wire \pattern_gen1|pr_addr[5]~5_combout ;
wire \pattern_gen1|Add3~22 ;
wire \pattern_gen1|Add3~23 ;
wire \pattern_gen1|Add3~25_sumout ;
wire \pattern_gen1|Add2~1_sumout ;
wire \pattern_gen1|pr_addr[6]~6_combout ;
wire \pattern_gen1|Add3~26 ;
wire \pattern_gen1|Add3~27 ;
wire \pattern_gen1|Add3~29_sumout ;
wire \pattern_gen1|Add2~2 ;
wire \pattern_gen1|Add2~5_sumout ;
wire \pattern_gen1|pr_addr[7]~7_combout ;
wire \pattern_gen1|Add3~30 ;
wire \pattern_gen1|Add3~31 ;
wire \pattern_gen1|Add3~33_sumout ;
wire \pattern_gen1|Add2~6 ;
wire \pattern_gen1|Add2~9_sumout ;
wire \pattern_gen1|pr_addr[8]~8_combout ;
wire \pattern_gen1|Add3~34 ;
wire \pattern_gen1|Add3~35 ;
wire \pattern_gen1|Add3~37_sumout ;
wire \pattern_gen1|Add2~10 ;
wire \pattern_gen1|Add2~13_sumout ;
wire \pattern_gen1|pr_addr[9]~9_combout ;
wire \pattern_gen1|Add3~38 ;
wire \pattern_gen1|Add3~39 ;
wire \pattern_gen1|Add3~41_sumout ;
wire \pattern_gen1|Add2~14 ;
wire \pattern_gen1|Add2~17_sumout ;
wire \pattern_gen1|pr_addr[10]~10_combout ;
wire \pattern_gen1|Add2~18 ;
wire \pattern_gen1|Add2~21_sumout ;
wire \pattern_gen1|pr_addr[11]~11_combout ;
wire \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|red~11_combout ;
wire \pattern_gen1|ar_addr[3]~0_combout ;
wire \pattern_gen1|Add15~46_cout ;
wire \pattern_gen1|Add15~47 ;
wire \pattern_gen1|Add15~1_sumout ;
wire \pattern_gen1|ar_addr[0]~1_combout ;
wire \pattern_gen1|Add15~2 ;
wire \pattern_gen1|Add15~3 ;
wire \pattern_gen1|Add15~5_sumout ;
wire \pattern_gen1|ar_addr[1]~2_combout ;
wire \pattern_gen1|Add15~6 ;
wire \pattern_gen1|Add15~7 ;
wire \pattern_gen1|Add15~9_sumout ;
wire \pattern_gen1|ar_addr[2]~3_combout ;
wire \pattern_gen1|Add15~10 ;
wire \pattern_gen1|Add15~11 ;
wire \pattern_gen1|Add15~13_sumout ;
wire \pattern_gen1|ar_addr[3]~4_combout ;
wire \pattern_gen1|Add15~14 ;
wire \pattern_gen1|Add15~15 ;
wire \pattern_gen1|Add15~17_sumout ;
wire \pattern_gen1|ar_addr[4]~5_combout ;
wire \pattern_gen1|Add15~18 ;
wire \pattern_gen1|Add15~19 ;
wire \pattern_gen1|Add15~21_sumout ;
wire \pattern_gen1|ar_addr[5]~6_combout ;
wire \pattern_gen1|Add15~22 ;
wire \pattern_gen1|Add15~23 ;
wire \pattern_gen1|Add15~25_sumout ;
wire \pattern_gen1|ar_addr[6]~7_combout ;
wire \pattern_gen1|Add15~26 ;
wire \pattern_gen1|Add15~27 ;
wire \pattern_gen1|Add15~29_sumout ;
wire \pattern_gen1|ar_addr[7]~8_combout ;
wire \pattern_gen1|Add15~30 ;
wire \pattern_gen1|Add15~31 ;
wire \pattern_gen1|Add15~33_sumout ;
wire \pattern_gen1|ar_addr[8]~9_combout ;
wire \pattern_gen1|Add15~34 ;
wire \pattern_gen1|Add15~35 ;
wire \pattern_gen1|Add15~37_sumout ;
wire \pattern_gen1|ar_addr[9]~10_combout ;
wire \pattern_gen1|Add15~38 ;
wire \pattern_gen1|Add15~39 ;
wire \pattern_gen1|Add15~41_sumout ;
wire \pattern_gen1|ar_addr[10]~11_combout ;
wire \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|always0~58_combout ;
wire \pattern_gen1|green~0_combout ;
wire \pattern_gen1|Add36~1_sumout ;
wire \pattern_gen1|pika_name_addr[0]~0_combout ;
wire \pattern_gen1|Add36~2 ;
wire \pattern_gen1|Add36~3 ;
wire \pattern_gen1|Add36~5_sumout ;
wire \pattern_gen1|pika_name_addr[1]~1_combout ;
wire \pattern_gen1|Add36~6 ;
wire \pattern_gen1|Add36~7 ;
wire \pattern_gen1|Add36~9_sumout ;
wire \pattern_gen1|pika_name_addr[2]~2_combout ;
wire \pattern_gen1|Add36~10 ;
wire \pattern_gen1|Add36~11 ;
wire \pattern_gen1|Add36~13_sumout ;
wire \pattern_gen1|pika_name_addr[3]~3_combout ;
wire \pattern_gen1|Add36~14 ;
wire \pattern_gen1|Add36~15 ;
wire \pattern_gen1|Add36~17_sumout ;
wire \pattern_gen1|pika_name_addr[4]~4_combout ;
wire \pattern_gen1|Add36~18 ;
wire \pattern_gen1|Add36~19 ;
wire \pattern_gen1|Add36~21_sumout ;
wire \pattern_gen1|pika_name_addr[5]~5_combout ;
wire \pattern_gen1|Add36~22 ;
wire \pattern_gen1|Add36~23 ;
wire \pattern_gen1|Add36~25_sumout ;
wire \pattern_gen1|pika_name_addr[6]~6_combout ;
wire \pattern_gen1|Add36~26 ;
wire \pattern_gen1|Add36~27 ;
wire \pattern_gen1|Add36~29_sumout ;
wire \pattern_gen1|pika_name_addr[7]~7_combout ;
wire \pattern_gen1|Add37~0_combout ;
wire \pattern_gen1|Add36~30 ;
wire \pattern_gen1|Add36~31 ;
wire \pattern_gen1|Add36~33_sumout ;
wire \pattern_gen1|pika_name_addr[8]~8_combout ;
wire \pattern_gen1|Add37~1_combout ;
wire \pattern_gen1|Add36~34 ;
wire \pattern_gen1|Add36~35 ;
wire \pattern_gen1|Add36~37_sumout ;
wire \pattern_gen1|pika_name_addr[9]~9_combout ;
wire \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|ch_name_addr[0]~0_combout ;
wire \pattern_gen1|ch_name_addr[1]~1_combout ;
wire \pattern_gen1|ch_name_addr[2]~2_combout ;
wire \pattern_gen1|Add31~26_cout ;
wire \pattern_gen1|Add31~1_sumout ;
wire \pattern_gen1|ch_name_addr[3]~3_combout ;
wire \pattern_gen1|Add31~2 ;
wire \pattern_gen1|Add31~5_sumout ;
wire \pattern_gen1|ch_name_addr[4]~4_combout ;
wire \pattern_gen1|Add31~6 ;
wire \pattern_gen1|Add31~9_sumout ;
wire \pattern_gen1|ch_name_addr[5]~5_combout ;
wire \pattern_gen1|Add31~10 ;
wire \pattern_gen1|Add31~13_sumout ;
wire \pattern_gen1|ch_name_addr[6]~6_combout ;
wire \pattern_gen1|Add31~14 ;
wire \pattern_gen1|Add31~17_sumout ;
wire \pattern_gen1|ch_name_addr[7]~7_combout ;
wire \pattern_gen1|Add31~18 ;
wire \pattern_gen1|Add31~21_sumout ;
wire \pattern_gen1|ch_name_addr[8]~8_combout ;
wire \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|LessThan19~7_combout ;
wire \pattern_gen1|LessThan19~8_combout ;
wire \pattern_gen1|always0~51_combout ;
wire \pattern_gen1|Add54~14 ;
wire \pattern_gen1|Add54~10 ;
wire \pattern_gen1|Add54~22 ;
wire \pattern_gen1|Add54~18 ;
wire \pattern_gen1|Add54~6 ;
wire \pattern_gen1|Add54~1_sumout ;
wire \pattern_gen1|Add54~2 ;
wire \pattern_gen1|Add54~25_sumout ;
wire \pattern_gen1|LessThan40~6_combout ;
wire \pattern_gen1|LessThan0~5_combout ;
wire \pattern_gen1|Add47~14 ;
wire \pattern_gen1|Add47~10 ;
wire \pattern_gen1|Add47~6 ;
wire \pattern_gen1|Add47~25_sumout ;
wire \pattern_gen1|Add47~26 ;
wire \pattern_gen1|Add47~22 ;
wire \pattern_gen1|Add47~17_sumout ;
wire \pattern_gen1|Add47~21_sumout ;
wire \pattern_gen1|LessThan36~2_combout ;
wire \pattern_gen1|LessThan36~3_combout ;
wire \pattern_gen1|Add47~5_sumout ;
wire \pattern_gen1|LessThan41~0_combout ;
wire \pattern_gen1|Add47~9_sumout ;
wire \pattern_gen1|Add47~13_sumout ;
wire \pattern_gen1|LessThan36~1_combout ;
wire \pattern_gen1|LessThan36~4_combout ;
wire \pattern_gen1|Add47~18 ;
wire \pattern_gen1|Add47~1_sumout ;
wire \pattern_gen1|LessThan36~0_combout ;
wire \pattern_gen1|Add47~2 ;
wire \pattern_gen1|Add47~29_sumout ;
wire \pattern_gen1|LessThan36~5_combout ;
wire \pattern_gen1|Add54~17_sumout ;
wire \pattern_gen1|Add54~21_sumout ;
wire \pattern_gen1|LessThan40~4_combout ;
wire \pattern_gen1|LessThan40~1_combout ;
wire \pattern_gen1|Add54~13_sumout ;
wire \pattern_gen1|Add54~9_sumout ;
wire \pattern_gen1|LessThan40~2_combout ;
wire \pattern_gen1|LessThan40~0_combout ;
wire \pattern_gen1|Add54~5_sumout ;
wire \pattern_gen1|LessThan40~3_combout ;
wire \pattern_gen1|LessThan40~5_combout ;
wire \pattern_gen1|hr_addr[0]~1_combout ;
wire \pattern_gen1|Add55~34_cout ;
wire \pattern_gen1|Add55~18 ;
wire \pattern_gen1|Add55~14 ;
wire \pattern_gen1|Add55~10 ;
wire \pattern_gen1|Add55~30 ;
wire \pattern_gen1|Add55~25_sumout ;
wire \pattern_gen1|Add55~26 ;
wire \pattern_gen1|Add55~21_sumout ;
wire \pattern_gen1|Add55~29_sumout ;
wire \pattern_gen1|LessThan41~3_combout ;
wire \pattern_gen1|Add55~9_sumout ;
wire \pattern_gen1|Add55~13_sumout ;
wire \pattern_gen1|Add55~17_sumout ;
wire \pattern_gen1|LessThan41~1_combout ;
wire \pattern_gen1|LessThan41~2_combout ;
wire \pattern_gen1|LessThan41~4_combout ;
wire \pattern_gen1|Add55~22 ;
wire \pattern_gen1|Add55~6 ;
wire \pattern_gen1|Add55~1_sumout ;
wire \pattern_gen1|Add55~5_sumout ;
wire \pattern_gen1|hr_addr[0]~0_combout ;
wire \pattern_gen1|Add59~1_sumout ;
wire \pattern_gen1|hr_addr[0]~2_combout ;
wire \pattern_gen1|hr_addr[0]~3_combout ;
wire \pattern_gen1|Add59~2 ;
wire \pattern_gen1|Add59~3 ;
wire \pattern_gen1|Add59~5_sumout ;
wire \pattern_gen1|hr_addr[1]~4_combout ;
wire \pattern_gen1|Add59~6 ;
wire \pattern_gen1|Add59~7 ;
wire \pattern_gen1|Add59~9_sumout ;
wire \pattern_gen1|Add46~1_sumout ;
wire \pattern_gen1|hr_addr[2]~5_combout ;
wire \pattern_gen1|Add59~10 ;
wire \pattern_gen1|Add59~11 ;
wire \pattern_gen1|Add59~13_sumout ;
wire \pattern_gen1|Add46~2 ;
wire \pattern_gen1|Add46~5_sumout ;
wire \pattern_gen1|hr_addr[3]~6_combout ;
wire \pattern_gen1|Add59~14 ;
wire \pattern_gen1|Add59~15 ;
wire \pattern_gen1|Add59~17_sumout ;
wire \pattern_gen1|Add58~1_sumout ;
wire \pattern_gen1|Add46~6 ;
wire \pattern_gen1|Add46~9_sumout ;
wire \pattern_gen1|hr_addr[4]~7_combout ;
wire \pattern_gen1|Add58~2 ;
wire \pattern_gen1|Add58~5_sumout ;
wire \pattern_gen1|Add59~18 ;
wire \pattern_gen1|Add59~19 ;
wire \pattern_gen1|Add59~21_sumout ;
wire \pattern_gen1|Add46~10 ;
wire \pattern_gen1|Add46~13_sumout ;
wire \pattern_gen1|hr_addr[5]~8_combout ;
wire \pattern_gen1|Add59~22 ;
wire \pattern_gen1|Add59~23 ;
wire \pattern_gen1|Add59~25_sumout ;
wire \pattern_gen1|Add58~6 ;
wire \pattern_gen1|Add58~9_sumout ;
wire \pattern_gen1|Add46~14 ;
wire \pattern_gen1|Add46~17_sumout ;
wire \pattern_gen1|hr_addr[6]~9_combout ;
wire \pattern_gen1|Add59~26 ;
wire \pattern_gen1|Add59~27 ;
wire \pattern_gen1|Add59~29_sumout ;
wire \pattern_gen1|Add58~10 ;
wire \pattern_gen1|Add58~13_sumout ;
wire \pattern_gen1|Add46~18 ;
wire \pattern_gen1|Add46~21_sumout ;
wire \pattern_gen1|hr_addr[7]~10_combout ;
wire \pattern_gen1|Add58~14 ;
wire \pattern_gen1|Add58~17_sumout ;
wire \pattern_gen1|Add59~30 ;
wire \pattern_gen1|Add59~31 ;
wire \pattern_gen1|Add59~33_sumout ;
wire \pattern_gen1|Add46~22 ;
wire \pattern_gen1|Add46~25_sumout ;
wire \pattern_gen1|hr_addr[8]~11_combout ;
wire \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|red~8_combout ;
wire \pattern_gen1|red[5]~9_combout ;
wire \pattern_gen1|flameat_addr[0]~0_combout ;
wire \pattern_gen1|flameat_addr[1]~1_combout ;
wire \pattern_gen1|Add26~42_cout ;
wire \pattern_gen1|Add26~43 ;
wire \pattern_gen1|Add26~18_cout ;
wire \pattern_gen1|Add26~19 ;
wire \pattern_gen1|Add26~1_sumout ;
wire \pattern_gen1|flameat_addr[2]~2_combout ;
wire \pattern_gen1|flameat_start_x[3]~DUPLICATE_q ;
wire \pattern_gen1|Add26~2 ;
wire \pattern_gen1|Add26~3 ;
wire \pattern_gen1|Add26~5_sumout ;
wire \pattern_gen1|flameat_addr[3]~3_combout ;
wire \pattern_gen1|flameat_start_x[4]~DUPLICATE_q ;
wire \pattern_gen1|Add26~6 ;
wire \pattern_gen1|Add26~7 ;
wire \pattern_gen1|Add26~9_sumout ;
wire \pattern_gen1|flameat_addr[4]~4_combout ;
wire \pattern_gen1|Add26~10 ;
wire \pattern_gen1|Add26~11 ;
wire \pattern_gen1|Add26~13_sumout ;
wire \pattern_gen1|flameat_addr[5]~5_combout ;
wire \pattern_gen1|Add26~14 ;
wire \pattern_gen1|Add26~15 ;
wire \pattern_gen1|Add26~21_sumout ;
wire \pattern_gen1|Add27~1_sumout ;
wire \pattern_gen1|flameat_addr[6]~6_combout ;
wire \pattern_gen1|Add26~22 ;
wire \pattern_gen1|Add26~23 ;
wire \pattern_gen1|Add26~25_sumout ;
wire \pattern_gen1|Add27~2 ;
wire \pattern_gen1|Add27~5_sumout ;
wire \pattern_gen1|flameat_addr[7]~7_combout ;
wire \pattern_gen1|Add26~26 ;
wire \pattern_gen1|Add26~27 ;
wire \pattern_gen1|Add26~29_sumout ;
wire \pattern_gen1|Add25~1_sumout ;
wire \pattern_gen1|Add27~6 ;
wire \pattern_gen1|Add27~9_sumout ;
wire \pattern_gen1|flameat_addr[8]~8_combout ;
wire \pattern_gen1|Add25~2 ;
wire \pattern_gen1|Add25~3 ;
wire \pattern_gen1|Add25~5_sumout ;
wire \pattern_gen1|Add26~30 ;
wire \pattern_gen1|Add26~31 ;
wire \pattern_gen1|Add26~33_sumout ;
wire \pattern_gen1|Add27~10 ;
wire \pattern_gen1|Add27~13_sumout ;
wire \pattern_gen1|flameat_addr[9]~9_combout ;
wire \pattern_gen1|Add26~34 ;
wire \pattern_gen1|Add26~35 ;
wire \pattern_gen1|Add26~37_sumout ;
wire \pattern_gen1|Add25~6 ;
wire \pattern_gen1|Add25~7 ;
wire \pattern_gen1|Add25~9_sumout ;
wire \pattern_gen1|Add27~14 ;
wire \pattern_gen1|Add27~17_sumout ;
wire \pattern_gen1|flameat_addr[10]~10_combout ;
wire \pattern_gen1|Add25~10 ;
wire \pattern_gen1|Add25~11 ;
wire \pattern_gen1|Add25~13_sumout ;
wire \pattern_gen1|Add27~18 ;
wire \pattern_gen1|Add27~21_sumout ;
wire \pattern_gen1|flameat_addr[11]~11_combout ;
wire \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|rr_addr[1]~0_combout ;
wire \pattern_gen1|Add20~42_cout ;
wire \pattern_gen1|Add20~43 ;
wire \pattern_gen1|Add20~1_sumout ;
wire \pattern_gen1|rr_addr[0]~1_combout ;
wire \pattern_gen1|Add20~2 ;
wire \pattern_gen1|Add20~3 ;
wire \pattern_gen1|Add20~5_sumout ;
wire \pattern_gen1|rr_addr[1]~2_combout ;
wire \pattern_gen1|Add20~6 ;
wire \pattern_gen1|Add20~7 ;
wire \pattern_gen1|Add20~9_sumout ;
wire \pattern_gen1|rr_addr[2]~3_combout ;
wire \pattern_gen1|Add20~10 ;
wire \pattern_gen1|Add20~11 ;
wire \pattern_gen1|Add20~13_sumout ;
wire \pattern_gen1|rr_addr[3]~4_combout ;
wire \pattern_gen1|Add20~14 ;
wire \pattern_gen1|Add20~15 ;
wire \pattern_gen1|Add20~17_sumout ;
wire \pattern_gen1|rr_addr[4]~5_combout ;
wire \pattern_gen1|Add20~18 ;
wire \pattern_gen1|Add20~19 ;
wire \pattern_gen1|Add20~21_sumout ;
wire \pattern_gen1|rr_addr[5]~6_combout ;
wire \pattern_gen1|Add20~22 ;
wire \pattern_gen1|Add20~23 ;
wire \pattern_gen1|Add20~25_sumout ;
wire \pattern_gen1|rr_addr[6]~7_combout ;
wire \pattern_gen1|Add20~26 ;
wire \pattern_gen1|Add20~27 ;
wire \pattern_gen1|Add20~29_sumout ;
wire \pattern_gen1|rr_addr[7]~8_combout ;
wire \pattern_gen1|Add20~30 ;
wire \pattern_gen1|Add20~31 ;
wire \pattern_gen1|Add20~33_sumout ;
wire \pattern_gen1|rr_addr[8]~9_combout ;
wire \pattern_gen1|Add20~34 ;
wire \pattern_gen1|Add20~35 ;
wire \pattern_gen1|Add20~37_sumout ;
wire \pattern_gen1|rr_addr[9]~10_combout ;
wire \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|red~10_combout ;
wire \pattern_gen1|er_addr[0]~0_combout ;
wire \pattern_gen1|er_addr[1]~1_combout ;
wire \pattern_gen1|er_addr[2]~2_combout ;
wire \pattern_gen1|er_addr[3]~3_combout ;
wire \pattern_gen1|er_addr[4]~4_combout ;
wire \pattern_gen1|er_addr[5]~5_combout ;
wire \pattern_gen1|Add9~1_sumout ;
wire \pattern_gen1|er_addr[6]~6_combout ;
wire \pattern_gen1|Add9~2 ;
wire \pattern_gen1|Add9~5_sumout ;
wire \pattern_gen1|er_addr[7]~7_combout ;
wire \pattern_gen1|Add9~6 ;
wire \pattern_gen1|Add9~9_sumout ;
wire \pattern_gen1|er_addr[8]~8_combout ;
wire \pattern_gen1|Add9~10 ;
wire \pattern_gen1|Add9~13_sumout ;
wire \pattern_gen1|er_addr[9]~9_combout ;
wire \pattern_gen1|Add9~14 ;
wire \pattern_gen1|Add9~17_sumout ;
wire \pattern_gen1|er_addr[10]~10_combout ;
wire \pattern_gen1|Add9~18 ;
wire \pattern_gen1|Add9~21_sumout ;
wire \pattern_gen1|er_addr[11]~11_combout ;
wire \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|red~12_combout ;
wire \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|red~15_combout ;
wire \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|red~13_combout ;
wire \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|red~14_combout ;
wire \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|red~16_combout ;
wire \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|red~17_combout ;
wire \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|red~18_combout ;
wire \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|red~19_combout ;
wire \pattern_gen1|red~20_combout ;
wire \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|red~23_combout ;
wire \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|red~21_combout ;
wire \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|red~22_combout ;
wire \pattern_gen1|red~24_combout ;
wire \pattern_gen1|green~1_combout ;
wire \pattern_gen1|green[0]~feeder_combout ;
wire \pattern_gen1|green[1]~feeder_combout ;
wire \pattern_gen1|green[2]~feeder_combout ;
wire \pattern_gen1|green[3]~feeder_combout ;
wire \pattern_gen1|green~4_combout ;
wire \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|green~5_combout ;
wire \pattern_gen1|red~25_combout ;
wire \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \pattern_gen1|green~2_combout ;
wire \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|green~3_combout ;
wire \pattern_gen1|green~6_combout ;
wire \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|green~9_combout ;
wire \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|green~7_combout ;
wire \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|green~8_combout ;
wire \pattern_gen1|green~10_combout ;
wire \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|green~11_combout ;
wire \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|green~12_combout ;
wire \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|green~13_combout ;
wire \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|green~14_combout ;
wire \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|green~15_combout ;
wire \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|green~16_combout ;
wire \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|green~17_combout ;
wire \pattern_gen1|green~18_combout ;
wire \pattern_gen1|blue[3]~feeder_combout ;
wire \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|blue~2_combout ;
wire \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pattern_gen1|blue~0_combout ;
wire \pattern_gen1|blue~1_combout ;
wire \pattern_gen1|blue~3_combout ;
wire \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|blue~6_combout ;
wire \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \pattern_gen1|blue~4_combout ;
wire \pattern_gen1|blue~5_combout ;
wire \pattern_gen1|blue~7_combout ;
wire \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \pattern_gen1|blue~8_combout ;
wire \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|blue~9_combout ;
wire \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|blue~10_combout ;
wire \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \pattern_gen1|blue~11_combout ;
wire \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|blue~14_combout ;
wire \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \pattern_gen1|blue~12_combout ;
wire \pattern_gen1|blue~13_combout ;
wire \pattern_gen1|blue~15_combout ;
wire [7:0] \pattern_gen1|red ;
wire [9:0] \pattern_gen1|flameat_start_y ;
wire [9:0] \ctr1|vcount ;
wire [13:0] \pattern_gen1|cnt_flash ;
wire [9:0] \pattern_gen1|flameat_start_x ;
wire [9:0] \ctr1|hcount ;
wire [9:0] \pattern_gen1|ekans_start_y ;
wire [9:0] \pattern_gen1|ekans_start_x ;
wire [7:0] \pattern_gen1|green ;
wire [7:0] \pattern_gen1|blue ;
wire [1:0] \pattern_gen1|heart_count ;
wire [9:0] \pattern_gen1|heart1_start_x ;
wire [9:0] \pattern_gen1|tackle_start_x ;
wire [9:0] \pattern_gen1|flame_start_x ;
wire [3:0] \pattern_gen1|cnt_shake ;
wire [5:0] \pattern_gen1|cnt_attack ;
wire [9:0] \pattern_gen1|pikaname_start_x ;
wire [0:0] \vga_clock|clock_generator_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire ;

wire [1:0] \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [9:0] \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [9:0] \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [7:0] \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a0  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a2  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a1  = \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a3  = \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_n),
	.obar());
// synopsys translate_off
defparam \sync_n~output .bus_hold = "false";
defparam \sync_n~output .open_drain_output = "false";
defparam \sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_n~output (
	.i(!\ctr1|blank_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_n),
	.obar());
// synopsys translate_off
defparam \blank_n~output .bus_hold = "false";
defparam \blank_n~output .open_drain_output = "false";
defparam \blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync_n~output (
	.i(\ctr1|hsync_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync_n),
	.obar());
// synopsys translate_off
defparam \hsync_n~output .bus_hold = "false";
defparam \hsync_n~output .open_drain_output = "false";
defparam \hsync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync_n~output (
	.i(\ctr1|vsync_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync_n),
	.obar());
// synopsys translate_off
defparam \vsync_n~output .bus_hold = "false";
defparam \vsync_n~output .open_drain_output = "false";
defparam \vsync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(!\pattern_gen1|red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(!\pattern_gen1|red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(!\pattern_gen1|red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(!\pattern_gen1|red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(!\pattern_gen1|red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(!\pattern_gen1|red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(!\pattern_gen1|red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(!\pattern_gen1|red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(!\pattern_gen1|green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(!\pattern_gen1|green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(!\pattern_gen1|green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(!\pattern_gen1|green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(!\pattern_gen1|green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(!\pattern_gen1|green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(!\pattern_gen1|green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(!\pattern_gen1|green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(!\pattern_gen1|blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(!\pattern_gen1|blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(!\pattern_gen1|blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(!\pattern_gen1|blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(!\pattern_gen1|blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(!\pattern_gen1|blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(!\pattern_gen1|blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(!\pattern_gen1|blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\vga_clock|clock_generator_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\reset_n~input_o ),
	.pfden(gnd),
	.refclkin(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga_clock|clock_generator_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga_clock|clock_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N30
cyclonev_lcell_comb \ctr1|Add1~37 (
// Equation(s):
// \ctr1|Add1~37_sumout  = SUM(( \ctr1|vcount [0] ) + ( VCC ) + ( !VCC ))
// \ctr1|Add1~38  = CARRY(( \ctr1|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~37_sumout ),
	.cout(\ctr1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~37 .extended_lut = "off";
defparam \ctr1|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \ctr1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \reset_n~inputCLKENA0 (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.outclk(\reset_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputCLKENA0 .clock_type = "global clock";
defparam \reset_n~inputCLKENA0 .disable_mode = "low";
defparam \reset_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N0
cyclonev_lcell_comb \ctr1|Add0~33 (
// Equation(s):
// \ctr1|Add0~33_sumout  = SUM(( \ctr1|hcount [0] ) + ( VCC ) + ( !VCC ))
// \ctr1|Add0~34  = CARRY(( \ctr1|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~33_sumout ),
	.cout(\ctr1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~33 .extended_lut = "off";
defparam \ctr1|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \ctr1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N1
dffeas \ctr1|hcount[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[0] .is_wysiwyg = "true";
defparam \ctr1|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N3
cyclonev_lcell_comb \ctr1|Add0~29 (
// Equation(s):
// \ctr1|Add0~29_sumout  = SUM(( \ctr1|hcount [1] ) + ( GND ) + ( \ctr1|Add0~34  ))
// \ctr1|Add0~30  = CARRY(( \ctr1|hcount [1] ) + ( GND ) + ( \ctr1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~29_sumout ),
	.cout(\ctr1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~29 .extended_lut = "off";
defparam \ctr1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N5
dffeas \ctr1|hcount[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[1] .is_wysiwyg = "true";
defparam \ctr1|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N6
cyclonev_lcell_comb \ctr1|Add0~25 (
// Equation(s):
// \ctr1|Add0~25_sumout  = SUM(( \ctr1|hcount [2] ) + ( GND ) + ( \ctr1|Add0~30  ))
// \ctr1|Add0~26  = CARRY(( \ctr1|hcount [2] ) + ( GND ) + ( \ctr1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~25_sumout ),
	.cout(\ctr1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~25 .extended_lut = "off";
defparam \ctr1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N8
dffeas \ctr1|hcount[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[2] .is_wysiwyg = "true";
defparam \ctr1|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N26
dffeas \ctr1|hcount[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[8] .is_wysiwyg = "true";
defparam \ctr1|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N9
cyclonev_lcell_comb \ctr1|Add0~37 (
// Equation(s):
// \ctr1|Add0~37_sumout  = SUM(( \ctr1|hcount [3] ) + ( GND ) + ( \ctr1|Add0~26  ))
// \ctr1|Add0~38  = CARRY(( \ctr1|hcount [3] ) + ( GND ) + ( \ctr1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~37_sumout ),
	.cout(\ctr1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~37 .extended_lut = "off";
defparam \ctr1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N10
dffeas \ctr1|hcount[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[3] .is_wysiwyg = "true";
defparam \ctr1|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N12
cyclonev_lcell_comb \ctr1|Add0~13 (
// Equation(s):
// \ctr1|Add0~13_sumout  = SUM(( \ctr1|hcount [4] ) + ( GND ) + ( \ctr1|Add0~38  ))
// \ctr1|Add0~14  = CARRY(( \ctr1|hcount [4] ) + ( GND ) + ( \ctr1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~13_sumout ),
	.cout(\ctr1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~13 .extended_lut = "off";
defparam \ctr1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N14
dffeas \ctr1|hcount[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[4] .is_wysiwyg = "true";
defparam \ctr1|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N15
cyclonev_lcell_comb \ctr1|Add0~17 (
// Equation(s):
// \ctr1|Add0~17_sumout  = SUM(( \ctr1|hcount [5] ) + ( GND ) + ( \ctr1|Add0~14  ))
// \ctr1|Add0~18  = CARRY(( \ctr1|hcount [5] ) + ( GND ) + ( \ctr1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~17_sumout ),
	.cout(\ctr1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~17 .extended_lut = "off";
defparam \ctr1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N16
dffeas \ctr1|hcount[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[5] .is_wysiwyg = "true";
defparam \ctr1|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N18
cyclonev_lcell_comb \ctr1|Add0~21 (
// Equation(s):
// \ctr1|Add0~21_sumout  = SUM(( \ctr1|hcount [6] ) + ( GND ) + ( \ctr1|Add0~18  ))
// \ctr1|Add0~22  = CARRY(( \ctr1|hcount [6] ) + ( GND ) + ( \ctr1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~21_sumout ),
	.cout(\ctr1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~21 .extended_lut = "off";
defparam \ctr1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N20
dffeas \ctr1|hcount[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[6] .is_wysiwyg = "true";
defparam \ctr1|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N21
cyclonev_lcell_comb \ctr1|Add0~9 (
// Equation(s):
// \ctr1|Add0~9_sumout  = SUM(( \ctr1|hcount [7] ) + ( GND ) + ( \ctr1|Add0~22  ))
// \ctr1|Add0~10  = CARRY(( \ctr1|hcount [7] ) + ( GND ) + ( \ctr1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~9_sumout ),
	.cout(\ctr1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~9 .extended_lut = "off";
defparam \ctr1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N22
dffeas \ctr1|hcount[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[7] .is_wysiwyg = "true";
defparam \ctr1|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N24
cyclonev_lcell_comb \ctr1|Add0~5 (
// Equation(s):
// \ctr1|Add0~5_sumout  = SUM(( \ctr1|hcount [8] ) + ( GND ) + ( \ctr1|Add0~10  ))
// \ctr1|Add0~6  = CARRY(( \ctr1|hcount [8] ) + ( GND ) + ( \ctr1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~5_sumout ),
	.cout(\ctr1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~5 .extended_lut = "off";
defparam \ctr1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N25
dffeas \ctr1|hcount[8]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \ctr1|hcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N27
cyclonev_lcell_comb \ctr1|Add0~1 (
// Equation(s):
// \ctr1|Add0~1_sumout  = SUM(( \ctr1|hcount [9] ) + ( GND ) + ( \ctr1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add0~1 .extended_lut = "off";
defparam \ctr1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N28
dffeas \ctr1|hcount[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[9] .is_wysiwyg = "true";
defparam \ctr1|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N36
cyclonev_lcell_comb \ctr1|Equal0~0 (
// Equation(s):
// \ctr1|Equal0~0_combout  = ( !\ctr1|hcount [7] & ( (\ctr1|hcount [0] & (\ctr1|hcount[8]~DUPLICATE_q  & \ctr1|hcount [9])) ) )

	.dataa(!\ctr1|hcount [0]),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(!\ctr1|hcount [9]),
	.datad(gnd),
	.datae(!\ctr1|hcount [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Equal0~0 .extended_lut = "off";
defparam \ctr1|Equal0~0 .lut_mask = 64'h0101000001010000;
defparam \ctr1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N19
dffeas \ctr1|hcount[6]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ctr1|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N39
cyclonev_lcell_comb \ctr1|Equal0~1 (
// Equation(s):
// \ctr1|Equal0~1_combout  = ( !\ctr1|hcount [5] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & (\ctr1|hcount [3] & \ctr1|hcount [4])) ) )

	.dataa(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(!\ctr1|hcount [4]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Equal0~1 .extended_lut = "off";
defparam \ctr1|Equal0~1 .lut_mask = 64'h000A000A00000000;
defparam \ctr1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N36
cyclonev_lcell_comb \ctr1|Equal0~2 (
// Equation(s):
// \ctr1|Equal0~2_combout  = ( \ctr1|Equal0~1_combout  & ( (\ctr1|hcount [2] & (\ctr1|Equal0~0_combout  & \ctr1|hcount [1])) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [2]),
	.datac(!\ctr1|Equal0~0_combout ),
	.datad(!\ctr1|hcount [1]),
	.datae(gnd),
	.dataf(!\ctr1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Equal0~2 .extended_lut = "off";
defparam \ctr1|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \ctr1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N38
dffeas \ctr1|vcount[2]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ctr1|vcount[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N21
cyclonev_lcell_comb \ctr1|Equal1~0 (
// Equation(s):
// \ctr1|Equal1~0_combout  = ( \ctr1|vcount[2]~DUPLICATE_q  & ( (!\ctr1|vcount [7] & (!\ctr1|vcount [8] & \ctr1|vcount [9])) ) )

	.dataa(!\ctr1|vcount [7]),
	.datab(!\ctr1|vcount [8]),
	.datac(!\ctr1|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Equal1~0 .extended_lut = "off";
defparam \ctr1|Equal1~0 .lut_mask = 64'h0000000008080808;
defparam \ctr1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N31
dffeas \ctr1|vcount[0]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ctr1|vcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N24
cyclonev_lcell_comb \ctr1|Equal1~1 (
// Equation(s):
// \ctr1|Equal1~1_combout  = ( !\ctr1|vcount[0]~DUPLICATE_q  & ( (!\ctr1|vcount [1] & (!\ctr1|vcount [5] & !\ctr1|vcount [6])) ) )

	.dataa(gnd),
	.datab(!\ctr1|vcount [1]),
	.datac(!\ctr1|vcount [5]),
	.datad(!\ctr1|vcount [6]),
	.datae(gnd),
	.dataf(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Equal1~1 .extended_lut = "off";
defparam \ctr1|Equal1~1 .lut_mask = 64'hC000C00000000000;
defparam \ctr1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N44
dffeas \ctr1|vcount[4]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ctr1|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N27
cyclonev_lcell_comb \ctr1|Equal1~2 (
// Equation(s):
// \ctr1|Equal1~2_combout  = ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|Equal1~0_combout  & (\ctr1|Equal1~1_combout  & \ctr1|vcount [3])) ) )

	.dataa(!\ctr1|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\ctr1|Equal1~1_combout ),
	.datad(!\ctr1|vcount [3]),
	.datae(gnd),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Equal1~2 .extended_lut = "off";
defparam \ctr1|Equal1~2 .lut_mask = 64'h0005000500000000;
defparam \ctr1|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N32
dffeas \ctr1|vcount[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[0] .is_wysiwyg = "true";
defparam \ctr1|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N33
cyclonev_lcell_comb \ctr1|Add1~21 (
// Equation(s):
// \ctr1|Add1~21_sumout  = SUM(( \ctr1|vcount [1] ) + ( GND ) + ( \ctr1|Add1~38  ))
// \ctr1|Add1~22  = CARRY(( \ctr1|vcount [1] ) + ( GND ) + ( \ctr1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~21_sumout ),
	.cout(\ctr1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~21 .extended_lut = "off";
defparam \ctr1|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N35
dffeas \ctr1|vcount[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[1] .is_wysiwyg = "true";
defparam \ctr1|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N36
cyclonev_lcell_comb \ctr1|Add1~25 (
// Equation(s):
// \ctr1|Add1~25_sumout  = SUM(( \ctr1|vcount [2] ) + ( GND ) + ( \ctr1|Add1~22  ))
// \ctr1|Add1~26  = CARRY(( \ctr1|vcount [2] ) + ( GND ) + ( \ctr1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~25_sumout ),
	.cout(\ctr1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~25 .extended_lut = "off";
defparam \ctr1|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N37
dffeas \ctr1|vcount[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[2] .is_wysiwyg = "true";
defparam \ctr1|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N39
cyclonev_lcell_comb \ctr1|Add1~29 (
// Equation(s):
// \ctr1|Add1~29_sumout  = SUM(( \ctr1|vcount [3] ) + ( GND ) + ( \ctr1|Add1~26  ))
// \ctr1|Add1~30  = CARRY(( \ctr1|vcount [3] ) + ( GND ) + ( \ctr1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~29_sumout ),
	.cout(\ctr1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~29 .extended_lut = "off";
defparam \ctr1|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N40
dffeas \ctr1|vcount[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[3] .is_wysiwyg = "true";
defparam \ctr1|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N42
cyclonev_lcell_comb \ctr1|Add1~33 (
// Equation(s):
// \ctr1|Add1~33_sumout  = SUM(( \ctr1|vcount [4] ) + ( GND ) + ( \ctr1|Add1~30  ))
// \ctr1|Add1~34  = CARRY(( \ctr1|vcount [4] ) + ( GND ) + ( \ctr1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~33_sumout ),
	.cout(\ctr1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~33 .extended_lut = "off";
defparam \ctr1|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N43
dffeas \ctr1|vcount[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[4] .is_wysiwyg = "true";
defparam \ctr1|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N45
cyclonev_lcell_comb \ctr1|Add1~13 (
// Equation(s):
// \ctr1|Add1~13_sumout  = SUM(( \ctr1|vcount [5] ) + ( GND ) + ( \ctr1|Add1~34  ))
// \ctr1|Add1~14  = CARRY(( \ctr1|vcount [5] ) + ( GND ) + ( \ctr1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~13_sumout ),
	.cout(\ctr1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~13 .extended_lut = "off";
defparam \ctr1|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N47
dffeas \ctr1|vcount[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[5] .is_wysiwyg = "true";
defparam \ctr1|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N48
cyclonev_lcell_comb \ctr1|Add1~17 (
// Equation(s):
// \ctr1|Add1~17_sumout  = SUM(( \ctr1|vcount [6] ) + ( GND ) + ( \ctr1|Add1~14  ))
// \ctr1|Add1~18  = CARRY(( \ctr1|vcount [6] ) + ( GND ) + ( \ctr1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~17_sumout ),
	.cout(\ctr1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~17 .extended_lut = "off";
defparam \ctr1|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N49
dffeas \ctr1|vcount[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[6] .is_wysiwyg = "true";
defparam \ctr1|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N51
cyclonev_lcell_comb \ctr1|Add1~9 (
// Equation(s):
// \ctr1|Add1~9_sumout  = SUM(( \ctr1|vcount [7] ) + ( GND ) + ( \ctr1|Add1~18  ))
// \ctr1|Add1~10  = CARRY(( \ctr1|vcount [7] ) + ( GND ) + ( \ctr1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~9_sumout ),
	.cout(\ctr1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~9 .extended_lut = "off";
defparam \ctr1|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N52
dffeas \ctr1|vcount[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[7] .is_wysiwyg = "true";
defparam \ctr1|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N54
cyclonev_lcell_comb \ctr1|Add1~5 (
// Equation(s):
// \ctr1|Add1~5_sumout  = SUM(( \ctr1|vcount [8] ) + ( GND ) + ( \ctr1|Add1~10  ))
// \ctr1|Add1~6  = CARRY(( \ctr1|vcount [8] ) + ( GND ) + ( \ctr1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~5_sumout ),
	.cout(\ctr1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~5 .extended_lut = "off";
defparam \ctr1|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N56
dffeas \ctr1|vcount[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[8] .is_wysiwyg = "true";
defparam \ctr1|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N57
cyclonev_lcell_comb \ctr1|Add1~1 (
// Equation(s):
// \ctr1|Add1~1_sumout  = SUM(( \ctr1|vcount [9] ) + ( GND ) + ( \ctr1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ctr1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ctr1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|Add1~1 .extended_lut = "off";
defparam \ctr1|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \ctr1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N58
dffeas \ctr1|vcount[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[9] .is_wysiwyg = "true";
defparam \ctr1|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N18
cyclonev_lcell_comb \ctr1|LessThan5~0 (
// Equation(s):
// \ctr1|LessThan5~0_combout  = ( \ctr1|vcount [5] & ( (\ctr1|vcount [7] & (\ctr1|vcount [8] & \ctr1|vcount [6])) ) )

	.dataa(!\ctr1|vcount [7]),
	.datab(!\ctr1|vcount [8]),
	.datac(gnd),
	.datad(!\ctr1|vcount [6]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|LessThan5~0 .extended_lut = "off";
defparam \ctr1|LessThan5~0 .lut_mask = 64'h0000000000110011;
defparam \ctr1|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N3
cyclonev_lcell_comb \ctr1|blank_n~0 (
// Equation(s):
// \ctr1|blank_n~0_combout  = ( \ctr1|LessThan5~0_combout  ) # ( !\ctr1|LessThan5~0_combout  & ( ((\ctr1|hcount [9] & ((\ctr1|hcount[8]~DUPLICATE_q ) # (\ctr1|hcount [7])))) # (\ctr1|vcount [9]) ) )

	.dataa(!\ctr1|vcount [9]),
	.datab(!\ctr1|hcount [9]),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|blank_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|blank_n~0 .extended_lut = "off";
defparam \ctr1|blank_n~0 .lut_mask = 64'h57775777FFFFFFFF;
defparam \ctr1|blank_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N30
cyclonev_lcell_comb \ctr1|hsync_n~0 (
// Equation(s):
// \ctr1|hsync_n~0_combout  = ( \ctr1|hcount[8]~DUPLICATE_q  & ( \ctr1|hcount [5] ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( \ctr1|hcount [5] & ( (!\ctr1|hcount [7]) # ((!\ctr1|hcount [9]) # ((\ctr1|hcount[6]~DUPLICATE_q  & \ctr1|hcount [4]))) ) ) ) # ( 
// \ctr1|hcount[8]~DUPLICATE_q  & ( !\ctr1|hcount [5] ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( !\ctr1|hcount [5] & ( (!\ctr1|hcount [7]) # ((!\ctr1|hcount [9]) # ((!\ctr1|hcount[6]~DUPLICATE_q  & !\ctr1|hcount [4]))) ) ) )

	.dataa(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datab(!\ctr1|hcount [4]),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|hcount [9]),
	.datae(!\ctr1|hcount[8]~DUPLICATE_q ),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|hsync_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|hsync_n~0 .extended_lut = "off";
defparam \ctr1|hsync_n~0 .lut_mask = 64'hFFF8FFFFFFF1FFFF;
defparam \ctr1|hsync_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N36
cyclonev_lcell_comb \ctr1|vsync_n~0 (
// Equation(s):
// \ctr1|vsync_n~0_combout  = ( \ctr1|vcount [1] & ( \ctr1|LessThan5~0_combout  & ( (!\ctr1|vcount [3]) # (((\ctr1|vcount[4]~DUPLICATE_q ) # (\ctr1|vcount[2]~DUPLICATE_q )) # (\ctr1|vcount [9])) ) ) ) # ( !\ctr1|vcount [1] & ( \ctr1|LessThan5~0_combout  ) ) 
// # ( \ctr1|vcount [1] & ( !\ctr1|LessThan5~0_combout  ) ) # ( !\ctr1|vcount [1] & ( !\ctr1|LessThan5~0_combout  ) )

	.dataa(!\ctr1|vcount [3]),
	.datab(!\ctr1|vcount [9]),
	.datac(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datad(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datae(!\ctr1|vcount [1]),
	.dataf(!\ctr1|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr1|vsync_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr1|vsync_n~0 .extended_lut = "off";
defparam \ctr1|vsync_n~0 .lut_mask = 64'hFFFFFFFFFFFFBFFF;
defparam \ctr1|vsync_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N0
cyclonev_lcell_comb \pattern_gen1|Add74~21 (
// Equation(s):
// \pattern_gen1|Add74~21_sumout  = SUM(( \pattern_gen1|cnt_flash [0] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add74~22  = CARRY(( \pattern_gen1|cnt_flash [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~21_sumout ),
	.cout(\pattern_gen1|Add74~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~21 .extended_lut = "off";
defparam \pattern_gen1|Add74~21 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add74~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N3
cyclonev_lcell_comb \pattern_gen1|Add74~25 (
// Equation(s):
// \pattern_gen1|Add74~25_sumout  = SUM(( \pattern_gen1|cnt_flash [1] ) + ( GND ) + ( \pattern_gen1|Add74~22  ))
// \pattern_gen1|Add74~26  = CARRY(( \pattern_gen1|cnt_flash [1] ) + ( GND ) + ( \pattern_gen1|Add74~22  ))

	.dataa(!\pattern_gen1|cnt_flash [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~25_sumout ),
	.cout(\pattern_gen1|Add74~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~25 .extended_lut = "off";
defparam \pattern_gen1|Add74~25 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add74~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N6
cyclonev_lcell_comb \pattern_gen1|Add74~49 (
// Equation(s):
// \pattern_gen1|Add74~49_sumout  = SUM(( \pattern_gen1|cnt_flash [2] ) + ( GND ) + ( \pattern_gen1|Add74~26  ))
// \pattern_gen1|Add74~50  = CARRY(( \pattern_gen1|cnt_flash [2] ) + ( GND ) + ( \pattern_gen1|Add74~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~49_sumout ),
	.cout(\pattern_gen1|Add74~50 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~49 .extended_lut = "off";
defparam \pattern_gen1|Add74~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \skill_n~input (
	.i(skill_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\skill_n~input_o ));
// synopsys translate_off
defparam \skill_n~input .bus_hold = "false";
defparam \skill_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N51
cyclonev_lcell_comb \k3|Selector1~0 (
// Equation(s):
// \k3|Selector1~0_combout  = ( !\k3|key_state.KEY_RELEASED~q  & ( !\skill_n~input_o  ) )

	.dataa(!\skill_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k3|key_state.KEY_RELEASED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k3|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k3|Selector1~0 .extended_lut = "off";
defparam \k3|Selector1~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \k3|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N53
dffeas \k3|key_state.KEY_PRESSED (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\k3|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k3|key_state.KEY_PRESSED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \k3|key_state.KEY_PRESSED .is_wysiwyg = "true";
defparam \k3|key_state.KEY_PRESSED .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \k3|key_next_state.KEY_RELEASED~0 (
// Equation(s):
// \k3|key_next_state.KEY_RELEASED~0_combout  = (\skill_n~input_o  & \k3|key_state.KEY_PRESSED~q )

	.dataa(!\skill_n~input_o ),
	.datab(gnd),
	.datac(!\k3|key_state.KEY_PRESSED~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k3|key_next_state.KEY_RELEASED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k3|key_next_state.KEY_RELEASED~0 .extended_lut = "off";
defparam \k3|key_next_state.KEY_RELEASED~0 .lut_mask = 64'h0505050505050505;
defparam \k3|key_next_state.KEY_RELEASED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N50
dffeas \k3|key_state.KEY_RELEASED (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\k3|key_next_state.KEY_RELEASED~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k3|key_state.KEY_RELEASED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \k3|key_state.KEY_RELEASED .is_wysiwyg = "true";
defparam \k3|key_state.KEY_RELEASED .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \attack_n~input (
	.i(attack_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\attack_n~input_o ));
// synopsys translate_off
defparam \attack_n~input .bus_hold = "false";
defparam \attack_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N27
cyclonev_lcell_comb \k2|Selector1~0 (
// Equation(s):
// \k2|Selector1~0_combout  = ( !\k2|key_state.KEY_RELEASED~q  & ( !\attack_n~input_o  ) )

	.dataa(!\attack_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k2|key_state.KEY_RELEASED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k2|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k2|Selector1~0 .extended_lut = "off";
defparam \k2|Selector1~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \k2|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N28
dffeas \k2|key_state.KEY_PRESSED (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\k2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k2|key_state.KEY_PRESSED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \k2|key_state.KEY_PRESSED .is_wysiwyg = "true";
defparam \k2|key_state.KEY_PRESSED .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \k2|key_next_state.KEY_RELEASED~0 (
// Equation(s):
// \k2|key_next_state.KEY_RELEASED~0_combout  = ( \k2|key_state.KEY_PRESSED~q  & ( \attack_n~input_o  ) )

	.dataa(!\attack_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k2|key_state.KEY_PRESSED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k2|key_next_state.KEY_RELEASED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k2|key_next_state.KEY_RELEASED~0 .extended_lut = "off";
defparam \k2|key_next_state.KEY_RELEASED~0 .lut_mask = 64'h0000000055555555;
defparam \k2|key_next_state.KEY_RELEASED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N26
dffeas \k2|key_state.KEY_RELEASED (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\k2|key_next_state.KEY_RELEASED~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k2|key_state.KEY_RELEASED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \k2|key_state.KEY_RELEASED .is_wysiwyg = "true";
defparam \k2|key_state.KEY_RELEASED .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N51
cyclonev_lcell_comb \pattern_gen1|Selector105~0 (
// Equation(s):
// \pattern_gen1|Selector105~0_combout  = ( !\k2|key_state.KEY_RELEASED~q  & ( !\k3|key_state.KEY_RELEASED~q  ) )

	.dataa(!\k3|key_state.KEY_RELEASED~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k2|key_state.KEY_RELEASED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector105~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector105~0 .extended_lut = "off";
defparam \pattern_gen1|Selector105~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \pattern_gen1|Selector105~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N48
cyclonev_lcell_comb \pattern_gen1|Equal6~0 (
// Equation(s):
// \pattern_gen1|Equal6~0_combout  = ( \pattern_gen1|cnt_flash [7] & ( !\pattern_gen1|cnt_flash [11] & ( (\pattern_gen1|cnt_flash [2] & (\pattern_gen1|cnt_flash [5] & (!\pattern_gen1|cnt_flash [9] & !\pattern_gen1|cnt_flash [10]))) ) ) )

	.dataa(!\pattern_gen1|cnt_flash [2]),
	.datab(!\pattern_gen1|cnt_flash [5]),
	.datac(!\pattern_gen1|cnt_flash [9]),
	.datad(!\pattern_gen1|cnt_flash [10]),
	.datae(!\pattern_gen1|cnt_flash [7]),
	.dataf(!\pattern_gen1|cnt_flash [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal6~0 .extended_lut = "off";
defparam \pattern_gen1|Equal6~0 .lut_mask = 64'h0000100000000000;
defparam \pattern_gen1|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N15
cyclonev_lcell_comb \pattern_gen1|Equal6~1 (
// Equation(s):
// \pattern_gen1|Equal6~1_combout  = ( \pattern_gen1|Equal4~1_combout  & ( (\pattern_gen1|Equal6~0_combout  & \pattern_gen1|Equal4~0_combout ) ) )

	.dataa(!\pattern_gen1|Equal6~0_combout ),
	.datab(!\pattern_gen1|Equal4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal6~1 .extended_lut = "off";
defparam \pattern_gen1|Equal6~1 .lut_mask = 64'h0000000011111111;
defparam \pattern_gen1|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N48
cyclonev_lcell_comb \pattern_gen1|heart_count[1]~0 (
// Equation(s):
// \pattern_gen1|heart_count[1]~0_combout  = ( \pattern_gen1|Equal6~1_combout  & ( (\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Equal5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Equal5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|heart_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|heart_count[1]~0 .extended_lut = "off";
defparam \pattern_gen1|heart_count[1]~0 .lut_mask = 64'h0000000003030303;
defparam \pattern_gen1|heart_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N3
cyclonev_lcell_comb \pattern_gen1|Selector105~1 (
// Equation(s):
// \pattern_gen1|Selector105~1_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|heart_count[1]~0_combout  ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( (!\pattern_gen1|Selector105~0_combout  & !\pattern_gen1|heart_count[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|Selector105~0_combout ),
	.datac(!\pattern_gen1|heart_count[1]~0_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector105~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector105~1 .extended_lut = "off";
defparam \pattern_gen1|Selector105~1 .lut_mask = 64'hC0C0F0F0C0C0F0F0;
defparam \pattern_gen1|Selector105~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N5
dffeas \pattern_gen1|cur_state.STATIC (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.STATIC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.STATIC .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.STATIC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N51
cyclonev_lcell_comb \pattern_gen1|Selector106~0 (
// Equation(s):
// \pattern_gen1|Selector106~0_combout  = ( \pattern_gen1|Equal6~1_combout  & ( (!\pattern_gen1|cur_state.STATIC~q  & ((!\pattern_gen1|Selector105~0_combout ) # ((!\pattern_gen1|Equal3~0_combout  & \pattern_gen1|cur_state.ATTACK1~q )))) # 
// (\pattern_gen1|cur_state.STATIC~q  & (!\pattern_gen1|Equal3~0_combout  & ((\pattern_gen1|cur_state.ATTACK1~q )))) ) ) # ( !\pattern_gen1|Equal6~1_combout  & ( ((!\pattern_gen1|cur_state.STATIC~q  & !\pattern_gen1|Selector105~0_combout )) # 
// (\pattern_gen1|cur_state.ATTACK1~q ) ) )

	.dataa(!\pattern_gen1|cur_state.STATIC~q ),
	.datab(!\pattern_gen1|Equal3~0_combout ),
	.datac(!\pattern_gen1|Selector105~0_combout ),
	.datad(!\pattern_gen1|cur_state.ATTACK1~q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector106~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector106~0 .extended_lut = "off";
defparam \pattern_gen1|Selector106~0 .lut_mask = 64'hA0FFA0FFA0ECA0EC;
defparam \pattern_gen1|Selector106~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N52
dffeas \pattern_gen1|cur_state.ATTACK1 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.ATTACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.ATTACK1 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.ATTACK1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N54
cyclonev_lcell_comb \pattern_gen1|cnt_attack[5]~0 (
// Equation(s):
// \pattern_gen1|cnt_attack[5]~0_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( \pattern_gen1|Equal3~0_combout  & ( (\pattern_gen1|cur_state.ATTACK1~q  & \pattern_gen1|Equal6~1_combout ) ) ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( 
// \pattern_gen1|Equal3~0_combout  & ( (!\pattern_gen1|Selector105~0_combout ) # ((\pattern_gen1|cur_state.ATTACK1~q  & \pattern_gen1|Equal6~1_combout )) ) ) ) # ( \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Equal3~0_combout  & ( 
// (\pattern_gen1|Equal6~1_combout  & ((\pattern_gen1|cur_state.ATTACK2~q ) # (\pattern_gen1|cur_state.ATTACK1~q ))) ) ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Equal3~0_combout  & ( (!\pattern_gen1|Selector105~0_combout ) # 
// ((\pattern_gen1|Equal6~1_combout  & ((\pattern_gen1|cur_state.ATTACK2~q ) # (\pattern_gen1|cur_state.ATTACK1~q )))) ) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK1~q ),
	.datab(!\pattern_gen1|Selector105~0_combout ),
	.datac(!\pattern_gen1|Equal6~1_combout ),
	.datad(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(!\pattern_gen1|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[5]~0 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[5]~0 .lut_mask = 64'hCDCF050FCDCD0505;
defparam \pattern_gen1|cnt_attack[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N48
cyclonev_lcell_comb \pattern_gen1|cnt_attack[0]~1 (
// Equation(s):
// \pattern_gen1|cnt_attack[0]~1_combout  = ( \pattern_gen1|cur_state.ATTACK1~q  & ( (!\pattern_gen1|Equal3~0_combout  & (\pattern_gen1|cur_state.STATIC~q  & \pattern_gen1|cnt_attack[5]~0_combout )) ) ) # ( !\pattern_gen1|cur_state.ATTACK1~q  & ( 
// (\pattern_gen1|cur_state.STATIC~q  & \pattern_gen1|cnt_attack[5]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|Equal3~0_combout ),
	.datac(!\pattern_gen1|cur_state.STATIC~q ),
	.datad(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.ATTACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[0]~1 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[0]~1 .lut_mask = 64'h000F000F000C000C;
defparam \pattern_gen1|cnt_attack[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N6
cyclonev_lcell_comb \pattern_gen1|cnt_attack[0]~7 (
// Equation(s):
// \pattern_gen1|cnt_attack[0]~7_combout  = ( \pattern_gen1|cnt_attack [0] & ( !\pattern_gen1|cnt_attack[5]~0_combout  ) ) # ( !\pattern_gen1|cnt_attack [0] & ( \pattern_gen1|cnt_attack[0]~1_combout  ) )

	.dataa(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_attack[0]~1_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|cnt_attack [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[0]~7 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[0]~7 .lut_mask = 64'h0F0FAAAA0F0FAAAA;
defparam \pattern_gen1|cnt_attack[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N8
dffeas \pattern_gen1|cnt_attack[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[0]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[0] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N33
cyclonev_lcell_comb \pattern_gen1|cnt_attack[1]~6 (
// Equation(s):
// \pattern_gen1|cnt_attack[1]~6_combout  = ( \pattern_gen1|cnt_attack[5]~0_combout  & ( (\pattern_gen1|cnt_attack[0]~1_combout  & (!\pattern_gen1|cnt_attack [0] $ (!\pattern_gen1|cnt_attack [1]))) ) ) # ( !\pattern_gen1|cnt_attack[5]~0_combout  & ( 
// ((\pattern_gen1|cnt_attack[0]~1_combout  & \pattern_gen1|cnt_attack [0])) # (\pattern_gen1|cnt_attack [1]) ) )

	.dataa(!\pattern_gen1|cnt_attack[0]~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_attack [0]),
	.datad(!\pattern_gen1|cnt_attack [1]),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[1]~6 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[1]~6 .lut_mask = 64'h05FF05FF05500550;
defparam \pattern_gen1|cnt_attack[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N35
dffeas \pattern_gen1|cnt_attack[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[1]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[1] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N34
dffeas \pattern_gen1|cnt_attack[1]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[1]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N27
cyclonev_lcell_comb \pattern_gen1|cnt_attack[2]~5 (
// Equation(s):
// \pattern_gen1|cnt_attack[2]~5_combout  = ( \pattern_gen1|cnt_attack[5]~0_combout  & ( (\pattern_gen1|cnt_attack[0]~1_combout  & (!\pattern_gen1|cnt_attack [2] $ (((!\pattern_gen1|cnt_attack[1]~DUPLICATE_q ) # (!\pattern_gen1|cnt_attack [0]))))) ) ) # ( 
// !\pattern_gen1|cnt_attack[5]~0_combout  & ( ((\pattern_gen1|cnt_attack[1]~DUPLICATE_q  & (\pattern_gen1|cnt_attack [0] & \pattern_gen1|cnt_attack[0]~1_combout ))) # (\pattern_gen1|cnt_attack [2]) ) )

	.dataa(!\pattern_gen1|cnt_attack[1]~DUPLICATE_q ),
	.datab(!\pattern_gen1|cnt_attack [0]),
	.datac(!\pattern_gen1|cnt_attack[0]~1_combout ),
	.datad(!\pattern_gen1|cnt_attack [2]),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[2]~5 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[2]~5 .lut_mask = 64'h01FF01FF010E010E;
defparam \pattern_gen1|cnt_attack[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N28
dffeas \pattern_gen1|cnt_attack[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[2]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[2] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N18
cyclonev_lcell_comb \pattern_gen1|cnt_attack[3]~4 (
// Equation(s):
// \pattern_gen1|cnt_attack[3]~4_combout  = ( \pattern_gen1|cnt_attack [3] & ( \pattern_gen1|cnt_attack [2] & ( (!\pattern_gen1|cnt_attack[5]~0_combout ) # ((\pattern_gen1|cnt_attack[0]~1_combout  & ((!\pattern_gen1|cnt_attack [1]) # 
// (!\pattern_gen1|cnt_attack [0])))) ) ) ) # ( !\pattern_gen1|cnt_attack [3] & ( \pattern_gen1|cnt_attack [2] & ( (\pattern_gen1|cnt_attack[0]~1_combout  & (\pattern_gen1|cnt_attack [1] & \pattern_gen1|cnt_attack [0])) ) ) ) # ( \pattern_gen1|cnt_attack [3] 
// & ( !\pattern_gen1|cnt_attack [2] & ( (!\pattern_gen1|cnt_attack[5]~0_combout ) # (\pattern_gen1|cnt_attack[0]~1_combout ) ) ) )

	.dataa(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datab(!\pattern_gen1|cnt_attack[0]~1_combout ),
	.datac(!\pattern_gen1|cnt_attack [1]),
	.datad(!\pattern_gen1|cnt_attack [0]),
	.datae(!\pattern_gen1|cnt_attack [3]),
	.dataf(!\pattern_gen1|cnt_attack [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[3]~4 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[3]~4 .lut_mask = 64'h0000BBBB0003BBBA;
defparam \pattern_gen1|cnt_attack[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N19
dffeas \pattern_gen1|cnt_attack[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[3]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[3] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N24
cyclonev_lcell_comb \pattern_gen1|Add71~0 (
// Equation(s):
// \pattern_gen1|Add71~0_combout  = ( \pattern_gen1|cnt_attack [2] & ( (\pattern_gen1|cnt_attack[1]~DUPLICATE_q  & (\pattern_gen1|cnt_attack [0] & \pattern_gen1|cnt_attack [3])) ) )

	.dataa(!\pattern_gen1|cnt_attack[1]~DUPLICATE_q ),
	.datab(!\pattern_gen1|cnt_attack [0]),
	.datac(!\pattern_gen1|cnt_attack [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_attack [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add71~0 .extended_lut = "off";
defparam \pattern_gen1|Add71~0 .lut_mask = 64'h0000000001010101;
defparam \pattern_gen1|Add71~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N45
cyclonev_lcell_comb \pattern_gen1|cnt_attack[4]~3 (
// Equation(s):
// \pattern_gen1|cnt_attack[4]~3_combout  = ( \pattern_gen1|Add71~0_combout  & ( (!\pattern_gen1|cnt_attack [4] & ((\pattern_gen1|cnt_attack[0]~1_combout ))) # (\pattern_gen1|cnt_attack [4] & (!\pattern_gen1|cnt_attack[5]~0_combout )) ) ) # ( 
// !\pattern_gen1|Add71~0_combout  & ( (\pattern_gen1|cnt_attack [4] & ((!\pattern_gen1|cnt_attack[5]~0_combout ) # (\pattern_gen1|cnt_attack[0]~1_combout ))) ) )

	.dataa(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datab(!\pattern_gen1|cnt_attack[0]~1_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|cnt_attack [4]),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add71~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[4]~3 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[4]~3 .lut_mask = 64'h00BB00BB33AA33AA;
defparam \pattern_gen1|cnt_attack[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N47
dffeas \pattern_gen1|cnt_attack[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[4]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[4] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N42
cyclonev_lcell_comb \pattern_gen1|cnt_attack[5]~2 (
// Equation(s):
// \pattern_gen1|cnt_attack[5]~2_combout  = ( \pattern_gen1|cnt_attack [4] & ( (!\pattern_gen1|cnt_attack [5] & (((\pattern_gen1|cnt_attack[0]~1_combout  & \pattern_gen1|Add71~0_combout )))) # (\pattern_gen1|cnt_attack [5] & 
// ((!\pattern_gen1|cnt_attack[5]~0_combout ) # ((\pattern_gen1|cnt_attack[0]~1_combout  & !\pattern_gen1|Add71~0_combout )))) ) ) # ( !\pattern_gen1|cnt_attack [4] & ( (\pattern_gen1|cnt_attack [5] & ((!\pattern_gen1|cnt_attack[5]~0_combout ) # 
// (\pattern_gen1|cnt_attack[0]~1_combout ))) ) )

	.dataa(!\pattern_gen1|cnt_attack[5]~0_combout ),
	.datab(!\pattern_gen1|cnt_attack[0]~1_combout ),
	.datac(!\pattern_gen1|Add71~0_combout ),
	.datad(!\pattern_gen1|cnt_attack [5]),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_attack [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_attack[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[5]~2 .extended_lut = "off";
defparam \pattern_gen1|cnt_attack[5]~2 .lut_mask = 64'h00BB00BB03BA03BA;
defparam \pattern_gen1|cnt_attack[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N43
dffeas \pattern_gen1|cnt_attack[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cnt_attack[5]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_attack [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_attack[5] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_attack[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N12
cyclonev_lcell_comb \pattern_gen1|Equal3~0 (
// Equation(s):
// \pattern_gen1|Equal3~0_combout  = ( !\pattern_gen1|cnt_attack [5] & ( \pattern_gen1|cnt_attack [2] & ( (!\pattern_gen1|cnt_attack [3] & (\pattern_gen1|cnt_attack [4] & (!\pattern_gen1|cnt_attack[1]~DUPLICATE_q  & !\pattern_gen1|cnt_attack [0]))) ) ) )

	.dataa(!\pattern_gen1|cnt_attack [3]),
	.datab(!\pattern_gen1|cnt_attack [4]),
	.datac(!\pattern_gen1|cnt_attack[1]~DUPLICATE_q ),
	.datad(!\pattern_gen1|cnt_attack [0]),
	.datae(!\pattern_gen1|cnt_attack [5]),
	.dataf(!\pattern_gen1|cnt_attack [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal3~0 .extended_lut = "off";
defparam \pattern_gen1|Equal3~0 .lut_mask = 64'h0000000020000000;
defparam \pattern_gen1|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N39
cyclonev_lcell_comb \pattern_gen1|cur_state.ATTACK2~0 (
// Equation(s):
// \pattern_gen1|cur_state.ATTACK2~0_combout  = ( \pattern_gen1|cur_state.ATTACK2~q  & ( \pattern_gen1|cur_state.ATTACK1~q  ) ) # ( !\pattern_gen1|cur_state.ATTACK2~q  & ( \pattern_gen1|cur_state.ATTACK1~q  & ( (\pattern_gen1|Equal6~1_combout  & 
// \pattern_gen1|Equal3~0_combout ) ) ) ) # ( \pattern_gen1|cur_state.ATTACK2~q  & ( !\pattern_gen1|cur_state.ATTACK1~q  & ( (!\pattern_gen1|Equal6~1_combout ) # (!\pattern_gen1|Equal3~0_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal6~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|cur_state.ATTACK2~q ),
	.dataf(!\pattern_gen1|cur_state.ATTACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cur_state.ATTACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cur_state.ATTACK2~0 .extended_lut = "off";
defparam \pattern_gen1|cur_state.ATTACK2~0 .lut_mask = 64'h0000FAFA0505FFFF;
defparam \pattern_gen1|cur_state.ATTACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N40
dffeas \pattern_gen1|cur_state.ATTACK2 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cur_state.ATTACK2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.ATTACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.ATTACK2 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.ATTACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N27
cyclonev_lcell_comb \pattern_gen1|Selector103~0 (
// Equation(s):
// \pattern_gen1|Selector103~0_combout  = (!\pattern_gen1|cur_state.ATTACK2~q  & (!\pattern_gen1|Equal5~0_combout  & !\pattern_gen1|cnt_shake [0]))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(!\pattern_gen1|Equal5~0_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|cnt_shake [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector103~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector103~0 .extended_lut = "off";
defparam \pattern_gen1|Selector103~0 .lut_mask = 64'h8800880088008800;
defparam \pattern_gen1|Selector103~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N21
cyclonev_lcell_comb \pattern_gen1|cnt_shake[0]~0 (
// Equation(s):
// \pattern_gen1|cnt_shake[0]~0_combout  = ( \pattern_gen1|Equal3~0_combout  & ( \pattern_gen1|cur_state.ATTACK3~q  & ( \pattern_gen1|Equal6~1_combout  ) ) ) # ( !\pattern_gen1|Equal3~0_combout  & ( \pattern_gen1|cur_state.ATTACK3~q  & ( 
// \pattern_gen1|Equal6~1_combout  ) ) ) # ( \pattern_gen1|Equal3~0_combout  & ( !\pattern_gen1|cur_state.ATTACK3~q  & ( (\pattern_gen1|Equal6~1_combout  & ((\pattern_gen1|cur_state.ATTACK2~q ) # (\pattern_gen1|cur_state.ATTACK4~q ))) ) ) ) # ( 
// !\pattern_gen1|Equal3~0_combout  & ( !\pattern_gen1|cur_state.ATTACK3~q  & ( (\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Equal6~1_combout ) ) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|Equal6~1_combout ),
	.datac(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datad(gnd),
	.datae(!\pattern_gen1|Equal3~0_combout ),
	.dataf(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_shake[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[0]~0 .extended_lut = "off";
defparam \pattern_gen1|cnt_shake[0]~0 .lut_mask = 64'h1111131333333333;
defparam \pattern_gen1|cnt_shake[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N29
dffeas \pattern_gen1|cnt_shake[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[0] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y73_N26
dffeas \pattern_gen1|cnt_shake[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[1] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y73_N28
dffeas \pattern_gen1|cnt_shake[0]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N24
cyclonev_lcell_comb \pattern_gen1|Selector102~0 (
// Equation(s):
// \pattern_gen1|Selector102~0_combout  = ( \pattern_gen1|cnt_shake[0]~DUPLICATE_q  & ( (!\pattern_gen1|cur_state.ATTACK2~q  & (!\pattern_gen1|Equal5~0_combout  & !\pattern_gen1|cnt_shake [1])) ) ) # ( !\pattern_gen1|cnt_shake[0]~DUPLICATE_q  & ( 
// (!\pattern_gen1|cur_state.ATTACK2~q  & (!\pattern_gen1|Equal5~0_combout  & \pattern_gen1|cnt_shake [1])) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(!\pattern_gen1|Equal5~0_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|cnt_shake [1]),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_shake[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector102~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector102~0 .extended_lut = "off";
defparam \pattern_gen1|Selector102~0 .lut_mask = 64'h0088008888008800;
defparam \pattern_gen1|Selector102~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N25
dffeas \pattern_gen1|cnt_shake[1]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y73_N50
dffeas \pattern_gen1|cnt_shake[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[2] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N42
cyclonev_lcell_comb \pattern_gen1|Selector100~0 (
// Equation(s):
// \pattern_gen1|Selector100~0_combout  = ( \pattern_gen1|cnt_shake[1]~DUPLICATE_q  & ( (!\pattern_gen1|cur_state.ATTACK2~q  & (!\pattern_gen1|cnt_shake [3] $ (((!\pattern_gen1|cnt_shake [2]) # (!\pattern_gen1|cnt_shake [0]))))) ) ) # ( 
// !\pattern_gen1|cnt_shake[1]~DUPLICATE_q  & ( (!\pattern_gen1|cur_state.ATTACK2~q  & \pattern_gen1|cnt_shake [3]) ) )

	.dataa(!\pattern_gen1|cnt_shake [2]),
	.datab(!\pattern_gen1|cnt_shake [0]),
	.datac(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datad(!\pattern_gen1|cnt_shake [3]),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_shake[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector100~0 .extended_lut = "off";
defparam \pattern_gen1|Selector100~0 .lut_mask = 64'h00F000F010E010E0;
defparam \pattern_gen1|Selector100~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N43
dffeas \pattern_gen1|cnt_shake[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[3] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N48
cyclonev_lcell_comb \pattern_gen1|Selector101~0 (
// Equation(s):
// \pattern_gen1|Selector101~0_combout  = ( \pattern_gen1|cnt_shake [3] & ( (!\pattern_gen1|cur_state.ATTACK2~q  & (!\pattern_gen1|cnt_shake [2] $ (((!\pattern_gen1|cnt_shake[0]~DUPLICATE_q ) # (!\pattern_gen1|cnt_shake [1]))))) ) ) # ( 
// !\pattern_gen1|cnt_shake [3] & ( (!\pattern_gen1|cur_state.ATTACK2~q  & ((!\pattern_gen1|cnt_shake[0]~DUPLICATE_q  & (\pattern_gen1|cnt_shake [1] & \pattern_gen1|cnt_shake [2])) # (\pattern_gen1|cnt_shake[0]~DUPLICATE_q  & (!\pattern_gen1|cnt_shake [1] $ 
// (!\pattern_gen1|cnt_shake [2]))))) ) )

	.dataa(!\pattern_gen1|cnt_shake[0]~DUPLICATE_q ),
	.datab(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datac(!\pattern_gen1|cnt_shake [1]),
	.datad(!\pattern_gen1|cnt_shake [2]),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_shake [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector101~0 .extended_lut = "off";
defparam \pattern_gen1|Selector101~0 .lut_mask = 64'h0448044804C804C8;
defparam \pattern_gen1|Selector101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N49
dffeas \pattern_gen1|cnt_shake[2]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_shake[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_shake[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_shake[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_shake[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N45
cyclonev_lcell_comb \pattern_gen1|Equal5~0 (
// Equation(s):
// \pattern_gen1|Equal5~0_combout  = ( !\pattern_gen1|cnt_shake [3] & ( (!\pattern_gen1|cnt_shake [0] & (!\pattern_gen1|cnt_shake[1]~DUPLICATE_q  & \pattern_gen1|cnt_shake[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|cnt_shake [0]),
	.datac(!\pattern_gen1|cnt_shake[1]~DUPLICATE_q ),
	.datad(!\pattern_gen1|cnt_shake[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_shake [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal5~0 .extended_lut = "off";
defparam \pattern_gen1|Equal5~0 .lut_mask = 64'h00C000C000000000;
defparam \pattern_gen1|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N6
cyclonev_lcell_comb \pattern_gen1|cur_state.ATTACK4~0 (
// Equation(s):
// \pattern_gen1|cur_state.ATTACK4~0_combout  = ( \pattern_gen1|cur_state.ATTACK3~q  & ( ((\pattern_gen1|Equal5~0_combout  & \pattern_gen1|Equal6~1_combout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|cur_state.ATTACK3~q  & ( 
// (\pattern_gen1|cur_state.ATTACK4~q  & ((!\pattern_gen1|Equal5~0_combout ) # (!\pattern_gen1|Equal6~1_combout ))) ) )

	.dataa(!\pattern_gen1|Equal5~0_combout ),
	.datab(!\pattern_gen1|Equal6~1_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cur_state.ATTACK4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cur_state.ATTACK4~0 .extended_lut = "off";
defparam \pattern_gen1|cur_state.ATTACK4~0 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \pattern_gen1|cur_state.ATTACK4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N7
dffeas \pattern_gen1|cur_state.ATTACK4 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|cur_state.ATTACK4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.ATTACK4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.ATTACK4 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.ATTACK4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N24
cyclonev_lcell_comb \pattern_gen1|cnt_flash[6]~2 (
// Equation(s):
// \pattern_gen1|cnt_flash[6]~2_combout  = ( \pattern_gen1|Equal4~0_combout  & ( \pattern_gen1|cur_state.ATTACK1~q  & ( (\pattern_gen1|Equal6~0_combout  & \pattern_gen1|Equal4~1_combout ) ) ) ) # ( \pattern_gen1|Equal4~0_combout  & ( 
// !\pattern_gen1|cur_state.ATTACK1~q  & ( (\pattern_gen1|Equal6~0_combout  & (\pattern_gen1|Equal4~1_combout  & ((\pattern_gen1|cur_state.ATTACK2~q ) # (\pattern_gen1|cur_state.ATTACK4~q )))) ) ) )

	.dataa(!\pattern_gen1|Equal6~0_combout ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Equal4~1_combout ),
	.datad(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datae(!\pattern_gen1|Equal4~0_combout ),
	.dataf(!\pattern_gen1|cur_state.ATTACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_flash[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[6]~2 .extended_lut = "off";
defparam \pattern_gen1|cnt_flash[6]~2 .lut_mask = 64'h0000010500000505;
defparam \pattern_gen1|cnt_flash[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N33
cyclonev_lcell_comb \pattern_gen1|char_status~0 (
// Equation(s):
// \pattern_gen1|char_status~0_combout  = ( \pattern_gen1|Equal3~0_combout  & ( (\pattern_gen1|Equal4~1_combout  & (\pattern_gen1|Equal4~0_combout  & (\pattern_gen1|cur_state.ATTACK2~q  & \pattern_gen1|Equal6~0_combout ))) ) )

	.dataa(!\pattern_gen1|Equal4~1_combout ),
	.datab(!\pattern_gen1|Equal4~0_combout ),
	.datac(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datad(!\pattern_gen1|Equal6~0_combout ),
	.datae(!\pattern_gen1|Equal3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|char_status~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|char_status~0 .extended_lut = "off";
defparam \pattern_gen1|char_status~0 .lut_mask = 64'h0000000100000001;
defparam \pattern_gen1|char_status~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N2
dffeas \pattern_gen1|skill_active (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|skill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|skill_active .is_wysiwyg = "true";
defparam \pattern_gen1|skill_active .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N0
cyclonev_lcell_comb \pattern_gen1|Selector99~0 (
// Equation(s):
// \pattern_gen1|Selector99~0_combout  = ( \k2|key_state.KEY_RELEASED~q  & ( (\pattern_gen1|skill_active~q  & (!\pattern_gen1|heart_count[1]~0_combout  & \pattern_gen1|cur_state.STATIC~q )) ) ) # ( !\k2|key_state.KEY_RELEASED~q  & ( 
// (!\pattern_gen1|skill_active~q  & (((!\pattern_gen1|cur_state.STATIC~q  & \k3|key_state.KEY_RELEASED~q )))) # (\pattern_gen1|skill_active~q  & ((!\pattern_gen1|heart_count[1]~0_combout ) # ((!\pattern_gen1|cur_state.STATIC~q )))) ) )

	.dataa(!\pattern_gen1|skill_active~q ),
	.datab(!\pattern_gen1|heart_count[1]~0_combout ),
	.datac(!\pattern_gen1|cur_state.STATIC~q ),
	.datad(!\k3|key_state.KEY_RELEASED~q ),
	.datae(gnd),
	.dataf(!\k2|key_state.KEY_RELEASED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector99~0 .extended_lut = "off";
defparam \pattern_gen1|Selector99~0 .lut_mask = 64'h54F454F404040404;
defparam \pattern_gen1|Selector99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N1
dffeas \pattern_gen1|skill_active~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|skill_active~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|skill_active~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|skill_active~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N3
cyclonev_lcell_comb \pattern_gen1|Selector110~0 (
// Equation(s):
// \pattern_gen1|Selector110~0_combout  = ( \pattern_gen1|skill_active~DUPLICATE_q  & ( ((!\pattern_gen1|Equal4~3_combout  & \pattern_gen1|cur_state.SKILL1~q )) # (\pattern_gen1|char_status~0_combout ) ) ) # ( !\pattern_gen1|skill_active~DUPLICATE_q  & ( 
// (!\pattern_gen1|Equal4~3_combout  & \pattern_gen1|cur_state.SKILL1~q ) ) )

	.dataa(!\pattern_gen1|Equal4~3_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|char_status~0_combout ),
	.datad(!\pattern_gen1|cur_state.SKILL1~q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|skill_active~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector110~0 .extended_lut = "off";
defparam \pattern_gen1|Selector110~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \pattern_gen1|Selector110~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N5
dffeas \pattern_gen1|cur_state.SKILL1 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.SKILL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.SKILL1 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.SKILL1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y73_N38
dffeas \pattern_gen1|cur_state.SKILL2 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|cur_state.SKILL1~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pattern_gen1|Equal4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.SKILL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.SKILL2 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.SKILL2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N54
cyclonev_lcell_comb \pattern_gen1|Equal4~2 (
// Equation(s):
// \pattern_gen1|Equal4~2_combout  = ( !\pattern_gen1|cnt_flash [7] & ( \pattern_gen1|cnt_flash [11] & ( (!\pattern_gen1|cnt_flash [2] & (!\pattern_gen1|cnt_flash [5] & (\pattern_gen1|cnt_flash [9] & \pattern_gen1|cnt_flash [10]))) ) ) )

	.dataa(!\pattern_gen1|cnt_flash [2]),
	.datab(!\pattern_gen1|cnt_flash [5]),
	.datac(!\pattern_gen1|cnt_flash [9]),
	.datad(!\pattern_gen1|cnt_flash [10]),
	.datae(!\pattern_gen1|cnt_flash [7]),
	.dataf(!\pattern_gen1|cnt_flash [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal4~2 .extended_lut = "off";
defparam \pattern_gen1|Equal4~2 .lut_mask = 64'h0000000000080000;
defparam \pattern_gen1|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N10
dffeas \pattern_gen1|cur_state.SKILL3 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|cur_state.SKILL2~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pattern_gen1|Equal4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.SKILL3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.SKILL3 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.SKILL3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N39
cyclonev_lcell_comb \pattern_gen1|cnt_flash[6]~1 (
// Equation(s):
// \pattern_gen1|cnt_flash[6]~1_combout  = ( \pattern_gen1|cur_state.SKILL1~q  & ( \pattern_gen1|Equal4~0_combout  & ( (\pattern_gen1|Equal4~2_combout  & \pattern_gen1|Equal4~1_combout ) ) ) ) # ( !\pattern_gen1|cur_state.SKILL1~q  & ( 
// \pattern_gen1|Equal4~0_combout  & ( (\pattern_gen1|Equal4~2_combout  & (\pattern_gen1|Equal4~1_combout  & ((\pattern_gen1|cur_state.SKILL3~q ) # (\pattern_gen1|cur_state.SKILL2~q )))) ) ) )

	.dataa(!\pattern_gen1|cur_state.SKILL2~q ),
	.datab(!\pattern_gen1|Equal4~2_combout ),
	.datac(!\pattern_gen1|cur_state.SKILL3~q ),
	.datad(!\pattern_gen1|Equal4~1_combout ),
	.datae(!\pattern_gen1|cur_state.SKILL1~q ),
	.dataf(!\pattern_gen1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_flash[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[6]~1 .extended_lut = "off";
defparam \pattern_gen1|cnt_flash[6]~1 .lut_mask = 64'h0000000000130033;
defparam \pattern_gen1|cnt_flash[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N54
cyclonev_lcell_comb \pattern_gen1|cnt_flash[6]~4 (
// Equation(s):
// \pattern_gen1|cnt_flash[6]~4_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( \pattern_gen1|cnt_flash[6]~1_combout  ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( \pattern_gen1|cnt_flash[6]~1_combout  & ( !\pattern_gen1|Selector105~0_combout  ) ) ) # ( 
// \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|cnt_flash[6]~1_combout  & ( ((\pattern_gen1|cnt_flash[6]~2_combout ) # (\ctr1|Equal1~2_combout )) # (\pattern_gen1|cnt_flash[6]~0_combout ) ) ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( 
// !\pattern_gen1|cnt_flash[6]~1_combout  & ( !\pattern_gen1|Selector105~0_combout  ) ) )

	.dataa(!\pattern_gen1|cnt_flash[6]~0_combout ),
	.datab(!\ctr1|Equal1~2_combout ),
	.datac(!\pattern_gen1|Selector105~0_combout ),
	.datad(!\pattern_gen1|cnt_flash[6]~2_combout ),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(!\pattern_gen1|cnt_flash[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_flash[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[6]~4 .extended_lut = "off";
defparam \pattern_gen1|cnt_flash[6]~4 .lut_mask = 64'hF0F077FFF0F0FFFF;
defparam \pattern_gen1|cnt_flash[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N7
dffeas \pattern_gen1|cnt_flash[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[2] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N9
cyclonev_lcell_comb \pattern_gen1|Add74~29 (
// Equation(s):
// \pattern_gen1|Add74~29_sumout  = SUM(( \pattern_gen1|cnt_flash [3] ) + ( GND ) + ( \pattern_gen1|Add74~50  ))
// \pattern_gen1|Add74~30  = CARRY(( \pattern_gen1|cnt_flash [3] ) + ( GND ) + ( \pattern_gen1|Add74~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~29_sumout ),
	.cout(\pattern_gen1|Add74~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~29 .extended_lut = "off";
defparam \pattern_gen1|Add74~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N10
dffeas \pattern_gen1|cnt_flash[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[3] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N12
cyclonev_lcell_comb \pattern_gen1|Add74~17 (
// Equation(s):
// \pattern_gen1|Add74~17_sumout  = SUM(( \pattern_gen1|cnt_flash [4] ) + ( GND ) + ( \pattern_gen1|Add74~30  ))
// \pattern_gen1|Add74~18  = CARRY(( \pattern_gen1|cnt_flash [4] ) + ( GND ) + ( \pattern_gen1|Add74~30  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cnt_flash [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~17_sumout ),
	.cout(\pattern_gen1|Add74~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~17 .extended_lut = "off";
defparam \pattern_gen1|Add74~17 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add74~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N14
dffeas \pattern_gen1|cnt_flash[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[4] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N15
cyclonev_lcell_comb \pattern_gen1|Add74~53 (
// Equation(s):
// \pattern_gen1|Add74~53_sumout  = SUM(( \pattern_gen1|cnt_flash [5] ) + ( GND ) + ( \pattern_gen1|Add74~18  ))
// \pattern_gen1|Add74~54  = CARRY(( \pattern_gen1|cnt_flash [5] ) + ( GND ) + ( \pattern_gen1|Add74~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~53_sumout ),
	.cout(\pattern_gen1|Add74~54 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~53 .extended_lut = "off";
defparam \pattern_gen1|Add74~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N17
dffeas \pattern_gen1|cnt_flash[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[5] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N18
cyclonev_lcell_comb \pattern_gen1|Add74~1 (
// Equation(s):
// \pattern_gen1|Add74~1_sumout  = SUM(( \pattern_gen1|cnt_flash [6] ) + ( GND ) + ( \pattern_gen1|Add74~54  ))
// \pattern_gen1|Add74~2  = CARRY(( \pattern_gen1|cnt_flash [6] ) + ( GND ) + ( \pattern_gen1|Add74~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~1_sumout ),
	.cout(\pattern_gen1|Add74~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~1 .extended_lut = "off";
defparam \pattern_gen1|Add74~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N20
dffeas \pattern_gen1|cnt_flash[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[6] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N21
cyclonev_lcell_comb \pattern_gen1|Add74~33 (
// Equation(s):
// \pattern_gen1|Add74~33_sumout  = SUM(( \pattern_gen1|cnt_flash [7] ) + ( GND ) + ( \pattern_gen1|Add74~2  ))
// \pattern_gen1|Add74~34  = CARRY(( \pattern_gen1|cnt_flash [7] ) + ( GND ) + ( \pattern_gen1|Add74~2  ))

	.dataa(!\pattern_gen1|cnt_flash [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~33_sumout ),
	.cout(\pattern_gen1|Add74~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~33 .extended_lut = "off";
defparam \pattern_gen1|Add74~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add74~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N23
dffeas \pattern_gen1|cnt_flash[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[7] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N24
cyclonev_lcell_comb \pattern_gen1|Add74~5 (
// Equation(s):
// \pattern_gen1|Add74~5_sumout  = SUM(( \pattern_gen1|cnt_flash [8] ) + ( GND ) + ( \pattern_gen1|Add74~34  ))
// \pattern_gen1|Add74~6  = CARRY(( \pattern_gen1|cnt_flash [8] ) + ( GND ) + ( \pattern_gen1|Add74~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~5_sumout ),
	.cout(\pattern_gen1|Add74~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~5 .extended_lut = "off";
defparam \pattern_gen1|Add74~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N26
dffeas \pattern_gen1|cnt_flash[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[8] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N27
cyclonev_lcell_comb \pattern_gen1|Add74~45 (
// Equation(s):
// \pattern_gen1|Add74~45_sumout  = SUM(( \pattern_gen1|cnt_flash [9] ) + ( GND ) + ( \pattern_gen1|Add74~6  ))
// \pattern_gen1|Add74~46  = CARRY(( \pattern_gen1|cnt_flash [9] ) + ( GND ) + ( \pattern_gen1|Add74~6  ))

	.dataa(!\pattern_gen1|cnt_flash [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~45_sumout ),
	.cout(\pattern_gen1|Add74~46 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~45 .extended_lut = "off";
defparam \pattern_gen1|Add74~45 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add74~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N29
dffeas \pattern_gen1|cnt_flash[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[9] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N30
cyclonev_lcell_comb \pattern_gen1|Add74~37 (
// Equation(s):
// \pattern_gen1|Add74~37_sumout  = SUM(( \pattern_gen1|cnt_flash [10] ) + ( GND ) + ( \pattern_gen1|Add74~46  ))
// \pattern_gen1|Add74~38  = CARRY(( \pattern_gen1|cnt_flash [10] ) + ( GND ) + ( \pattern_gen1|Add74~46  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cnt_flash [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~37_sumout ),
	.cout(\pattern_gen1|Add74~38 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~37 .extended_lut = "off";
defparam \pattern_gen1|Add74~37 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add74~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N32
dffeas \pattern_gen1|cnt_flash[10] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[10] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N33
cyclonev_lcell_comb \pattern_gen1|Add74~41 (
// Equation(s):
// \pattern_gen1|Add74~41_sumout  = SUM(( \pattern_gen1|cnt_flash [11] ) + ( GND ) + ( \pattern_gen1|Add74~38  ))
// \pattern_gen1|Add74~42  = CARRY(( \pattern_gen1|cnt_flash [11] ) + ( GND ) + ( \pattern_gen1|Add74~38  ))

	.dataa(!\pattern_gen1|cnt_flash [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~41_sumout ),
	.cout(\pattern_gen1|Add74~42 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~41 .extended_lut = "off";
defparam \pattern_gen1|Add74~41 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add74~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N35
dffeas \pattern_gen1|cnt_flash[11] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[11] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N36
cyclonev_lcell_comb \pattern_gen1|Add74~9 (
// Equation(s):
// \pattern_gen1|Add74~9_sumout  = SUM(( \pattern_gen1|cnt_flash [12] ) + ( GND ) + ( \pattern_gen1|Add74~42  ))
// \pattern_gen1|Add74~10  = CARRY(( \pattern_gen1|cnt_flash [12] ) + ( GND ) + ( \pattern_gen1|Add74~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~9_sumout ),
	.cout(\pattern_gen1|Add74~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~9 .extended_lut = "off";
defparam \pattern_gen1|Add74~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N38
dffeas \pattern_gen1|cnt_flash[12] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[12] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N39
cyclonev_lcell_comb \pattern_gen1|Add74~13 (
// Equation(s):
// \pattern_gen1|Add74~13_sumout  = SUM(( \pattern_gen1|cnt_flash [13] ) + ( GND ) + ( \pattern_gen1|Add74~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add74~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add74~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add74~13 .extended_lut = "off";
defparam \pattern_gen1|Add74~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add74~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N41
dffeas \pattern_gen1|cnt_flash[13] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[13] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N42
cyclonev_lcell_comb \pattern_gen1|Equal4~0 (
// Equation(s):
// \pattern_gen1|Equal4~0_combout  = ( !\pattern_gen1|cnt_flash [0] & ( !\pattern_gen1|cnt_flash [8] & ( (!\pattern_gen1|cnt_flash [12] & (!\pattern_gen1|cnt_flash [13] & (!\pattern_gen1|cnt_flash [6] & \pattern_gen1|cnt_flash [4]))) ) ) )

	.dataa(!\pattern_gen1|cnt_flash [12]),
	.datab(!\pattern_gen1|cnt_flash [13]),
	.datac(!\pattern_gen1|cnt_flash [6]),
	.datad(!\pattern_gen1|cnt_flash [4]),
	.datae(!\pattern_gen1|cnt_flash [0]),
	.dataf(!\pattern_gen1|cnt_flash [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal4~0 .extended_lut = "off";
defparam \pattern_gen1|Equal4~0 .lut_mask = 64'h0080000000000000;
defparam \pattern_gen1|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N12
cyclonev_lcell_comb \pattern_gen1|cnt_flash[6]~0 (
// Equation(s):
// \pattern_gen1|cnt_flash[6]~0_combout  = ( \pattern_gen1|cur_state.ATTACK3~q  & ( (\pattern_gen1|Equal4~0_combout  & (\pattern_gen1|Equal6~0_combout  & \pattern_gen1|Equal4~1_combout )) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|Equal4~0_combout ),
	.datac(!\pattern_gen1|Equal6~0_combout ),
	.datad(!\pattern_gen1|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_flash[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[6]~0 .extended_lut = "off";
defparam \pattern_gen1|cnt_flash[6]~0 .lut_mask = 64'h0000000000030003;
defparam \pattern_gen1|cnt_flash[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N21
cyclonev_lcell_comb \pattern_gen1|cnt_flash[6]~3 (
// Equation(s):
// \pattern_gen1|cnt_flash[6]~3_combout  = ( \pattern_gen1|cnt_flash[6]~1_combout  ) # ( !\pattern_gen1|cnt_flash[6]~1_combout  & ( ((!\pattern_gen1|cur_state.STATIC~q ) # (\pattern_gen1|cnt_flash[6]~2_combout )) # (\pattern_gen1|cnt_flash[6]~0_combout ) ) )

	.dataa(!\pattern_gen1|cnt_flash[6]~0_combout ),
	.datab(!\pattern_gen1|cur_state.STATIC~q ),
	.datac(!\pattern_gen1|cnt_flash[6]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_flash[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[6]~3 .extended_lut = "off";
defparam \pattern_gen1|cnt_flash[6]~3 .lut_mask = 64'hDFDFDFDFFFFFFFFF;
defparam \pattern_gen1|cnt_flash[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N2
dffeas \pattern_gen1|cnt_flash[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[0] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y73_N4
dffeas \pattern_gen1|cnt_flash[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add74~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|cnt_flash[6]~3_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|cnt_flash[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cnt_flash [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cnt_flash[1] .is_wysiwyg = "true";
defparam \pattern_gen1|cnt_flash[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N51
cyclonev_lcell_comb \pattern_gen1|Equal4~1 (
// Equation(s):
// \pattern_gen1|Equal4~1_combout  = ( !\pattern_gen1|cnt_flash [3] & ( !\pattern_gen1|cnt_flash [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cnt_flash [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|cnt_flash [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal4~1 .extended_lut = "off";
defparam \pattern_gen1|Equal4~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \pattern_gen1|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N18
cyclonev_lcell_comb \pattern_gen1|Equal4~3 (
// Equation(s):
// \pattern_gen1|Equal4~3_combout  = ( \pattern_gen1|Equal4~0_combout  & ( (\pattern_gen1|Equal4~1_combout  & \pattern_gen1|Equal4~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Equal4~1_combout ),
	.datad(!\pattern_gen1|Equal4~2_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal4~3 .extended_lut = "off";
defparam \pattern_gen1|Equal4~3 .lut_mask = 64'h00000000000F000F;
defparam \pattern_gen1|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N9
cyclonev_lcell_comb \pattern_gen1|Selector108~0 (
// Equation(s):
// \pattern_gen1|Selector108~0_combout  = ( \pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|Equal5~0_combout ) # (!\pattern_gen1|Equal6~1_combout ) ) )

	.dataa(!\pattern_gen1|Equal5~0_combout ),
	.datab(!\pattern_gen1|Equal6~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector108~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector108~0 .extended_lut = "off";
defparam \pattern_gen1|Selector108~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \pattern_gen1|Selector108~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N0
cyclonev_lcell_comb \pattern_gen1|Selector108~1 (
// Equation(s):
// \pattern_gen1|Selector108~1_combout  = ( \pattern_gen1|cur_state.SKILL3~q  & ( (((!\pattern_gen1|skill_active~DUPLICATE_q  & \pattern_gen1|char_status~0_combout )) # (\pattern_gen1|Selector108~0_combout )) # (\pattern_gen1|Equal4~3_combout ) ) ) # ( 
// !\pattern_gen1|cur_state.SKILL3~q  & ( ((!\pattern_gen1|skill_active~DUPLICATE_q  & \pattern_gen1|char_status~0_combout )) # (\pattern_gen1|Selector108~0_combout ) ) )

	.dataa(!\pattern_gen1|Equal4~3_combout ),
	.datab(!\pattern_gen1|skill_active~DUPLICATE_q ),
	.datac(!\pattern_gen1|Selector108~0_combout ),
	.datad(!\pattern_gen1|char_status~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.SKILL3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector108~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector108~1 .extended_lut = "off";
defparam \pattern_gen1|Selector108~1 .lut_mask = 64'h0FCF0FCF5FDF5FDF;
defparam \pattern_gen1|Selector108~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N1
dffeas \pattern_gen1|cur_state.ATTACK3 (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|cur_state.ATTACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|cur_state.ATTACK3 .is_wysiwyg = "true";
defparam \pattern_gen1|cur_state.ATTACK3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N9
cyclonev_lcell_comb \pattern_gen1|WideOr0~0 (
// Equation(s):
// \pattern_gen1|WideOr0~0_combout  = (!\pattern_gen1|cur_state.ATTACK3~q  & !\pattern_gen1|cur_state.ATTACK4~q )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|WideOr0~0 .extended_lut = "off";
defparam \pattern_gen1|WideOr0~0 .lut_mask = 64'h8888888888888888;
defparam \pattern_gen1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N54
cyclonev_lcell_comb \pattern_gen1|heart1_start_x[6]~0 (
// Equation(s):
// \pattern_gen1|heart1_start_x[6]~0_combout  = ( \pattern_gen1|Equal5~0_combout  & ( \pattern_gen1|WideOr0~0_combout  & ( !\pattern_gen1|cur_state.STATIC~q  ) ) ) # ( !\pattern_gen1|Equal5~0_combout  & ( \pattern_gen1|WideOr0~0_combout  & ( 
// !\pattern_gen1|cur_state.STATIC~q  ) ) ) # ( !\pattern_gen1|Equal5~0_combout  & ( !\pattern_gen1|WideOr0~0_combout  & ( (\pattern_gen1|Equal4~0_combout  & (\pattern_gen1|Equal6~0_combout  & \pattern_gen1|Equal4~1_combout )) ) ) )

	.dataa(!\pattern_gen1|cur_state.STATIC~q ),
	.datab(!\pattern_gen1|Equal4~0_combout ),
	.datac(!\pattern_gen1|Equal6~0_combout ),
	.datad(!\pattern_gen1|Equal4~1_combout ),
	.datae(!\pattern_gen1|Equal5~0_combout ),
	.dataf(!\pattern_gen1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[6]~0 .extended_lut = "off";
defparam \pattern_gen1|heart1_start_x[6]~0 .lut_mask = 64'h00030000AAAAAAAA;
defparam \pattern_gen1|heart1_start_x[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N34
dffeas \pattern_gen1|heart1_start_x[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[2] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N0
cyclonev_lcell_comb \pattern_gen1|Add88~9 (
// Equation(s):
// \pattern_gen1|Add88~9_sumout  = SUM(( \pattern_gen1|heart1_start_x [1] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add88~10  = CARRY(( \pattern_gen1|heart1_start_x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~9_sumout ),
	.cout(\pattern_gen1|Add88~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~9 .extended_lut = "off";
defparam \pattern_gen1|Add88~9 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add88~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N36
cyclonev_lcell_comb \pattern_gen1|Selector44~0 (
// Equation(s):
// \pattern_gen1|Selector44~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( \pattern_gen1|Add88~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add88~9_sumout ),
	.datad(gnd),
	.datae(!\pattern_gen1|WideOr0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector44~0 .extended_lut = "off";
defparam \pattern_gen1|Selector44~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \pattern_gen1|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N37
dffeas \pattern_gen1|heart1_start_x[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[1] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N3
cyclonev_lcell_comb \pattern_gen1|Add88~5 (
// Equation(s):
// \pattern_gen1|Add88~5_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [2] ) + ( \pattern_gen1|Add88~10  ))
// \pattern_gen1|Add88~6  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [2] ) + ( \pattern_gen1|Add88~10  ))

	.dataa(!\pattern_gen1|heart1_start_x [2]),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~5_sumout ),
	.cout(\pattern_gen1|Add88~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~5 .extended_lut = "off";
defparam \pattern_gen1|Add88~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add88~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N33
cyclonev_lcell_comb \pattern_gen1|Selector43~0 (
// Equation(s):
// \pattern_gen1|Selector43~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( \pattern_gen1|Add88~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|WideOr0~0_combout ),
	.dataf(!\pattern_gen1|Add88~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector43~0 .extended_lut = "off";
defparam \pattern_gen1|Selector43~0 .lut_mask = 64'h00000000FFFF0000;
defparam \pattern_gen1|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N35
dffeas \pattern_gen1|heart1_start_x[2]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y70_N38
dffeas \pattern_gen1|heart1_start_x[1]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N6
cyclonev_lcell_comb \pattern_gen1|Add88~1 (
// Equation(s):
// \pattern_gen1|Add88~1_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [3] ) + ( \pattern_gen1|Add88~6  ))
// \pattern_gen1|Add88~2  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [3] ) + ( \pattern_gen1|Add88~6  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|heart1_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~1_sumout ),
	.cout(\pattern_gen1|Add88~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~1 .extended_lut = "off";
defparam \pattern_gen1|Add88~1 .lut_mask = 64'h0000F0F000003333;
defparam \pattern_gen1|Add88~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N3
cyclonev_lcell_comb \pattern_gen1|Selector42~0 (
// Equation(s):
// \pattern_gen1|Selector42~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( \pattern_gen1|Add88~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add88~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector42~0 .extended_lut = "off";
defparam \pattern_gen1|Selector42~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \pattern_gen1|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N4
dffeas \pattern_gen1|heart1_start_x[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[3] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N45
cyclonev_lcell_comb \pattern_gen1|LessThan1~0 (
// Equation(s):
// \pattern_gen1|LessThan1~0_combout  = ( \pattern_gen1|heart1_start_x[1]~DUPLICATE_q  & ( \pattern_gen1|heart1_start_x [3] & ( (!\ctr1|hcount [3]) # ((!\ctr1|hcount [2] & ((!\ctr1|hcount [1]) # (\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ))) # 
// (\ctr1|hcount [2] & (!\ctr1|hcount [1] & \pattern_gen1|heart1_start_x[2]~DUPLICATE_q ))) ) ) ) # ( !\pattern_gen1|heart1_start_x[1]~DUPLICATE_q  & ( \pattern_gen1|heart1_start_x [3] & ( (!\ctr1|hcount [3]) # ((!\ctr1|hcount [2] & 
// \pattern_gen1|heart1_start_x[2]~DUPLICATE_q )) ) ) ) # ( \pattern_gen1|heart1_start_x[1]~DUPLICATE_q  & ( !\pattern_gen1|heart1_start_x [3] & ( (!\ctr1|hcount [3] & ((!\ctr1|hcount [2] & ((!\ctr1|hcount [1]) # (\pattern_gen1|heart1_start_x[2]~DUPLICATE_q 
// ))) # (\ctr1|hcount [2] & (!\ctr1|hcount [1] & \pattern_gen1|heart1_start_x[2]~DUPLICATE_q )))) ) ) ) # ( !\pattern_gen1|heart1_start_x[1]~DUPLICATE_q  & ( !\pattern_gen1|heart1_start_x [3] & ( (!\ctr1|hcount [2] & (!\ctr1|hcount [3] & 
// \pattern_gen1|heart1_start_x[2]~DUPLICATE_q )) ) ) )

	.dataa(!\ctr1|hcount [2]),
	.datab(!\ctr1|hcount [1]),
	.datac(!\ctr1|hcount [3]),
	.datad(!\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ),
	.datae(!\pattern_gen1|heart1_start_x[1]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|heart1_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~0 .lut_mask = 64'h00A080E0F0FAF8FE;
defparam \pattern_gen1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N32
dffeas \pattern_gen1|heart1_start_x[5]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N9
cyclonev_lcell_comb \pattern_gen1|Add88~17 (
// Equation(s):
// \pattern_gen1|Add88~17_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|heart1_start_x[4]~DUPLICATE_q  ) + ( \pattern_gen1|Add88~2  ))
// \pattern_gen1|Add88~18  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|heart1_start_x[4]~DUPLICATE_q  ) + ( \pattern_gen1|Add88~2  ))

	.dataa(!\pattern_gen1|heart1_start_x[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~17_sumout ),
	.cout(\pattern_gen1|Add88~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~17 .extended_lut = "off";
defparam \pattern_gen1|Add88~17 .lut_mask = 64'h0000555500000F0F;
defparam \pattern_gen1|Add88~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N36
cyclonev_lcell_comb \pattern_gen1|Selector41~0 (
// Equation(s):
// \pattern_gen1|Selector41~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( !\pattern_gen1|Add88~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|Add88~17_sumout ),
	.datae(!\pattern_gen1|WideOr0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector41~0 .extended_lut = "off";
defparam \pattern_gen1|Selector41~0 .lut_mask = 64'hFF000000FF000000;
defparam \pattern_gen1|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N38
dffeas \pattern_gen1|heart1_start_x[4]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N12
cyclonev_lcell_comb \pattern_gen1|Add88~13 (
// Equation(s):
// \pattern_gen1|Add88~13_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x[5]~DUPLICATE_q  ) + ( \pattern_gen1|Add88~18  ))
// \pattern_gen1|Add88~14  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x[5]~DUPLICATE_q  ) + ( \pattern_gen1|Add88~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~13_sumout ),
	.cout(\pattern_gen1|Add88~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~13 .extended_lut = "off";
defparam \pattern_gen1|Add88~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \pattern_gen1|Add88~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N30
cyclonev_lcell_comb \pattern_gen1|Selector40~0 (
// Equation(s):
// \pattern_gen1|Selector40~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( \pattern_gen1|Add88~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|WideOr0~0_combout ),
	.dataf(!\pattern_gen1|Add88~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector40~0 .extended_lut = "off";
defparam \pattern_gen1|Selector40~0 .lut_mask = 64'h00000000FFFF0000;
defparam \pattern_gen1|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N31
dffeas \pattern_gen1|heart1_start_x[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[5] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y70_N37
dffeas \pattern_gen1|heart1_start_x[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[4] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N6
cyclonev_lcell_comb \pattern_gen1|LessThan1~2 (
// Equation(s):
// \pattern_gen1|LessThan1~2_combout  = ( \pattern_gen1|heart1_start_x [4] & ( (!\ctr1|hcount [5] & \pattern_gen1|heart1_start_x [5]) ) ) # ( !\pattern_gen1|heart1_start_x [4] & ( (!\ctr1|hcount [5] & ((!\ctr1|hcount [4]) # (\pattern_gen1|heart1_start_x 
// [5]))) # (\ctr1|hcount [5] & (!\ctr1|hcount [4] & \pattern_gen1|heart1_start_x [5])) ) )

	.dataa(!\ctr1|hcount [5]),
	.datab(gnd),
	.datac(!\ctr1|hcount [4]),
	.datad(!\pattern_gen1|heart1_start_x [5]),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~2 .lut_mask = 64'hA0FAA0FA00AA00AA;
defparam \pattern_gen1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N45
cyclonev_lcell_comb \pattern_gen1|LessThan1~1 (
// Equation(s):
// \pattern_gen1|LessThan1~1_combout  = ( \ctr1|hcount [4] & ( \pattern_gen1|heart1_start_x[5]~DUPLICATE_q  & ( (!\pattern_gen1|heart1_start_x[4]~DUPLICATE_q  & \ctr1|hcount [5]) ) ) ) # ( !\ctr1|hcount [4] & ( \pattern_gen1|heart1_start_x[5]~DUPLICATE_q  & 
// ( (\pattern_gen1|heart1_start_x[4]~DUPLICATE_q  & \ctr1|hcount [5]) ) ) ) # ( \ctr1|hcount [4] & ( !\pattern_gen1|heart1_start_x[5]~DUPLICATE_q  & ( (!\pattern_gen1|heart1_start_x[4]~DUPLICATE_q  & !\ctr1|hcount [5]) ) ) ) # ( !\ctr1|hcount [4] & ( 
// !\pattern_gen1|heart1_start_x[5]~DUPLICATE_q  & ( (\pattern_gen1|heart1_start_x[4]~DUPLICATE_q  & !\ctr1|hcount [5]) ) ) )

	.dataa(!\pattern_gen1|heart1_start_x[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount [5]),
	.datad(gnd),
	.datae(!\ctr1|hcount [4]),
	.dataf(!\pattern_gen1|heart1_start_x[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~1 .lut_mask = 64'h5050A0A005050A0A;
defparam \pattern_gen1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N15
cyclonev_lcell_comb \pattern_gen1|Add88~25 (
// Equation(s):
// \pattern_gen1|Add88~25_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [6] ) + ( \pattern_gen1|Add88~14  ))
// \pattern_gen1|Add88~26  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [6] ) + ( \pattern_gen1|Add88~14  ))

	.dataa(!\pattern_gen1|heart1_start_x [6]),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~25_sumout ),
	.cout(\pattern_gen1|Add88~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~25 .extended_lut = "off";
defparam \pattern_gen1|Add88~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add88~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N51
cyclonev_lcell_comb \pattern_gen1|Selector39~0 (
// Equation(s):
// \pattern_gen1|Selector39~0_combout  = ( \pattern_gen1|Add88~25_sumout  & ( !\pattern_gen1|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add88~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector39~0 .extended_lut = "off";
defparam \pattern_gen1|Selector39~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \pattern_gen1|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N52
dffeas \pattern_gen1|heart1_start_x[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[6] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N18
cyclonev_lcell_comb \pattern_gen1|Add88~21 (
// Equation(s):
// \pattern_gen1|Add88~21_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|heart1_start_x [7] ) + ( \pattern_gen1|Add88~26  ))
// \pattern_gen1|Add88~22  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|heart1_start_x [7] ) + ( \pattern_gen1|Add88~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [7]),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~21_sumout ),
	.cout(\pattern_gen1|Add88~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~21 .extended_lut = "off";
defparam \pattern_gen1|Add88~21 .lut_mask = 64'h00003333000000FF;
defparam \pattern_gen1|Add88~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N48
cyclonev_lcell_comb \pattern_gen1|Selector38~0 (
// Equation(s):
// \pattern_gen1|Selector38~0_combout  = ( !\pattern_gen1|Add88~21_sumout  & ( !\pattern_gen1|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add88~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector38~0 .extended_lut = "off";
defparam \pattern_gen1|Selector38~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \pattern_gen1|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N50
dffeas \pattern_gen1|heart1_start_x[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[7] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N21
cyclonev_lcell_comb \pattern_gen1|LessThan1~4 (
// Equation(s):
// \pattern_gen1|LessThan1~4_combout  = ( \ctr1|hcount [7] & ( (!\pattern_gen1|heart1_start_x [7] & (!\pattern_gen1|heart1_start_x [6] & !\ctr1|hcount[6]~DUPLICATE_q )) ) ) # ( !\ctr1|hcount [7] & ( (!\pattern_gen1|heart1_start_x [7] & 
// (!\pattern_gen1|heart1_start_x [6])) # (\pattern_gen1|heart1_start_x [7] & ((!\ctr1|hcount[6]~DUPLICATE_q ) # (\pattern_gen1|heart1_start_x [6]))) ) )

	.dataa(!\pattern_gen1|heart1_start_x [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [6]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~4 .lut_mask = 64'hF5A5F5A5A000A000;
defparam \pattern_gen1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \pattern_gen1|LessThan1~3 (
// Equation(s):
// \pattern_gen1|LessThan1~3_combout  = ( \ctr1|hcount [7] & ( (!\pattern_gen1|heart1_start_x [7] & (!\pattern_gen1|heart1_start_x [6] & \ctr1|hcount[6]~DUPLICATE_q )) # (\pattern_gen1|heart1_start_x [7] & (\pattern_gen1|heart1_start_x [6] & 
// !\ctr1|hcount[6]~DUPLICATE_q )) ) ) # ( !\ctr1|hcount [7] & ( (!\pattern_gen1|heart1_start_x [7] & (\pattern_gen1|heart1_start_x [6] & !\ctr1|hcount[6]~DUPLICATE_q )) # (\pattern_gen1|heart1_start_x [7] & (!\pattern_gen1|heart1_start_x [6] & 
// \ctr1|hcount[6]~DUPLICATE_q )) ) )

	.dataa(!\pattern_gen1|heart1_start_x [7]),
	.datab(!\pattern_gen1|heart1_start_x [6]),
	.datac(gnd),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~3 .lut_mask = 64'h2244224411881188;
defparam \pattern_gen1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N0
cyclonev_lcell_comb \pattern_gen1|LessThan1~5 (
// Equation(s):
// \pattern_gen1|LessThan1~5_combout  = ( \pattern_gen1|LessThan1~3_combout  & ( (!\pattern_gen1|LessThan1~2_combout  & (!\pattern_gen1|LessThan1~4_combout  & ((!\pattern_gen1|LessThan1~0_combout ) # (!\pattern_gen1|LessThan1~1_combout )))) ) ) # ( 
// !\pattern_gen1|LessThan1~3_combout  & ( !\pattern_gen1|LessThan1~4_combout  ) )

	.dataa(!\pattern_gen1|LessThan1~0_combout ),
	.datab(!\pattern_gen1|LessThan1~2_combout ),
	.datac(!\pattern_gen1|LessThan1~1_combout ),
	.datad(!\pattern_gen1|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~5 .lut_mask = 64'hFF00FF00C800C800;
defparam \pattern_gen1|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N21
cyclonev_lcell_comb \pattern_gen1|Add88~33 (
// Equation(s):
// \pattern_gen1|Add88~33_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|heart1_start_x [8] ) + ( \pattern_gen1|Add88~22  ))
// \pattern_gen1|Add88~34  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|heart1_start_x [8] ) + ( \pattern_gen1|Add88~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [8]),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~33_sumout ),
	.cout(\pattern_gen1|Add88~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~33 .extended_lut = "off";
defparam \pattern_gen1|Add88~33 .lut_mask = 64'h000000FF00000F0F;
defparam \pattern_gen1|Add88~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N57
cyclonev_lcell_comb \pattern_gen1|Selector37~0 (
// Equation(s):
// \pattern_gen1|Selector37~0_combout  = (!\pattern_gen1|WideOr0~0_combout  & !\pattern_gen1|Add88~33_sumout )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr0~0_combout ),
	.datac(!\pattern_gen1|Add88~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector37~0 .extended_lut = "off";
defparam \pattern_gen1|Selector37~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \pattern_gen1|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N59
dffeas \pattern_gen1|heart1_start_x[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[8] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N24
cyclonev_lcell_comb \pattern_gen1|Add88~29 (
// Equation(s):
// \pattern_gen1|Add88~29_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|heart1_start_x [9] ) + ( \pattern_gen1|Add88~34  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [9]),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add88~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add88~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add88~29 .extended_lut = "off";
defparam \pattern_gen1|Add88~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \pattern_gen1|Add88~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N54
cyclonev_lcell_comb \pattern_gen1|Selector36~0 (
// Equation(s):
// \pattern_gen1|Selector36~0_combout  = ( \pattern_gen1|Add88~29_sumout  & ( !\pattern_gen1|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add88~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector36~0 .extended_lut = "off";
defparam \pattern_gen1|Selector36~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \pattern_gen1|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N55
dffeas \pattern_gen1|heart1_start_x[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[9] .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N30
cyclonev_lcell_comb \pattern_gen1|LessThan1~6 (
// Equation(s):
// \pattern_gen1|LessThan1~6_combout  = ( \pattern_gen1|heart1_start_x [7] & ( \pattern_gen1|heart1_start_x [9] & ( (\ctr1|hcount [9] & (!\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|heart1_start_x [8]))) ) ) ) # ( !\pattern_gen1|heart1_start_x [7] & ( 
// \pattern_gen1|heart1_start_x [9] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|heart1_start_x [8] & (\pattern_gen1|heart1_start_x [6] & !\ctr1|hcount [9])) # (\pattern_gen1|heart1_start_x [8] & (!\pattern_gen1|heart1_start_x [6] & \ctr1|hcount 
// [9])))) # (\ctr1|hcount[8]~DUPLICATE_q  & (\ctr1|hcount [9] & (!\pattern_gen1|heart1_start_x [8] $ (\pattern_gen1|heart1_start_x [6])))) ) ) ) # ( \pattern_gen1|heart1_start_x [7] & ( !\pattern_gen1|heart1_start_x [9] & ( (!\ctr1|hcount [9] & 
// (!\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|heart1_start_x [8]))) ) ) ) # ( !\pattern_gen1|heart1_start_x [7] & ( !\pattern_gen1|heart1_start_x [9] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|heart1_start_x [8] & 
// (\pattern_gen1|heart1_start_x [6] & \ctr1|hcount [9])) # (\pattern_gen1|heart1_start_x [8] & (!\pattern_gen1|heart1_start_x [6] & !\ctr1|hcount [9])))) # (\ctr1|hcount[8]~DUPLICATE_q  & (!\ctr1|hcount [9] & (!\pattern_gen1|heart1_start_x [8] $ 
// (\pattern_gen1|heart1_start_x [6])))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|heart1_start_x [8]),
	.datac(!\pattern_gen1|heart1_start_x [6]),
	.datad(!\ctr1|hcount [9]),
	.datae(!\pattern_gen1|heart1_start_x [7]),
	.dataf(!\pattern_gen1|heart1_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~6 .lut_mask = 64'h6108660008610066;
defparam \pattern_gen1|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N0
cyclonev_lcell_comb \pattern_gen1|LessThan1~7 (
// Equation(s):
// \pattern_gen1|LessThan1~7_combout  = ( \pattern_gen1|heart1_start_x [9] & ( \pattern_gen1|heart1_start_x [7] & ( (!\ctr1|hcount [9]) # ((!\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|heart1_start_x [8])) ) ) ) # ( !\pattern_gen1|heart1_start_x [9] & ( 
// \pattern_gen1|heart1_start_x [7] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & (!\ctr1|hcount [9] & !\pattern_gen1|heart1_start_x [8])) ) ) ) # ( \pattern_gen1|heart1_start_x [9] & ( !\pattern_gen1|heart1_start_x [7] & ( (!\ctr1|hcount [9]) # 
// ((!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|heart1_start_x [8]) # (\pattern_gen1|heart1_start_x [6]))) # (\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|heart1_start_x [6] & !\pattern_gen1|heart1_start_x [8]))) ) ) ) # ( 
// !\pattern_gen1|heart1_start_x [9] & ( !\pattern_gen1|heart1_start_x [7] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|heart1_start_x [8]) # (\pattern_gen1|heart1_start_x [6]))) # (\ctr1|hcount[8]~DUPLICATE_q  & 
// (\pattern_gen1|heart1_start_x [6] & !\pattern_gen1|heart1_start_x [8])))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|heart1_start_x [6]),
	.datac(!\ctr1|hcount [9]),
	.datad(!\pattern_gen1|heart1_start_x [8]),
	.datae(!\pattern_gen1|heart1_start_x [9]),
	.dataf(!\pattern_gen1|heart1_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan1~7 .extended_lut = "off";
defparam \pattern_gen1|LessThan1~7 .lut_mask = 64'hB020FBF2A000FAF0;
defparam \pattern_gen1|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N58
dffeas \pattern_gen1|heart1_start_x[8]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart1_start_x[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart1_start_x[8]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|heart1_start_x[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N57
cyclonev_lcell_comb \pattern_gen1|LessThan0~2 (
// Equation(s):
// \pattern_gen1|LessThan0~2_combout  = ( \pattern_gen1|heart1_start_x [9] & ( (\ctr1|hcount [9] & (!\pattern_gen1|heart1_start_x[8]~DUPLICATE_q  $ (!\ctr1|hcount[8]~DUPLICATE_q ))) ) ) # ( !\pattern_gen1|heart1_start_x [9] & ( (!\ctr1|hcount [9] & 
// (!\pattern_gen1|heart1_start_x[8]~DUPLICATE_q  $ (!\ctr1|hcount[8]~DUPLICATE_q ))) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x[8]~DUPLICATE_q ),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan0~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan0~2 .lut_mask = 64'h0AA00AA005500550;
defparam \pattern_gen1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N51
cyclonev_lcell_comb \pattern_gen1|LessThan0~1 (
// Equation(s):
// \pattern_gen1|LessThan0~1_combout  = ( \pattern_gen1|heart1_start_x [6] & ( (!\ctr1|hcount [6] & ((!\ctr1|hcount [7]) # (!\pattern_gen1|heart1_start_x [7]))) # (\ctr1|hcount [6] & (!\ctr1|hcount [7] & !\pattern_gen1|heart1_start_x [7])) ) ) # ( 
// !\pattern_gen1|heart1_start_x [6] & ( (!\ctr1|hcount [7] & !\pattern_gen1|heart1_start_x [7]) ) )

	.dataa(!\ctr1|hcount [6]),
	.datab(gnd),
	.datac(!\ctr1|hcount [7]),
	.datad(!\pattern_gen1|heart1_start_x [7]),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan0~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan0~1 .lut_mask = 64'hF000F000FAA0FAA0;
defparam \pattern_gen1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N9
cyclonev_lcell_comb \pattern_gen1|LessThan0~0 (
// Equation(s):
// \pattern_gen1|LessThan0~0_combout  = ( \pattern_gen1|heart1_start_x [7] & ( (!\ctr1|hcount [7] & (!\pattern_gen1|heart1_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ))) ) ) # ( !\pattern_gen1|heart1_start_x [7] & ( (\ctr1|hcount [7] & 
// (!\pattern_gen1|heart1_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [7]),
	.datac(!\pattern_gen1|heart1_start_x [6]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan0~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan0~0 .lut_mask = 64'h30033003C00CC00C;
defparam \pattern_gen1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N12
cyclonev_lcell_comb \pattern_gen1|LessThan0~3 (
// Equation(s):
// \pattern_gen1|LessThan0~3_combout  = ( \pattern_gen1|LessThan1~1_combout  & ( \pattern_gen1|LessThan1~2_combout  & ( (\pattern_gen1|LessThan0~2_combout  & ((\pattern_gen1|LessThan0~0_combout ) # (\pattern_gen1|LessThan0~1_combout ))) ) ) ) # ( 
// !\pattern_gen1|LessThan1~1_combout  & ( \pattern_gen1|LessThan1~2_combout  & ( (\pattern_gen1|LessThan0~2_combout  & ((\pattern_gen1|LessThan0~0_combout ) # (\pattern_gen1|LessThan0~1_combout ))) ) ) ) # ( \pattern_gen1|LessThan1~1_combout  & ( 
// !\pattern_gen1|LessThan1~2_combout  & ( (\pattern_gen1|LessThan0~2_combout  & (((\pattern_gen1|LessThan1~0_combout  & \pattern_gen1|LessThan0~0_combout )) # (\pattern_gen1|LessThan0~1_combout ))) ) ) ) # ( !\pattern_gen1|LessThan1~1_combout  & ( 
// !\pattern_gen1|LessThan1~2_combout  & ( (\pattern_gen1|LessThan0~2_combout  & \pattern_gen1|LessThan0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|LessThan0~2_combout ),
	.datab(!\pattern_gen1|LessThan0~1_combout ),
	.datac(!\pattern_gen1|LessThan1~0_combout ),
	.datad(!\pattern_gen1|LessThan0~0_combout ),
	.datae(!\pattern_gen1|LessThan1~1_combout ),
	.dataf(!\pattern_gen1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan0~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan0~3 .lut_mask = 64'h1111111511551155;
defparam \pattern_gen1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N27
cyclonev_lcell_comb \pattern_gen1|LessThan0~4 (
// Equation(s):
// \pattern_gen1|LessThan0~4_combout  = ( \pattern_gen1|heart1_start_x [9] & ( (!\ctr1|hcount [9]) # ((!\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|heart1_start_x [8])) ) ) # ( !\pattern_gen1|heart1_start_x [9] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & 
// (!\ctr1|hcount [9] & !\pattern_gen1|heart1_start_x [8])) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\ctr1|hcount [9]),
	.datac(gnd),
	.datad(!\pattern_gen1|heart1_start_x [8]),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan0~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan0~4 .lut_mask = 64'h88008800EECCEECC;
defparam \pattern_gen1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N45
cyclonev_lcell_comb \pattern_gen1|LessThan30~1 (
// Equation(s):
// \pattern_gen1|LessThan30~1_combout  = ( !\ctr1|vcount [8] & ( !\ctr1|vcount [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan30~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan30~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \pattern_gen1|LessThan30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N41
dffeas \ctr1|vcount[3]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctr1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\ctr1|Equal1~2_combout ),
	.sload(gnd),
	.ena(\ctr1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctr1|vcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctr1|vcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ctr1|vcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N3
cyclonev_lcell_comb \pattern_gen1|LessThan30~0 (
// Equation(s):
// \pattern_gen1|LessThan30~0_combout  = ( \ctr1|vcount[4]~DUPLICATE_q  ) # ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount[2]~DUPLICATE_q ) # (\ctr1|vcount[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount[3]~DUPLICATE_q ),
	.datad(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan30~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan30~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \pattern_gen1|LessThan30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N39
cyclonev_lcell_comb \pattern_gen1|always0~0 (
// Equation(s):
// \pattern_gen1|always0~0_combout  = ( \ctr1|vcount [6] & ( (\ctr1|vcount [5] & (!\ctr1|vcount [7] & (\pattern_gen1|LessThan30~1_combout  & \pattern_gen1|LessThan30~0_combout ))) ) ) # ( !\ctr1|vcount [6] & ( (\ctr1|vcount [7] & 
// (\pattern_gen1|LessThan30~1_combout  & ((!\ctr1|vcount [5]) # (!\pattern_gen1|LessThan30~0_combout )))) ) )

	.dataa(!\ctr1|vcount [5]),
	.datab(!\ctr1|vcount [7]),
	.datac(!\pattern_gen1|LessThan30~1_combout ),
	.datad(!\pattern_gen1|LessThan30~0_combout ),
	.datae(gnd),
	.dataf(!\ctr1|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~0 .extended_lut = "off";
defparam \pattern_gen1|always0~0 .lut_mask = 64'h0302030200040004;
defparam \pattern_gen1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N36
cyclonev_lcell_comb \pattern_gen1|always0~1 (
// Equation(s):
// \pattern_gen1|always0~1_combout  = ( !\pattern_gen1|LessThan0~4_combout  & ( \pattern_gen1|always0~0_combout  & ( (!\pattern_gen1|LessThan0~3_combout  & (((!\pattern_gen1|LessThan1~5_combout  & \pattern_gen1|LessThan1~6_combout )) # 
// (\pattern_gen1|LessThan1~7_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan1~5_combout ),
	.datab(!\pattern_gen1|LessThan1~6_combout ),
	.datac(!\pattern_gen1|LessThan1~7_combout ),
	.datad(!\pattern_gen1|LessThan0~3_combout ),
	.datae(!\pattern_gen1|LessThan0~4_combout ),
	.dataf(!\pattern_gen1|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~1 .extended_lut = "off";
defparam \pattern_gen1|always0~1 .lut_mask = 64'h000000002F000000;
defparam \pattern_gen1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Add84~9 (
// Equation(s):
// \pattern_gen1|Add84~9_sumout  = SUM(( !\pattern_gen1|skill_active~DUPLICATE_q  ) + ( \pattern_gen1|tackle_start_x[1]~DUPLICATE_q  ) + ( !VCC ))
// \pattern_gen1|Add84~10  = CARRY(( !\pattern_gen1|skill_active~DUPLICATE_q  ) + ( \pattern_gen1|tackle_start_x[1]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x[1]~DUPLICATE_q ),
	.datac(!\pattern_gen1|skill_active~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~9_sumout ),
	.cout(\pattern_gen1|Add84~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~9 .extended_lut = "off";
defparam \pattern_gen1|Add84~9 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \pattern_gen1|Add84~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N36
cyclonev_lcell_comb \pattern_gen1|tackle_start_x[3]~0 (
// Equation(s):
// \pattern_gen1|tackle_start_x[3]~0_combout  = ( \pattern_gen1|skill_active~q  & ( \pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|Equal5~0_combout  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Equal6~1_combout )) ) ) ) # ( 
// !\pattern_gen1|skill_active~q  & ( \pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|Equal5~0_combout  & \pattern_gen1|Equal6~1_combout ) ) ) ) # ( \pattern_gen1|skill_active~q  & ( !\pattern_gen1|cur_state.ATTACK3~q  & ( 
// (!\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|cur_state.STATIC~q ) ) ) ) # ( !\pattern_gen1|skill_active~q  & ( !\pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & (((!\pattern_gen1|cur_state.STATIC~q )))) # 
// (\pattern_gen1|cur_state.ATTACK4~q  & (!\pattern_gen1|Equal5~0_combout  & ((\pattern_gen1|Equal6~1_combout )))) ) ) )

	.dataa(!\pattern_gen1|Equal5~0_combout ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|cur_state.STATIC~q ),
	.datad(!\pattern_gen1|Equal6~1_combout ),
	.datae(!\pattern_gen1|skill_active~q ),
	.dataf(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[3]~0 .extended_lut = "off";
defparam \pattern_gen1|tackle_start_x[3]~0 .lut_mask = 64'hC0E2C0C000AA0088;
defparam \pattern_gen1|tackle_start_x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N8
dffeas \pattern_gen1|tackle_start_x[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[1] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N30
cyclonev_lcell_comb \pattern_gen1|Add90~9 (
// Equation(s):
// \pattern_gen1|Add90~9_sumout  = SUM(( \pattern_gen1|tackle_start_x [1] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add90~10  = CARRY(( \pattern_gen1|tackle_start_x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~9_sumout ),
	.cout(\pattern_gen1|Add90~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~9 .extended_lut = "off";
defparam \pattern_gen1|Add90~9 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add90~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Selector53~0 (
// Equation(s):
// \pattern_gen1|Selector53~0_combout  = ( \pattern_gen1|Add90~9_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add84~9_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add90~9_sumout  & ( 
// (\pattern_gen1|cur_state.ATTACK3~q  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Add84~9_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add84~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add90~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector53~0 .extended_lut = "off";
defparam \pattern_gen1|Selector53~0 .lut_mask = 64'h0404040437373737;
defparam \pattern_gen1|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N7
dffeas \pattern_gen1|tackle_start_x[1]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Add84~5 (
// Equation(s):
// \pattern_gen1|Add84~5_sumout  = SUM(( \pattern_gen1|tackle_start_x[2]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add84~10  ))
// \pattern_gen1|Add84~6  = CARRY(( \pattern_gen1|tackle_start_x[2]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add84~10  ))

	.dataa(!\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~5_sumout ),
	.cout(\pattern_gen1|Add84~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~5 .extended_lut = "off";
defparam \pattern_gen1|Add84~5 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add84~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N5
dffeas \pattern_gen1|tackle_start_x[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[2] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N33
cyclonev_lcell_comb \pattern_gen1|Add90~5 (
// Equation(s):
// \pattern_gen1|Add90~5_sumout  = SUM(( \pattern_gen1|tackle_start_x [2] ) + ( VCC ) + ( \pattern_gen1|Add90~10  ))
// \pattern_gen1|Add90~6  = CARRY(( \pattern_gen1|tackle_start_x [2] ) + ( VCC ) + ( \pattern_gen1|Add90~10  ))

	.dataa(!\pattern_gen1|tackle_start_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~5_sumout ),
	.cout(\pattern_gen1|Add90~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~5 .extended_lut = "off";
defparam \pattern_gen1|Add90~5 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add90~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Selector52~0 (
// Equation(s):
// \pattern_gen1|Selector52~0_combout  = ( \pattern_gen1|Add90~5_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add84~5_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add90~5_sumout  & ( 
// (\pattern_gen1|cur_state.ATTACK3~q  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Add84~5_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add84~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add90~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector52~0 .extended_lut = "off";
defparam \pattern_gen1|Selector52~0 .lut_mask = 64'h0404040437373737;
defparam \pattern_gen1|Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N4
dffeas \pattern_gen1|tackle_start_x[2]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Add84~1 (
// Equation(s):
// \pattern_gen1|Add84~1_sumout  = SUM(( \pattern_gen1|tackle_start_x [3] ) + ( GND ) + ( \pattern_gen1|Add84~6  ))
// \pattern_gen1|Add84~2  = CARRY(( \pattern_gen1|tackle_start_x [3] ) + ( GND ) + ( \pattern_gen1|Add84~6  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~1_sumout ),
	.cout(\pattern_gen1|Add84~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~1 .extended_lut = "off";
defparam \pattern_gen1|Add84~1 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add84~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N36
cyclonev_lcell_comb \pattern_gen1|Add90~1 (
// Equation(s):
// \pattern_gen1|Add90~1_sumout  = SUM(( \pattern_gen1|tackle_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add90~6  ))
// \pattern_gen1|Add90~2  = CARRY(( \pattern_gen1|tackle_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add90~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~1_sumout ),
	.cout(\pattern_gen1|Add90~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~1 .extended_lut = "off";
defparam \pattern_gen1|Add90~1 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add90~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Selector51~0 (
// Equation(s):
// \pattern_gen1|Selector51~0_combout  = (!\pattern_gen1|cur_state.ATTACK4~q  & (\pattern_gen1|cur_state.ATTACK3~q  & (\pattern_gen1|Add84~1_sumout ))) # (\pattern_gen1|cur_state.ATTACK4~q  & (((\pattern_gen1|Add90~1_sumout ))))

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add84~1_sumout ),
	.datad(!\pattern_gen1|Add90~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector51~0 .extended_lut = "off";
defparam \pattern_gen1|Selector51~0 .lut_mask = 64'h0437043704370437;
defparam \pattern_gen1|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N1
dffeas \pattern_gen1|tackle_start_x[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[3] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Add84~17 (
// Equation(s):
// \pattern_gen1|Add84~17_sumout  = SUM(( !\pattern_gen1|tackle_start_x [4] ) + ( GND ) + ( \pattern_gen1|Add84~2  ))
// \pattern_gen1|Add84~18  = CARRY(( !\pattern_gen1|tackle_start_x [4] ) + ( GND ) + ( \pattern_gen1|Add84~2  ))

	.dataa(!\pattern_gen1|tackle_start_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~17_sumout ),
	.cout(\pattern_gen1|Add84~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~17 .extended_lut = "off";
defparam \pattern_gen1|Add84~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \pattern_gen1|Add84~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N39
cyclonev_lcell_comb \pattern_gen1|Add90~17 (
// Equation(s):
// \pattern_gen1|Add90~17_sumout  = SUM(( !\pattern_gen1|tackle_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add90~2  ))
// \pattern_gen1|Add90~18  = CARRY(( !\pattern_gen1|tackle_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add90~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~17_sumout ),
	.cout(\pattern_gen1|Add90~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~17 .extended_lut = "off";
defparam \pattern_gen1|Add90~17 .lut_mask = 64'h000000000000F0F0;
defparam \pattern_gen1|Add90~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Selector50~0 (
// Equation(s):
// \pattern_gen1|Selector50~0_combout  = ( \pattern_gen1|cur_state.ATTACK3~q  & ( \pattern_gen1|Add90~17_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|Add84~17_sumout ) ) ) ) # ( \pattern_gen1|cur_state.ATTACK3~q  & ( 
// !\pattern_gen1|Add90~17_sumout  & ( (!\pattern_gen1|Add84~17_sumout ) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) ) # ( !\pattern_gen1|cur_state.ATTACK3~q  & ( !\pattern_gen1|Add90~17_sumout  & ( \pattern_gen1|cur_state.ATTACK4~q  ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add84~17_sumout ),
	.datae(!\pattern_gen1|cur_state.ATTACK3~q ),
	.dataf(!\pattern_gen1|Add90~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector50~0 .extended_lut = "off";
defparam \pattern_gen1|Selector50~0 .lut_mask = 64'h3333FF330000CC00;
defparam \pattern_gen1|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N13
dffeas \pattern_gen1|tackle_start_x[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[4] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Add84~13 (
// Equation(s):
// \pattern_gen1|Add84~13_sumout  = SUM(( \pattern_gen1|tackle_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add84~18  ))
// \pattern_gen1|Add84~14  = CARRY(( \pattern_gen1|tackle_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add84~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~13_sumout ),
	.cout(\pattern_gen1|Add84~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~13 .extended_lut = "off";
defparam \pattern_gen1|Add84~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add84~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N42
cyclonev_lcell_comb \pattern_gen1|Add90~13 (
// Equation(s):
// \pattern_gen1|Add90~13_sumout  = SUM(( \pattern_gen1|tackle_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add90~18  ))
// \pattern_gen1|Add90~14  = CARRY(( \pattern_gen1|tackle_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add90~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~13_sumout ),
	.cout(\pattern_gen1|Add90~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~13 .extended_lut = "off";
defparam \pattern_gen1|Add90~13 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add90~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Selector49~0 (
// Equation(s):
// \pattern_gen1|Selector49~0_combout  = ( \pattern_gen1|Add90~13_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add84~13_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add90~13_sumout  & ( 
// (\pattern_gen1|cur_state.ATTACK3~q  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Add84~13_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add84~13_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add90~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector49~0 .extended_lut = "off";
defparam \pattern_gen1|Selector49~0 .lut_mask = 64'h0044004433773377;
defparam \pattern_gen1|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N11
dffeas \pattern_gen1|tackle_start_x[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[5] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N15
cyclonev_lcell_comb \pattern_gen1|Add84~25 (
// Equation(s):
// \pattern_gen1|Add84~25_sumout  = SUM(( \pattern_gen1|tackle_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add84~14  ))
// \pattern_gen1|Add84~26  = CARRY(( \pattern_gen1|tackle_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add84~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~25_sumout ),
	.cout(\pattern_gen1|Add84~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~25 .extended_lut = "off";
defparam \pattern_gen1|Add84~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add84~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N45
cyclonev_lcell_comb \pattern_gen1|Add90~25 (
// Equation(s):
// \pattern_gen1|Add90~25_sumout  = SUM(( \pattern_gen1|tackle_start_x [6] ) + ( VCC ) + ( \pattern_gen1|Add90~14  ))
// \pattern_gen1|Add90~26  = CARRY(( \pattern_gen1|tackle_start_x [6] ) + ( VCC ) + ( \pattern_gen1|Add90~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~25_sumout ),
	.cout(\pattern_gen1|Add90~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~25 .extended_lut = "off";
defparam \pattern_gen1|Add90~25 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add90~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N21
cyclonev_lcell_comb \pattern_gen1|Selector48~0 (
// Equation(s):
// \pattern_gen1|Selector48~0_combout  = (!\pattern_gen1|cur_state.ATTACK4~q  & (\pattern_gen1|cur_state.ATTACK3~q  & (\pattern_gen1|Add84~25_sumout ))) # (\pattern_gen1|cur_state.ATTACK4~q  & (((\pattern_gen1|Add90~25_sumout ))))

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add84~25_sumout ),
	.datad(!\pattern_gen1|Add90~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector48~0 .extended_lut = "off";
defparam \pattern_gen1|Selector48~0 .lut_mask = 64'h0437043704370437;
defparam \pattern_gen1|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N22
dffeas \pattern_gen1|tackle_start_x[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[6] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N48
cyclonev_lcell_comb \pattern_gen1|Add90~21 (
// Equation(s):
// \pattern_gen1|Add90~21_sumout  = SUM(( !\pattern_gen1|tackle_start_x [7] ) + ( VCC ) + ( \pattern_gen1|Add90~26  ))
// \pattern_gen1|Add90~22  = CARRY(( !\pattern_gen1|tackle_start_x [7] ) + ( VCC ) + ( \pattern_gen1|Add90~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~21_sumout ),
	.cout(\pattern_gen1|Add90~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~21 .extended_lut = "off";
defparam \pattern_gen1|Add90~21 .lut_mask = 64'h000000000000CCCC;
defparam \pattern_gen1|Add90~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Add84~21 (
// Equation(s):
// \pattern_gen1|Add84~21_sumout  = SUM(( !\pattern_gen1|tackle_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add84~26  ))
// \pattern_gen1|Add84~22  = CARRY(( !\pattern_gen1|tackle_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add84~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~21_sumout ),
	.cout(\pattern_gen1|Add84~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~21 .extended_lut = "off";
defparam \pattern_gen1|Add84~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \pattern_gen1|Add84~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Selector47~0 (
// Equation(s):
// \pattern_gen1|Selector47~0_combout  = ( \pattern_gen1|Add84~21_sumout  & ( (\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|Add90~21_sumout ) ) ) # ( !\pattern_gen1|Add84~21_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & 
// (\pattern_gen1|cur_state.ATTACK3~q )) # (\pattern_gen1|cur_state.ATTACK4~q  & ((!\pattern_gen1|Add90~21_sumout ))) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add90~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add84~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector47~0 .extended_lut = "off";
defparam \pattern_gen1|Selector47~0 .lut_mask = 64'h7474747430303030;
defparam \pattern_gen1|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N19
dffeas \pattern_gen1|tackle_start_x[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[7] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N21
cyclonev_lcell_comb \pattern_gen1|Add84~33 (
// Equation(s):
// \pattern_gen1|Add84~33_sumout  = SUM(( !\pattern_gen1|tackle_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add84~22  ))
// \pattern_gen1|Add84~34  = CARRY(( !\pattern_gen1|tackle_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add84~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~33_sumout ),
	.cout(\pattern_gen1|Add84~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~33 .extended_lut = "off";
defparam \pattern_gen1|Add84~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add84~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N29
dffeas \pattern_gen1|tackle_start_x[8]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[8]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N51
cyclonev_lcell_comb \pattern_gen1|Add90~33 (
// Equation(s):
// \pattern_gen1|Add90~33_sumout  = SUM(( !\pattern_gen1|tackle_start_x[8]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add90~22  ))
// \pattern_gen1|Add90~34  = CARRY(( !\pattern_gen1|tackle_start_x[8]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add90~22  ))

	.dataa(!\pattern_gen1|tackle_start_x[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~33_sumout ),
	.cout(\pattern_gen1|Add90~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~33 .extended_lut = "off";
defparam \pattern_gen1|Add90~33 .lut_mask = 64'h000000000000AAAA;
defparam \pattern_gen1|Add90~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N27
cyclonev_lcell_comb \pattern_gen1|Selector46~0 (
// Equation(s):
// \pattern_gen1|Selector46~0_combout  = ( \pattern_gen1|Add90~33_sumout  & ( (\pattern_gen1|cur_state.ATTACK3~q  & (!\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|Add84~33_sumout )) ) ) # ( !\pattern_gen1|Add90~33_sumout  & ( 
// ((\pattern_gen1|cur_state.ATTACK3~q  & !\pattern_gen1|Add84~33_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add84~33_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add90~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector46~0 .extended_lut = "off";
defparam \pattern_gen1|Selector46~0 .lut_mask = 64'h7733773344004400;
defparam \pattern_gen1|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N28
dffeas \pattern_gen1|tackle_start_x[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[8] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N24
cyclonev_lcell_comb \pattern_gen1|always0~26 (
// Equation(s):
// \pattern_gen1|always0~26_combout  = ( \ctr1|vcount[2]~DUPLICATE_q  & ( \ctr1|vcount[4]~DUPLICATE_q  & ( !\ctr1|vcount [5] ) ) ) # ( !\ctr1|vcount[2]~DUPLICATE_q  & ( \ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount[3]~DUPLICATE_q  & !\ctr1|vcount [5]) ) ) ) 
// # ( !\ctr1|vcount[2]~DUPLICATE_q  & ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (!\ctr1|vcount [1] & (!\ctr1|vcount[3]~DUPLICATE_q  & (!\ctr1|vcount[0]~DUPLICATE_q  & \ctr1|vcount [5]))) ) ) )

	.dataa(!\ctr1|vcount [1]),
	.datab(!\ctr1|vcount[3]~DUPLICATE_q ),
	.datac(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datad(!\ctr1|vcount [5]),
	.datae(!\ctr1|vcount[2]~DUPLICATE_q ),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~26 .extended_lut = "off";
defparam \pattern_gen1|always0~26 .lut_mask = 64'h008000003300FF00;
defparam \pattern_gen1|always0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N54
cyclonev_lcell_comb \pattern_gen1|Add90~29 (
// Equation(s):
// \pattern_gen1|Add90~29_sumout  = SUM(( \pattern_gen1|tackle_start_x [9] ) + ( VCC ) + ( \pattern_gen1|Add90~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add90~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add90~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add90~29 .extended_lut = "off";
defparam \pattern_gen1|Add90~29 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add90~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N24
cyclonev_lcell_comb \pattern_gen1|Add84~29 (
// Equation(s):
// \pattern_gen1|Add84~29_sumout  = SUM(( \pattern_gen1|tackle_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add84~34  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add84~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add84~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add84~29 .extended_lut = "off";
defparam \pattern_gen1|Add84~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add84~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N24
cyclonev_lcell_comb \pattern_gen1|Selector45~0 (
// Equation(s):
// \pattern_gen1|Selector45~0_combout  = ( \pattern_gen1|Add84~29_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & (\pattern_gen1|cur_state.ATTACK3~q )) # (\pattern_gen1|cur_state.ATTACK4~q  & ((\pattern_gen1|Add90~29_sumout ))) ) ) # ( 
// !\pattern_gen1|Add84~29_sumout  & ( (\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Add90~29_sumout ) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add90~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add84~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector45~0 .extended_lut = "off";
defparam \pattern_gen1|Selector45~0 .lut_mask = 64'h0303030347474747;
defparam \pattern_gen1|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N26
dffeas \pattern_gen1|tackle_start_x[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|tackle_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|tackle_start_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|tackle_start_x[9] .is_wysiwyg = "true";
defparam \pattern_gen1|tackle_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N48
cyclonev_lcell_comb \pattern_gen1|always0~27 (
// Equation(s):
// \pattern_gen1|always0~27_combout  = ( \ctr1|hcount [9] & ( \pattern_gen1|tackle_start_x [9] & ( (\pattern_gen1|always0~26_combout  & ((\pattern_gen1|tackle_start_x [8]) # (\ctr1|hcount[8]~DUPLICATE_q ))) ) ) ) # ( \ctr1|hcount [9] & ( 
// !\pattern_gen1|tackle_start_x [9] & ( \pattern_gen1|always0~26_combout  ) ) ) # ( !\ctr1|hcount [9] & ( !\pattern_gen1|tackle_start_x [9] & ( (\pattern_gen1|always0~26_combout  & ((\pattern_gen1|tackle_start_x [8]) # (\ctr1|hcount[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|tackle_start_x [8]),
	.datac(!\pattern_gen1|always0~26_combout ),
	.datad(gnd),
	.datae(!\ctr1|hcount [9]),
	.dataf(!\pattern_gen1|tackle_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~27 .extended_lut = "off";
defparam \pattern_gen1|always0~27 .lut_mask = 64'h07070F0F00000707;
defparam \pattern_gen1|always0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N0
cyclonev_lcell_comb \pattern_gen1|always0~16 (
// Equation(s):
// \pattern_gen1|always0~16_combout  = ( \ctr1|vcount [6] & ( (!\ctr1|vcount [9] & (!\ctr1|vcount [7] & \ctr1|vcount [8])) ) )

	.dataa(!\ctr1|vcount [9]),
	.datab(gnd),
	.datac(!\ctr1|vcount [7]),
	.datad(!\ctr1|vcount [8]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~16 .extended_lut = "off";
defparam \pattern_gen1|always0~16 .lut_mask = 64'h0000000000A000A0;
defparam \pattern_gen1|always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N33
cyclonev_lcell_comb \pattern_gen1|LessThan13~2 (
// Equation(s):
// \pattern_gen1|LessThan13~2_combout  = ( \pattern_gen1|tackle_start_x [4] & ( (!\ctr1|hcount [5] & \pattern_gen1|tackle_start_x [5]) ) ) # ( !\pattern_gen1|tackle_start_x [4] & ( (!\ctr1|hcount [5] & ((!\ctr1|hcount [4]) # (\pattern_gen1|tackle_start_x 
// [5]))) # (\ctr1|hcount [5] & (\pattern_gen1|tackle_start_x [5] & !\ctr1|hcount [4])) ) )

	.dataa(!\ctr1|hcount [5]),
	.datab(!\pattern_gen1|tackle_start_x [5]),
	.datac(!\ctr1|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|tackle_start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan13~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan13~2 .lut_mask = 64'hB2B2B2B222222222;
defparam \pattern_gen1|LessThan13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N30
cyclonev_lcell_comb \pattern_gen1|LessThan13~1 (
// Equation(s):
// \pattern_gen1|LessThan13~1_combout  = ( \pattern_gen1|tackle_start_x [4] & ( (!\ctr1|hcount [4] & (!\ctr1|hcount [5] $ (\pattern_gen1|tackle_start_x [5]))) ) ) # ( !\pattern_gen1|tackle_start_x [4] & ( (\ctr1|hcount [4] & (!\ctr1|hcount [5] $ 
// (\pattern_gen1|tackle_start_x [5]))) ) )

	.dataa(!\ctr1|hcount [5]),
	.datab(!\pattern_gen1|tackle_start_x [5]),
	.datac(gnd),
	.datad(!\ctr1|hcount [4]),
	.datae(gnd),
	.dataf(!\pattern_gen1|tackle_start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan13~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan13~1 .lut_mask = 64'h0099009999009900;
defparam \pattern_gen1|LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N36
cyclonev_lcell_comb \pattern_gen1|always0~17 (
// Equation(s):
// \pattern_gen1|always0~17_combout  = ( \pattern_gen1|tackle_start_x [6] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [7] $ (\ctr1|hcount [7]))) ) ) # ( !\pattern_gen1|tackle_start_x [6] & ( (\ctr1|hcount[6]~DUPLICATE_q  & 
// (!\pattern_gen1|tackle_start_x [7] $ (!\ctr1|hcount [7]))) ) )

	.dataa(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datab(!\pattern_gen1|tackle_start_x [7]),
	.datac(!\ctr1|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|tackle_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~17 .extended_lut = "off";
defparam \pattern_gen1|always0~17 .lut_mask = 64'h1414141482828282;
defparam \pattern_gen1|always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N39
cyclonev_lcell_comb \pattern_gen1|always0~18 (
// Equation(s):
// \pattern_gen1|always0~18_combout  = ( \pattern_gen1|tackle_start_x [6] & ( (\pattern_gen1|tackle_start_x [7] & !\ctr1|hcount [7]) ) ) # ( !\pattern_gen1|tackle_start_x [6] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [7]) # 
// (!\ctr1|hcount [7]))) # (\ctr1|hcount[6]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [7] & !\ctr1|hcount [7])) ) )

	.dataa(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [7]),
	.datad(!\ctr1|hcount [7]),
	.datae(gnd),
	.dataf(!\pattern_gen1|tackle_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~18 .extended_lut = "off";
defparam \pattern_gen1|always0~18 .lut_mask = 64'hFAA0FAA00F000F00;
defparam \pattern_gen1|always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N24
cyclonev_lcell_comb \pattern_gen1|LessThan13~0 (
// Equation(s):
// \pattern_gen1|LessThan13~0_combout  = ( \ctr1|hcount [2] & ( \pattern_gen1|tackle_start_x[2]~DUPLICATE_q  & ( (!\ctr1|hcount [3] & (((\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  & !\ctr1|hcount [1])) # (\pattern_gen1|tackle_start_x [3]))) # (\ctr1|hcount 
// [3] & (\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  & (!\ctr1|hcount [1] & \pattern_gen1|tackle_start_x [3]))) ) ) ) # ( !\ctr1|hcount [2] & ( \pattern_gen1|tackle_start_x[2]~DUPLICATE_q  & ( (!\ctr1|hcount [3]) # (\pattern_gen1|tackle_start_x [3]) ) ) ) 
// # ( \ctr1|hcount [2] & ( !\pattern_gen1|tackle_start_x[2]~DUPLICATE_q  & ( (!\ctr1|hcount [3] & \pattern_gen1|tackle_start_x [3]) ) ) ) # ( !\ctr1|hcount [2] & ( !\pattern_gen1|tackle_start_x[2]~DUPLICATE_q  & ( (!\ctr1|hcount [3] & 
// (((\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  & !\ctr1|hcount [1])) # (\pattern_gen1|tackle_start_x [3]))) # (\ctr1|hcount [3] & (\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  & (!\ctr1|hcount [1] & \pattern_gen1|tackle_start_x [3]))) ) ) )

	.dataa(!\pattern_gen1|tackle_start_x[1]~DUPLICATE_q ),
	.datab(!\ctr1|hcount [1]),
	.datac(!\ctr1|hcount [3]),
	.datad(!\pattern_gen1|tackle_start_x [3]),
	.datae(!\ctr1|hcount [2]),
	.dataf(!\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan13~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan13~0 .lut_mask = 64'h40F400F0F0FF40F4;
defparam \pattern_gen1|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N42
cyclonev_lcell_comb \pattern_gen1|always0~19 (
// Equation(s):
// \pattern_gen1|always0~19_combout  = ( \pattern_gen1|LessThan13~0_combout  & ( (!\pattern_gen1|always0~18_combout  & ((!\pattern_gen1|always0~17_combout ) # ((!\pattern_gen1|LessThan13~2_combout  & !\pattern_gen1|LessThan13~1_combout )))) ) ) # ( 
// !\pattern_gen1|LessThan13~0_combout  & ( (!\pattern_gen1|always0~18_combout  & ((!\pattern_gen1|LessThan13~2_combout ) # (!\pattern_gen1|always0~17_combout ))) ) )

	.dataa(!\pattern_gen1|LessThan13~2_combout ),
	.datab(!\pattern_gen1|LessThan13~1_combout ),
	.datac(!\pattern_gen1|always0~17_combout ),
	.datad(!\pattern_gen1|always0~18_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~19 .extended_lut = "off";
defparam \pattern_gen1|always0~19 .lut_mask = 64'hFA00FA00F800F800;
defparam \pattern_gen1|always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N30
cyclonev_lcell_comb \pattern_gen1|always0~20 (
// Equation(s):
// \pattern_gen1|always0~20_combout  = ( \pattern_gen1|tackle_start_x [7] & ( \pattern_gen1|tackle_start_x [9] & ( (\ctr1|hcount [9] & (!\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|tackle_start_x [8]))) ) ) ) # ( !\pattern_gen1|tackle_start_x [7] & ( 
// \pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [8] & (!\ctr1|hcount [9] & \pattern_gen1|tackle_start_x [6])) # (\pattern_gen1|tackle_start_x [8] & (\ctr1|hcount [9] & !\pattern_gen1|tackle_start_x 
// [6])))) # (\ctr1|hcount[8]~DUPLICATE_q  & (\ctr1|hcount [9] & (!\pattern_gen1|tackle_start_x [8] $ (\pattern_gen1|tackle_start_x [6])))) ) ) ) # ( \pattern_gen1|tackle_start_x [7] & ( !\pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount [9] & 
// (!\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|tackle_start_x [8]))) ) ) ) # ( !\pattern_gen1|tackle_start_x [7] & ( !\pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [8] & (\ctr1|hcount [9] & 
// \pattern_gen1|tackle_start_x [6])) # (\pattern_gen1|tackle_start_x [8] & (!\ctr1|hcount [9] & !\pattern_gen1|tackle_start_x [6])))) # (\ctr1|hcount[8]~DUPLICATE_q  & (!\ctr1|hcount [9] & (!\pattern_gen1|tackle_start_x [8] $ (\pattern_gen1|tackle_start_x 
// [6])))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|tackle_start_x [8]),
	.datac(!\ctr1|hcount [9]),
	.datad(!\pattern_gen1|tackle_start_x [6]),
	.datae(!\pattern_gen1|tackle_start_x [7]),
	.dataf(!\pattern_gen1|tackle_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~20 .extended_lut = "off";
defparam \pattern_gen1|always0~20 .lut_mask = 64'h6018606006810606;
defparam \pattern_gen1|always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N36
cyclonev_lcell_comb \pattern_gen1|always0~21 (
// Equation(s):
// \pattern_gen1|always0~21_combout  = ( \pattern_gen1|tackle_start_x [7] & ( \pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount [9]) # ((!\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|tackle_start_x [8])) ) ) ) # ( !\pattern_gen1|tackle_start_x [7] & ( 
// \pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount [9]) # ((!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [8]) # (\pattern_gen1|tackle_start_x [6]))) # (\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [8] & 
// \pattern_gen1|tackle_start_x [6]))) ) ) ) # ( \pattern_gen1|tackle_start_x [7] & ( !\pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [8] & !\ctr1|hcount [9])) ) ) ) # ( !\pattern_gen1|tackle_start_x [7] 
// & ( !\pattern_gen1|tackle_start_x [9] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [8]) # (\pattern_gen1|tackle_start_x [6]))) # (\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [8] & 
// \pattern_gen1|tackle_start_x [6])))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|tackle_start_x [8]),
	.datac(!\ctr1|hcount [9]),
	.datad(!\pattern_gen1|tackle_start_x [6]),
	.datae(!\pattern_gen1|tackle_start_x [7]),
	.dataf(!\pattern_gen1|tackle_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~21 .extended_lut = "off";
defparam \pattern_gen1|always0~21 .lut_mask = 64'h80E08080F8FEF8F8;
defparam \pattern_gen1|always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N48
cyclonev_lcell_comb \pattern_gen1|always0~22 (
// Equation(s):
// \pattern_gen1|always0~22_combout  = ( \pattern_gen1|tackle_start_x [6] & ( (\ctr1|hcount[6]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [7] $ (!\ctr1|hcount [7]))) ) ) # ( !\pattern_gen1|tackle_start_x [6] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & 
// (!\pattern_gen1|tackle_start_x [7] $ (!\ctr1|hcount [7]))) ) )

	.dataa(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datab(!\pattern_gen1|tackle_start_x [7]),
	.datac(!\ctr1|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|tackle_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~22 .extended_lut = "off";
defparam \pattern_gen1|always0~22 .lut_mask = 64'h2828282814141414;
defparam \pattern_gen1|always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N45
cyclonev_lcell_comb \pattern_gen1|always0~24 (
// Equation(s):
// \pattern_gen1|always0~24_combout  = ( \ctr1|hcount[8]~DUPLICATE_q  & ( (!\pattern_gen1|tackle_start_x [8] & (!\ctr1|hcount [9] $ (\pattern_gen1|tackle_start_x [9]))) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( (\pattern_gen1|tackle_start_x [8] & 
// (!\ctr1|hcount [9] $ (\pattern_gen1|tackle_start_x [9]))) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(!\pattern_gen1|tackle_start_x [8]),
	.datac(!\pattern_gen1|tackle_start_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~24 .extended_lut = "off";
defparam \pattern_gen1|always0~24 .lut_mask = 64'h2121212184848484;
defparam \pattern_gen1|always0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N51
cyclonev_lcell_comb \pattern_gen1|always0~23 (
// Equation(s):
// \pattern_gen1|always0~23_combout  = ( \pattern_gen1|tackle_start_x [6] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [7]) # (!\ctr1|hcount [7]))) # (\ctr1|hcount[6]~DUPLICATE_q  & (!\pattern_gen1|tackle_start_x [7] & !\ctr1|hcount 
// [7])) ) ) # ( !\pattern_gen1|tackle_start_x [6] & ( (!\pattern_gen1|tackle_start_x [7] & !\ctr1|hcount [7]) ) )

	.dataa(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datab(!\pattern_gen1|tackle_start_x [7]),
	.datac(!\ctr1|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|tackle_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~23 .extended_lut = "off";
defparam \pattern_gen1|always0~23 .lut_mask = 64'hC0C0C0C0E8E8E8E8;
defparam \pattern_gen1|always0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N54
cyclonev_lcell_comb \pattern_gen1|always0~25 (
// Equation(s):
// \pattern_gen1|always0~25_combout  = ( \pattern_gen1|always0~24_combout  & ( \pattern_gen1|always0~23_combout  ) ) # ( \pattern_gen1|always0~24_combout  & ( !\pattern_gen1|always0~23_combout  & ( (\pattern_gen1|always0~22_combout  & 
// (((\pattern_gen1|LessThan13~1_combout  & \pattern_gen1|LessThan13~0_combout )) # (\pattern_gen1|LessThan13~2_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan13~2_combout ),
	.datab(!\pattern_gen1|LessThan13~1_combout ),
	.datac(!\pattern_gen1|LessThan13~0_combout ),
	.datad(!\pattern_gen1|always0~22_combout ),
	.datae(!\pattern_gen1|always0~24_combout ),
	.dataf(!\pattern_gen1|always0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~25 .extended_lut = "off";
defparam \pattern_gen1|always0~25 .lut_mask = 64'h000000570000FFFF;
defparam \pattern_gen1|always0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N54
cyclonev_lcell_comb \pattern_gen1|always0~28 (
// Equation(s):
// \pattern_gen1|always0~28_combout  = ( \pattern_gen1|always0~21_combout  & ( !\pattern_gen1|always0~25_combout  & ( (\pattern_gen1|always0~27_combout  & \pattern_gen1|always0~16_combout ) ) ) ) # ( !\pattern_gen1|always0~21_combout  & ( 
// !\pattern_gen1|always0~25_combout  & ( (\pattern_gen1|always0~27_combout  & (\pattern_gen1|always0~16_combout  & (!\pattern_gen1|always0~19_combout  & \pattern_gen1|always0~20_combout ))) ) ) )

	.dataa(!\pattern_gen1|always0~27_combout ),
	.datab(!\pattern_gen1|always0~16_combout ),
	.datac(!\pattern_gen1|always0~19_combout ),
	.datad(!\pattern_gen1|always0~20_combout ),
	.datae(!\pattern_gen1|always0~21_combout ),
	.dataf(!\pattern_gen1|always0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~28 .extended_lut = "off";
defparam \pattern_gen1|always0~28 .lut_mask = 64'h0010111100000000;
defparam \pattern_gen1|always0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N30
cyclonev_lcell_comb \pattern_gen1|Add83~17 (
// Equation(s):
// \pattern_gen1|Add83~17_sumout  = SUM(( \pattern_gen1|skill_active~DUPLICATE_q  ) + ( \pattern_gen1|flame_start_x [1] ) + ( !VCC ))
// \pattern_gen1|Add83~18  = CARRY(( \pattern_gen1|skill_active~DUPLICATE_q  ) + ( \pattern_gen1|flame_start_x [1] ) + ( !VCC ))

	.dataa(!\pattern_gen1|flame_start_x [1]),
	.datab(gnd),
	.datac(!\pattern_gen1|skill_active~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~17_sumout ),
	.cout(\pattern_gen1|Add83~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~17 .extended_lut = "off";
defparam \pattern_gen1|Add83~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add83~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N42
cyclonev_lcell_comb \pattern_gen1|flame_start_x[3]~0 (
// Equation(s):
// \pattern_gen1|flame_start_x[3]~0_combout  = ( \pattern_gen1|skill_active~q  & ( \pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|Equal5~0_combout  & \pattern_gen1|Equal6~1_combout ) ) ) ) # ( !\pattern_gen1|skill_active~q  & ( 
// \pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|Equal5~0_combout  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Equal6~1_combout )) ) ) ) # ( \pattern_gen1|skill_active~q  & ( !\pattern_gen1|cur_state.ATTACK3~q  & ( 
// (!\pattern_gen1|cur_state.ATTACK4~q  & (((!\pattern_gen1|cur_state.STATIC~q )))) # (\pattern_gen1|cur_state.ATTACK4~q  & (!\pattern_gen1|Equal5~0_combout  & ((\pattern_gen1|Equal6~1_combout )))) ) ) ) # ( !\pattern_gen1|skill_active~q  & ( 
// !\pattern_gen1|cur_state.ATTACK3~q  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|cur_state.STATIC~q ) ) ) )

	.dataa(!\pattern_gen1|Equal5~0_combout ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|cur_state.STATIC~q ),
	.datad(!\pattern_gen1|Equal6~1_combout ),
	.datae(!\pattern_gen1|skill_active~q ),
	.dataf(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flame_start_x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[3]~0 .extended_lut = "off";
defparam \pattern_gen1|flame_start_x[3]~0 .lut_mask = 64'hC0C0C0E2008800AA;
defparam \pattern_gen1|flame_start_x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y69_N8
dffeas \pattern_gen1|flame_start_x[1]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N30
cyclonev_lcell_comb \pattern_gen1|Add89~17 (
// Equation(s):
// \pattern_gen1|Add89~17_sumout  = SUM(( \pattern_gen1|flame_start_x[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add89~18  = CARRY(( \pattern_gen1|flame_start_x[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~17_sumout ),
	.cout(\pattern_gen1|Add89~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~17 .extended_lut = "off";
defparam \pattern_gen1|Add89~17 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add89~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Selector62~0 (
// Equation(s):
// \pattern_gen1|Selector62~0_combout  = ( \pattern_gen1|Add89~17_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~17_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add89~17_sumout  & ( 
// (\pattern_gen1|cur_state.ATTACK3~q  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Add83~17_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|Add83~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add89~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector62~0 .extended_lut = "off";
defparam \pattern_gen1|Selector62~0 .lut_mask = 64'h0404040437373737;
defparam \pattern_gen1|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y69_N7
dffeas \pattern_gen1|flame_start_x[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[1] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N33
cyclonev_lcell_comb \pattern_gen1|Add83~13 (
// Equation(s):
// \pattern_gen1|Add83~13_sumout  = SUM(( \pattern_gen1|flame_start_x [2] ) + ( GND ) + ( \pattern_gen1|Add83~18  ))
// \pattern_gen1|Add83~14  = CARRY(( \pattern_gen1|flame_start_x [2] ) + ( GND ) + ( \pattern_gen1|Add83~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~13_sumout ),
	.cout(\pattern_gen1|Add83~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~13 .extended_lut = "off";
defparam \pattern_gen1|Add83~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add83~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y69_N5
dffeas \pattern_gen1|flame_start_x[2]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N33
cyclonev_lcell_comb \pattern_gen1|Add89~13 (
// Equation(s):
// \pattern_gen1|Add89~13_sumout  = SUM(( \pattern_gen1|flame_start_x[2]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add89~18  ))
// \pattern_gen1|Add89~14  = CARRY(( \pattern_gen1|flame_start_x[2]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add89~18  ))

	.dataa(!\pattern_gen1|flame_start_x[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~13_sumout ),
	.cout(\pattern_gen1|Add89~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~13 .extended_lut = "off";
defparam \pattern_gen1|Add89~13 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add89~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Selector61~0 (
// Equation(s):
// \pattern_gen1|Selector61~0_combout  = ( \pattern_gen1|Add89~13_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~13_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add89~13_sumout  & ( 
// (\pattern_gen1|cur_state.ATTACK3~q  & (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|Add83~13_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datad(!\pattern_gen1|Add83~13_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add89~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector61~0 .extended_lut = "off";
defparam \pattern_gen1|Selector61~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \pattern_gen1|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y69_N4
dffeas \pattern_gen1|flame_start_x[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[2] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N36
cyclonev_lcell_comb \pattern_gen1|Add83~9 (
// Equation(s):
// \pattern_gen1|Add83~9_sumout  = SUM(( \pattern_gen1|flame_start_x [3] ) + ( GND ) + ( \pattern_gen1|Add83~14  ))
// \pattern_gen1|Add83~10  = CARRY(( \pattern_gen1|flame_start_x [3] ) + ( GND ) + ( \pattern_gen1|Add83~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~9_sumout ),
	.cout(\pattern_gen1|Add83~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~9 .extended_lut = "off";
defparam \pattern_gen1|Add83~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add83~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N36
cyclonev_lcell_comb \pattern_gen1|Add89~9 (
// Equation(s):
// \pattern_gen1|Add89~9_sumout  = SUM(( \pattern_gen1|flame_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add89~14  ))
// \pattern_gen1|Add89~10  = CARRY(( \pattern_gen1|flame_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add89~14  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~9_sumout ),
	.cout(\pattern_gen1|Add89~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~9 .extended_lut = "off";
defparam \pattern_gen1|Add89~9 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add89~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Selector60~0 (
// Equation(s):
// \pattern_gen1|Selector60~0_combout  = ( \pattern_gen1|Add89~9_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~9_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add89~9_sumout  & ( 
// (!\pattern_gen1|cur_state.ATTACK4~q  & (\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~9_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add83~9_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add89~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector60~0 .extended_lut = "off";
defparam \pattern_gen1|Selector60~0 .lut_mask = 64'h0022002255775577;
defparam \pattern_gen1|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N10
dffeas \pattern_gen1|flame_start_x[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[3] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N39
cyclonev_lcell_comb \pattern_gen1|Add89~25 (
// Equation(s):
// \pattern_gen1|Add89~25_sumout  = SUM(( !\pattern_gen1|flame_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add89~10  ))
// \pattern_gen1|Add89~26  = CARRY(( !\pattern_gen1|flame_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add89~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~25_sumout ),
	.cout(\pattern_gen1|Add89~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~25 .extended_lut = "off";
defparam \pattern_gen1|Add89~25 .lut_mask = 64'h000000000000F0F0;
defparam \pattern_gen1|Add89~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N39
cyclonev_lcell_comb \pattern_gen1|Add83~25 (
// Equation(s):
// \pattern_gen1|Add83~25_sumout  = SUM(( !\pattern_gen1|flame_start_x [4] ) + ( GND ) + ( \pattern_gen1|Add83~10  ))
// \pattern_gen1|Add83~26  = CARRY(( !\pattern_gen1|flame_start_x [4] ) + ( GND ) + ( \pattern_gen1|Add83~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~25_sumout ),
	.cout(\pattern_gen1|Add83~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~25 .extended_lut = "off";
defparam \pattern_gen1|Add83~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add83~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N24
cyclonev_lcell_comb \pattern_gen1|Selector59~0 (
// Equation(s):
// \pattern_gen1|Selector59~0_combout  = ( \pattern_gen1|Add83~25_sumout  & ( (\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|Add89~25_sumout ) ) ) # ( !\pattern_gen1|Add83~25_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & 
// (\pattern_gen1|cur_state.ATTACK3~q )) # (\pattern_gen1|cur_state.ATTACK4~q  & ((!\pattern_gen1|Add89~25_sumout ))) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datac(!\pattern_gen1|Add89~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add83~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector59~0 .extended_lut = "off";
defparam \pattern_gen1|Selector59~0 .lut_mask = 64'h7272727250505050;
defparam \pattern_gen1|Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N25
dffeas \pattern_gen1|flame_start_x[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[4] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N42
cyclonev_lcell_comb \pattern_gen1|Add89~21 (
// Equation(s):
// \pattern_gen1|Add89~21_sumout  = SUM(( \pattern_gen1|flame_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add89~26  ))
// \pattern_gen1|Add89~22  = CARRY(( \pattern_gen1|flame_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add89~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~21_sumout ),
	.cout(\pattern_gen1|Add89~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~21 .extended_lut = "off";
defparam \pattern_gen1|Add89~21 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add89~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N42
cyclonev_lcell_comb \pattern_gen1|Add83~21 (
// Equation(s):
// \pattern_gen1|Add83~21_sumout  = SUM(( \pattern_gen1|flame_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add83~26  ))
// \pattern_gen1|Add83~22  = CARRY(( \pattern_gen1|flame_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add83~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~21_sumout ),
	.cout(\pattern_gen1|Add83~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~21 .extended_lut = "off";
defparam \pattern_gen1|Add83~21 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add83~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N21
cyclonev_lcell_comb \pattern_gen1|Selector58~0 (
// Equation(s):
// \pattern_gen1|Selector58~0_combout  = ( \pattern_gen1|Add89~21_sumout  & ( \pattern_gen1|Add83~21_sumout  & ( (\pattern_gen1|cur_state.ATTACK3~q ) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) ) # ( !\pattern_gen1|Add89~21_sumout  & ( 
// \pattern_gen1|Add83~21_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & \pattern_gen1|cur_state.ATTACK3~q ) ) ) ) # ( \pattern_gen1|Add89~21_sumout  & ( !\pattern_gen1|Add83~21_sumout  & ( \pattern_gen1|cur_state.ATTACK4~q  ) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|Add89~21_sumout ),
	.dataf(!\pattern_gen1|Add83~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector58~0 .extended_lut = "off";
defparam \pattern_gen1|Selector58~0 .lut_mask = 64'h0000555522227777;
defparam \pattern_gen1|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N22
dffeas \pattern_gen1|flame_start_x[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[5] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N45
cyclonev_lcell_comb \pattern_gen1|Add83~33 (
// Equation(s):
// \pattern_gen1|Add83~33_sumout  = SUM(( \pattern_gen1|flame_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add83~22  ))
// \pattern_gen1|Add83~34  = CARRY(( \pattern_gen1|flame_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add83~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~33_sumout ),
	.cout(\pattern_gen1|Add83~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~33 .extended_lut = "off";
defparam \pattern_gen1|Add83~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add83~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N45
cyclonev_lcell_comb \pattern_gen1|Add89~33 (
// Equation(s):
// \pattern_gen1|Add89~33_sumout  = SUM(( \pattern_gen1|flame_start_x [6] ) + ( VCC ) + ( \pattern_gen1|Add89~22  ))
// \pattern_gen1|Add89~34  = CARRY(( \pattern_gen1|flame_start_x [6] ) + ( VCC ) + ( \pattern_gen1|Add89~22  ))

	.dataa(!\pattern_gen1|flame_start_x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~33_sumout ),
	.cout(\pattern_gen1|Add89~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~33 .extended_lut = "off";
defparam \pattern_gen1|Add89~33 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add89~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N27
cyclonev_lcell_comb \pattern_gen1|Selector57~0 (
// Equation(s):
// \pattern_gen1|Selector57~0_combout  = ( \pattern_gen1|Add89~33_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~33_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add89~33_sumout  & ( 
// (!\pattern_gen1|cur_state.ATTACK4~q  & (\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~33_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datac(!\pattern_gen1|Add83~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add89~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector57~0 .extended_lut = "off";
defparam \pattern_gen1|Selector57~0 .lut_mask = 64'h0202020257575757;
defparam \pattern_gen1|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N28
dffeas \pattern_gen1|flame_start_x[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[6] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N48
cyclonev_lcell_comb \pattern_gen1|Add89~29 (
// Equation(s):
// \pattern_gen1|Add89~29_sumout  = SUM(( !\pattern_gen1|flame_start_x [7] ) + ( VCC ) + ( \pattern_gen1|Add89~34  ))
// \pattern_gen1|Add89~30  = CARRY(( !\pattern_gen1|flame_start_x [7] ) + ( VCC ) + ( \pattern_gen1|Add89~34  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~29_sumout ),
	.cout(\pattern_gen1|Add89~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~29 .extended_lut = "off";
defparam \pattern_gen1|Add89~29 .lut_mask = 64'h000000000000CCCC;
defparam \pattern_gen1|Add89~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N48
cyclonev_lcell_comb \pattern_gen1|Add83~29 (
// Equation(s):
// \pattern_gen1|Add83~29_sumout  = SUM(( !\pattern_gen1|flame_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add83~34  ))
// \pattern_gen1|Add83~30  = CARRY(( !\pattern_gen1|flame_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add83~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~29_sumout ),
	.cout(\pattern_gen1|Add83~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~29 .extended_lut = "off";
defparam \pattern_gen1|Add83~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add83~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Selector56~0 (
// Equation(s):
// \pattern_gen1|Selector56~0_combout  = ( \pattern_gen1|Add83~29_sumout  & ( (\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|Add89~29_sumout ) ) ) # ( !\pattern_gen1|Add83~29_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & 
// (\pattern_gen1|cur_state.ATTACK3~q )) # (\pattern_gen1|cur_state.ATTACK4~q  & ((!\pattern_gen1|Add89~29_sumout ))) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add89~29_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add83~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector56~0 .extended_lut = "off";
defparam \pattern_gen1|Selector56~0 .lut_mask = 64'h7722772255005500;
defparam \pattern_gen1|Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N1
dffeas \pattern_gen1|flame_start_x[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[7] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N51
cyclonev_lcell_comb \pattern_gen1|Add89~5 (
// Equation(s):
// \pattern_gen1|Add89~5_sumout  = SUM(( !\pattern_gen1|flame_start_x [8] ) + ( VCC ) + ( \pattern_gen1|Add89~30  ))
// \pattern_gen1|Add89~6  = CARRY(( !\pattern_gen1|flame_start_x [8] ) + ( VCC ) + ( \pattern_gen1|Add89~30  ))

	.dataa(!\pattern_gen1|flame_start_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~5_sumout ),
	.cout(\pattern_gen1|Add89~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~5 .extended_lut = "off";
defparam \pattern_gen1|Add89~5 .lut_mask = 64'h000000000000AAAA;
defparam \pattern_gen1|Add89~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N51
cyclonev_lcell_comb \pattern_gen1|Add83~5 (
// Equation(s):
// \pattern_gen1|Add83~5_sumout  = SUM(( !\pattern_gen1|flame_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add83~30  ))
// \pattern_gen1|Add83~6  = CARRY(( !\pattern_gen1|flame_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add83~30  ))

	.dataa(!\pattern_gen1|flame_start_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~5_sumout ),
	.cout(\pattern_gen1|Add83~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~5 .extended_lut = "off";
defparam \pattern_gen1|Add83~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \pattern_gen1|Add83~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Selector55~0 (
// Equation(s):
// \pattern_gen1|Selector55~0_combout  = ( \pattern_gen1|Add83~5_sumout  & ( (\pattern_gen1|cur_state.ATTACK4~q  & !\pattern_gen1|Add89~5_sumout ) ) ) # ( !\pattern_gen1|Add83~5_sumout  & ( (!\pattern_gen1|cur_state.ATTACK4~q  & 
// (\pattern_gen1|cur_state.ATTACK3~q )) # (\pattern_gen1|cur_state.ATTACK4~q  & ((!\pattern_gen1|Add89~5_sumout ))) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datac(!\pattern_gen1|Add89~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add83~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector55~0 .extended_lut = "off";
defparam \pattern_gen1|Selector55~0 .lut_mask = 64'h7272727250505050;
defparam \pattern_gen1|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N7
dffeas \pattern_gen1|flame_start_x[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[8] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N12
cyclonev_lcell_comb \pattern_gen1|LessThan8~1 (
// Equation(s):
// \pattern_gen1|LessThan8~1_combout  = ( \pattern_gen1|flame_start_x [8] & ( !\ctr1|hcount[8]~DUPLICATE_q  ) ) # ( !\pattern_gen1|flame_start_x [8] & ( \ctr1|hcount[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pattern_gen1|flame_start_x [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan8~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan8~1 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \pattern_gen1|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \pattern_gen1|always0~31 (
// Equation(s):
// \pattern_gen1|always0~31_combout  = ( \pattern_gen1|flame_start_x [6] & ( (!\pattern_gen1|flame_start_x [7] & ((!\ctr1|hcount [7]) # (!\ctr1|hcount[6]~DUPLICATE_q ))) # (\pattern_gen1|flame_start_x [7] & (!\ctr1|hcount [7] & !\ctr1|hcount[6]~DUPLICATE_q 
// )) ) ) # ( !\pattern_gen1|flame_start_x [6] & ( (!\pattern_gen1|flame_start_x [7] & !\ctr1|hcount [7]) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~31 .extended_lut = "off";
defparam \pattern_gen1|always0~31 .lut_mask = 64'hC0C0C0C0FCC0FCC0;
defparam \pattern_gen1|always0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N12
cyclonev_lcell_comb \pattern_gen1|LessThan9~0 (
// Equation(s):
// \pattern_gen1|LessThan9~0_combout  = ( \pattern_gen1|flame_start_x[2]~DUPLICATE_q  & ( \pattern_gen1|flame_start_x [3] & ( (!\ctr1|hcount [2]) # ((!\ctr1|hcount [3]) # ((!\ctr1|hcount [1] & \pattern_gen1|flame_start_x[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\pattern_gen1|flame_start_x[2]~DUPLICATE_q  & ( \pattern_gen1|flame_start_x [3] & ( (!\ctr1|hcount [3]) # ((!\ctr1|hcount [1] & (!\ctr1|hcount [2] & \pattern_gen1|flame_start_x[1]~DUPLICATE_q ))) ) ) ) # ( \pattern_gen1|flame_start_x[2]~DUPLICATE_q  & ( 
// !\pattern_gen1|flame_start_x [3] & ( (!\ctr1|hcount [3] & ((!\ctr1|hcount [2]) # ((!\ctr1|hcount [1] & \pattern_gen1|flame_start_x[1]~DUPLICATE_q )))) ) ) ) # ( !\pattern_gen1|flame_start_x[2]~DUPLICATE_q  & ( !\pattern_gen1|flame_start_x [3] & ( 
// (!\ctr1|hcount [1] & (!\ctr1|hcount [2] & (!\ctr1|hcount [3] & \pattern_gen1|flame_start_x[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\ctr1|hcount [1]),
	.datab(!\ctr1|hcount [2]),
	.datac(!\ctr1|hcount [3]),
	.datad(!\pattern_gen1|flame_start_x[1]~DUPLICATE_q ),
	.datae(!\pattern_gen1|flame_start_x[2]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|flame_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan9~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan9~0 .lut_mask = 64'h0080C0E0F0F8FCFE;
defparam \pattern_gen1|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N9
cyclonev_lcell_comb \pattern_gen1|LessThan9~1 (
// Equation(s):
// \pattern_gen1|LessThan9~1_combout  = ( \ctr1|hcount [4] & ( (!\pattern_gen1|flame_start_x [4] & (!\pattern_gen1|flame_start_x [5] $ (\ctr1|hcount [5]))) ) ) # ( !\ctr1|hcount [4] & ( (\pattern_gen1|flame_start_x [4] & (!\pattern_gen1|flame_start_x [5] $ 
// (\ctr1|hcount [5]))) ) )

	.dataa(!\pattern_gen1|flame_start_x [5]),
	.datab(!\ctr1|hcount [5]),
	.datac(!\pattern_gen1|flame_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan9~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan9~1 .lut_mask = 64'h0909090990909090;
defparam \pattern_gen1|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N45
cyclonev_lcell_comb \pattern_gen1|always0~30 (
// Equation(s):
// \pattern_gen1|always0~30_combout  = ( \pattern_gen1|flame_start_x [6] & ( (\ctr1|hcount[6]~DUPLICATE_q  & (!\ctr1|hcount [7] $ (!\pattern_gen1|flame_start_x [7]))) ) ) # ( !\pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & 
// (!\ctr1|hcount [7] $ (!\pattern_gen1|flame_start_x [7]))) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~30 .extended_lut = "off";
defparam \pattern_gen1|always0~30 .lut_mask = 64'h6060606006060606;
defparam \pattern_gen1|always0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N6
cyclonev_lcell_comb \pattern_gen1|LessThan9~2 (
// Equation(s):
// \pattern_gen1|LessThan9~2_combout  = ( \ctr1|hcount [4] & ( (!\ctr1|hcount [5] & \pattern_gen1|flame_start_x [5]) ) ) # ( !\ctr1|hcount [4] & ( (!\ctr1|hcount [5] & ((!\pattern_gen1|flame_start_x [4]) # (\pattern_gen1|flame_start_x [5]))) # (\ctr1|hcount 
// [5] & (\pattern_gen1|flame_start_x [5] & !\pattern_gen1|flame_start_x [4])) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [5]),
	.datac(!\pattern_gen1|flame_start_x [5]),
	.datad(!\pattern_gen1|flame_start_x [4]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan9~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan9~2 .lut_mask = 64'hCF0CCF0C0C0C0C0C;
defparam \pattern_gen1|LessThan9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N18
cyclonev_lcell_comb \pattern_gen1|always0~32 (
// Equation(s):
// \pattern_gen1|always0~32_combout  = ( \pattern_gen1|always0~30_combout  & ( \pattern_gen1|LessThan9~2_combout  & ( \pattern_gen1|LessThan8~1_combout  ) ) ) # ( !\pattern_gen1|always0~30_combout  & ( \pattern_gen1|LessThan9~2_combout  & ( 
// (\pattern_gen1|LessThan8~1_combout  & \pattern_gen1|always0~31_combout ) ) ) ) # ( \pattern_gen1|always0~30_combout  & ( !\pattern_gen1|LessThan9~2_combout  & ( (\pattern_gen1|LessThan8~1_combout  & (((\pattern_gen1|LessThan9~0_combout  & 
// \pattern_gen1|LessThan9~1_combout )) # (\pattern_gen1|always0~31_combout ))) ) ) ) # ( !\pattern_gen1|always0~30_combout  & ( !\pattern_gen1|LessThan9~2_combout  & ( (\pattern_gen1|LessThan8~1_combout  & \pattern_gen1|always0~31_combout ) ) ) )

	.dataa(!\pattern_gen1|LessThan8~1_combout ),
	.datab(!\pattern_gen1|always0~31_combout ),
	.datac(!\pattern_gen1|LessThan9~0_combout ),
	.datad(!\pattern_gen1|LessThan9~1_combout ),
	.datae(!\pattern_gen1|always0~30_combout ),
	.dataf(!\pattern_gen1|LessThan9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~32 .extended_lut = "off";
defparam \pattern_gen1|always0~32 .lut_mask = 64'h1111111511115555;
defparam \pattern_gen1|always0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N54
cyclonev_lcell_comb \pattern_gen1|Add83~1 (
// Equation(s):
// \pattern_gen1|Add83~1_sumout  = SUM(( \pattern_gen1|flame_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add83~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add83~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add83~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add83~1 .extended_lut = "off";
defparam \pattern_gen1|Add83~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add83~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N54
cyclonev_lcell_comb \pattern_gen1|Add89~1 (
// Equation(s):
// \pattern_gen1|Add89~1_sumout  = SUM(( \pattern_gen1|flame_start_x [9] ) + ( VCC ) + ( \pattern_gen1|Add89~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flame_start_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add89~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add89~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add89~1 .extended_lut = "off";
defparam \pattern_gen1|Add89~1 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add89~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Selector54~0 (
// Equation(s):
// \pattern_gen1|Selector54~0_combout  = ( \pattern_gen1|Add89~1_sumout  & ( ((\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~1_sumout )) # (\pattern_gen1|cur_state.ATTACK4~q ) ) ) # ( !\pattern_gen1|Add89~1_sumout  & ( 
// (!\pattern_gen1|cur_state.ATTACK4~q  & (\pattern_gen1|cur_state.ATTACK3~q  & \pattern_gen1|Add83~1_sumout )) ) )

	.dataa(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK3~q ),
	.datad(!\pattern_gen1|Add83~1_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add89~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector54~0 .extended_lut = "off";
defparam \pattern_gen1|Selector54~0 .lut_mask = 64'h000A000A555F555F;
defparam \pattern_gen1|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y69_N4
dffeas \pattern_gen1|flame_start_x[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flame_start_x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_start_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_start_x[9] .is_wysiwyg = "true";
defparam \pattern_gen1|flame_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N12
cyclonev_lcell_comb \pattern_gen1|always0~37 (
// Equation(s):
// \pattern_gen1|always0~37_combout  = ( \ctr1|hcount[8]~DUPLICATE_q  & ( \pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [9] & (((!\pattern_gen1|flame_start_x [7] & !\pattern_gen1|flame_start_x [8])) # (\pattern_gen1|flame_start_x [9]))) # (\ctr1|hcount 
// [9] & (!\pattern_gen1|flame_start_x [7] & (!\pattern_gen1|flame_start_x [8] & \pattern_gen1|flame_start_x [9]))) ) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( \pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [9] & ((!\pattern_gen1|flame_start_x [7]) # 
// ((!\pattern_gen1|flame_start_x [8]) # (\pattern_gen1|flame_start_x [9])))) # (\ctr1|hcount [9] & (\pattern_gen1|flame_start_x [9] & ((!\pattern_gen1|flame_start_x [7]) # (!\pattern_gen1|flame_start_x [8])))) ) ) ) # ( \ctr1|hcount[8]~DUPLICATE_q  & ( 
// !\pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [9] & \pattern_gen1|flame_start_x [9]) ) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [9] & ((!\pattern_gen1|flame_start_x [8]) # 
// (\pattern_gen1|flame_start_x [9]))) # (\ctr1|hcount [9] & (!\pattern_gen1|flame_start_x [8] & \pattern_gen1|flame_start_x [9])) ) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\pattern_gen1|flame_start_x [8]),
	.datad(!\pattern_gen1|flame_start_x [9]),
	.datae(!\ctr1|hcount[8]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|flame_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~37 .extended_lut = "off";
defparam \pattern_gen1|always0~37 .lut_mask = 64'hA0FA00AAA8FE80EA;
defparam \pattern_gen1|always0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N0
cyclonev_lcell_comb \pattern_gen1|always0~13 (
// Equation(s):
// \pattern_gen1|always0~13_combout  = ( !\ctr1|vcount [9] & ( (\ctr1|vcount [6] & (\ctr1|vcount [5] & (\ctr1|vcount [8] & !\ctr1|vcount [7]))) ) )

	.dataa(!\ctr1|vcount [6]),
	.datab(!\ctr1|vcount [5]),
	.datac(!\ctr1|vcount [8]),
	.datad(!\ctr1|vcount [7]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~13 .extended_lut = "off";
defparam \pattern_gen1|always0~13 .lut_mask = 64'h0100010000000000;
defparam \pattern_gen1|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N33
cyclonev_lcell_comb \pattern_gen1|always0~38 (
// Equation(s):
// \pattern_gen1|always0~38_combout  = ( \pattern_gen1|flame_start_x [9] & ( (\ctr1|hcount [9] & (\pattern_gen1|always0~13_combout  & ((\ctr1|vcount[4]~DUPLICATE_q ) # (\ctr1|vcount [3])))) ) ) # ( !\pattern_gen1|flame_start_x [9] & ( 
// (\pattern_gen1|always0~13_combout  & ((\ctr1|vcount[4]~DUPLICATE_q ) # (\ctr1|vcount [3]))) ) )

	.dataa(!\ctr1|vcount [3]),
	.datab(!\ctr1|hcount [9]),
	.datac(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datad(!\pattern_gen1|always0~13_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~38 .extended_lut = "off";
defparam \pattern_gen1|always0~38 .lut_mask = 64'h005F005F00130013;
defparam \pattern_gen1|always0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N30
cyclonev_lcell_comb \pattern_gen1|LessThan8~0 (
// Equation(s):
// \pattern_gen1|LessThan8~0_combout  = ( \pattern_gen1|flame_start_x [9] & ( !\ctr1|hcount [9] ) ) # ( !\pattern_gen1|flame_start_x [9] & ( \ctr1|hcount [9] ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan8~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan8~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \pattern_gen1|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \pattern_gen1|always0~35 (
// Equation(s):
// \pattern_gen1|always0~35_combout  = ( \ctr1|hcount[8]~DUPLICATE_q  & ( \pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [9] & (!\pattern_gen1|flame_start_x [9] & (!\pattern_gen1|flame_start_x [7] $ (!\pattern_gen1|flame_start_x [8])))) # (\ctr1|hcount 
// [9] & (\pattern_gen1|flame_start_x [9] & (!\pattern_gen1|flame_start_x [7] $ (!\pattern_gen1|flame_start_x [8])))) ) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( \pattern_gen1|flame_start_x [6] & ( (!\pattern_gen1|flame_start_x [7] & 
// (!\pattern_gen1|flame_start_x [8] & (!\ctr1|hcount [9] $ (!\pattern_gen1|flame_start_x [9])))) # (\pattern_gen1|flame_start_x [7] & (\pattern_gen1|flame_start_x [8] & (!\ctr1|hcount [9] $ (\pattern_gen1|flame_start_x [9])))) ) ) ) # ( 
// \ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|flame_start_x [6] & ( (!\pattern_gen1|flame_start_x [8] & (!\ctr1|hcount [9] $ (\pattern_gen1|flame_start_x [9]))) ) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|flame_start_x [6] & ( 
// (\pattern_gen1|flame_start_x [8] & (!\ctr1|hcount [9] $ (\pattern_gen1|flame_start_x [9]))) ) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\pattern_gen1|flame_start_x [8]),
	.datad(!\pattern_gen1|flame_start_x [9]),
	.datae(!\ctr1|hcount[8]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|flame_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~35 .extended_lut = "off";
defparam \pattern_gen1|always0~35 .lut_mask = 64'h0A05A05042812814;
defparam \pattern_gen1|always0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N57
cyclonev_lcell_comb \pattern_gen1|always0~34 (
// Equation(s):
// \pattern_gen1|always0~34_combout  = ( \pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [7] & \pattern_gen1|flame_start_x [7]) ) ) # ( !\pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount [7] & ((!\pattern_gen1|flame_start_x [7]) # 
// (!\ctr1|hcount[6]~DUPLICATE_q ))) # (\ctr1|hcount [7] & (!\pattern_gen1|flame_start_x [7] & !\ctr1|hcount[6]~DUPLICATE_q )) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~34 .extended_lut = "off";
defparam \pattern_gen1|always0~34 .lut_mask = 64'hE8E8E8E822222222;
defparam \pattern_gen1|always0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N54
cyclonev_lcell_comb \pattern_gen1|always0~33 (
// Equation(s):
// \pattern_gen1|always0~33_combout  = ( \pattern_gen1|flame_start_x [6] & ( (!\ctr1|hcount[6]~DUPLICATE_q  & (!\pattern_gen1|flame_start_x [7] $ (\ctr1|hcount [7]))) ) ) # ( !\pattern_gen1|flame_start_x [6] & ( (\ctr1|hcount[6]~DUPLICATE_q  & 
// (!\pattern_gen1|flame_start_x [7] $ (!\ctr1|hcount [7]))) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~33 .extended_lut = "off";
defparam \pattern_gen1|always0~33 .lut_mask = 64'h003C003CC300C300;
defparam \pattern_gen1|always0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N36
cyclonev_lcell_comb \pattern_gen1|always0~36 (
// Equation(s):
// \pattern_gen1|always0~36_combout  = ( \pattern_gen1|LessThan9~0_combout  & ( \pattern_gen1|LessThan9~2_combout  & ( (\pattern_gen1|always0~35_combout  & ((\pattern_gen1|always0~33_combout ) # (\pattern_gen1|always0~34_combout ))) ) ) ) # ( 
// !\pattern_gen1|LessThan9~0_combout  & ( \pattern_gen1|LessThan9~2_combout  & ( (\pattern_gen1|always0~35_combout  & ((\pattern_gen1|always0~33_combout ) # (\pattern_gen1|always0~34_combout ))) ) ) ) # ( \pattern_gen1|LessThan9~0_combout  & ( 
// !\pattern_gen1|LessThan9~2_combout  & ( (\pattern_gen1|always0~35_combout  & (((\pattern_gen1|always0~33_combout  & \pattern_gen1|LessThan9~1_combout )) # (\pattern_gen1|always0~34_combout ))) ) ) ) # ( !\pattern_gen1|LessThan9~0_combout  & ( 
// !\pattern_gen1|LessThan9~2_combout  & ( (\pattern_gen1|always0~35_combout  & \pattern_gen1|always0~34_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~35_combout ),
	.datab(!\pattern_gen1|always0~34_combout ),
	.datac(!\pattern_gen1|always0~33_combout ),
	.datad(!\pattern_gen1|LessThan9~1_combout ),
	.datae(!\pattern_gen1|LessThan9~0_combout ),
	.dataf(!\pattern_gen1|LessThan9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~36 .extended_lut = "off";
defparam \pattern_gen1|always0~36 .lut_mask = 64'h1111111515151515;
defparam \pattern_gen1|always0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N45
cyclonev_lcell_comb \pattern_gen1|always0~29 (
// Equation(s):
// \pattern_gen1|always0~29_combout  = ( !\pattern_gen1|flame_start_x [8] & ( !\ctr1|hcount[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|flame_start_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~29 .extended_lut = "off";
defparam \pattern_gen1|always0~29 .lut_mask = 64'hF0F0F0F000000000;
defparam \pattern_gen1|always0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \pattern_gen1|always0~39 (
// Equation(s):
// \pattern_gen1|always0~39_combout  = ( \pattern_gen1|always0~36_combout  & ( \pattern_gen1|always0~29_combout  & ( (\pattern_gen1|always0~38_combout  & \pattern_gen1|LessThan8~0_combout ) ) ) ) # ( !\pattern_gen1|always0~36_combout  & ( 
// \pattern_gen1|always0~29_combout  & ( (\pattern_gen1|always0~37_combout  & (\pattern_gen1|always0~38_combout  & \pattern_gen1|LessThan8~0_combout )) ) ) ) # ( \pattern_gen1|always0~36_combout  & ( !\pattern_gen1|always0~29_combout  & ( 
// (\pattern_gen1|always0~38_combout  & ((!\pattern_gen1|always0~32_combout ) # (\pattern_gen1|LessThan8~0_combout ))) ) ) ) # ( !\pattern_gen1|always0~36_combout  & ( !\pattern_gen1|always0~29_combout  & ( (\pattern_gen1|always0~37_combout  & 
// (\pattern_gen1|always0~38_combout  & ((!\pattern_gen1|always0~32_combout ) # (\pattern_gen1|LessThan8~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~32_combout ),
	.datab(!\pattern_gen1|always0~37_combout ),
	.datac(!\pattern_gen1|always0~38_combout ),
	.datad(!\pattern_gen1|LessThan8~0_combout ),
	.datae(!\pattern_gen1|always0~36_combout ),
	.dataf(!\pattern_gen1|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~39 .extended_lut = "off";
defparam \pattern_gen1|always0~39 .lut_mask = 64'h02030A0F0003000F;
defparam \pattern_gen1|always0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N30
cyclonev_lcell_comb \pattern_gen1|red[5]~4 (
// Equation(s):
// \pattern_gen1|red[5]~4_combout  = (!\pattern_gen1|always0~28_combout  & !\pattern_gen1|always0~39_combout )

	.dataa(!\pattern_gen1|always0~28_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red[5]~4 .extended_lut = "off";
defparam \pattern_gen1|red[5]~4 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \pattern_gen1|red[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N30
cyclonev_lcell_comb \pattern_gen1|heart_count[0]~2 (
// Equation(s):
// \pattern_gen1|heart_count[0]~2_combout  = !\pattern_gen1|heart_count[1]~0_combout  $ (!\pattern_gen1|heart_count [0])

	.dataa(gnd),
	.datab(!\pattern_gen1|heart_count[1]~0_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|heart_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|heart_count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|heart_count[0]~2 .extended_lut = "off";
defparam \pattern_gen1|heart_count[0]~2 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \pattern_gen1|heart_count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N32
dffeas \pattern_gen1|heart_count[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|heart_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart_count[0] .is_wysiwyg = "true";
defparam \pattern_gen1|heart_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N33
cyclonev_lcell_comb \pattern_gen1|heart_count[1]~1 (
// Equation(s):
// \pattern_gen1|heart_count[1]~1_combout  = !\pattern_gen1|heart_count [1] $ (((!\pattern_gen1|heart_count[1]~0_combout ) # (!\pattern_gen1|heart_count [0])))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart_count[1]~0_combout ),
	.datac(!\pattern_gen1|heart_count [0]),
	.datad(!\pattern_gen1|heart_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|heart_count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|heart_count[1]~1 .extended_lut = "off";
defparam \pattern_gen1|heart_count[1]~1 .lut_mask = 64'h03FC03FC03FC03FC;
defparam \pattern_gen1|heart_count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N35
dffeas \pattern_gen1|heart_count[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|heart_count[1]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|heart_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|heart_count[1] .is_wysiwyg = "true";
defparam \pattern_gen1|heart_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N36
cyclonev_lcell_comb \pattern_gen1|Equal0~0 (
// Equation(s):
// \pattern_gen1|Equal0~0_combout  = ( \pattern_gen1|heart_count [0] & ( \pattern_gen1|heart_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Equal0~0 .extended_lut = "off";
defparam \pattern_gen1|Equal0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \pattern_gen1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N30
cyclonev_lcell_comb \pattern_gen1|Add78~5 (
// Equation(s):
// \pattern_gen1|Add78~5_sumout  = SUM(( !\pattern_gen1|flameat_start_y [2] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add78~6  = CARRY(( !\pattern_gen1|flameat_start_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~5_sumout ),
	.cout(\pattern_gen1|Add78~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~5 .extended_lut = "off";
defparam \pattern_gen1|Add78~5 .lut_mask = 64'h000000000000CCCC;
defparam \pattern_gen1|Add78~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N51
cyclonev_lcell_comb \pattern_gen1|Selector78~0 (
// Equation(s):
// \pattern_gen1|Selector78~0_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Add78~5_sumout  ) )

	.dataa(!\pattern_gen1|Add78~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector78~0 .extended_lut = "off";
defparam \pattern_gen1|Selector78~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \pattern_gen1|Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N12
cyclonev_lcell_comb \pattern_gen1|flameat_start_x[5]~0 (
// Equation(s):
// \pattern_gen1|flameat_start_x[5]~0_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( \pattern_gen1|Equal4~0_combout  & ( (\pattern_gen1|Equal4~1_combout  & (\pattern_gen1|Equal4~2_combout  & ((\pattern_gen1|cur_state.SKILL2~q ) # 
// (\pattern_gen1|cur_state.SKILL3~q )))) ) ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( \pattern_gen1|Equal4~0_combout  & ( (!\pattern_gen1|Equal4~1_combout  & (!\pattern_gen1|cur_state.SKILL3~q  & (!\pattern_gen1|cur_state.SKILL2~q ))) # 
// (\pattern_gen1|Equal4~1_combout  & (((!\pattern_gen1|cur_state.SKILL3~q  & !\pattern_gen1|cur_state.SKILL2~q )) # (\pattern_gen1|Equal4~2_combout ))) ) ) ) # ( !\pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Equal4~0_combout  & ( 
// (!\pattern_gen1|cur_state.SKILL3~q  & !\pattern_gen1|cur_state.SKILL2~q ) ) ) )

	.dataa(!\pattern_gen1|Equal4~1_combout ),
	.datab(!\pattern_gen1|cur_state.SKILL3~q ),
	.datac(!\pattern_gen1|cur_state.SKILL2~q ),
	.datad(!\pattern_gen1|Equal4~2_combout ),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(!\pattern_gen1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[5]~0 .extended_lut = "off";
defparam \pattern_gen1|flameat_start_x[5]~0 .lut_mask = 64'hC0C00000C0D50015;
defparam \pattern_gen1|flameat_start_x[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N52
dffeas \pattern_gen1|flameat_start_y[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[2] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N33
cyclonev_lcell_comb \pattern_gen1|Add78~1 (
// Equation(s):
// \pattern_gen1|Add78~1_sumout  = SUM(( \pattern_gen1|flameat_start_y [3] ) + ( GND ) + ( \pattern_gen1|Add78~6  ))
// \pattern_gen1|Add78~2  = CARRY(( \pattern_gen1|flameat_start_y [3] ) + ( GND ) + ( \pattern_gen1|Add78~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~1_sumout ),
	.cout(\pattern_gen1|Add78~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~1 .extended_lut = "off";
defparam \pattern_gen1|Add78~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pattern_gen1|Add78~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N34
dffeas \pattern_gen1|flameat_start_y[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[3] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N36
cyclonev_lcell_comb \pattern_gen1|Add78~21 (
// Equation(s):
// \pattern_gen1|Add78~21_sumout  = SUM(( \pattern_gen1|flameat_start_y [4] ) + ( VCC ) + ( \pattern_gen1|Add78~2  ))
// \pattern_gen1|Add78~22  = CARRY(( \pattern_gen1|flameat_start_y [4] ) + ( VCC ) + ( \pattern_gen1|Add78~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~21_sumout ),
	.cout(\pattern_gen1|Add78~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~21 .extended_lut = "off";
defparam \pattern_gen1|Add78~21 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add78~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N37
dffeas \pattern_gen1|flameat_start_y[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[4] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N39
cyclonev_lcell_comb \pattern_gen1|Add78~17 (
// Equation(s):
// \pattern_gen1|Add78~17_sumout  = SUM(( \pattern_gen1|flameat_start_y [5] ) + ( VCC ) + ( \pattern_gen1|Add78~22  ))
// \pattern_gen1|Add78~18  = CARRY(( \pattern_gen1|flameat_start_y [5] ) + ( VCC ) + ( \pattern_gen1|Add78~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~17_sumout ),
	.cout(\pattern_gen1|Add78~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~17 .extended_lut = "off";
defparam \pattern_gen1|Add78~17 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add78~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N40
dffeas \pattern_gen1|flameat_start_y[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[5] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N42
cyclonev_lcell_comb \pattern_gen1|Add78~13 (
// Equation(s):
// \pattern_gen1|Add78~13_sumout  = SUM(( \pattern_gen1|flameat_start_y [6] ) + ( VCC ) + ( \pattern_gen1|Add78~18  ))
// \pattern_gen1|Add78~14  = CARRY(( \pattern_gen1|flameat_start_y [6] ) + ( VCC ) + ( \pattern_gen1|Add78~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~13_sumout ),
	.cout(\pattern_gen1|Add78~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~13 .extended_lut = "off";
defparam \pattern_gen1|Add78~13 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add78~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N43
dffeas \pattern_gen1|flameat_start_y[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[6] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N45
cyclonev_lcell_comb \pattern_gen1|Add78~29 (
// Equation(s):
// \pattern_gen1|Add78~29_sumout  = SUM(( \pattern_gen1|flameat_start_y [7] ) + ( VCC ) + ( \pattern_gen1|Add78~14  ))
// \pattern_gen1|Add78~30  = CARRY(( \pattern_gen1|flameat_start_y [7] ) + ( VCC ) + ( \pattern_gen1|Add78~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~29_sumout ),
	.cout(\pattern_gen1|Add78~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~29 .extended_lut = "off";
defparam \pattern_gen1|Add78~29 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add78~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N47
dffeas \pattern_gen1|flameat_start_y[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[7] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N48
cyclonev_lcell_comb \pattern_gen1|Add78~25 (
// Equation(s):
// \pattern_gen1|Add78~25_sumout  = SUM(( !\pattern_gen1|flameat_start_y [8] ) + ( VCC ) + ( \pattern_gen1|Add78~30  ))
// \pattern_gen1|Add78~26  = CARRY(( !\pattern_gen1|flameat_start_y [8] ) + ( VCC ) + ( \pattern_gen1|Add78~30  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~25_sumout ),
	.cout(\pattern_gen1|Add78~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~25 .extended_lut = "off";
defparam \pattern_gen1|Add78~25 .lut_mask = 64'h000000000000CCCC;
defparam \pattern_gen1|Add78~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N57
cyclonev_lcell_comb \pattern_gen1|Selector72~0 (
// Equation(s):
// \pattern_gen1|Selector72~0_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Add78~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add78~25_sumout ),
	.datad(gnd),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector72~0 .extended_lut = "off";
defparam \pattern_gen1|Selector72~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \pattern_gen1|Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N58
dffeas \pattern_gen1|flameat_start_y[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[8] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N51
cyclonev_lcell_comb \pattern_gen1|Add78~9 (
// Equation(s):
// \pattern_gen1|Add78~9_sumout  = SUM(( \pattern_gen1|flameat_start_y [9] ) + ( VCC ) + ( \pattern_gen1|Add78~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add78~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add78~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add78~9 .extended_lut = "off";
defparam \pattern_gen1|Add78~9 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add78~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N52
dffeas \pattern_gen1|flameat_start_y[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[9] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y71_N44
dffeas \pattern_gen1|flameat_start_y[6]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y71_N41
dffeas \pattern_gen1|flameat_start_y[5]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y71_N38
dffeas \pattern_gen1|flameat_start_y[4]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y71_N35
dffeas \pattern_gen1|flameat_start_y[3]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add78~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N0
cyclonev_lcell_comb \pattern_gen1|Add24~17 (
// Equation(s):
// \pattern_gen1|Add24~17_sumout  = SUM(( \pattern_gen1|flameat_start_y[3]~DUPLICATE_q  ) + ( \pattern_gen1|flameat_start_y[4]~DUPLICATE_q  ) + ( !VCC ))
// \pattern_gen1|Add24~18  = CARRY(( \pattern_gen1|flameat_start_y[3]~DUPLICATE_q  ) + ( \pattern_gen1|flameat_start_y[4]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\pattern_gen1|flameat_start_y[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~17_sumout ),
	.cout(\pattern_gen1|Add24~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~17 .extended_lut = "off";
defparam \pattern_gen1|Add24~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add24~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N3
cyclonev_lcell_comb \pattern_gen1|Add24~13 (
// Equation(s):
// \pattern_gen1|Add24~13_sumout  = SUM(( \pattern_gen1|flameat_start_y[5]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add24~18  ))
// \pattern_gen1|Add24~14  = CARRY(( \pattern_gen1|flameat_start_y[5]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add24~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add24~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~13_sumout ),
	.cout(\pattern_gen1|Add24~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~13 .extended_lut = "off";
defparam \pattern_gen1|Add24~13 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add24~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N6
cyclonev_lcell_comb \pattern_gen1|Add24~9 (
// Equation(s):
// \pattern_gen1|Add24~9_sumout  = SUM(( \pattern_gen1|flameat_start_y[6]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add24~14  ))
// \pattern_gen1|Add24~10  = CARRY(( \pattern_gen1|flameat_start_y[6]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add24~14  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_y[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add24~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~9_sumout ),
	.cout(\pattern_gen1|Add24~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~9 .extended_lut = "off";
defparam \pattern_gen1|Add24~9 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add24~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N9
cyclonev_lcell_comb \pattern_gen1|Add24~5 (
// Equation(s):
// \pattern_gen1|Add24~5_sumout  = SUM(( \pattern_gen1|flameat_start_y [7] ) + ( GND ) + ( \pattern_gen1|Add24~10  ))
// \pattern_gen1|Add24~6  = CARRY(( \pattern_gen1|flameat_start_y [7] ) + ( GND ) + ( \pattern_gen1|Add24~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add24~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~5_sumout ),
	.cout(\pattern_gen1|Add24~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~5 .extended_lut = "off";
defparam \pattern_gen1|Add24~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add24~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N12
cyclonev_lcell_comb \pattern_gen1|Add24~25 (
// Equation(s):
// \pattern_gen1|Add24~25_sumout  = SUM(( !\pattern_gen1|flameat_start_y [8] ) + ( GND ) + ( \pattern_gen1|Add24~6  ))
// \pattern_gen1|Add24~26  = CARRY(( !\pattern_gen1|flameat_start_y [8] ) + ( GND ) + ( \pattern_gen1|Add24~6  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add24~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~25_sumout ),
	.cout(\pattern_gen1|Add24~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~25 .extended_lut = "off";
defparam \pattern_gen1|Add24~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \pattern_gen1|Add24~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N15
cyclonev_lcell_comb \pattern_gen1|Add24~21 (
// Equation(s):
// \pattern_gen1|Add24~21_sumout  = SUM(( \pattern_gen1|flameat_start_y [9] ) + ( GND ) + ( \pattern_gen1|Add24~26  ))
// \pattern_gen1|Add24~22  = CARRY(( \pattern_gen1|flameat_start_y [9] ) + ( GND ) + ( \pattern_gen1|Add24~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add24~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~21_sumout ),
	.cout(\pattern_gen1|Add24~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~21 .extended_lut = "off";
defparam \pattern_gen1|Add24~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add24~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N24
cyclonev_lcell_comb \pattern_gen1|LessThan19~5 (
// Equation(s):
// \pattern_gen1|LessThan19~5_combout  = ( \pattern_gen1|Add24~25_sumout  & ( (!\ctr1|vcount [8] & ((!\ctr1|vcount [9]) # (\pattern_gen1|Add24~21_sumout ))) # (\ctr1|vcount [8] & (!\ctr1|vcount [9] & \pattern_gen1|Add24~21_sumout )) ) ) # ( 
// !\pattern_gen1|Add24~25_sumout  & ( (!\ctr1|vcount [9] & \pattern_gen1|Add24~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\ctr1|vcount [8]),
	.datac(!\ctr1|vcount [9]),
	.datad(!\pattern_gen1|Add24~21_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add24~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~5 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \pattern_gen1|LessThan19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N3
cyclonev_lcell_comb \pattern_gen1|LessThan19~1 (
// Equation(s):
// \pattern_gen1|LessThan19~1_combout  = ( \ctr1|vcount[0]~DUPLICATE_q  & ( \pattern_gen1|flameat_start_y [2] & ( (!\ctr1|vcount [3] & (\pattern_gen1|flameat_start_y [3] & ((\ctr1|vcount [2]) # (\ctr1|vcount [1])))) # (\ctr1|vcount [3] & 
// (((\pattern_gen1|flameat_start_y [3]) # (\ctr1|vcount [2])) # (\ctr1|vcount [1]))) ) ) ) # ( !\ctr1|vcount[0]~DUPLICATE_q  & ( \pattern_gen1|flameat_start_y [2] & ( (!\ctr1|vcount [3] & (\ctr1|vcount [2] & \pattern_gen1|flameat_start_y [3])) # 
// (\ctr1|vcount [3] & ((\pattern_gen1|flameat_start_y [3]) # (\ctr1|vcount [2]))) ) ) ) # ( \ctr1|vcount[0]~DUPLICATE_q  & ( !\pattern_gen1|flameat_start_y [2] & ( (!\ctr1|vcount [3] & (\ctr1|vcount [1] & (\ctr1|vcount [2] & \pattern_gen1|flameat_start_y 
// [3]))) # (\ctr1|vcount [3] & (((\ctr1|vcount [1] & \ctr1|vcount [2])) # (\pattern_gen1|flameat_start_y [3]))) ) ) ) # ( !\ctr1|vcount[0]~DUPLICATE_q  & ( !\pattern_gen1|flameat_start_y [2] & ( (\ctr1|vcount [3] & \pattern_gen1|flameat_start_y [3]) ) ) )

	.dataa(!\ctr1|vcount [3]),
	.datab(!\ctr1|vcount [1]),
	.datac(!\ctr1|vcount [2]),
	.datad(!\pattern_gen1|flameat_start_y [3]),
	.datae(!\ctr1|vcount[0]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|flameat_start_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~1 .lut_mask = 64'h00550157055F157F;
defparam \pattern_gen1|LessThan19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N42
cyclonev_lcell_comb \pattern_gen1|LessThan19~2 (
// Equation(s):
// \pattern_gen1|LessThan19~2_combout  = ( \pattern_gen1|Add24~13_sumout  & ( (\ctr1|vcount [5] & ((!\pattern_gen1|LessThan19~1_combout  & ((!\ctr1|vcount[4]~DUPLICATE_q ) # (\pattern_gen1|Add24~17_sumout ))) # (\pattern_gen1|LessThan19~1_combout  & 
// (!\ctr1|vcount[4]~DUPLICATE_q  & \pattern_gen1|Add24~17_sumout )))) ) ) # ( !\pattern_gen1|Add24~13_sumout  & ( (!\ctr1|vcount [5] & ((!\pattern_gen1|LessThan19~1_combout  & ((!\ctr1|vcount[4]~DUPLICATE_q ) # (\pattern_gen1|Add24~17_sumout ))) # 
// (\pattern_gen1|LessThan19~1_combout  & (!\ctr1|vcount[4]~DUPLICATE_q  & \pattern_gen1|Add24~17_sumout )))) ) )

	.dataa(!\ctr1|vcount [5]),
	.datab(!\pattern_gen1|LessThan19~1_combout ),
	.datac(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datad(!\pattern_gen1|Add24~17_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add24~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~2 .lut_mask = 64'h80A880A840544054;
defparam \pattern_gen1|LessThan19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N51
cyclonev_lcell_comb \pattern_gen1|LessThan19~4 (
// Equation(s):
// \pattern_gen1|LessThan19~4_combout  = ( \pattern_gen1|Add24~25_sumout  & ( (\ctr1|vcount [8] & (!\ctr1|vcount [9] $ (\pattern_gen1|Add24~21_sumout ))) ) ) # ( !\pattern_gen1|Add24~25_sumout  & ( (!\ctr1|vcount [8] & (!\ctr1|vcount [9] $ 
// (\pattern_gen1|Add24~21_sumout ))) ) )

	.dataa(!\ctr1|vcount [9]),
	.datab(gnd),
	.datac(!\ctr1|vcount [8]),
	.datad(!\pattern_gen1|Add24~21_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add24~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~4 .lut_mask = 64'hA050A0500A050A05;
defparam \pattern_gen1|LessThan19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N54
cyclonev_lcell_comb \pattern_gen1|LessThan19~0 (
// Equation(s):
// \pattern_gen1|LessThan19~0_combout  = ( \pattern_gen1|Add24~5_sumout  & ( (\ctr1|vcount [7] & (!\pattern_gen1|Add24~9_sumout  $ (\ctr1|vcount [6]))) ) ) # ( !\pattern_gen1|Add24~5_sumout  & ( (!\ctr1|vcount [7] & (!\pattern_gen1|Add24~9_sumout  $ 
// (\ctr1|vcount [6]))) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|Add24~9_sumout ),
	.datac(!\ctr1|vcount [7]),
	.datad(!\ctr1|vcount [6]),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add24~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~0 .lut_mask = 64'hC030C0300C030C03;
defparam \pattern_gen1|LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N24
cyclonev_lcell_comb \pattern_gen1|LessThan19~3 (
// Equation(s):
// \pattern_gen1|LessThan19~3_combout  = ( \pattern_gen1|Add24~13_sumout  & ( \pattern_gen1|Add24~5_sumout  & ( (!\ctr1|vcount [7]) # ((!\ctr1|vcount [5] & ((!\ctr1|vcount [6]) # (\pattern_gen1|Add24~9_sumout ))) # (\ctr1|vcount [5] & 
// (\pattern_gen1|Add24~9_sumout  & !\ctr1|vcount [6]))) ) ) ) # ( !\pattern_gen1|Add24~13_sumout  & ( \pattern_gen1|Add24~5_sumout  & ( (!\ctr1|vcount [7]) # ((\pattern_gen1|Add24~9_sumout  & !\ctr1|vcount [6])) ) ) ) # ( \pattern_gen1|Add24~13_sumout  & ( 
// !\pattern_gen1|Add24~5_sumout  & ( (!\ctr1|vcount [7] & ((!\ctr1|vcount [5] & ((!\ctr1|vcount [6]) # (\pattern_gen1|Add24~9_sumout ))) # (\ctr1|vcount [5] & (\pattern_gen1|Add24~9_sumout  & !\ctr1|vcount [6])))) ) ) ) # ( !\pattern_gen1|Add24~13_sumout  & 
// ( !\pattern_gen1|Add24~5_sumout  & ( (\pattern_gen1|Add24~9_sumout  & (!\ctr1|vcount [7] & !\ctr1|vcount [6])) ) ) )

	.dataa(!\ctr1|vcount [5]),
	.datab(!\pattern_gen1|Add24~9_sumout ),
	.datac(!\ctr1|vcount [7]),
	.datad(!\ctr1|vcount [6]),
	.datae(!\pattern_gen1|Add24~13_sumout ),
	.dataf(!\pattern_gen1|Add24~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~3 .lut_mask = 64'h3000B020F3F0FBF2;
defparam \pattern_gen1|LessThan19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N18
cyclonev_lcell_comb \pattern_gen1|Add24~1 (
// Equation(s):
// \pattern_gen1|Add24~1_sumout  = SUM(( GND ) + ( GND ) + ( \pattern_gen1|Add24~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add24~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add24~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add24~1 .extended_lut = "off";
defparam \pattern_gen1|Add24~1 .lut_mask = 64'h0000FFFF00000000;
defparam \pattern_gen1|Add24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N30
cyclonev_lcell_comb \pattern_gen1|LessThan19~6 (
// Equation(s):
// \pattern_gen1|LessThan19~6_combout  = ( \pattern_gen1|LessThan19~3_combout  & ( !\pattern_gen1|Add24~1_sumout  & ( (!\pattern_gen1|LessThan19~5_combout  & !\pattern_gen1|LessThan19~4_combout ) ) ) ) # ( !\pattern_gen1|LessThan19~3_combout  & ( 
// !\pattern_gen1|Add24~1_sumout  & ( (!\pattern_gen1|LessThan19~5_combout  & ((!\pattern_gen1|LessThan19~2_combout ) # ((!\pattern_gen1|LessThan19~4_combout ) # (!\pattern_gen1|LessThan19~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|LessThan19~5_combout ),
	.datab(!\pattern_gen1|LessThan19~2_combout ),
	.datac(!\pattern_gen1|LessThan19~4_combout ),
	.datad(!\pattern_gen1|LessThan19~0_combout ),
	.datae(!\pattern_gen1|LessThan19~3_combout ),
	.dataf(!\pattern_gen1|Add24~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~6 .lut_mask = 64'hAAA8A0A000000000;
defparam \pattern_gen1|LessThan19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N54
cyclonev_lcell_comb \pattern_gen1|LessThan28~0 (
// Equation(s):
// \pattern_gen1|LessThan28~0_combout  = ( \ctr1|hcount [5] & ( (\ctr1|hcount [6] & (((\ctr1|hcount [2]) # (\ctr1|hcount [3])) # (\ctr1|hcount [4]))) ) )

	.dataa(!\ctr1|hcount [6]),
	.datab(!\ctr1|hcount [4]),
	.datac(!\ctr1|hcount [3]),
	.datad(!\ctr1|hcount [2]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan28~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan28~0 .lut_mask = 64'h0000000015551555;
defparam \pattern_gen1|LessThan28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N30
cyclonev_lcell_comb \pattern_gen1|LessThan29~0 (
// Equation(s):
// \pattern_gen1|LessThan29~0_combout  = ( \ctr1|hcount [3] & ( \ctr1|hcount [5] & ( \ctr1|hcount [7] ) ) ) # ( !\ctr1|hcount [3] & ( \ctr1|hcount [5] & ( (\ctr1|hcount [7] & (((\ctr1|hcount [4]) # (\ctr1|hcount [6])) # (\ctr1|hcount [2]))) ) ) ) # ( 
// \ctr1|hcount [3] & ( !\ctr1|hcount [5] & ( (\ctr1|hcount [7] & \ctr1|hcount [6]) ) ) ) # ( !\ctr1|hcount [3] & ( !\ctr1|hcount [5] & ( (\ctr1|hcount [7] & \ctr1|hcount [6]) ) ) )

	.dataa(!\ctr1|hcount [2]),
	.datab(!\ctr1|hcount [7]),
	.datac(!\ctr1|hcount [6]),
	.datad(!\ctr1|hcount [4]),
	.datae(!\ctr1|hcount [3]),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan29~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan29~0 .lut_mask = 64'h0303030313333333;
defparam \pattern_gen1|LessThan29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N9
cyclonev_lcell_comb \pattern_gen1|LessThan71~1 (
// Equation(s):
// \pattern_gen1|LessThan71~1_combout  = (!\ctr1|hcount [9] & !\ctr1|hcount[8]~DUPLICATE_q )

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan71~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan71~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan71~1 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \pattern_gen1|LessThan71~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_lcell_comb \pattern_gen1|always0~14 (
// Equation(s):
// \pattern_gen1|always0~14_combout  = ( \ctr1|vcount[4]~DUPLICATE_q  & ( (!\ctr1|vcount[2]~DUPLICATE_q  & !\ctr1|vcount [3]) ) ) # ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount[2]~DUPLICATE_q  & (\ctr1|vcount [3] & ((\ctr1|vcount [0]) # (\ctr1|vcount 
// [1])))) ) )

	.dataa(!\ctr1|vcount [1]),
	.datab(!\ctr1|vcount [0]),
	.datac(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datad(!\ctr1|vcount [3]),
	.datae(gnd),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~14 .extended_lut = "off";
defparam \pattern_gen1|always0~14 .lut_mask = 64'h00070007F000F000;
defparam \pattern_gen1|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N12
cyclonev_lcell_comb \pattern_gen1|always0~15 (
// Equation(s):
// \pattern_gen1|always0~15_combout  = ( \pattern_gen1|always0~13_combout  & ( \pattern_gen1|always0~14_combout  & ( (!\pattern_gen1|LessThan29~0_combout  & (\pattern_gen1|LessThan71~1_combout  & ((\ctr1|hcount [7]) # (\pattern_gen1|LessThan28~0_combout )))) 
// ) ) )

	.dataa(!\pattern_gen1|LessThan28~0_combout ),
	.datab(!\ctr1|hcount [7]),
	.datac(!\pattern_gen1|LessThan29~0_combout ),
	.datad(!\pattern_gen1|LessThan71~1_combout ),
	.datae(!\pattern_gen1|always0~13_combout ),
	.dataf(!\pattern_gen1|always0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~15 .extended_lut = "off";
defparam \pattern_gen1|always0~15 .lut_mask = 64'h0000000000000070;
defparam \pattern_gen1|always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N54
cyclonev_lcell_comb \pattern_gen1|LessThan26~0 (
// Equation(s):
// \pattern_gen1|LessThan26~0_combout  = ( !\ctr1|vcount [6] & ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (!\ctr1|vcount [3] & ((!\ctr1|vcount[2]~DUPLICATE_q ) # ((!\ctr1|vcount[0]~DUPLICATE_q  & !\ctr1|vcount [1])))) ) ) )

	.dataa(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datab(!\ctr1|vcount [3]),
	.datac(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datad(!\ctr1|vcount [1]),
	.datae(!\ctr1|vcount [6]),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan26~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan26~0 .lut_mask = 64'hC888000000000000;
defparam \pattern_gen1|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N42
cyclonev_lcell_comb \pattern_gen1|always1~4 (
// Equation(s):
// \pattern_gen1|always1~4_combout  = ( \ctr1|hcount [4] & ( \ctr1|hcount [5] & ( (\ctr1|hcount [8] & (\ctr1|hcount [7] & (!\ctr1|hcount [6] & !\ctr1|hcount [9]))) ) ) ) # ( !\ctr1|hcount [4] & ( \ctr1|hcount [5] & ( (\ctr1|hcount [8] & (\ctr1|hcount [7] & 
// (!\ctr1|hcount [6] & !\ctr1|hcount [9]))) ) ) ) # ( \ctr1|hcount [4] & ( !\ctr1|hcount [5] & ( (\ctr1|hcount [8] & (\ctr1|hcount [7] & (!\ctr1|hcount [6] & !\ctr1|hcount [9]))) ) ) ) # ( !\ctr1|hcount [4] & ( !\ctr1|hcount [5] & ( (\ctr1|hcount [8] & 
// (\ctr1|hcount [7] & (\ctr1|hcount [6] & !\ctr1|hcount [9]))) ) ) )

	.dataa(!\ctr1|hcount [8]),
	.datab(!\ctr1|hcount [7]),
	.datac(!\ctr1|hcount [6]),
	.datad(!\ctr1|hcount [9]),
	.datae(!\ctr1|hcount [4]),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always1~4 .extended_lut = "off";
defparam \pattern_gen1|always1~4 .lut_mask = 64'h0100100010001000;
defparam \pattern_gen1|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N3
cyclonev_lcell_comb \pattern_gen1|LessThan26~1 (
// Equation(s):
// \pattern_gen1|LessThan26~1_combout  = ( \ctr1|vcount [7] & ( (\ctr1|vcount [5]) # (\ctr1|vcount [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount [6]),
	.datad(!\ctr1|vcount [5]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan26~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan26~1 .lut_mask = 64'h000000000FFF0FFF;
defparam \pattern_gen1|LessThan26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N9
cyclonev_lcell_comb \pattern_gen1|LessThan27~0 (
// Equation(s):
// \pattern_gen1|LessThan27~0_combout  = ( \ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount [7] & ((\ctr1|vcount [5]) # (\ctr1|vcount [6]))) ) ) # ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount [7] & \ctr1|vcount [6]) ) )

	.dataa(!\ctr1|vcount [7]),
	.datab(gnd),
	.datac(!\ctr1|vcount [6]),
	.datad(!\ctr1|vcount [5]),
	.datae(gnd),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan27~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan27~0 .lut_mask = 64'h0505050505550555;
defparam \pattern_gen1|LessThan27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N0
cyclonev_lcell_comb \pattern_gen1|always1~5 (
// Equation(s):
// \pattern_gen1|always1~5_combout  = ( !\pattern_gen1|LessThan27~0_combout  & ( (!\pattern_gen1|LessThan26~0_combout  & (\pattern_gen1|LessThan30~1_combout  & (\pattern_gen1|always1~4_combout  & \pattern_gen1|LessThan26~1_combout ))) ) )

	.dataa(!\pattern_gen1|LessThan26~0_combout ),
	.datab(!\pattern_gen1|LessThan30~1_combout ),
	.datac(!\pattern_gen1|always1~4_combout ),
	.datad(!\pattern_gen1|LessThan26~1_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always1~5 .extended_lut = "off";
defparam \pattern_gen1|always1~5 .lut_mask = 64'h0002000200000000;
defparam \pattern_gen1|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N33
cyclonev_lcell_comb \pattern_gen1|red[5]~2 (
// Equation(s):
// \pattern_gen1|red[5]~2_combout  = ( !\pattern_gen1|always1~5_combout  & ( !\pattern_gen1|always0~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red[5]~2 .extended_lut = "off";
defparam \pattern_gen1|red[5]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \pattern_gen1|red[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N30
cyclonev_lcell_comb \pattern_gen1|Add77~21 (
// Equation(s):
// \pattern_gen1|Add77~21_sumout  = SUM(( \pattern_gen1|flameat_start_x [2] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add77~22  = CARRY(( \pattern_gen1|flameat_start_x [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~21_sumout ),
	.cout(\pattern_gen1|Add77~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~21 .extended_lut = "off";
defparam \pattern_gen1|Add77~21 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add77~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N31
dffeas \pattern_gen1|flameat_start_x[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add77~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[2] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N33
cyclonev_lcell_comb \pattern_gen1|Add77~17 (
// Equation(s):
// \pattern_gen1|Add77~17_sumout  = SUM(( \pattern_gen1|flameat_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add77~22  ))
// \pattern_gen1|Add77~18  = CARRY(( \pattern_gen1|flameat_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add77~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~17_sumout ),
	.cout(\pattern_gen1|Add77~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~17 .extended_lut = "off";
defparam \pattern_gen1|Add77~17 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add77~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N35
dffeas \pattern_gen1|flameat_start_x[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add77~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[3] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N36
cyclonev_lcell_comb \pattern_gen1|Add77~13 (
// Equation(s):
// \pattern_gen1|Add77~13_sumout  = SUM(( !\pattern_gen1|flameat_start_x [4] ) + ( GND ) + ( \pattern_gen1|Add77~18  ))
// \pattern_gen1|Add77~14  = CARRY(( !\pattern_gen1|flameat_start_x [4] ) + ( GND ) + ( \pattern_gen1|Add77~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~13_sumout ),
	.cout(\pattern_gen1|Add77~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~13 .extended_lut = "off";
defparam \pattern_gen1|Add77~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add77~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N36
cyclonev_lcell_comb \pattern_gen1|Selector68~0 (
// Equation(s):
// \pattern_gen1|Selector68~0_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Add77~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add77~13_sumout ),
	.datad(gnd),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector68~0 .extended_lut = "off";
defparam \pattern_gen1|Selector68~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \pattern_gen1|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N37
dffeas \pattern_gen1|flameat_start_x[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[4] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N39
cyclonev_lcell_comb \pattern_gen1|Add77~9 (
// Equation(s):
// \pattern_gen1|Add77~9_sumout  = SUM(( \pattern_gen1|flameat_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add77~14  ))
// \pattern_gen1|Add77~10  = CARRY(( \pattern_gen1|flameat_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add77~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~9_sumout ),
	.cout(\pattern_gen1|Add77~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~9 .extended_lut = "off";
defparam \pattern_gen1|Add77~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pattern_gen1|Add77~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N40
dffeas \pattern_gen1|flameat_start_x[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add77~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[5] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N42
cyclonev_lcell_comb \pattern_gen1|Add77~29 (
// Equation(s):
// \pattern_gen1|Add77~29_sumout  = SUM(( !\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add77~10  ))
// \pattern_gen1|Add77~30  = CARRY(( !\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add77~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~29_sumout ),
	.cout(\pattern_gen1|Add77~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~29 .extended_lut = "off";
defparam \pattern_gen1|Add77~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add77~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N3
cyclonev_lcell_comb \pattern_gen1|Selector66~0 (
// Equation(s):
// \pattern_gen1|Selector66~0_combout  = (!\pattern_gen1|Add77~29_sumout  & \pattern_gen1|cur_state.STATIC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add77~29_sumout ),
	.datad(!\pattern_gen1|cur_state.STATIC~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector66~0 .extended_lut = "off";
defparam \pattern_gen1|Selector66~0 .lut_mask = 64'h00F000F000F000F0;
defparam \pattern_gen1|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N5
dffeas \pattern_gen1|flameat_start_x[6]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N45
cyclonev_lcell_comb \pattern_gen1|Add77~25 (
// Equation(s):
// \pattern_gen1|Add77~25_sumout  = SUM(( !\pattern_gen1|flameat_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add77~30  ))
// \pattern_gen1|Add77~26  = CARRY(( !\pattern_gen1|flameat_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add77~30  ))

	.dataa(!\pattern_gen1|flameat_start_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~25_sumout ),
	.cout(\pattern_gen1|Add77~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~25 .extended_lut = "off";
defparam \pattern_gen1|Add77~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \pattern_gen1|Add77~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N45
cyclonev_lcell_comb \pattern_gen1|Selector65~0 (
// Equation(s):
// \pattern_gen1|Selector65~0_combout  = ( \pattern_gen1|cur_state.STATIC~q  & ( !\pattern_gen1|Add77~25_sumout  ) )

	.dataa(!\pattern_gen1|Add77~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|cur_state.STATIC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector65~0 .extended_lut = "off";
defparam \pattern_gen1|Selector65~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \pattern_gen1|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N47
dffeas \pattern_gen1|flameat_start_x[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[7] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N48
cyclonev_lcell_comb \pattern_gen1|Add77~1 (
// Equation(s):
// \pattern_gen1|Add77~1_sumout  = SUM(( \pattern_gen1|flameat_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add77~26  ))
// \pattern_gen1|Add77~2  = CARRY(( \pattern_gen1|flameat_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add77~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~1_sumout ),
	.cout(\pattern_gen1|Add77~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~1 .extended_lut = "off";
defparam \pattern_gen1|Add77~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pattern_gen1|Add77~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N49
dffeas \pattern_gen1|flameat_start_x[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add77~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[8] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N51
cyclonev_lcell_comb \pattern_gen1|Add77~5 (
// Equation(s):
// \pattern_gen1|Add77~5_sumout  = SUM(( \pattern_gen1|flameat_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add77~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flameat_start_x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add77~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add77~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add77~5 .extended_lut = "off";
defparam \pattern_gen1|Add77~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pattern_gen1|Add77~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N52
dffeas \pattern_gen1|flameat_start_x[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add77~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[9] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N18
cyclonev_lcell_comb \pattern_gen1|LessThan17~3 (
// Equation(s):
// \pattern_gen1|LessThan17~3_combout  = ( \ctr1|hcount [9] & ( \pattern_gen1|flameat_start_x [7] & ( (\pattern_gen1|flameat_start_x [9] & (!\pattern_gen1|flameat_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q ))) ) ) ) # ( !\ctr1|hcount [9] & ( 
// \pattern_gen1|flameat_start_x [7] & ( (!\pattern_gen1|flameat_start_x [9] & (!\pattern_gen1|flameat_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q ))) ) ) ) # ( \ctr1|hcount [9] & ( !\pattern_gen1|flameat_start_x [7] & ( 
// (!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ((!\pattern_gen1|flameat_start_x [8] & (\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|flameat_start_x [9])) # (\pattern_gen1|flameat_start_x [8] & (!\ctr1|hcount[8]~DUPLICATE_q  & 
// !\pattern_gen1|flameat_start_x [9])))) # (\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & (\pattern_gen1|flameat_start_x [9] & (!\pattern_gen1|flameat_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q )))) ) ) ) # ( !\ctr1|hcount [9] & ( 
// !\pattern_gen1|flameat_start_x [7] & ( (!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ((!\pattern_gen1|flameat_start_x [8] & (\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|flameat_start_x [9])) # (\pattern_gen1|flameat_start_x [8] & 
// (!\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|flameat_start_x [9])))) # (\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & (!\pattern_gen1|flameat_start_x [9] & (!\pattern_gen1|flameat_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q ),
	.datab(!\pattern_gen1|flameat_start_x [8]),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(!\pattern_gen1|flameat_start_x [9]),
	.datae(!\ctr1|hcount [9]),
	.dataf(!\pattern_gen1|flameat_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~3 .lut_mask = 64'h49202049C30000C3;
defparam \pattern_gen1|LessThan17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N6
cyclonev_lcell_comb \pattern_gen1|LessThan17~4 (
// Equation(s):
// \pattern_gen1|LessThan17~4_combout  = ( \pattern_gen1|flameat_start_x [7] & ( (\pattern_gen1|LessThan17~3_combout  & ((!\ctr1|hcount [7] & (\ctr1|hcount[6]~DUPLICATE_q  & \pattern_gen1|flameat_start_x[6]~DUPLICATE_q )) # (\ctr1|hcount [7] & 
// (!\ctr1|hcount[6]~DUPLICATE_q  & !\pattern_gen1|flameat_start_x[6]~DUPLICATE_q )))) ) ) # ( !\pattern_gen1|flameat_start_x [7] & ( (\pattern_gen1|LessThan17~3_combout  & ((!\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  & 
// !\pattern_gen1|flameat_start_x[6]~DUPLICATE_q )) # (\ctr1|hcount [7] & (\ctr1|hcount[6]~DUPLICATE_q  & \pattern_gen1|flameat_start_x[6]~DUPLICATE_q )))) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datac(!\pattern_gen1|LessThan17~3_combout ),
	.datad(!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~4 .lut_mask = 64'h0801080104020402;
defparam \pattern_gen1|LessThan17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N48
cyclonev_lcell_comb \pattern_gen1|always0~11 (
// Equation(s):
// \pattern_gen1|always0~11_combout  = ( \pattern_gen1|flameat_start_x [9] & ( (!\ctr1|hcount [9]) # ((!\ctr1|vcount [9] & \pattern_gen1|flameat_start_y [9])) ) ) # ( !\pattern_gen1|flameat_start_x [9] & ( (!\ctr1|vcount [9] & \pattern_gen1|flameat_start_y 
// [9]) ) )

	.dataa(!\ctr1|vcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y [9]),
	.datad(!\ctr1|hcount [9]),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~11 .extended_lut = "off";
defparam \pattern_gen1|always0~11 .lut_mask = 64'h0A0A0A0AFF0AFF0A;
defparam \pattern_gen1|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N54
cyclonev_lcell_comb \pattern_gen1|LessThan17~5 (
// Equation(s):
// \pattern_gen1|LessThan17~5_combout  = ( \ctr1|hcount [9] & ( \pattern_gen1|flameat_start_x [7] & ( (\pattern_gen1|flameat_start_x [8] & (!\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|flameat_start_x [9])) ) ) ) # ( !\ctr1|hcount [9] & ( 
// \pattern_gen1|flameat_start_x [7] & ( ((\pattern_gen1|flameat_start_x [8] & !\ctr1|hcount[8]~DUPLICATE_q )) # (\pattern_gen1|flameat_start_x [9]) ) ) ) # ( \ctr1|hcount [9] & ( !\pattern_gen1|flameat_start_x [7] & ( (\pattern_gen1|flameat_start_x [9] & 
// ((!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ((!\ctr1|hcount[8]~DUPLICATE_q ) # (\pattern_gen1|flameat_start_x [8]))) # (\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & (\pattern_gen1|flameat_start_x [8] & !\ctr1|hcount[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\ctr1|hcount [9] & ( !\pattern_gen1|flameat_start_x [7] & ( ((!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ((!\ctr1|hcount[8]~DUPLICATE_q ) # (\pattern_gen1|flameat_start_x [8]))) # (\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & 
// (\pattern_gen1|flameat_start_x [8] & !\ctr1|hcount[8]~DUPLICATE_q ))) # (\pattern_gen1|flameat_start_x [9]) ) ) )

	.dataa(!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q ),
	.datab(!\pattern_gen1|flameat_start_x [8]),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(!\pattern_gen1|flameat_start_x [9]),
	.datae(!\ctr1|hcount [9]),
	.dataf(!\pattern_gen1|flameat_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~5 .lut_mask = 64'hB2FF00B230FF0030;
defparam \pattern_gen1|LessThan17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N24
cyclonev_lcell_comb \pattern_gen1|LessThan17~6 (
// Equation(s):
// \pattern_gen1|LessThan17~6_combout  = ( \pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ( \pattern_gen1|flameat_start_x [7] & ( (!\pattern_gen1|LessThan17~5_combout  & (((!\pattern_gen1|LessThan17~3_combout ) # (\ctr1|hcount[6]~DUPLICATE_q )) # 
// (\ctr1|hcount [7]))) ) ) ) # ( !\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ( \pattern_gen1|flameat_start_x [7] & ( (!\pattern_gen1|LessThan17~5_combout  & ((!\pattern_gen1|LessThan17~3_combout ) # (\ctr1|hcount [7]))) ) ) ) # ( 
// \pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ( !\pattern_gen1|flameat_start_x [7] & ( (!\pattern_gen1|LessThan17~5_combout  & ((!\pattern_gen1|LessThan17~3_combout ) # ((\ctr1|hcount [7] & \ctr1|hcount[6]~DUPLICATE_q )))) ) ) ) # ( 
// !\pattern_gen1|flameat_start_x[6]~DUPLICATE_q  & ( !\pattern_gen1|flameat_start_x [7] & ( !\pattern_gen1|LessThan17~5_combout  ) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datac(!\pattern_gen1|LessThan17~3_combout ),
	.datad(!\pattern_gen1|LessThan17~5_combout ),
	.datae(!\pattern_gen1|flameat_start_x[6]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|flameat_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~6 .lut_mask = 64'hFF00F100F500F700;
defparam \pattern_gen1|LessThan17~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N0
cyclonev_lcell_comb \pattern_gen1|LessThan17~0 (
// Equation(s):
// \pattern_gen1|LessThan17~0_combout  = ( \pattern_gen1|flameat_start_x [3] & ( (\ctr1|hcount [3] & ((!\ctr1|hcount [1] & ((!\ctr1|hcount [2]) # (\pattern_gen1|flameat_start_x [2]))) # (\ctr1|hcount [1] & (\pattern_gen1|flameat_start_x [2] & !\ctr1|hcount 
// [2])))) ) ) # ( !\pattern_gen1|flameat_start_x [3] & ( (!\ctr1|hcount [3] & ((!\ctr1|hcount [1] & ((!\ctr1|hcount [2]) # (\pattern_gen1|flameat_start_x [2]))) # (\ctr1|hcount [1] & (\pattern_gen1|flameat_start_x [2] & !\ctr1|hcount [2])))) ) )

	.dataa(!\ctr1|hcount [1]),
	.datab(!\ctr1|hcount [3]),
	.datac(!\pattern_gen1|flameat_start_x [2]),
	.datad(!\ctr1|hcount [2]),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~0 .lut_mask = 64'h8C088C0823022302;
defparam \pattern_gen1|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N9
cyclonev_lcell_comb \pattern_gen1|LessThan17~1 (
// Equation(s):
// \pattern_gen1|LessThan17~1_combout  = ( \pattern_gen1|flameat_start_x [3] & ( !\ctr1|hcount [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pattern_gen1|LessThan17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N12
cyclonev_lcell_comb \pattern_gen1|LessThan17~2 (
// Equation(s):
// \pattern_gen1|LessThan17~2_combout  = ( \pattern_gen1|flameat_start_x [5] & ( \pattern_gen1|flameat_start_x [4] & ( (\ctr1|hcount [5] & (((!\pattern_gen1|LessThan17~0_combout  & !\pattern_gen1|LessThan17~1_combout )) # (\ctr1|hcount [4]))) ) ) ) # ( 
// !\pattern_gen1|flameat_start_x [5] & ( \pattern_gen1|flameat_start_x [4] & ( (((!\pattern_gen1|LessThan17~0_combout  & !\pattern_gen1|LessThan17~1_combout )) # (\ctr1|hcount [5])) # (\ctr1|hcount [4]) ) ) ) # ( \pattern_gen1|flameat_start_x [5] & ( 
// !\pattern_gen1|flameat_start_x [4] & ( (\ctr1|hcount [4] & (\ctr1|hcount [5] & (!\pattern_gen1|LessThan17~0_combout  & !\pattern_gen1|LessThan17~1_combout ))) ) ) ) # ( !\pattern_gen1|flameat_start_x [5] & ( !\pattern_gen1|flameat_start_x [4] & ( 
// ((\ctr1|hcount [4] & (!\pattern_gen1|LessThan17~0_combout  & !\pattern_gen1|LessThan17~1_combout ))) # (\ctr1|hcount [5]) ) ) )

	.dataa(!\ctr1|hcount [4]),
	.datab(!\ctr1|hcount [5]),
	.datac(!\pattern_gen1|LessThan17~0_combout ),
	.datad(!\pattern_gen1|LessThan17~1_combout ),
	.datae(!\pattern_gen1|flameat_start_x [5]),
	.dataf(!\pattern_gen1|flameat_start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan17~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan17~2 .lut_mask = 64'h73331000F7773111;
defparam \pattern_gen1|LessThan17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N18
cyclonev_lcell_comb \pattern_gen1|always0~6 (
// Equation(s):
// \pattern_gen1|always0~6_combout  = ( !\ctr1|vcount[2]~DUPLICATE_q  & ( \ctr1|vcount [3] & ( (\pattern_gen1|flameat_start_y [3] & (!\pattern_gen1|flameat_start_y [2] & (!\pattern_gen1|flameat_start_y [4] $ (\ctr1|vcount[4]~DUPLICATE_q )))) ) ) ) # ( 
// \ctr1|vcount[2]~DUPLICATE_q  & ( !\ctr1|vcount [3] & ( (\pattern_gen1|flameat_start_y [3] & (!\pattern_gen1|flameat_start_y [4] $ (\ctr1|vcount[4]~DUPLICATE_q ))) ) ) ) # ( !\ctr1|vcount[2]~DUPLICATE_q  & ( !\ctr1|vcount [3] & ( 
// (!\pattern_gen1|flameat_start_y [3] & (!\pattern_gen1|flameat_start_y [2] & (!\pattern_gen1|flameat_start_y [4] $ (\ctr1|vcount[4]~DUPLICATE_q )))) # (\pattern_gen1|flameat_start_y [3] & (!\pattern_gen1|flameat_start_y [4] $ (((\ctr1|vcount[4]~DUPLICATE_q 
// ))))) ) ) )

	.dataa(!\pattern_gen1|flameat_start_y [4]),
	.datab(!\pattern_gen1|flameat_start_y [3]),
	.datac(!\pattern_gen1|flameat_start_y [2]),
	.datad(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datae(!\ctr1|vcount[2]~DUPLICATE_q ),
	.dataf(!\ctr1|vcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~6 .extended_lut = "off";
defparam \pattern_gen1|always0~6 .lut_mask = 64'hA251221120100000;
defparam \pattern_gen1|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N12
cyclonev_lcell_comb \pattern_gen1|always0~5 (
// Equation(s):
// \pattern_gen1|always0~5_combout  = ( \pattern_gen1|flameat_start_y [5] & ( (\ctr1|vcount [5] & (!\ctr1|vcount [6] $ (\pattern_gen1|flameat_start_y [6]))) ) ) # ( !\pattern_gen1|flameat_start_y [5] & ( (!\ctr1|vcount [5] & (!\ctr1|vcount [6] $ 
// (\pattern_gen1|flameat_start_y [6]))) ) )

	.dataa(!\ctr1|vcount [5]),
	.datab(gnd),
	.datac(!\ctr1|vcount [6]),
	.datad(!\pattern_gen1|flameat_start_y [6]),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~5 .extended_lut = "off";
defparam \pattern_gen1|always0~5 .lut_mask = 64'hA00AA00A50055005;
defparam \pattern_gen1|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N24
cyclonev_lcell_comb \pattern_gen1|always0~7 (
// Equation(s):
// \pattern_gen1|always0~7_combout  = ( \ctr1|vcount [5] & ( \pattern_gen1|flameat_start_y [5] & ( (!\pattern_gen1|flameat_start_y [6] & (\pattern_gen1|flameat_start_y [4] & (!\ctr1|vcount [6] & !\ctr1|vcount[4]~DUPLICATE_q ))) # 
// (\pattern_gen1|flameat_start_y [6] & ((!\ctr1|vcount [6]) # ((\pattern_gen1|flameat_start_y [4] & !\ctr1|vcount[4]~DUPLICATE_q )))) ) ) ) # ( !\ctr1|vcount [5] & ( \pattern_gen1|flameat_start_y [5] & ( (!\ctr1|vcount [6]) # (\pattern_gen1|flameat_start_y 
// [6]) ) ) ) # ( \ctr1|vcount [5] & ( !\pattern_gen1|flameat_start_y [5] & ( (\pattern_gen1|flameat_start_y [6] & !\ctr1|vcount [6]) ) ) ) # ( !\ctr1|vcount [5] & ( !\pattern_gen1|flameat_start_y [5] & ( (!\pattern_gen1|flameat_start_y [6] & 
// (\pattern_gen1|flameat_start_y [4] & (!\ctr1|vcount [6] & !\ctr1|vcount[4]~DUPLICATE_q ))) # (\pattern_gen1|flameat_start_y [6] & ((!\ctr1|vcount [6]) # ((\pattern_gen1|flameat_start_y [4] & !\ctr1|vcount[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\pattern_gen1|flameat_start_y [4]),
	.datab(!\pattern_gen1|flameat_start_y [6]),
	.datac(!\ctr1|vcount [6]),
	.datad(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datae(!\ctr1|vcount [5]),
	.dataf(!\pattern_gen1|flameat_start_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~7 .extended_lut = "off";
defparam \pattern_gen1|always0~7 .lut_mask = 64'h71303030F3F37130;
defparam \pattern_gen1|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N15
cyclonev_lcell_comb \pattern_gen1|LessThan18~0 (
// Equation(s):
// \pattern_gen1|LessThan18~0_combout  = ( \pattern_gen1|flameat_start_y [9] & ( !\ctr1|vcount [9] ) ) # ( !\pattern_gen1|flameat_start_y [9] & ( \ctr1|vcount [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan18~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan18~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \pattern_gen1|LessThan18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N51
cyclonev_lcell_comb \pattern_gen1|always0~8 (
// Equation(s):
// \pattern_gen1|always0~8_combout  = ( \pattern_gen1|flameat_start_y [8] & ( (!\ctr1|vcount [8] & (!\pattern_gen1|flameat_start_y [7] $ (\ctr1|vcount [7]))) ) ) # ( !\pattern_gen1|flameat_start_y [8] & ( (\ctr1|vcount [8] & (!\pattern_gen1|flameat_start_y 
// [7] $ (\ctr1|vcount [7]))) ) )

	.dataa(!\ctr1|vcount [8]),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y [7]),
	.datad(!\ctr1|vcount [7]),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~8 .extended_lut = "off";
defparam \pattern_gen1|always0~8 .lut_mask = 64'h50055005A00AA00A;
defparam \pattern_gen1|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N48
cyclonev_lcell_comb \pattern_gen1|always0~9 (
// Equation(s):
// \pattern_gen1|always0~9_combout  = ( \pattern_gen1|flameat_start_y [8] & ( (\pattern_gen1|flameat_start_y [7] & (!\ctr1|vcount [8] & !\ctr1|vcount [7])) ) ) # ( !\pattern_gen1|flameat_start_y [8] & ( (!\ctr1|vcount [8]) # ((\pattern_gen1|flameat_start_y 
// [7] & !\ctr1|vcount [7])) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_y [7]),
	.datac(!\ctr1|vcount [8]),
	.datad(!\ctr1|vcount [7]),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~9 .extended_lut = "off";
defparam \pattern_gen1|always0~9 .lut_mask = 64'hF3F0F3F030003000;
defparam \pattern_gen1|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N54
cyclonev_lcell_comb \pattern_gen1|always0~10 (
// Equation(s):
// \pattern_gen1|always0~10_combout  = ( \pattern_gen1|always0~8_combout  & ( \pattern_gen1|always0~9_combout  & ( !\pattern_gen1|LessThan18~0_combout  ) ) ) # ( !\pattern_gen1|always0~8_combout  & ( \pattern_gen1|always0~9_combout  & ( 
// !\pattern_gen1|LessThan18~0_combout  ) ) ) # ( \pattern_gen1|always0~8_combout  & ( !\pattern_gen1|always0~9_combout  & ( (!\pattern_gen1|LessThan18~0_combout  & (((\pattern_gen1|always0~6_combout  & \pattern_gen1|always0~5_combout )) # 
// (\pattern_gen1|always0~7_combout ))) ) ) )

	.dataa(!\pattern_gen1|always0~6_combout ),
	.datab(!\pattern_gen1|always0~5_combout ),
	.datac(!\pattern_gen1|always0~7_combout ),
	.datad(!\pattern_gen1|LessThan18~0_combout ),
	.datae(!\pattern_gen1|always0~8_combout ),
	.dataf(!\pattern_gen1|always0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~10 .extended_lut = "off";
defparam \pattern_gen1|always0~10 .lut_mask = 64'h00001F00FF00FF00;
defparam \pattern_gen1|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N6
cyclonev_lcell_comb \pattern_gen1|always0~12 (
// Equation(s):
// \pattern_gen1|always0~12_combout  = ( \pattern_gen1|LessThan17~2_combout  & ( !\pattern_gen1|always0~10_combout  & ( (!\pattern_gen1|always0~11_combout  & !\pattern_gen1|LessThan17~6_combout ) ) ) ) # ( !\pattern_gen1|LessThan17~2_combout  & ( 
// !\pattern_gen1|always0~10_combout  & ( (!\pattern_gen1|always0~11_combout  & ((!\pattern_gen1|LessThan17~6_combout ) # (\pattern_gen1|LessThan17~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|LessThan17~4_combout ),
	.datac(!\pattern_gen1|always0~11_combout ),
	.datad(!\pattern_gen1|LessThan17~6_combout ),
	.datae(!\pattern_gen1|LessThan17~2_combout ),
	.dataf(!\pattern_gen1|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~12 .extended_lut = "off";
defparam \pattern_gen1|always0~12 .lut_mask = 64'hF030F00000000000;
defparam \pattern_gen1|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N3
cyclonev_lcell_comb \pattern_gen1|flame_status~0 (
// Equation(s):
// \pattern_gen1|flame_status~0_combout  = ( \pattern_gen1|cur_state.ATTACK4~q  & ( (!\pattern_gen1|heart_count[1]~0_combout  & \pattern_gen1|flame_status~q ) ) ) # ( !\pattern_gen1|cur_state.ATTACK4~q  & ( (((\pattern_gen1|skill_active~q  & 
// \pattern_gen1|char_status~0_combout )) # (\pattern_gen1|flame_status~q )) # (\pattern_gen1|heart_count[1]~0_combout ) ) )

	.dataa(!\pattern_gen1|skill_active~q ),
	.datab(!\pattern_gen1|heart_count[1]~0_combout ),
	.datac(!\pattern_gen1|char_status~0_combout ),
	.datad(!\pattern_gen1|flame_status~q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flame_status~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flame_status~0 .extended_lut = "off";
defparam \pattern_gen1|flame_status~0 .lut_mask = 64'h37FF37FF00CC00CC;
defparam \pattern_gen1|flame_status~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N5
dffeas \pattern_gen1|flame_status (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|flame_status~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flame_status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flame_status .is_wysiwyg = "true";
defparam \pattern_gen1|flame_status .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N6
cyclonev_lcell_comb \pattern_gen1|LessThan43~0 (
// Equation(s):
// \pattern_gen1|LessThan43~0_combout  = ( \ctr1|vcount[2]~DUPLICATE_q  & ( \ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount [6] & \ctr1|vcount [5]) ) ) ) # ( !\ctr1|vcount[2]~DUPLICATE_q  & ( \ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount [6] & \ctr1|vcount 
// [5]) ) ) ) # ( \ctr1|vcount[2]~DUPLICATE_q  & ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount [6] & \ctr1|vcount [5]) ) ) ) # ( !\ctr1|vcount[2]~DUPLICATE_q  & ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (\ctr1|vcount [6] & (\ctr1|vcount [5] & 
// ((\ctr1|vcount[3]~DUPLICATE_q ) # (\ctr1|vcount [1])))) ) ) )

	.dataa(!\ctr1|vcount [1]),
	.datab(!\ctr1|vcount[3]~DUPLICATE_q ),
	.datac(!\ctr1|vcount [6]),
	.datad(!\ctr1|vcount [5]),
	.datae(!\ctr1|vcount[2]~DUPLICATE_q ),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan43~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan43~0 .lut_mask = 64'h0007000F000F000F;
defparam \pattern_gen1|LessThan43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N12
cyclonev_lcell_comb \pattern_gen1|always1~0 (
// Equation(s):
// \pattern_gen1|always1~0_combout  = ( !\ctr1|vcount [8] & ( \ctr1|vcount[4]~DUPLICATE_q  & ( (!\ctr1|vcount [9] & (!\ctr1|vcount [7] & \ctr1|vcount [6])) ) ) ) # ( !\ctr1|vcount [8] & ( !\ctr1|vcount[4]~DUPLICATE_q  & ( (!\ctr1|vcount [9] & (!\ctr1|vcount 
// [7] & (\ctr1|vcount [6] & \ctr1|vcount [5]))) ) ) )

	.dataa(!\ctr1|vcount [9]),
	.datab(!\ctr1|vcount [7]),
	.datac(!\ctr1|vcount [6]),
	.datad(!\ctr1|vcount [5]),
	.datae(!\ctr1|vcount [8]),
	.dataf(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always1~0 .extended_lut = "off";
defparam \pattern_gen1|always1~0 .lut_mask = 64'h0008000008080000;
defparam \pattern_gen1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N42
cyclonev_lcell_comb \pattern_gen1|always1~1 (
// Equation(s):
// \pattern_gen1|always1~1_combout  = ( \pattern_gen1|always1~0_combout  & ( (!\ctr1|hcount [9] & !\pattern_gen1|LessThan43~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [9]),
	.datad(!\pattern_gen1|LessThan43~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always1~1 .extended_lut = "off";
defparam \pattern_gen1|always1~1 .lut_mask = 64'h00000000F000F000;
defparam \pattern_gen1|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N36
cyclonev_lcell_comb \pattern_gen1|LessThan71~0 (
// Equation(s):
// \pattern_gen1|LessThan71~0_combout  = ( \ctr1|hcount [4] & ( \ctr1|hcount [5] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount [8]) # (!\ctr1|hcount [7]))) ) ) ) # ( !\ctr1|hcount [4] & ( \ctr1|hcount [5] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount [8]) # 
// (!\ctr1|hcount [7]))) ) ) ) # ( \ctr1|hcount [4] & ( !\ctr1|hcount [5] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount [8]) # (!\ctr1|hcount [7]))) ) ) ) # ( !\ctr1|hcount [4] & ( !\ctr1|hcount [5] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount [8]) # ((!\ctr1|hcount 
// [7]) # (!\ctr1|hcount [6])))) ) ) )

	.dataa(!\ctr1|hcount [8]),
	.datab(!\ctr1|hcount [7]),
	.datac(!\ctr1|hcount [6]),
	.datad(!\ctr1|hcount [9]),
	.datae(!\ctr1|hcount [4]),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan71~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan71~0 .lut_mask = 64'hFE00EE00EE00EE00;
defparam \pattern_gen1|LessThan71~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N48
cyclonev_lcell_comb \pattern_gen1|always1~2 (
// Equation(s):
// \pattern_gen1|always1~2_combout  = ( !\pattern_gen1|LessThan43~0_combout  & ( \pattern_gen1|always1~0_combout  & ( (!\pattern_gen1|LessThan71~0_combout  & (!\ctr1|hcount [9] & ((!\ctr1|hcount[8]~DUPLICATE_q ) # (!\pattern_gen1|LessThan29~0_combout )))) ) 
// ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|LessThan71~0_combout ),
	.datac(!\pattern_gen1|LessThan29~0_combout ),
	.datad(!\ctr1|hcount [9]),
	.datae(!\pattern_gen1|LessThan43~0_combout ),
	.dataf(!\pattern_gen1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always1~2 .extended_lut = "off";
defparam \pattern_gen1|always1~2 .lut_mask = 64'h00000000C8000000;
defparam \pattern_gen1|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N48
cyclonev_lcell_comb \pattern_gen1|LessThan75~0 (
// Equation(s):
// \pattern_gen1|LessThan75~0_combout  = ( \ctr1|hcount [5] & ( (!\ctr1|hcount [6] & ((!\ctr1|hcount [4]) # (!\ctr1|hcount [3]))) ) ) # ( !\ctr1|hcount [5] & ( !\ctr1|hcount [6] ) )

	.dataa(!\ctr1|hcount [6]),
	.datab(!\ctr1|hcount [4]),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan75~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan75~0 .lut_mask = 64'hAAAAAAAAA8A8A8A8;
defparam \pattern_gen1|LessThan75~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N57
cyclonev_lcell_comb \pattern_gen1|LessThan76~0 (
// Equation(s):
// \pattern_gen1|LessThan76~0_combout  = ( \ctr1|hcount [5] & ( \ctr1|hcount [6] ) ) # ( !\ctr1|hcount [5] & ( (\ctr1|hcount [6] & (((\ctr1|hcount [2] & \ctr1|hcount [3])) # (\ctr1|hcount [4]))) ) )

	.dataa(!\ctr1|hcount [6]),
	.datab(!\ctr1|hcount [4]),
	.datac(!\ctr1|hcount [2]),
	.datad(!\ctr1|hcount [3]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan76~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan76~0 .lut_mask = 64'h1115111555555555;
defparam \pattern_gen1|LessThan76~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N45
cyclonev_lcell_comb \pattern_gen1|red~0 (
// Equation(s):
// \pattern_gen1|red~0_combout  = ( !\pattern_gen1|heart_count [0] & ( (\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|LessThan75~0_combout  & (\ctr1|hcount [7] & !\pattern_gen1|LessThan76~0_combout ))) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|LessThan75~0_combout ),
	.datac(!\ctr1|hcount [7]),
	.datad(!\pattern_gen1|LessThan76~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~0 .extended_lut = "off";
defparam \pattern_gen1|red~0 .lut_mask = 64'h0400040000000000;
defparam \pattern_gen1|red~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N57
cyclonev_lcell_comb \pattern_gen1|always1~3 (
// Equation(s):
// \pattern_gen1|always1~3_combout  = ( \ctr1|hcount [9] & ( (\ctr1|hcount [7] & (!\pattern_gen1|LessThan75~0_combout  & \ctr1|hcount[8]~DUPLICATE_q )) ) ) # ( !\ctr1|hcount [9] & ( (!\pattern_gen1|LessThan29~0_combout ) # ((!\ctr1|hcount[8]~DUPLICATE_q ) # 
// ((\ctr1|hcount [7] & !\pattern_gen1|LessThan75~0_combout ))) ) )

	.dataa(!\pattern_gen1|LessThan29~0_combout ),
	.datab(!\ctr1|hcount [7]),
	.datac(!\pattern_gen1|LessThan75~0_combout ),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always1~3 .extended_lut = "off";
defparam \pattern_gen1|always1~3 .lut_mask = 64'hFFBAFFBA00300030;
defparam \pattern_gen1|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N0
cyclonev_lcell_comb \pattern_gen1|red[5]~1 (
// Equation(s):
// \pattern_gen1|red[5]~1_combout  = ( \pattern_gen1|always1~3_combout  & ( \pattern_gen1|heart_count [0] & ( (!\pattern_gen1|heart_count [1] & (((\pattern_gen1|always1~1_combout  & \pattern_gen1|red~0_combout )) # (\pattern_gen1|always1~2_combout ))) ) ) ) 
// # ( !\pattern_gen1|always1~3_combout  & ( \pattern_gen1|heart_count [0] & ( (!\pattern_gen1|heart_count [1] & ((\pattern_gen1|always1~2_combout ) # (\pattern_gen1|always1~1_combout ))) ) ) ) # ( \pattern_gen1|always1~3_combout  & ( 
// !\pattern_gen1|heart_count [0] & ( ((!\pattern_gen1|heart_count [1] & (\pattern_gen1|always1~1_combout  & \pattern_gen1|red~0_combout ))) # (\pattern_gen1|always1~2_combout ) ) ) ) # ( !\pattern_gen1|always1~3_combout  & ( !\pattern_gen1|heart_count [0] & 
// ( ((!\pattern_gen1|heart_count [1] & \pattern_gen1|always1~1_combout )) # (\pattern_gen1|always1~2_combout ) ) ) )

	.dataa(!\pattern_gen1|heart_count [1]),
	.datab(!\pattern_gen1|always1~1_combout ),
	.datac(!\pattern_gen1|always1~2_combout ),
	.datad(!\pattern_gen1|red~0_combout ),
	.datae(!\pattern_gen1|always1~3_combout ),
	.dataf(!\pattern_gen1|heart_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red[5]~1 .extended_lut = "off";
defparam \pattern_gen1|red[5]~1 .lut_mask = 64'h2F2F0F2F2A2A0A2A;
defparam \pattern_gen1|red[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N4
dffeas \pattern_gen1|flameat_start_x[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[6] .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N36
cyclonev_lcell_comb \pattern_gen1|always0~2 (
// Equation(s):
// \pattern_gen1|always0~2_combout  = ( \pattern_gen1|flameat_start_x [7] & ( (!\ctr1|hcount [7] & (!\pattern_gen1|flameat_start_x [6] $ (!\ctr1|hcount[6]~DUPLICATE_q ))) ) ) # ( !\pattern_gen1|flameat_start_x [7] & ( (\ctr1|hcount [7] & 
// (!\pattern_gen1|flameat_start_x [6] $ (!\ctr1|hcount[6]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_x [6]),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~2 .extended_lut = "off";
defparam \pattern_gen1|always0~2 .lut_mask = 64'h030C030C30C030C0;
defparam \pattern_gen1|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N39
cyclonev_lcell_comb \pattern_gen1|always0~3 (
// Equation(s):
// \pattern_gen1|always0~3_combout  = ( \pattern_gen1|flameat_start_x [7] & ( (!\ctr1|hcount [7] & (!\pattern_gen1|flameat_start_x [6] & !\ctr1|hcount[6]~DUPLICATE_q )) ) ) # ( !\pattern_gen1|flameat_start_x [7] & ( (!\ctr1|hcount [7]) # 
// ((!\pattern_gen1|flameat_start_x [6] & !\ctr1|hcount[6]~DUPLICATE_q )) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\pattern_gen1|flameat_start_x [6]),
	.datac(gnd),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|flameat_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~3 .extended_lut = "off";
defparam \pattern_gen1|always0~3 .lut_mask = 64'hEEAAEEAA88008800;
defparam \pattern_gen1|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N30
cyclonev_lcell_comb \pattern_gen1|LessThan16~0 (
// Equation(s):
// \pattern_gen1|LessThan16~0_combout  = ( !\ctr1|hcount [9] & ( \pattern_gen1|flameat_start_x [9] ) ) # ( \ctr1|hcount [9] & ( !\pattern_gen1|flameat_start_x [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ctr1|hcount [9]),
	.dataf(!\pattern_gen1|flameat_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan16~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan16~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \pattern_gen1|LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N42
cyclonev_lcell_comb \pattern_gen1|always0~4 (
// Equation(s):
// \pattern_gen1|always0~4_combout  = ( \ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|LessThan16~0_combout  & ( (\pattern_gen1|flameat_start_x [8] & (((\pattern_gen1|always0~2_combout  & !\pattern_gen1|LessThan17~2_combout )) # 
// (\pattern_gen1|always0~3_combout ))) ) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|LessThan16~0_combout  & ( (((\pattern_gen1|always0~2_combout  & !\pattern_gen1|LessThan17~2_combout )) # (\pattern_gen1|always0~3_combout )) # 
// (\pattern_gen1|flameat_start_x [8]) ) ) )

	.dataa(!\pattern_gen1|always0~2_combout ),
	.datab(!\pattern_gen1|LessThan17~2_combout ),
	.datac(!\pattern_gen1|flameat_start_x [8]),
	.datad(!\pattern_gen1|always0~3_combout ),
	.datae(!\ctr1|hcount[8]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~4 .extended_lut = "off";
defparam \pattern_gen1|always0~4 .lut_mask = 64'h4FFF040F00000000;
defparam \pattern_gen1|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \pattern_gen1|red[5]~3 (
// Equation(s):
// \pattern_gen1|red[5]~3_combout  = ( !\pattern_gen1|red[5]~1_combout  & ( \pattern_gen1|always0~4_combout  & ( \pattern_gen1|red[5]~2_combout  ) ) ) # ( \pattern_gen1|red[5]~1_combout  & ( !\pattern_gen1|always0~4_combout  & ( 
// (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|always0~12_combout  & !\pattern_gen1|flame_status~q )) ) ) ) # ( !\pattern_gen1|red[5]~1_combout  & ( !\pattern_gen1|always0~4_combout  & ( (!\pattern_gen1|LessThan19~6_combout  & 
// ((!\pattern_gen1|always0~12_combout  & (\pattern_gen1|red[5]~2_combout )) # (\pattern_gen1|always0~12_combout  & ((!\pattern_gen1|flame_status~q ))))) # (\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|red[5]~2_combout )) ) ) )

	.dataa(!\pattern_gen1|LessThan19~6_combout ),
	.datab(!\pattern_gen1|red[5]~2_combout ),
	.datac(!\pattern_gen1|always0~12_combout ),
	.datad(!\pattern_gen1|flame_status~q ),
	.datae(!\pattern_gen1|red[5]~1_combout ),
	.dataf(!\pattern_gen1|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red[5]~3 .extended_lut = "off";
defparam \pattern_gen1|red[5]~3 .lut_mask = 64'h3B310A0033330000;
defparam \pattern_gen1|red[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N30
cyclonev_lcell_comb \pattern_gen1|WideOr2~0 (
// Equation(s):
// \pattern_gen1|WideOr2~0_combout  = ( !\pattern_gen1|cur_state.ATTACK1~q  & ( !\pattern_gen1|cur_state.ATTACK2~q  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|cur_state.ATTACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|WideOr2~0 .extended_lut = "off";
defparam \pattern_gen1|WideOr2~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \pattern_gen1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N57
cyclonev_lcell_comb \pattern_gen1|ekans_start_y[7]~0 (
// Equation(s):
// \pattern_gen1|ekans_start_y[7]~0_combout  = ( \pattern_gen1|Equal3~0_combout  & ( \pattern_gen1|WideOr2~0_combout  & ( !\pattern_gen1|cur_state.STATIC~q  ) ) ) # ( !\pattern_gen1|Equal3~0_combout  & ( \pattern_gen1|WideOr2~0_combout  & ( 
// !\pattern_gen1|cur_state.STATIC~q  ) ) ) # ( !\pattern_gen1|Equal3~0_combout  & ( !\pattern_gen1|WideOr2~0_combout  & ( (\pattern_gen1|Equal4~0_combout  & (\pattern_gen1|Equal4~1_combout  & \pattern_gen1|Equal6~0_combout )) ) ) )

	.dataa(!\pattern_gen1|cur_state.STATIC~q ),
	.datab(!\pattern_gen1|Equal4~0_combout ),
	.datac(!\pattern_gen1|Equal4~1_combout ),
	.datad(!\pattern_gen1|Equal6~0_combout ),
	.datae(!\pattern_gen1|Equal3~0_combout ),
	.dataf(!\pattern_gen1|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[7]~0 .extended_lut = "off";
defparam \pattern_gen1|ekans_start_y[7]~0 .lut_mask = 64'h00030000AAAAAAAA;
defparam \pattern_gen1|ekans_start_y[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N56
dffeas \pattern_gen1|ekans_start_y[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add76~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[9] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N30
cyclonev_lcell_comb \pattern_gen1|Add76~13 (
// Equation(s):
// \pattern_gen1|Add76~13_sumout  = SUM(( \pattern_gen1|ekans_start_y [1] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add76~14  = CARRY(( \pattern_gen1|ekans_start_y [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~13_sumout ),
	.cout(\pattern_gen1|Add76~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~13 .extended_lut = "off";
defparam \pattern_gen1|Add76~13 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add76~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N32
dffeas \pattern_gen1|ekans_start_y[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add76~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[1] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N33
cyclonev_lcell_comb \pattern_gen1|Add76~17 (
// Equation(s):
// \pattern_gen1|Add76~17_sumout  = SUM(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [2] ) + ( \pattern_gen1|Add76~14  ))
// \pattern_gen1|Add76~18  = CARRY(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [2] ) + ( \pattern_gen1|Add76~14  ))

	.dataa(!\pattern_gen1|ekans_start_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~17_sumout ),
	.cout(\pattern_gen1|Add76~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~17 .extended_lut = "off";
defparam \pattern_gen1|Add76~17 .lut_mask = 64'h000055550000FF00;
defparam \pattern_gen1|Add76~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N3
cyclonev_lcell_comb \pattern_gen1|Selector16~0 (
// Equation(s):
// \pattern_gen1|Selector16~0_combout  = ( !\pattern_gen1|Add76~17_sumout  & ( !\pattern_gen1|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add76~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector16~0 .extended_lut = "off";
defparam \pattern_gen1|Selector16~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \pattern_gen1|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N5
dffeas \pattern_gen1|ekans_start_y[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[2] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N36
cyclonev_lcell_comb \pattern_gen1|Add76~9 (
// Equation(s):
// \pattern_gen1|Add76~9_sumout  = SUM(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [3] ) + ( \pattern_gen1|Add76~18  ))
// \pattern_gen1|Add76~10  = CARRY(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [3] ) + ( \pattern_gen1|Add76~18  ))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~9_sumout ),
	.cout(\pattern_gen1|Add76~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~9 .extended_lut = "off";
defparam \pattern_gen1|Add76~9 .lut_mask = 64'h00000F0F0000AAAA;
defparam \pattern_gen1|Add76~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N0
cyclonev_lcell_comb \pattern_gen1|Selector15~0 (
// Equation(s):
// \pattern_gen1|Selector15~0_combout  = (!\pattern_gen1|WideOr2~0_combout  & !\pattern_gen1|Add76~9_sumout )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr2~0_combout ),
	.datac(!\pattern_gen1|Add76~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector15~0 .extended_lut = "off";
defparam \pattern_gen1|Selector15~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \pattern_gen1|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N2
dffeas \pattern_gen1|ekans_start_y[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[3] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N39
cyclonev_lcell_comb \pattern_gen1|Add76~5 (
// Equation(s):
// \pattern_gen1|Add76~5_sumout  = SUM(( \pattern_gen1|ekans_start_y [4] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~10  ))
// \pattern_gen1|Add76~6  = CARRY(( \pattern_gen1|ekans_start_y [4] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~10  ))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~5_sumout ),
	.cout(\pattern_gen1|Add76~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~5 .extended_lut = "off";
defparam \pattern_gen1|Add76~5 .lut_mask = 64'h00005555000000FF;
defparam \pattern_gen1|Add76~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N40
dffeas \pattern_gen1|ekans_start_y[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add76~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[4] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N42
cyclonev_lcell_comb \pattern_gen1|Add76~1 (
// Equation(s):
// \pattern_gen1|Add76~1_sumout  = SUM(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [5] ) + ( \pattern_gen1|Add76~6  ))
// \pattern_gen1|Add76~2  = CARRY(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [5] ) + ( \pattern_gen1|Add76~6  ))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(!\pattern_gen1|ekans_start_y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~1_sumout ),
	.cout(\pattern_gen1|Add76~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~1 .extended_lut = "off";
defparam \pattern_gen1|Add76~1 .lut_mask = 64'h000033330000AAAA;
defparam \pattern_gen1|Add76~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \pattern_gen1|Selector13~0 (
// Equation(s):
// \pattern_gen1|Selector13~0_combout  = (!\pattern_gen1|Add76~1_sumout  & !\pattern_gen1|WideOr2~0_combout )

	.dataa(gnd),
	.datab(!\pattern_gen1|Add76~1_sumout ),
	.datac(gnd),
	.datad(!\pattern_gen1|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector13~0 .extended_lut = "off";
defparam \pattern_gen1|Selector13~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \pattern_gen1|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N31
dffeas \pattern_gen1|ekans_start_y[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[5] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N45
cyclonev_lcell_comb \pattern_gen1|Add76~25 (
// Equation(s):
// \pattern_gen1|Add76~25_sumout  = SUM(( \pattern_gen1|ekans_start_y [6] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~2  ))
// \pattern_gen1|Add76~26  = CARRY(( \pattern_gen1|ekans_start_y [6] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~2  ))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~25_sumout ),
	.cout(\pattern_gen1|Add76~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~25 .extended_lut = "off";
defparam \pattern_gen1|Add76~25 .lut_mask = 64'h00005555000000FF;
defparam \pattern_gen1|Add76~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N46
dffeas \pattern_gen1|ekans_start_y[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add76~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[6] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N48
cyclonev_lcell_comb \pattern_gen1|Add76~21 (
// Equation(s):
// \pattern_gen1|Add76~21_sumout  = SUM(( \pattern_gen1|ekans_start_y [7] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~26  ))
// \pattern_gen1|Add76~22  = CARRY(( \pattern_gen1|ekans_start_y [7] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~26  ))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~21_sumout ),
	.cout(\pattern_gen1|Add76~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~21 .extended_lut = "off";
defparam \pattern_gen1|Add76~21 .lut_mask = 64'h00005555000000FF;
defparam \pattern_gen1|Add76~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N49
dffeas \pattern_gen1|ekans_start_y[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add76~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[7] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N51
cyclonev_lcell_comb \pattern_gen1|Add76~33 (
// Equation(s):
// \pattern_gen1|Add76~33_sumout  = SUM(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [8] ) + ( \pattern_gen1|Add76~22  ))
// \pattern_gen1|Add76~34  = CARRY(( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_y [8] ) + ( \pattern_gen1|Add76~22  ))

	.dataa(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~33_sumout ),
	.cout(\pattern_gen1|Add76~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~33 .extended_lut = "off";
defparam \pattern_gen1|Add76~33 .lut_mask = 64'h00000F0F0000AAAA;
defparam \pattern_gen1|Add76~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N15
cyclonev_lcell_comb \pattern_gen1|Selector10~0 (
// Equation(s):
// \pattern_gen1|Selector10~0_combout  = ( !\pattern_gen1|Add76~33_sumout  & ( !\pattern_gen1|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add76~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector10~0 .extended_lut = "off";
defparam \pattern_gen1|Selector10~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \pattern_gen1|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N16
dffeas \pattern_gen1|ekans_start_y[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[8] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N54
cyclonev_lcell_comb \pattern_gen1|Add76~29 (
// Equation(s):
// \pattern_gen1|Add76~29_sumout  = SUM(( \pattern_gen1|ekans_start_y [9] ) + ( !\pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add76~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datad(!\pattern_gen1|ekans_start_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add76~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add76~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add76~29 .extended_lut = "off";
defparam \pattern_gen1|Add76~29 .lut_mask = 64'h00000F0F000000FF;
defparam \pattern_gen1|Add76~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N55
dffeas \pattern_gen1|ekans_start_y[9]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add76~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_y[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_y[9]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_y[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \pattern_gen1|always0~46 (
// Equation(s):
// \pattern_gen1|always0~46_combout  = ( \ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [8] & (!\pattern_gen1|ekans_start_y[9]~DUPLICATE_q  $ (\ctr1|vcount [9]))) ) ) # ( !\ctr1|vcount [8] & ( (\pattern_gen1|ekans_start_y [8] & 
// (!\pattern_gen1|ekans_start_y[9]~DUPLICATE_q  $ (\ctr1|vcount [9]))) ) )

	.dataa(!\pattern_gen1|ekans_start_y[9]~DUPLICATE_q ),
	.datab(!\ctr1|vcount [9]),
	.datac(!\pattern_gen1|ekans_start_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~46 .extended_lut = "off";
defparam \pattern_gen1|always0~46 .lut_mask = 64'h0909090990909090;
defparam \pattern_gen1|always0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N45
cyclonev_lcell_comb \pattern_gen1|always0~45 (
// Equation(s):
// \pattern_gen1|always0~45_combout  = ( \ctr1|vcount [6] & ( (!\ctr1|vcount [7] & \pattern_gen1|ekans_start_y [7]) ) ) # ( !\ctr1|vcount [6] & ( (!\ctr1|vcount [7] & ((\pattern_gen1|ekans_start_y [6]) # (\pattern_gen1|ekans_start_y [7]))) # (\ctr1|vcount 
// [7] & (\pattern_gen1|ekans_start_y [7] & \pattern_gen1|ekans_start_y [6])) ) )

	.dataa(!\ctr1|vcount [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_y [7]),
	.datad(!\pattern_gen1|ekans_start_y [6]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~45 .extended_lut = "off";
defparam \pattern_gen1|always0~45 .lut_mask = 64'h0AAF0AAF0A0A0A0A;
defparam \pattern_gen1|always0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N0
cyclonev_lcell_comb \pattern_gen1|Add75~21 (
// Equation(s):
// \pattern_gen1|Add75~21_sumout  = SUM(( \pattern_gen1|ekans_start_x [1] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add75~22  = CARRY(( \pattern_gen1|ekans_start_x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~21_sumout ),
	.cout(\pattern_gen1|Add75~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~21 .extended_lut = "off";
defparam \pattern_gen1|Add75~21 .lut_mask = 64'h00000000000000FF;
defparam \pattern_gen1|Add75~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N2
dffeas \pattern_gen1|ekans_start_x[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[1] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N3
cyclonev_lcell_comb \pattern_gen1|Add75~25 (
// Equation(s):
// \pattern_gen1|Add75~25_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_x [2] ) + ( \pattern_gen1|Add75~22  ))
// \pattern_gen1|Add75~26  = CARRY(( \pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_x [2] ) + ( \pattern_gen1|Add75~22  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datac(!\pattern_gen1|ekans_start_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~25_sumout ),
	.cout(\pattern_gen1|Add75~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~25 .extended_lut = "off";
defparam \pattern_gen1|Add75~25 .lut_mask = 64'h00000F0F00003333;
defparam \pattern_gen1|Add75~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \pattern_gen1|Selector7~0 (
// Equation(s):
// \pattern_gen1|Selector7~0_combout  = (!\pattern_gen1|WideOr2~0_combout  & !\pattern_gen1|Add75~25_sumout )

	.dataa(gnd),
	.datab(!\pattern_gen1|WideOr2~0_combout ),
	.datac(!\pattern_gen1|Add75~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector7~0 .extended_lut = "off";
defparam \pattern_gen1|Selector7~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \pattern_gen1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N37
dffeas \pattern_gen1|ekans_start_x[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[2] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \pattern_gen1|Add75~17 (
// Equation(s):
// \pattern_gen1|Add75~17_sumout  = SUM(( \pattern_gen1|ekans_start_x [3] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~26  ))
// \pattern_gen1|Add75~18  = CARRY(( \pattern_gen1|ekans_start_x [3] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~17_sumout ),
	.cout(\pattern_gen1|Add75~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~17 .extended_lut = "off";
defparam \pattern_gen1|Add75~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \pattern_gen1|Add75~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N7
dffeas \pattern_gen1|ekans_start_x[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[3] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N9
cyclonev_lcell_comb \pattern_gen1|Add75~33 (
// Equation(s):
// \pattern_gen1|Add75~33_sumout  = SUM(( \pattern_gen1|ekans_start_x [4] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~18  ))
// \pattern_gen1|Add75~34  = CARRY(( \pattern_gen1|ekans_start_x [4] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datad(!\pattern_gen1|ekans_start_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~33_sumout ),
	.cout(\pattern_gen1|Add75~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~33 .extended_lut = "off";
defparam \pattern_gen1|Add75~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \pattern_gen1|Add75~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N10
dffeas \pattern_gen1|ekans_start_x[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[4] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \pattern_gen1|Add75~29 (
// Equation(s):
// \pattern_gen1|Add75~29_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_x [5] ) + ( \pattern_gen1|Add75~34  ))
// \pattern_gen1|Add75~30  = CARRY(( \pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_x [5] ) + ( \pattern_gen1|Add75~34  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|ekans_start_x [5]),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~29_sumout ),
	.cout(\pattern_gen1|Add75~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~29 .extended_lut = "off";
defparam \pattern_gen1|Add75~29 .lut_mask = 64'h00003333000000FF;
defparam \pattern_gen1|Add75~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N57
cyclonev_lcell_comb \pattern_gen1|Selector4~0 (
// Equation(s):
// \pattern_gen1|Selector4~0_combout  = ( !\pattern_gen1|Add75~29_sumout  & ( !\pattern_gen1|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|Add75~29_sumout ),
	.dataf(!\pattern_gen1|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector4~0 .extended_lut = "off";
defparam \pattern_gen1|Selector4~0 .lut_mask = 64'hFFFF000000000000;
defparam \pattern_gen1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N58
dffeas \pattern_gen1|ekans_start_x[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[5] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N0
cyclonev_lcell_comb \pattern_gen1|LessThan5~1 (
// Equation(s):
// \pattern_gen1|LessThan5~1_combout  = ( \ctr1|hcount [5] & ( (!\pattern_gen1|ekans_start_x [5] & (!\ctr1|hcount [4] $ (\pattern_gen1|ekans_start_x [4]))) ) ) # ( !\ctr1|hcount [5] & ( (\pattern_gen1|ekans_start_x [5] & (!\ctr1|hcount [4] $ 
// (\pattern_gen1|ekans_start_x [4]))) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|ekans_start_x [5]),
	.datad(!\pattern_gen1|ekans_start_x [4]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~1 .lut_mask = 64'h0C030C03C030C030;
defparam \pattern_gen1|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N15
cyclonev_lcell_comb \pattern_gen1|Add75~9 (
// Equation(s):
// \pattern_gen1|Add75~9_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  ) + ( \pattern_gen1|Add75~30  ))
// \pattern_gen1|Add75~10  = CARRY(( \pattern_gen1|cur_state.ATTACK2~q  ) + ( !\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  ) + ( \pattern_gen1|Add75~30  ))

	.dataa(!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~9_sumout ),
	.cout(\pattern_gen1|Add75~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~9 .extended_lut = "off";
defparam \pattern_gen1|Add75~9 .lut_mask = 64'h00005555000000FF;
defparam \pattern_gen1|Add75~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N42
cyclonev_lcell_comb \pattern_gen1|Selector3~0 (
// Equation(s):
// \pattern_gen1|Selector3~0_combout  = ( !\pattern_gen1|Add75~9_sumout  & ( !\pattern_gen1|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|Add75~9_sumout ),
	.dataf(!\pattern_gen1|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector3~0 .extended_lut = "off";
defparam \pattern_gen1|Selector3~0 .lut_mask = 64'hFFFF000000000000;
defparam \pattern_gen1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N44
dffeas \pattern_gen1|ekans_start_x[6]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \pattern_gen1|Add75~13 (
// Equation(s):
// \pattern_gen1|Add75~13_sumout  = SUM(( \pattern_gen1|ekans_start_x [7] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~10  ))
// \pattern_gen1|Add75~14  = CARRY(( \pattern_gen1|ekans_start_x [7] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~10  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~13_sumout ),
	.cout(\pattern_gen1|Add75~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~13 .extended_lut = "off";
defparam \pattern_gen1|Add75~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \pattern_gen1|Add75~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N19
dffeas \pattern_gen1|ekans_start_x[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[7] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N39
cyclonev_lcell_comb \pattern_gen1|always0~41 (
// Equation(s):
// \pattern_gen1|always0~41_combout  = ( \pattern_gen1|ekans_start_x [7] & ( (!\ctr1|hcount [7]) # ((!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & !\ctr1|hcount[6]~DUPLICATE_q )) ) ) # ( !\pattern_gen1|ekans_start_x [7] & ( (!\ctr1|hcount [7] & 
// (!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & !\ctr1|hcount[6]~DUPLICATE_q )) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~41 .extended_lut = "off";
defparam \pattern_gen1|always0~41 .lut_mask = 64'hA000A000FAAAFAAA;
defparam \pattern_gen1|always0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N3
cyclonev_lcell_comb \pattern_gen1|always0~40 (
// Equation(s):
// \pattern_gen1|always0~40_combout  = ( \pattern_gen1|ekans_start_x [7] & ( (\ctr1|hcount [7] & (!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  $ (!\ctr1|hcount[6]~DUPLICATE_q ))) ) ) # ( !\pattern_gen1|ekans_start_x [7] & ( (!\ctr1|hcount [7] & 
// (!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  $ (!\ctr1|hcount[6]~DUPLICATE_q ))) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~40 .extended_lut = "off";
defparam \pattern_gen1|always0~40 .lut_mask = 64'h0AA00AA005500550;
defparam \pattern_gen1|always0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \pattern_gen1|LessThan5~0 (
// Equation(s):
// \pattern_gen1|LessThan5~0_combout  = ( \pattern_gen1|ekans_start_x [1] & ( \pattern_gen1|ekans_start_x [3] & ( (!\ctr1|hcount [3]) # ((!\ctr1|hcount [1] & ((!\ctr1|hcount [2]) # (!\pattern_gen1|ekans_start_x [2]))) # (\ctr1|hcount [1] & (!\ctr1|hcount [2] 
// & !\pattern_gen1|ekans_start_x [2]))) ) ) ) # ( !\pattern_gen1|ekans_start_x [1] & ( \pattern_gen1|ekans_start_x [3] & ( (!\ctr1|hcount [3]) # ((!\ctr1|hcount [2] & !\pattern_gen1|ekans_start_x [2])) ) ) ) # ( \pattern_gen1|ekans_start_x [1] & ( 
// !\pattern_gen1|ekans_start_x [3] & ( (!\ctr1|hcount [3] & ((!\ctr1|hcount [1] & ((!\ctr1|hcount [2]) # (!\pattern_gen1|ekans_start_x [2]))) # (\ctr1|hcount [1] & (!\ctr1|hcount [2] & !\pattern_gen1|ekans_start_x [2])))) ) ) ) # ( 
// !\pattern_gen1|ekans_start_x [1] & ( !\pattern_gen1|ekans_start_x [3] & ( (!\ctr1|hcount [2] & (!\ctr1|hcount [3] & !\pattern_gen1|ekans_start_x [2])) ) ) )

	.dataa(!\ctr1|hcount [1]),
	.datab(!\ctr1|hcount [2]),
	.datac(!\ctr1|hcount [3]),
	.datad(!\pattern_gen1|ekans_start_x [2]),
	.datae(!\pattern_gen1|ekans_start_x [1]),
	.dataf(!\pattern_gen1|ekans_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~0 .lut_mask = 64'hC000E080FCF0FEF8;
defparam \pattern_gen1|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N36
cyclonev_lcell_comb \pattern_gen1|LessThan5~2 (
// Equation(s):
// \pattern_gen1|LessThan5~2_combout  = ( \ctr1|hcount [5] & ( (!\ctr1|hcount [4] & (!\pattern_gen1|ekans_start_x [5] & \pattern_gen1|ekans_start_x [4])) ) ) # ( !\ctr1|hcount [5] & ( (!\pattern_gen1|ekans_start_x [5]) # ((!\ctr1|hcount [4] & 
// \pattern_gen1|ekans_start_x [4])) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|ekans_start_x [5]),
	.datad(!\pattern_gen1|ekans_start_x [4]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~2 .lut_mask = 64'hF0FCF0FC00C000C0;
defparam \pattern_gen1|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N21
cyclonev_lcell_comb \pattern_gen1|Add75~5 (
// Equation(s):
// \pattern_gen1|Add75~5_sumout  = SUM(( \pattern_gen1|ekans_start_x [8] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~14  ))
// \pattern_gen1|Add75~6  = CARRY(( \pattern_gen1|ekans_start_x [8] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datad(!\pattern_gen1|ekans_start_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~5_sumout ),
	.cout(\pattern_gen1|Add75~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~5 .extended_lut = "off";
defparam \pattern_gen1|Add75~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \pattern_gen1|Add75~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N22
dffeas \pattern_gen1|ekans_start_x[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[8] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N24
cyclonev_lcell_comb \pattern_gen1|Add75~1 (
// Equation(s):
// \pattern_gen1|Add75~1_sumout  = SUM(( \pattern_gen1|ekans_start_x [9] ) + ( \pattern_gen1|cur_state.ATTACK2~q  ) + ( \pattern_gen1|Add75~6  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK2~q ),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add75~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add75~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add75~1 .extended_lut = "off";
defparam \pattern_gen1|Add75~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \pattern_gen1|Add75~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N26
dffeas \pattern_gen1|ekans_start_x[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[9] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N33
cyclonev_lcell_comb \pattern_gen1|always0~42 (
// Equation(s):
// \pattern_gen1|always0~42_combout  = ( \pattern_gen1|ekans_start_x [9] & ( (\ctr1|hcount [9] & (!\pattern_gen1|ekans_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q ))) ) ) # ( !\pattern_gen1|ekans_start_x [9] & ( (!\ctr1|hcount [9] & 
// (!\pattern_gen1|ekans_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q ))) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x [8]),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~42 .extended_lut = "off";
defparam \pattern_gen1|always0~42 .lut_mask = 64'hA00AA00A50055005;
defparam \pattern_gen1|always0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N24
cyclonev_lcell_comb \pattern_gen1|always0~43 (
// Equation(s):
// \pattern_gen1|always0~43_combout  = ( \pattern_gen1|LessThan5~2_combout  & ( \pattern_gen1|always0~42_combout  & ( (\pattern_gen1|always0~40_combout ) # (\pattern_gen1|always0~41_combout ) ) ) ) # ( !\pattern_gen1|LessThan5~2_combout  & ( 
// \pattern_gen1|always0~42_combout  & ( ((\pattern_gen1|LessThan5~1_combout  & (\pattern_gen1|always0~40_combout  & \pattern_gen1|LessThan5~0_combout ))) # (\pattern_gen1|always0~41_combout ) ) ) )

	.dataa(!\pattern_gen1|LessThan5~1_combout ),
	.datab(!\pattern_gen1|always0~41_combout ),
	.datac(!\pattern_gen1|always0~40_combout ),
	.datad(!\pattern_gen1|LessThan5~0_combout ),
	.datae(!\pattern_gen1|LessThan5~2_combout ),
	.dataf(!\pattern_gen1|always0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~43 .extended_lut = "off";
defparam \pattern_gen1|always0~43 .lut_mask = 64'h0000000033373F3F;
defparam \pattern_gen1|always0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N42
cyclonev_lcell_comb \pattern_gen1|always0~44 (
// Equation(s):
// \pattern_gen1|always0~44_combout  = ( \ctr1|vcount [6] & ( (\pattern_gen1|ekans_start_y [6] & (!\ctr1|vcount [7] $ (\pattern_gen1|ekans_start_y [7]))) ) ) # ( !\ctr1|vcount [6] & ( (!\pattern_gen1|ekans_start_y [6] & (!\ctr1|vcount [7] $ 
// (\pattern_gen1|ekans_start_y [7]))) ) )

	.dataa(!\ctr1|vcount [7]),
	.datab(!\pattern_gen1|ekans_start_y [7]),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_y [6]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~44 .extended_lut = "off";
defparam \pattern_gen1|always0~44 .lut_mask = 64'h9900990000990099;
defparam \pattern_gen1|always0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N6
cyclonev_lcell_comb \pattern_gen1|LessThan7~0 (
// Equation(s):
// \pattern_gen1|LessThan7~0_combout  = ( \pattern_gen1|ekans_start_y [2] & ( \ctr1|vcount [2] & ( (!\ctr1|vcount [3] & !\pattern_gen1|ekans_start_y [3]) ) ) ) # ( !\pattern_gen1|ekans_start_y [2] & ( \ctr1|vcount [2] & ( (!\ctr1|vcount [3] & 
// ((!\pattern_gen1|ekans_start_y [3]) # ((\pattern_gen1|ekans_start_y [1] & !\ctr1|vcount [1])))) # (\ctr1|vcount [3] & (\pattern_gen1|ekans_start_y [1] & (!\pattern_gen1|ekans_start_y [3] & !\ctr1|vcount [1]))) ) ) ) # ( \pattern_gen1|ekans_start_y [2] & ( 
// !\ctr1|vcount [2] & ( (!\ctr1|vcount [3] & ((!\pattern_gen1|ekans_start_y [3]) # ((\pattern_gen1|ekans_start_y [1] & !\ctr1|vcount [1])))) # (\ctr1|vcount [3] & (\pattern_gen1|ekans_start_y [1] & (!\pattern_gen1|ekans_start_y [3] & !\ctr1|vcount [1]))) ) 
// ) ) # ( !\pattern_gen1|ekans_start_y [2] & ( !\ctr1|vcount [2] & ( (!\ctr1|vcount [3]) # (!\pattern_gen1|ekans_start_y [3]) ) ) )

	.dataa(!\ctr1|vcount [3]),
	.datab(!\pattern_gen1|ekans_start_y [1]),
	.datac(!\pattern_gen1|ekans_start_y [3]),
	.datad(!\ctr1|vcount [1]),
	.datae(!\pattern_gen1|ekans_start_y [2]),
	.dataf(!\ctr1|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~0 .lut_mask = 64'hFAFAB2A0B2A0A0A0;
defparam \pattern_gen1|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N12
cyclonev_lcell_comb \pattern_gen1|LessThan7~1 (
// Equation(s):
// \pattern_gen1|LessThan7~1_combout  = ( \pattern_gen1|LessThan7~0_combout  & ( (!\pattern_gen1|ekans_start_y [5] & ((!\ctr1|vcount[4]~DUPLICATE_q ) # ((!\ctr1|vcount [5]) # (\pattern_gen1|ekans_start_y [4])))) # (\pattern_gen1|ekans_start_y [5] & 
// (!\ctr1|vcount [5] & ((!\ctr1|vcount[4]~DUPLICATE_q ) # (\pattern_gen1|ekans_start_y [4])))) ) ) # ( !\pattern_gen1|LessThan7~0_combout  & ( (!\pattern_gen1|ekans_start_y [5] & ((!\ctr1|vcount [5]) # ((!\ctr1|vcount[4]~DUPLICATE_q  & 
// \pattern_gen1|ekans_start_y [4])))) # (\pattern_gen1|ekans_start_y [5] & (!\ctr1|vcount[4]~DUPLICATE_q  & (!\ctr1|vcount [5] & \pattern_gen1|ekans_start_y [4]))) ) )

	.dataa(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datab(!\pattern_gen1|ekans_start_y [5]),
	.datac(!\ctr1|vcount [5]),
	.datad(!\pattern_gen1|ekans_start_y [4]),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~1 .lut_mask = 64'hC0E8C0E8E8FCE8FC;
defparam \pattern_gen1|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N39
cyclonev_lcell_comb \pattern_gen1|always0~47 (
// Equation(s):
// \pattern_gen1|always0~47_combout  = ( \pattern_gen1|ekans_start_x [9] & ( (!\ctr1|hcount [9]) # ((\pattern_gen1|ekans_start_x [8] & !\ctr1|hcount[8]~DUPLICATE_q )) ) ) # ( !\pattern_gen1|ekans_start_x [9] & ( (!\ctr1|hcount [9] & 
// (\pattern_gen1|ekans_start_x [8] & !\ctr1|hcount[8]~DUPLICATE_q )) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x [8]),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~47 .extended_lut = "off";
defparam \pattern_gen1|always0~47 .lut_mask = 64'h0A000A00AFAAAFAA;
defparam \pattern_gen1|always0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N51
cyclonev_lcell_comb \pattern_gen1|always0~48 (
// Equation(s):
// \pattern_gen1|always0~48_combout  = ( \ctr1|vcount [8] & ( (!\pattern_gen1|always0~47_combout  & ((!\pattern_gen1|ekans_start_y[9]~DUPLICATE_q ) # (\ctr1|vcount [9]))) ) ) # ( !\ctr1|vcount [8] & ( (!\pattern_gen1|always0~47_combout  & 
// ((!\pattern_gen1|ekans_start_y[9]~DUPLICATE_q  & ((\pattern_gen1|ekans_start_y [8]) # (\ctr1|vcount [9]))) # (\pattern_gen1|ekans_start_y[9]~DUPLICATE_q  & (\ctr1|vcount [9] & \pattern_gen1|ekans_start_y [8])))) ) )

	.dataa(!\pattern_gen1|ekans_start_y[9]~DUPLICATE_q ),
	.datab(!\ctr1|vcount [9]),
	.datac(!\pattern_gen1|always0~47_combout ),
	.datad(!\pattern_gen1|ekans_start_y [8]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~48 .extended_lut = "off";
defparam \pattern_gen1|always0~48 .lut_mask = 64'h20B020B0B0B0B0B0;
defparam \pattern_gen1|always0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N18
cyclonev_lcell_comb \pattern_gen1|always0~49 (
// Equation(s):
// \pattern_gen1|always0~49_combout  = ( \pattern_gen1|LessThan7~1_combout  & ( \pattern_gen1|always0~48_combout  & ( (!\pattern_gen1|always0~43_combout  & ((!\pattern_gen1|always0~46_combout ) # ((!\pattern_gen1|always0~45_combout  & 
// !\pattern_gen1|always0~44_combout )))) ) ) ) # ( !\pattern_gen1|LessThan7~1_combout  & ( \pattern_gen1|always0~48_combout  & ( (!\pattern_gen1|always0~43_combout  & ((!\pattern_gen1|always0~46_combout ) # (!\pattern_gen1|always0~45_combout ))) ) ) )

	.dataa(!\pattern_gen1|always0~46_combout ),
	.datab(!\pattern_gen1|always0~45_combout ),
	.datac(!\pattern_gen1|always0~43_combout ),
	.datad(!\pattern_gen1|always0~44_combout ),
	.datae(!\pattern_gen1|LessThan7~1_combout ),
	.dataf(!\pattern_gen1|always0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~49 .extended_lut = "off";
defparam \pattern_gen1|always0~49 .lut_mask = 64'h00000000E0E0E0A0;
defparam \pattern_gen1|always0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N3
cyclonev_lcell_comb \pattern_gen1|LessThan7~3 (
// Equation(s):
// \pattern_gen1|LessThan7~3_combout  = ( \ctr1|vcount [6] & ( (!\ctr1|vcount [7] & (!\pattern_gen1|ekans_start_y [7] $ (!\pattern_gen1|ekans_start_y [6]))) ) ) # ( !\ctr1|vcount [6] & ( (!\pattern_gen1|ekans_start_y [7] & (!\ctr1|vcount [7])) # 
// (\pattern_gen1|ekans_start_y [7] & ((!\pattern_gen1|ekans_start_y [6]))) ) )

	.dataa(!\ctr1|vcount [7]),
	.datab(!\pattern_gen1|ekans_start_y [7]),
	.datac(!\pattern_gen1|ekans_start_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~3 .lut_mask = 64'hB8B8B8B828282828;
defparam \pattern_gen1|LessThan7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N18
cyclonev_lcell_comb \pattern_gen1|LessThan7~4 (
// Equation(s):
// \pattern_gen1|LessThan7~4_combout  = ( \pattern_gen1|ekans_start_y [6] & ( \ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [9] & (!\ctr1|vcount [9] & (!\pattern_gen1|ekans_start_y [8] $ (\pattern_gen1|ekans_start_y [7])))) # 
// (\pattern_gen1|ekans_start_y [9] & (\ctr1|vcount [9] & (!\pattern_gen1|ekans_start_y [8] $ (\pattern_gen1|ekans_start_y [7])))) ) ) ) # ( !\pattern_gen1|ekans_start_y [6] & ( \ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [8] & 
// (!\pattern_gen1|ekans_start_y [9] $ (\ctr1|vcount [9]))) ) ) ) # ( \pattern_gen1|ekans_start_y [6] & ( !\ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [8] & (\pattern_gen1|ekans_start_y [7] & (!\pattern_gen1|ekans_start_y [9] $ (!\ctr1|vcount [9])))) 
// # (\pattern_gen1|ekans_start_y [8] & (!\pattern_gen1|ekans_start_y [7] & (!\pattern_gen1|ekans_start_y [9] $ (\ctr1|vcount [9])))) ) ) ) # ( !\pattern_gen1|ekans_start_y [6] & ( !\ctr1|vcount [8] & ( (\pattern_gen1|ekans_start_y [8] & 
// (!\pattern_gen1|ekans_start_y [9] $ (\ctr1|vcount [9]))) ) ) )

	.dataa(!\pattern_gen1|ekans_start_y [9]),
	.datab(!\pattern_gen1|ekans_start_y [8]),
	.datac(!\ctr1|vcount [9]),
	.datad(!\pattern_gen1|ekans_start_y [7]),
	.datae(!\pattern_gen1|ekans_start_y [6]),
	.dataf(!\ctr1|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~4 .lut_mask = 64'h2121214884848421;
defparam \pattern_gen1|LessThan7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N0
cyclonev_lcell_comb \pattern_gen1|LessThan7~2 (
// Equation(s):
// \pattern_gen1|LessThan7~2_combout  = ( \ctr1|vcount [6] & ( (!\pattern_gen1|ekans_start_y [6] & (!\pattern_gen1|ekans_start_y [7] $ (\ctr1|vcount [7]))) ) ) # ( !\ctr1|vcount [6] & ( (\pattern_gen1|ekans_start_y [6] & (!\pattern_gen1|ekans_start_y [7] $ 
// (!\ctr1|vcount [7]))) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|ekans_start_y [7]),
	.datac(!\ctr1|vcount [7]),
	.datad(!\pattern_gen1|ekans_start_y [6]),
	.datae(gnd),
	.dataf(!\ctr1|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~2 .lut_mask = 64'h003C003CC300C300;
defparam \pattern_gen1|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N24
cyclonev_lcell_comb \pattern_gen1|LessThan7~5 (
// Equation(s):
// \pattern_gen1|LessThan7~5_combout  = ( \pattern_gen1|ekans_start_y [6] & ( \ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [9] & (!\pattern_gen1|ekans_start_y [8] & (!\ctr1|vcount [9] & \pattern_gen1|ekans_start_y [7]))) # (\pattern_gen1|ekans_start_y 
// [9] & ((!\ctr1|vcount [9]) # ((!\pattern_gen1|ekans_start_y [8] & \pattern_gen1|ekans_start_y [7])))) ) ) ) # ( !\pattern_gen1|ekans_start_y [6] & ( \ctr1|vcount [8] & ( (\pattern_gen1|ekans_start_y [9] & !\ctr1|vcount [9]) ) ) ) # ( 
// \pattern_gen1|ekans_start_y [6] & ( !\ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [9] & (!\ctr1|vcount [9] & ((!\pattern_gen1|ekans_start_y [8]) # (\pattern_gen1|ekans_start_y [7])))) # (\pattern_gen1|ekans_start_y [9] & 
// ((!\pattern_gen1|ekans_start_y [8]) # ((!\ctr1|vcount [9]) # (\pattern_gen1|ekans_start_y [7])))) ) ) ) # ( !\pattern_gen1|ekans_start_y [6] & ( !\ctr1|vcount [8] & ( (!\pattern_gen1|ekans_start_y [9] & (!\pattern_gen1|ekans_start_y [8] & !\ctr1|vcount 
// [9])) # (\pattern_gen1|ekans_start_y [9] & ((!\pattern_gen1|ekans_start_y [8]) # (!\ctr1|vcount [9]))) ) ) )

	.dataa(!\pattern_gen1|ekans_start_y [9]),
	.datab(!\pattern_gen1|ekans_start_y [8]),
	.datac(!\ctr1|vcount [9]),
	.datad(!\pattern_gen1|ekans_start_y [7]),
	.datae(!\pattern_gen1|ekans_start_y [6]),
	.dataf(!\ctr1|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~5 .lut_mask = 64'hD4D4D4F5505050D4;
defparam \pattern_gen1|LessThan7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N36
cyclonev_lcell_comb \pattern_gen1|LessThan7~6 (
// Equation(s):
// \pattern_gen1|LessThan7~6_combout  = ( \pattern_gen1|LessThan7~1_combout  & ( !\pattern_gen1|LessThan7~5_combout  & ( (!\pattern_gen1|LessThan7~4_combout ) # ((!\pattern_gen1|LessThan7~3_combout  & !\pattern_gen1|LessThan7~2_combout )) ) ) ) # ( 
// !\pattern_gen1|LessThan7~1_combout  & ( !\pattern_gen1|LessThan7~5_combout  & ( (!\pattern_gen1|LessThan7~3_combout ) # (!\pattern_gen1|LessThan7~4_combout ) ) ) )

	.dataa(!\pattern_gen1|LessThan7~3_combout ),
	.datab(!\pattern_gen1|LessThan7~4_combout ),
	.datac(!\pattern_gen1|LessThan7~2_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|LessThan7~1_combout ),
	.dataf(!\pattern_gen1|LessThan7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan7~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan7~6 .lut_mask = 64'hEEEEECEC00000000;
defparam \pattern_gen1|LessThan7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N12
cyclonev_lcell_comb \pattern_gen1|LessThan5~4 (
// Equation(s):
// \pattern_gen1|LessThan5~4_combout  = ( \pattern_gen1|ekans_start_x [7] & ( (\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & ((!\ctr1|hcount [7]) # (!\ctr1|hcount[6]~DUPLICATE_q ))) ) ) # ( !\pattern_gen1|ekans_start_x [7] & ( (!\ctr1|hcount [7] & 
// ((!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ) # (!\ctr1|hcount[6]~DUPLICATE_q ))) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~4 .lut_mask = 64'hA8A8A8A832323232;
defparam \pattern_gen1|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N15
cyclonev_lcell_comb \pattern_gen1|LessThan5~3 (
// Equation(s):
// \pattern_gen1|LessThan5~3_combout  = ( \pattern_gen1|ekans_start_x [7] & ( (!\ctr1|hcount [7] & (!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & !\ctr1|hcount[6]~DUPLICATE_q )) # (\ctr1|hcount [7] & (\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & 
// \ctr1|hcount[6]~DUPLICATE_q )) ) ) # ( !\pattern_gen1|ekans_start_x [7] & ( (!\ctr1|hcount [7] & (\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & \ctr1|hcount[6]~DUPLICATE_q )) # (\ctr1|hcount [7] & (!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & 
// !\ctr1|hcount[6]~DUPLICATE_q )) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~3 .lut_mask = 64'h500A500AA005A005;
defparam \pattern_gen1|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N51
cyclonev_lcell_comb \pattern_gen1|LessThan5~5 (
// Equation(s):
// \pattern_gen1|LessThan5~5_combout  = ( \pattern_gen1|LessThan5~3_combout  & ( (!\pattern_gen1|LessThan5~2_combout  & (!\pattern_gen1|LessThan5~4_combout  & ((!\pattern_gen1|LessThan5~0_combout ) # (!\pattern_gen1|LessThan5~1_combout )))) ) ) # ( 
// !\pattern_gen1|LessThan5~3_combout  & ( !\pattern_gen1|LessThan5~4_combout  ) )

	.dataa(!\pattern_gen1|LessThan5~2_combout ),
	.datab(!\pattern_gen1|LessThan5~4_combout ),
	.datac(!\pattern_gen1|LessThan5~0_combout ),
	.datad(!\pattern_gen1|LessThan5~1_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~5 .lut_mask = 64'hCCCCCCCC88808880;
defparam \pattern_gen1|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N43
dffeas \pattern_gen1|ekans_start_x[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[6] .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N48
cyclonev_lcell_comb \pattern_gen1|Add5~0 (
// Equation(s):
// \pattern_gen1|Add5~0_combout  = ( \pattern_gen1|ekans_start_x [7] & ( !\pattern_gen1|ekans_start_x [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|ekans_start_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add5~0 .extended_lut = "off";
defparam \pattern_gen1|Add5~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pattern_gen1|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N25
dffeas \pattern_gen1|ekans_start_x[9]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[9]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N18
cyclonev_lcell_comb \pattern_gen1|LessThan5~6 (
// Equation(s):
// \pattern_gen1|LessThan5~6_combout  = ( \pattern_gen1|ekans_start_x [8] & ( \pattern_gen1|ekans_start_x[9]~DUPLICATE_q  & ( (\pattern_gen1|LessThan5~5_combout  & (\ctr1|hcount [9] & (!\pattern_gen1|Add5~0_combout  & \ctr1|hcount[8]~DUPLICATE_q ))) ) ) ) # 
// ( !\pattern_gen1|ekans_start_x [8] & ( \pattern_gen1|ekans_start_x[9]~DUPLICATE_q  & ( (\ctr1|hcount [9] & ((!\pattern_gen1|LessThan5~5_combout  & (!\pattern_gen1|Add5~0_combout  & \ctr1|hcount[8]~DUPLICATE_q )) # (\pattern_gen1|LessThan5~5_combout  & 
// ((!\pattern_gen1|Add5~0_combout ) # (\ctr1|hcount[8]~DUPLICATE_q ))))) ) ) ) # ( \pattern_gen1|ekans_start_x [8] & ( !\pattern_gen1|ekans_start_x[9]~DUPLICATE_q  & ( (!\pattern_gen1|LessThan5~5_combout  & (\ctr1|hcount [9] & 
// ((!\pattern_gen1|Add5~0_combout ) # (\ctr1|hcount[8]~DUPLICATE_q )))) # (\pattern_gen1|LessThan5~5_combout  & (((!\pattern_gen1|Add5~0_combout  & \ctr1|hcount[8]~DUPLICATE_q )) # (\ctr1|hcount [9]))) ) ) ) # ( !\pattern_gen1|ekans_start_x [8] & ( 
// !\pattern_gen1|ekans_start_x[9]~DUPLICATE_q  & ( ((!\pattern_gen1|LessThan5~5_combout  & (!\pattern_gen1|Add5~0_combout  & \ctr1|hcount[8]~DUPLICATE_q )) # (\pattern_gen1|LessThan5~5_combout  & ((!\pattern_gen1|Add5~0_combout ) # 
// (\ctr1|hcount[8]~DUPLICATE_q )))) # (\ctr1|hcount [9]) ) ) )

	.dataa(!\pattern_gen1|LessThan5~5_combout ),
	.datab(!\ctr1|hcount [9]),
	.datac(!\pattern_gen1|Add5~0_combout ),
	.datad(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datae(!\pattern_gen1|ekans_start_x [8]),
	.dataf(!\pattern_gen1|ekans_start_x[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan5~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan5~6 .lut_mask = 64'h73F7317310310010;
defparam \pattern_gen1|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N0
cyclonev_lcell_comb \pattern_gen1|always0~50 (
// Equation(s):
// \pattern_gen1|always0~50_combout  = ( \pattern_gen1|LessThan5~6_combout  ) # ( !\pattern_gen1|LessThan5~6_combout  & ( (!\pattern_gen1|always0~49_combout ) # (\pattern_gen1|LessThan7~6_combout ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|always0~49_combout ),
	.datac(!\pattern_gen1|LessThan7~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~50 .extended_lut = "off";
defparam \pattern_gen1|always0~50 .lut_mask = 64'hCFCFCFCFFFFFFFFF;
defparam \pattern_gen1|always0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N9
cyclonev_lcell_comb \pattern_gen1|red~5 (
// Equation(s):
// \pattern_gen1|red~5_combout  = ( \pattern_gen1|red[5]~3_combout  & ( \pattern_gen1|always0~50_combout  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|red[5]~4_combout )) # (\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|Equal0~0_combout ))) 
// ) ) ) # ( !\pattern_gen1|red[5]~3_combout  & ( \pattern_gen1|always0~50_combout  & ( (!\pattern_gen1|always0~1_combout ) # (!\pattern_gen1|Equal0~0_combout ) ) ) ) # ( \pattern_gen1|red[5]~3_combout  & ( !\pattern_gen1|always0~50_combout  & ( 
// (!\pattern_gen1|always0~1_combout ) # (!\pattern_gen1|Equal0~0_combout ) ) ) ) # ( !\pattern_gen1|red[5]~3_combout  & ( !\pattern_gen1|always0~50_combout  & ( (!\pattern_gen1|always0~1_combout ) # (!\pattern_gen1|Equal0~0_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|red[5]~4_combout ),
	.datac(!\pattern_gen1|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|red[5]~3_combout ),
	.dataf(!\pattern_gen1|always0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~5 .extended_lut = "off";
defparam \pattern_gen1|red~5 .lut_mask = 64'hFAFAFAFAFAFAD8D8;
defparam \pattern_gen1|red~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N34
dffeas \pattern_gen1|red[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|red~5_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[0] .is_wysiwyg = "true";
defparam \pattern_gen1|red[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N40
dffeas \pattern_gen1|red[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|red~5_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[1] .is_wysiwyg = "true";
defparam \pattern_gen1|red[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N46
dffeas \pattern_gen1|red[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|red~5_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[2] .is_wysiwyg = "true";
defparam \pattern_gen1|red[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N7
dffeas \pattern_gen1|red[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|red~5_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[3] .is_wysiwyg = "true";
defparam \pattern_gen1|red[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N24
cyclonev_lcell_comb \pattern_gen1|char_status~1 (
// Equation(s):
// \pattern_gen1|char_status~1_combout  = ( \pattern_gen1|char_status~q  & ( \pattern_gen1|char_status~0_combout  ) ) # ( !\pattern_gen1|char_status~q  & ( \pattern_gen1|char_status~0_combout  ) ) # ( \pattern_gen1|char_status~q  & ( 
// !\pattern_gen1|char_status~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|char_status~q ),
	.dataf(!\pattern_gen1|char_status~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|char_status~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|char_status~1 .extended_lut = "off";
defparam \pattern_gen1|char_status~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \pattern_gen1|char_status~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N26
dffeas \pattern_gen1|char_status (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|char_status~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|char_status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|char_status .is_wysiwyg = "true";
defparam \pattern_gen1|char_status .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N0
cyclonev_lcell_comb \pattern_gen1|red[5]~6 (
// Equation(s):
// \pattern_gen1|red[5]~6_combout  = ( \pattern_gen1|LessThan5~6_combout  & ( \pattern_gen1|char_status~q  & ( (\pattern_gen1|always0~1_combout  & \pattern_gen1|Equal0~0_combout ) ) ) ) # ( !\pattern_gen1|LessThan5~6_combout  & ( \pattern_gen1|char_status~q  
// & ( (\pattern_gen1|always0~1_combout  & \pattern_gen1|Equal0~0_combout ) ) ) ) # ( \pattern_gen1|LessThan5~6_combout  & ( !\pattern_gen1|char_status~q  & ( (\pattern_gen1|always0~1_combout  & \pattern_gen1|Equal0~0_combout ) ) ) ) # ( 
// !\pattern_gen1|LessThan5~6_combout  & ( !\pattern_gen1|char_status~q  & ( (!\pattern_gen1|always0~49_combout  & (\pattern_gen1|always0~1_combout  & (\pattern_gen1|Equal0~0_combout ))) # (\pattern_gen1|always0~49_combout  & 
// ((!\pattern_gen1|LessThan7~6_combout ) # ((\pattern_gen1|always0~1_combout  & \pattern_gen1|Equal0~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~49_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|Equal0~0_combout ),
	.datad(!\pattern_gen1|LessThan7~6_combout ),
	.datae(!\pattern_gen1|LessThan5~6_combout ),
	.dataf(!\pattern_gen1|char_status~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red[5]~6 .extended_lut = "off";
defparam \pattern_gen1|red[5]~6 .lut_mask = 64'h5703030303030303;
defparam \pattern_gen1|red[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N36
cyclonev_lcell_comb \pattern_gen1|red~7 (
// Equation(s):
// \pattern_gen1|red~7_combout  = ( \pattern_gen1|LessThan5~6_combout  & ( \pattern_gen1|char_status~q  & ( (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) ) # ( !\pattern_gen1|LessThan5~6_combout  & ( \pattern_gen1|char_status~q  & 
// ( (!\pattern_gen1|always0~1_combout  & (\pattern_gen1|always0~49_combout  & ((!\pattern_gen1|LessThan7~6_combout )))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( \pattern_gen1|LessThan5~6_combout  & ( 
// !\pattern_gen1|char_status~q  & ( (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) ) # ( !\pattern_gen1|LessThan5~6_combout  & ( !\pattern_gen1|char_status~q  & ( (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout 
// ) ) ) )

	.dataa(!\pattern_gen1|always0~49_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|Equal0~0_combout ),
	.datad(!\pattern_gen1|LessThan7~6_combout ),
	.datae(!\pattern_gen1|LessThan5~6_combout ),
	.dataf(!\pattern_gen1|char_status~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~7 .extended_lut = "off";
defparam \pattern_gen1|red~7 .lut_mask = 64'h3030303074303030;
defparam \pattern_gen1|red~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N54
cyclonev_lcell_comb \pattern_gen1|always0~57 (
// Equation(s):
// \pattern_gen1|always0~57_combout  = ( \pattern_gen1|LessThan17~2_combout  & ( \pattern_gen1|LessThan17~4_combout  & ( (!\pattern_gen1|always0~4_combout  & (!\pattern_gen1|LessThan17~6_combout  & (!\pattern_gen1|always0~11_combout  & 
// !\pattern_gen1|always0~10_combout ))) ) ) ) # ( !\pattern_gen1|LessThan17~2_combout  & ( \pattern_gen1|LessThan17~4_combout  & ( (!\pattern_gen1|always0~4_combout  & (!\pattern_gen1|always0~11_combout  & !\pattern_gen1|always0~10_combout )) ) ) ) # ( 
// \pattern_gen1|LessThan17~2_combout  & ( !\pattern_gen1|LessThan17~4_combout  & ( (!\pattern_gen1|always0~4_combout  & (!\pattern_gen1|LessThan17~6_combout  & (!\pattern_gen1|always0~11_combout  & !\pattern_gen1|always0~10_combout ))) ) ) ) # ( 
// !\pattern_gen1|LessThan17~2_combout  & ( !\pattern_gen1|LessThan17~4_combout  & ( (!\pattern_gen1|always0~4_combout  & (!\pattern_gen1|LessThan17~6_combout  & (!\pattern_gen1|always0~11_combout  & !\pattern_gen1|always0~10_combout ))) ) ) )

	.dataa(!\pattern_gen1|always0~4_combout ),
	.datab(!\pattern_gen1|LessThan17~6_combout ),
	.datac(!\pattern_gen1|always0~11_combout ),
	.datad(!\pattern_gen1|always0~10_combout ),
	.datae(!\pattern_gen1|LessThan17~2_combout ),
	.dataf(!\pattern_gen1|LessThan17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~57 .extended_lut = "off";
defparam \pattern_gen1|always0~57 .lut_mask = 64'h80008000A0008000;
defparam \pattern_gen1|always0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N30
cyclonev_lcell_comb \pattern_gen1|Add87~13 (
// Equation(s):
// \pattern_gen1|Add87~13_sumout  = SUM(( \pattern_gen1|pikaname_start_x [1] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add87~14  = CARRY(( \pattern_gen1|pikaname_start_x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|pikaname_start_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~13_sumout ),
	.cout(\pattern_gen1|Add87~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~13 .extended_lut = "off";
defparam \pattern_gen1|Add87~13 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add87~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N0
cyclonev_lcell_comb \pattern_gen1|Selector35~0 (
// Equation(s):
// \pattern_gen1|Selector35~0_combout  = ( \pattern_gen1|Add87~13_sumout  & ( !\pattern_gen1|WideOr0~0_combout  ) )

	.dataa(!\pattern_gen1|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add87~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector35~0 .extended_lut = "off";
defparam \pattern_gen1|Selector35~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \pattern_gen1|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N1
dffeas \pattern_gen1|pikaname_start_x[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[1] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N33
cyclonev_lcell_comb \pattern_gen1|Add87~9 (
// Equation(s):
// \pattern_gen1|Add87~9_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|pikaname_start_x [2] ) + ( \pattern_gen1|Add87~14  ))
// \pattern_gen1|Add87~10  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|pikaname_start_x [2] ) + ( \pattern_gen1|Add87~14  ))

	.dataa(!\pattern_gen1|pikaname_start_x [2]),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~9_sumout ),
	.cout(\pattern_gen1|Add87~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~9 .extended_lut = "off";
defparam \pattern_gen1|Add87~9 .lut_mask = 64'h0000555500003333;
defparam \pattern_gen1|Add87~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N9
cyclonev_lcell_comb \pattern_gen1|Selector34~0 (
// Equation(s):
// \pattern_gen1|Selector34~0_combout  = ( \pattern_gen1|Add87~9_sumout  & ( \pattern_gen1|WideOr0~0_combout  ) ) # ( !\pattern_gen1|Add87~9_sumout  )

	.dataa(!\pattern_gen1|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add87~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector34~0 .extended_lut = "off";
defparam \pattern_gen1|Selector34~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \pattern_gen1|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N10
dffeas \pattern_gen1|pikaname_start_x[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[2] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N36
cyclonev_lcell_comb \pattern_gen1|Add87~21 (
// Equation(s):
// \pattern_gen1|Add87~21_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [3] ) + ( \pattern_gen1|Add87~10  ))
// \pattern_gen1|Add87~22  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [3] ) + ( \pattern_gen1|Add87~10  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|pikaname_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~21_sumout ),
	.cout(\pattern_gen1|Add87~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~21 .extended_lut = "off";
defparam \pattern_gen1|Add87~21 .lut_mask = 64'h0000F0F000003333;
defparam \pattern_gen1|Add87~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N12
cyclonev_lcell_comb \pattern_gen1|Selector33~0 (
// Equation(s):
// \pattern_gen1|Selector33~0_combout  = (!\pattern_gen1|WideOr0~0_combout  & \pattern_gen1|Add87~21_sumout )

	.dataa(!\pattern_gen1|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add87~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector33~0 .extended_lut = "off";
defparam \pattern_gen1|Selector33~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \pattern_gen1|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N13
dffeas \pattern_gen1|pikaname_start_x[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[3] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N39
cyclonev_lcell_comb \pattern_gen1|Add87~17 (
// Equation(s):
// \pattern_gen1|Add87~17_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [4] ) + ( \pattern_gen1|Add87~22  ))
// \pattern_gen1|Add87~18  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [4] ) + ( \pattern_gen1|Add87~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|pikaname_start_x [4]),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~17_sumout ),
	.cout(\pattern_gen1|Add87~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~17 .extended_lut = "off";
defparam \pattern_gen1|Add87~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \pattern_gen1|Add87~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N15
cyclonev_lcell_comb \pattern_gen1|Selector32~0 (
// Equation(s):
// \pattern_gen1|Selector32~0_combout  = (\pattern_gen1|Add87~17_sumout ) # (\pattern_gen1|WideOr0~0_combout )

	.dataa(!\pattern_gen1|WideOr0~0_combout ),
	.datab(!\pattern_gen1|Add87~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector32~0 .extended_lut = "off";
defparam \pattern_gen1|Selector32~0 .lut_mask = 64'h7777777777777777;
defparam \pattern_gen1|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N16
dffeas \pattern_gen1|pikaname_start_x[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[4] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N42
cyclonev_lcell_comb \pattern_gen1|Add87~5 (
// Equation(s):
// \pattern_gen1|Add87~5_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|pikaname_start_x [5] ) + ( \pattern_gen1|Add87~18  ))
// \pattern_gen1|Add87~6  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|pikaname_start_x [5] ) + ( \pattern_gen1|Add87~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|pikaname_start_x [5]),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~5_sumout ),
	.cout(\pattern_gen1|Add87~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~5 .extended_lut = "off";
defparam \pattern_gen1|Add87~5 .lut_mask = 64'h000000FF00003333;
defparam \pattern_gen1|Add87~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N6
cyclonev_lcell_comb \pattern_gen1|Selector31~0 (
// Equation(s):
// \pattern_gen1|Selector31~0_combout  = (!\pattern_gen1|Add87~5_sumout ) # (\pattern_gen1|WideOr0~0_combout )

	.dataa(!\pattern_gen1|WideOr0~0_combout ),
	.datab(!\pattern_gen1|Add87~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector31~0 .extended_lut = "off";
defparam \pattern_gen1|Selector31~0 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \pattern_gen1|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N8
dffeas \pattern_gen1|pikaname_start_x[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[5] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N45
cyclonev_lcell_comb \pattern_gen1|Add87~33 (
// Equation(s):
// \pattern_gen1|Add87~33_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [6] ) + ( \pattern_gen1|Add87~6  ))
// \pattern_gen1|Add87~34  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [6] ) + ( \pattern_gen1|Add87~6  ))

	.dataa(!\pattern_gen1|pikaname_start_x [6]),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~33_sumout ),
	.cout(\pattern_gen1|Add87~34 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~33 .extended_lut = "off";
defparam \pattern_gen1|Add87~33 .lut_mask = 64'h0000AAAA00003333;
defparam \pattern_gen1|Add87~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N27
cyclonev_lcell_comb \pattern_gen1|Selector30~0 (
// Equation(s):
// \pattern_gen1|Selector30~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( \pattern_gen1|Add87~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add87~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector30~0 .extended_lut = "off";
defparam \pattern_gen1|Selector30~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \pattern_gen1|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N29
dffeas \pattern_gen1|pikaname_start_x[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[6] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N48
cyclonev_lcell_comb \pattern_gen1|Add87~29 (
// Equation(s):
// \pattern_gen1|Add87~29_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|pikaname_start_x [7] ) + ( \pattern_gen1|Add87~34  ))
// \pattern_gen1|Add87~30  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( !\pattern_gen1|pikaname_start_x [7] ) + ( \pattern_gen1|Add87~34  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|pikaname_start_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~29_sumout ),
	.cout(\pattern_gen1|Add87~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~29 .extended_lut = "off";
defparam \pattern_gen1|Add87~29 .lut_mask = 64'h00000F0F00003333;
defparam \pattern_gen1|Add87~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N24
cyclonev_lcell_comb \pattern_gen1|Selector29~0 (
// Equation(s):
// \pattern_gen1|Selector29~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( !\pattern_gen1|Add87~29_sumout  ) )

	.dataa(!\pattern_gen1|Add87~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector29~0 .extended_lut = "off";
defparam \pattern_gen1|Selector29~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \pattern_gen1|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N26
dffeas \pattern_gen1|pikaname_start_x[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[7] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N51
cyclonev_lcell_comb \pattern_gen1|Add87~1 (
// Equation(s):
// \pattern_gen1|Add87~1_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [8] ) + ( \pattern_gen1|Add87~30  ))
// \pattern_gen1|Add87~2  = CARRY(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [8] ) + ( \pattern_gen1|Add87~30  ))

	.dataa(!\pattern_gen1|pikaname_start_x [8]),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~1_sumout ),
	.cout(\pattern_gen1|Add87~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~1 .extended_lut = "off";
defparam \pattern_gen1|Add87~1 .lut_mask = 64'h0000AAAA00003333;
defparam \pattern_gen1|Add87~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N3
cyclonev_lcell_comb \pattern_gen1|Selector28~0 (
// Equation(s):
// \pattern_gen1|Selector28~0_combout  = (\pattern_gen1|Add87~1_sumout ) # (\pattern_gen1|WideOr0~0_combout )

	.dataa(!\pattern_gen1|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add87~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector28~0 .extended_lut = "off";
defparam \pattern_gen1|Selector28~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \pattern_gen1|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N5
dffeas \pattern_gen1|pikaname_start_x[8] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[8] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N54
cyclonev_lcell_comb \pattern_gen1|Add87~25 (
// Equation(s):
// \pattern_gen1|Add87~25_sumout  = SUM(( \pattern_gen1|cur_state.ATTACK4~q  ) + ( \pattern_gen1|pikaname_start_x [9] ) + ( \pattern_gen1|Add87~2  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|cur_state.ATTACK4~q ),
	.datac(!\pattern_gen1|pikaname_start_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add87~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add87~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add87~25 .extended_lut = "off";
defparam \pattern_gen1|Add87~25 .lut_mask = 64'h0000F0F000003333;
defparam \pattern_gen1|Add87~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N21
cyclonev_lcell_comb \pattern_gen1|Selector27~0 (
// Equation(s):
// \pattern_gen1|Selector27~0_combout  = ( !\pattern_gen1|WideOr0~0_combout  & ( \pattern_gen1|Add87~25_sumout  ) )

	.dataa(!\pattern_gen1|Add87~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Selector27~0 .extended_lut = "off";
defparam \pattern_gen1|Selector27~0 .lut_mask = 64'h5555555500000000;
defparam \pattern_gen1|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y70_N23
dffeas \pattern_gen1|pikaname_start_x[9] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|heart1_start_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[9] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N24
cyclonev_lcell_comb \pattern_gen1|always0~56 (
// Equation(s):
// \pattern_gen1|always0~56_combout  = ( \ctr1|hcount [9] & ( \pattern_gen1|pikaname_start_x [9] & ( (\pattern_gen1|LessThan26~1_combout  & (!\pattern_gen1|LessThan27~0_combout  & (!\pattern_gen1|LessThan26~0_combout  & \pattern_gen1|LessThan30~1_combout ))) 
// ) ) ) # ( \ctr1|hcount [9] & ( !\pattern_gen1|pikaname_start_x [9] & ( (\pattern_gen1|LessThan26~1_combout  & (!\pattern_gen1|LessThan27~0_combout  & (!\pattern_gen1|LessThan26~0_combout  & \pattern_gen1|LessThan30~1_combout ))) ) ) ) # ( !\ctr1|hcount 
// [9] & ( !\pattern_gen1|pikaname_start_x [9] & ( (\pattern_gen1|LessThan26~1_combout  & (!\pattern_gen1|LessThan27~0_combout  & (!\pattern_gen1|LessThan26~0_combout  & \pattern_gen1|LessThan30~1_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan26~1_combout ),
	.datab(!\pattern_gen1|LessThan27~0_combout ),
	.datac(!\pattern_gen1|LessThan26~0_combout ),
	.datad(!\pattern_gen1|LessThan30~1_combout ),
	.datae(!\ctr1|hcount [9]),
	.dataf(!\pattern_gen1|pikaname_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~56 .extended_lut = "off";
defparam \pattern_gen1|always0~56 .lut_mask = 64'h0040004000000040;
defparam \pattern_gen1|always0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N36
cyclonev_lcell_comb \pattern_gen1|LessThan25~4 (
// Equation(s):
// \pattern_gen1|LessThan25~4_combout  = ( \ctr1|hcount[6]~DUPLICATE_q  & ( (!\pattern_gen1|pikaname_start_x [6] & (!\ctr1|hcount [7] $ (!\pattern_gen1|pikaname_start_x [7]))) ) ) # ( !\ctr1|hcount[6]~DUPLICATE_q  & ( (\pattern_gen1|pikaname_start_x [6] & 
// (!\ctr1|hcount [7] $ (\pattern_gen1|pikaname_start_x [7]))) ) )

	.dataa(!\pattern_gen1|pikaname_start_x [6]),
	.datab(!\ctr1|hcount [7]),
	.datac(gnd),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(gnd),
	.dataf(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~4 .lut_mask = 64'h4411441122882288;
defparam \pattern_gen1|LessThan25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N42
cyclonev_lcell_comb \pattern_gen1|LessThan25~6 (
// Equation(s):
// \pattern_gen1|LessThan25~6_combout  = ( \pattern_gen1|pikaname_start_x [6] & ( \pattern_gen1|pikaname_start_x [9] & ( (!\ctr1|hcount [9] & (!\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|pikaname_start_x [8] & !\pattern_gen1|pikaname_start_x [7]))) # 
// (\ctr1|hcount [9] & ((!\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|pikaname_start_x [8] & \pattern_gen1|pikaname_start_x [7])) # (\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|pikaname_start_x [8] $ (\pattern_gen1|pikaname_start_x [7]))))) ) ) ) # ( 
// !\pattern_gen1|pikaname_start_x [6] & ( \pattern_gen1|pikaname_start_x [9] & ( (\ctr1|hcount [9] & (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|pikaname_start_x [8]))) ) ) ) # ( \pattern_gen1|pikaname_start_x [6] & ( !\pattern_gen1|pikaname_start_x [9] 
// & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|pikaname_start_x [8] & \pattern_gen1|pikaname_start_x [7])) # (\ctr1|hcount[8]~DUPLICATE_q  & (!\pattern_gen1|pikaname_start_x [8] $ (\pattern_gen1|pikaname_start_x [7]))))) # 
// (\ctr1|hcount [9] & (!\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|pikaname_start_x [8] & !\pattern_gen1|pikaname_start_x [7]))) ) ) ) # ( !\pattern_gen1|pikaname_start_x [6] & ( !\pattern_gen1|pikaname_start_x [9] & ( (!\ctr1|hcount [9] & 
// (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|pikaname_start_x [8]))) ) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(!\pattern_gen1|pikaname_start_x [8]),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(!\pattern_gen1|pikaname_start_x [6]),
	.dataf(!\pattern_gen1|pikaname_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~6 .lut_mask = 64'h8282248241411841;
defparam \pattern_gen1|LessThan25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N48
cyclonev_lcell_comb \pattern_gen1|LessThan25~7 (
// Equation(s):
// \pattern_gen1|LessThan25~7_combout  = ( \pattern_gen1|pikaname_start_x [6] & ( \pattern_gen1|pikaname_start_x [9] & ( (!\ctr1|hcount [9]) # ((!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|pikaname_start_x [7]) # (\pattern_gen1|pikaname_start_x [8]))) # 
// (\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|pikaname_start_x [8] & !\pattern_gen1|pikaname_start_x [7]))) ) ) ) # ( !\pattern_gen1|pikaname_start_x [6] & ( \pattern_gen1|pikaname_start_x [9] & ( (!\ctr1|hcount [9]) # ((!\ctr1|hcount[8]~DUPLICATE_q  & 
// \pattern_gen1|pikaname_start_x [8])) ) ) ) # ( \pattern_gen1|pikaname_start_x [6] & ( !\pattern_gen1|pikaname_start_x [9] & ( (!\ctr1|hcount [9] & ((!\ctr1|hcount[8]~DUPLICATE_q  & ((!\pattern_gen1|pikaname_start_x [7]) # (\pattern_gen1|pikaname_start_x 
// [8]))) # (\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|pikaname_start_x [8] & !\pattern_gen1|pikaname_start_x [7])))) ) ) ) # ( !\pattern_gen1|pikaname_start_x [6] & ( !\pattern_gen1|pikaname_start_x [9] & ( (!\ctr1|hcount [9] & 
// (!\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|pikaname_start_x [8])) ) ) )

	.dataa(!\ctr1|hcount [9]),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(!\pattern_gen1|pikaname_start_x [8]),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(!\pattern_gen1|pikaname_start_x [6]),
	.dataf(!\pattern_gen1|pikaname_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~7 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~7 .lut_mask = 64'h08088A08AEAEEFAE;
defparam \pattern_gen1|LessThan25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N39
cyclonev_lcell_comb \pattern_gen1|LessThan25~5 (
// Equation(s):
// \pattern_gen1|LessThan25~5_combout  = ( \ctr1|hcount[6]~DUPLICATE_q  & ( (!\ctr1|hcount [7] & (!\pattern_gen1|pikaname_start_x [6] $ (\pattern_gen1|pikaname_start_x [7]))) ) ) # ( !\ctr1|hcount[6]~DUPLICATE_q  & ( (!\pattern_gen1|pikaname_start_x [7] & 
// (!\pattern_gen1|pikaname_start_x [6])) # (\pattern_gen1|pikaname_start_x [7] & ((!\ctr1|hcount [7]))) ) )

	.dataa(!\pattern_gen1|pikaname_start_x [6]),
	.datab(gnd),
	.datac(!\ctr1|hcount [7]),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(gnd),
	.dataf(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~5 .lut_mask = 64'hAAF0AAF0A050A050;
defparam \pattern_gen1|LessThan25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N12
cyclonev_lcell_comb \pattern_gen1|LessThan25~2 (
// Equation(s):
// \pattern_gen1|LessThan25~2_combout  = ( \pattern_gen1|pikaname_start_x [3] & ( (!\ctr1|hcount [4] & ((!\ctr1|hcount [3]) # (\pattern_gen1|pikaname_start_x [4]))) # (\ctr1|hcount [4] & (!\ctr1|hcount [3] & \pattern_gen1|pikaname_start_x [4])) ) ) # ( 
// !\pattern_gen1|pikaname_start_x [3] & ( (!\ctr1|hcount [4] & \pattern_gen1|pikaname_start_x [4]) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\ctr1|hcount [3]),
	.datad(!\pattern_gen1|pikaname_start_x [4]),
	.datae(gnd),
	.dataf(!\pattern_gen1|pikaname_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~2 .lut_mask = 64'h00CC00CCC0FCC0FC;
defparam \pattern_gen1|LessThan25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N48
cyclonev_lcell_comb \pattern_gen1|pikaname_start_x[0]~0 (
// Equation(s):
// \pattern_gen1|pikaname_start_x[0]~0_combout  = ( \pattern_gen1|pikaname_start_x [0] & ( \pattern_gen1|cur_state.STATIC~q  ) ) # ( \pattern_gen1|pikaname_start_x [0] & ( !\pattern_gen1|cur_state.STATIC~q  ) ) # ( !\pattern_gen1|pikaname_start_x [0] & ( 
// !\pattern_gen1|cur_state.STATIC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|pikaname_start_x [0]),
	.dataf(!\pattern_gen1|cur_state.STATIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pikaname_start_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[0]~0 .extended_lut = "off";
defparam \pattern_gen1|pikaname_start_x[0]~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \pattern_gen1|pikaname_start_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y72_N50
dffeas \pattern_gen1|pikaname_start_x[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|pikaname_start_x[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|pikaname_start_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|pikaname_start_x[0] .is_wysiwyg = "true";
defparam \pattern_gen1|pikaname_start_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N24
cyclonev_lcell_comb \pattern_gen1|LessThan25~0 (
// Equation(s):
// \pattern_gen1|LessThan25~0_combout  = ( \ctr1|hcount [0] & ( \pattern_gen1|pikaname_start_x [0] & ( (!\ctr1|hcount [2] & ((!\pattern_gen1|pikaname_start_x [2]) # ((\pattern_gen1|pikaname_start_x [1] & !\ctr1|hcount [1])))) # (\ctr1|hcount [2] & 
// (\pattern_gen1|pikaname_start_x [1] & (!\ctr1|hcount [1] & !\pattern_gen1|pikaname_start_x [2]))) ) ) ) # ( !\ctr1|hcount [0] & ( \pattern_gen1|pikaname_start_x [0] & ( (!\ctr1|hcount [2] & ((!\pattern_gen1|pikaname_start_x [2]) # 
// ((\pattern_gen1|pikaname_start_x [1] & !\ctr1|hcount [1])))) # (\ctr1|hcount [2] & (\pattern_gen1|pikaname_start_x [1] & (!\ctr1|hcount [1] & !\pattern_gen1|pikaname_start_x [2]))) ) ) ) # ( \ctr1|hcount [0] & ( !\pattern_gen1|pikaname_start_x [0] & ( 
// (!\ctr1|hcount [2] & ((!\pattern_gen1|pikaname_start_x [2]) # ((\pattern_gen1|pikaname_start_x [1] & !\ctr1|hcount [1])))) # (\ctr1|hcount [2] & (\pattern_gen1|pikaname_start_x [1] & (!\ctr1|hcount [1] & !\pattern_gen1|pikaname_start_x [2]))) ) ) ) # ( 
// !\ctr1|hcount [0] & ( !\pattern_gen1|pikaname_start_x [0] & ( (!\ctr1|hcount [2] & (((!\ctr1|hcount [1]) # (!\pattern_gen1|pikaname_start_x [2])) # (\pattern_gen1|pikaname_start_x [1]))) # (\ctr1|hcount [2] & (!\pattern_gen1|pikaname_start_x [2] & 
// ((!\ctr1|hcount [1]) # (\pattern_gen1|pikaname_start_x [1])))) ) ) )

	.dataa(!\ctr1|hcount [2]),
	.datab(!\pattern_gen1|pikaname_start_x [1]),
	.datac(!\ctr1|hcount [1]),
	.datad(!\pattern_gen1|pikaname_start_x [2]),
	.datae(!\ctr1|hcount [0]),
	.dataf(!\pattern_gen1|pikaname_start_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~0 .lut_mask = 64'hFBA2BA20BA20BA20;
defparam \pattern_gen1|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y72_N3
cyclonev_lcell_comb \pattern_gen1|LessThan25~1 (
// Equation(s):
// \pattern_gen1|LessThan25~1_combout  = ( \pattern_gen1|pikaname_start_x [3] & ( \pattern_gen1|pikaname_start_x [4] & ( (\ctr1|hcount [3] & \ctr1|hcount [4]) ) ) ) # ( !\pattern_gen1|pikaname_start_x [3] & ( \pattern_gen1|pikaname_start_x [4] & ( 
// (!\ctr1|hcount [3] & \ctr1|hcount [4]) ) ) ) # ( \pattern_gen1|pikaname_start_x [3] & ( !\pattern_gen1|pikaname_start_x [4] & ( (\ctr1|hcount [3] & !\ctr1|hcount [4]) ) ) ) # ( !\pattern_gen1|pikaname_start_x [3] & ( !\pattern_gen1|pikaname_start_x [4] & 
// ( (!\ctr1|hcount [3] & !\ctr1|hcount [4]) ) ) )

	.dataa(!\ctr1|hcount [3]),
	.datab(!\ctr1|hcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|pikaname_start_x [3]),
	.dataf(!\pattern_gen1|pikaname_start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~1 .lut_mask = 64'h8888444422221111;
defparam \pattern_gen1|LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N18
cyclonev_lcell_comb \pattern_gen1|LessThan25~3 (
// Equation(s):
// \pattern_gen1|LessThan25~3_combout  = ( \pattern_gen1|LessThan25~1_combout  & ( (!\ctr1|hcount [5] & (!\pattern_gen1|LessThan25~2_combout  & (\pattern_gen1|pikaname_start_x [5] & !\pattern_gen1|LessThan25~0_combout ))) # (\ctr1|hcount [5] & 
// (((!\pattern_gen1|LessThan25~2_combout  & !\pattern_gen1|LessThan25~0_combout )) # (\pattern_gen1|pikaname_start_x [5]))) ) ) # ( !\pattern_gen1|LessThan25~1_combout  & ( (!\ctr1|hcount [5] & (!\pattern_gen1|LessThan25~2_combout  & 
// \pattern_gen1|pikaname_start_x [5])) # (\ctr1|hcount [5] & ((!\pattern_gen1|LessThan25~2_combout ) # (\pattern_gen1|pikaname_start_x [5]))) ) )

	.dataa(!\ctr1|hcount [5]),
	.datab(!\pattern_gen1|LessThan25~2_combout ),
	.datac(!\pattern_gen1|pikaname_start_x [5]),
	.datad(!\pattern_gen1|LessThan25~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~3 .lut_mask = 64'h4D4D4D4D4D054D05;
defparam \pattern_gen1|LessThan25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N54
cyclonev_lcell_comb \pattern_gen1|LessThan25~8 (
// Equation(s):
// \pattern_gen1|LessThan25~8_combout  = ( \pattern_gen1|LessThan25~3_combout  & ( (!\pattern_gen1|LessThan25~7_combout  & ((!\pattern_gen1|LessThan25~6_combout ) # (!\pattern_gen1|LessThan25~5_combout ))) ) ) # ( !\pattern_gen1|LessThan25~3_combout  & ( 
// (!\pattern_gen1|LessThan25~7_combout  & ((!\pattern_gen1|LessThan25~6_combout ) # ((!\pattern_gen1|LessThan25~4_combout  & !\pattern_gen1|LessThan25~5_combout )))) ) )

	.dataa(!\pattern_gen1|LessThan25~4_combout ),
	.datab(!\pattern_gen1|LessThan25~6_combout ),
	.datac(!\pattern_gen1|LessThan25~7_combout ),
	.datad(!\pattern_gen1|LessThan25~5_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan25~8 .extended_lut = "off";
defparam \pattern_gen1|LessThan25~8 .lut_mask = 64'hE0C0E0C0F0C0F0C0;
defparam \pattern_gen1|LessThan25~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N54
cyclonev_lcell_comb \pattern_gen1|always0~52 (
// Equation(s):
// \pattern_gen1|always0~52_combout  = ( \pattern_gen1|LessThan71~1_combout  & ( (!\pattern_gen1|LessThan29~0_combout  & (\pattern_gen1|always0~0_combout  & ((\pattern_gen1|LessThan28~0_combout ) # (\ctr1|hcount [7])))) ) )

	.dataa(!\pattern_gen1|LessThan29~0_combout ),
	.datab(!\ctr1|hcount [7]),
	.datac(!\pattern_gen1|LessThan28~0_combout ),
	.datad(!\pattern_gen1|always0~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan71~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~52 .extended_lut = "off";
defparam \pattern_gen1|always0~52 .lut_mask = 64'h00000000002A002A;
defparam \pattern_gen1|always0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N57
cyclonev_lcell_comb \pattern_gen1|LessThan24~0 (
// Equation(s):
// \pattern_gen1|LessThan24~0_combout  = ( \pattern_gen1|pikaname_start_x [9] & ( !\ctr1|hcount [9] ) ) # ( !\pattern_gen1|pikaname_start_x [9] & ( \ctr1|hcount [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [9]),
	.datae(gnd),
	.dataf(!\pattern_gen1|pikaname_start_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan24~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan24~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \pattern_gen1|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \pattern_gen1|always0~53 (
// Equation(s):
// \pattern_gen1|always0~53_combout  = ( \ctr1|hcount [7] & ( (!\pattern_gen1|pikaname_start_x [7] & (!\pattern_gen1|pikaname_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ))) ) ) # ( !\ctr1|hcount [7] & ( (\pattern_gen1|pikaname_start_x [7] & 
// (!\pattern_gen1|pikaname_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ))) ) )

	.dataa(!\pattern_gen1|pikaname_start_x [6]),
	.datab(gnd),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(gnd),
	.dataf(!\ctr1|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~53 .extended_lut = "off";
defparam \pattern_gen1|always0~53 .lut_mask = 64'h00A500A5A500A500;
defparam \pattern_gen1|always0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N6
cyclonev_lcell_comb \pattern_gen1|always0~54 (
// Equation(s):
// \pattern_gen1|always0~54_combout  = ( \ctr1|hcount[6]~DUPLICATE_q  & ( (!\ctr1|hcount [7] & !\pattern_gen1|pikaname_start_x [7]) ) ) # ( !\ctr1|hcount[6]~DUPLICATE_q  & ( (!\ctr1|hcount [7] & ((!\pattern_gen1|pikaname_start_x [7]) # 
// (\pattern_gen1|pikaname_start_x [6]))) # (\ctr1|hcount [7] & (\pattern_gen1|pikaname_start_x [6] & !\pattern_gen1|pikaname_start_x [7])) ) )

	.dataa(gnd),
	.datab(!\ctr1|hcount [7]),
	.datac(!\pattern_gen1|pikaname_start_x [6]),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(gnd),
	.dataf(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~54 .extended_lut = "off";
defparam \pattern_gen1|always0~54 .lut_mask = 64'hCF0CCF0CCC00CC00;
defparam \pattern_gen1|always0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N30
cyclonev_lcell_comb \pattern_gen1|always0~55 (
// Equation(s):
// \pattern_gen1|always0~55_combout  = ( \pattern_gen1|pikaname_start_x [8] & ( \pattern_gen1|always0~54_combout  & ( !\pattern_gen1|LessThan24~0_combout  ) ) ) # ( !\pattern_gen1|pikaname_start_x [8] & ( \pattern_gen1|always0~54_combout  & ( 
// (!\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|LessThan24~0_combout ) ) ) ) # ( \pattern_gen1|pikaname_start_x [8] & ( !\pattern_gen1|always0~54_combout  & ( (!\pattern_gen1|LessThan24~0_combout  & ((!\ctr1|hcount[8]~DUPLICATE_q ) # 
// ((!\pattern_gen1|LessThan25~3_combout  & \pattern_gen1|always0~53_combout )))) ) ) ) # ( !\pattern_gen1|pikaname_start_x [8] & ( !\pattern_gen1|always0~54_combout  & ( (!\pattern_gen1|LessThan25~3_combout  & (!\ctr1|hcount[8]~DUPLICATE_q  & 
// (!\pattern_gen1|LessThan24~0_combout  & \pattern_gen1|always0~53_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan25~3_combout ),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(!\pattern_gen1|LessThan24~0_combout ),
	.datad(!\pattern_gen1|always0~53_combout ),
	.datae(!\pattern_gen1|pikaname_start_x [8]),
	.dataf(!\pattern_gen1|always0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~55 .extended_lut = "off";
defparam \pattern_gen1|always0~55 .lut_mask = 64'h0080C0E0C0C0F0F0;
defparam \pattern_gen1|always0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N24
cyclonev_lcell_comb \pattern_gen1|dragon_addr[1]~0 (
// Equation(s):
// \pattern_gen1|dragon_addr[1]~0_combout  = ( !\pattern_gen1|always0~28_combout  & ( !\pattern_gen1|always0~39_combout  & ( (\pattern_gen1|always0~52_combout  & ((!\pattern_gen1|always0~56_combout ) # ((\pattern_gen1|always0~55_combout ) # 
// (\pattern_gen1|LessThan25~8_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~56_combout ),
	.datab(!\pattern_gen1|LessThan25~8_combout ),
	.datac(!\pattern_gen1|always0~52_combout ),
	.datad(!\pattern_gen1|always0~55_combout ),
	.datae(!\pattern_gen1|always0~28_combout ),
	.dataf(!\pattern_gen1|always0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[1]~0 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[1]~0 .lut_mask = 64'h0B0F000000000000;
defparam \pattern_gen1|dragon_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N0
cyclonev_lcell_comb \pattern_gen1|Add11~1 (
// Equation(s):
// \pattern_gen1|Add11~1_sumout  = SUM(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add11~2  = CARRY(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add11~3  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add11~1_sumout ),
	.cout(\pattern_gen1|Add11~2 ),
	.shareout(\pattern_gen1|Add11~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~1 .extended_lut = "off";
defparam \pattern_gen1|Add11~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add11~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N12
cyclonev_lcell_comb \pattern_gen1|dragon_addr[0]~1 (
// Equation(s):
// \pattern_gen1|dragon_addr[0]~1_combout  = ( \ctr1|hcount [0] & ( (((!\pattern_gen1|always0~49_combout ) # (\pattern_gen1|Add11~1_sumout )) # (\pattern_gen1|LessThan5~6_combout )) # (\pattern_gen1|LessThan7~6_combout ) ) ) # ( !\ctr1|hcount [0] & ( 
// (!\pattern_gen1|LessThan7~6_combout  & (!\pattern_gen1|LessThan5~6_combout  & (\pattern_gen1|always0~49_combout  & \pattern_gen1|Add11~1_sumout ))) ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|always0~49_combout ),
	.datad(!\pattern_gen1|Add11~1_sumout ),
	.datae(gnd),
	.dataf(!\ctr1|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[0]~1 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[0]~1 .lut_mask = 64'h00080008F7FFF7FF;
defparam \pattern_gen1|dragon_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N6
cyclonev_lcell_comb \pattern_gen1|dragon_addr[0]~2 (
// Equation(s):
// \pattern_gen1|dragon_addr[0]~2_combout  = ( \pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[0]~1_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~57_combout ) # ((!\pattern_gen1|always0~50_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) ) # ( !\pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[0]~1_combout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.dataf(!\pattern_gen1|dragon_addr[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[0]~2 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[0]~2 .lut_mask = 64'h00000000A0A0A8AA;
defparam \pattern_gen1|dragon_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N1
dffeas \pattern_gen1|ekans_start_x[1]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add75~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pattern_gen1|WideOr2~0_combout ),
	.sload(gnd),
	.ena(\pattern_gen1|ekans_start_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|ekans_start_x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|ekans_start_x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|ekans_start_x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N3
cyclonev_lcell_comb \pattern_gen1|Add11~5 (
// Equation(s):
// \pattern_gen1|Add11~5_sumout  = SUM(( !\ctr1|hcount [1] $ (\pattern_gen1|ekans_start_x[1]~DUPLICATE_q ) ) + ( \pattern_gen1|Add11~3  ) + ( \pattern_gen1|Add11~2  ))
// \pattern_gen1|Add11~6  = CARRY(( !\ctr1|hcount [1] $ (\pattern_gen1|ekans_start_x[1]~DUPLICATE_q ) ) + ( \pattern_gen1|Add11~3  ) + ( \pattern_gen1|Add11~2  ))
// \pattern_gen1|Add11~7  = SHARE((\ctr1|hcount [1] & !\pattern_gen1|ekans_start_x[1]~DUPLICATE_q ))

	.dataa(!\ctr1|hcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|ekans_start_x[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~2 ),
	.sharein(\pattern_gen1|Add11~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~5_sumout ),
	.cout(\pattern_gen1|Add11~6 ),
	.shareout(\pattern_gen1|Add11~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~5 .extended_lut = "off";
defparam \pattern_gen1|Add11~5 .lut_mask = 64'h000055000000AA55;
defparam \pattern_gen1|Add11~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N51
cyclonev_lcell_comb \pattern_gen1|dragon_addr[1]~3 (
// Equation(s):
// \pattern_gen1|dragon_addr[1]~3_combout  = ( \pattern_gen1|always0~49_combout  & ( (!\pattern_gen1|LessThan7~6_combout  & ((!\pattern_gen1|LessThan5~6_combout  & ((\pattern_gen1|Add11~5_sumout ))) # (\pattern_gen1|LessThan5~6_combout  & (\ctr1|hcount 
// [1])))) # (\pattern_gen1|LessThan7~6_combout  & (((\ctr1|hcount [1])))) ) ) # ( !\pattern_gen1|always0~49_combout  & ( \ctr1|hcount [1] ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\ctr1|hcount [1]),
	.datad(!\pattern_gen1|Add11~5_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[1]~3 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[1]~3 .lut_mask = 64'h0F0F0F0F078F078F;
defparam \pattern_gen1|dragon_addr[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N15
cyclonev_lcell_comb \pattern_gen1|dragon_addr[1]~4 (
// Equation(s):
// \pattern_gen1|dragon_addr[1]~4_combout  = ( \pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[1]~3_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~57_combout ) # ((!\pattern_gen1|always0~50_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) ) # ( !\pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[1]~3_combout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.dataf(!\pattern_gen1|dragon_addr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[1]~4 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[1]~4 .lut_mask = 64'h00000000AA00AA8A;
defparam \pattern_gen1|dragon_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \pattern_gen1|Add39~1 (
// Equation(s):
// \pattern_gen1|Add39~1_sumout  = SUM(( \ctr1|hcount [2] ) + ( VCC ) + ( !VCC ))
// \pattern_gen1|Add39~2  = CARRY(( \ctr1|hcount [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~1_sumout ),
	.cout(\pattern_gen1|Add39~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~1 .extended_lut = "off";
defparam \pattern_gen1|Add39~1 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N6
cyclonev_lcell_comb \pattern_gen1|Add11~9 (
// Equation(s):
// \pattern_gen1|Add11~9_sumout  = SUM(( !\ctr1|hcount [2] $ (!\pattern_gen1|ekans_start_x [2]) ) + ( \pattern_gen1|Add11~7  ) + ( \pattern_gen1|Add11~6  ))
// \pattern_gen1|Add11~10  = CARRY(( !\ctr1|hcount [2] $ (!\pattern_gen1|ekans_start_x [2]) ) + ( \pattern_gen1|Add11~7  ) + ( \pattern_gen1|Add11~6  ))
// \pattern_gen1|Add11~11  = SHARE((\ctr1|hcount [2] & \pattern_gen1|ekans_start_x [2]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [2]),
	.datac(!\pattern_gen1|ekans_start_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~6 ),
	.sharein(\pattern_gen1|Add11~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~9_sumout ),
	.cout(\pattern_gen1|Add11~10 ),
	.shareout(\pattern_gen1|Add11~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~9 .extended_lut = "off";
defparam \pattern_gen1|Add11~9 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add11~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N27
cyclonev_lcell_comb \pattern_gen1|dragon_addr[2]~5 (
// Equation(s):
// \pattern_gen1|dragon_addr[2]~5_combout  = ( \pattern_gen1|Add11~9_sumout  & ( ((\pattern_gen1|always0~49_combout  & (!\pattern_gen1|LessThan5~6_combout  & !\pattern_gen1|LessThan7~6_combout ))) # (\pattern_gen1|Add39~1_sumout ) ) ) # ( 
// !\pattern_gen1|Add11~9_sumout  & ( (\pattern_gen1|Add39~1_sumout  & ((!\pattern_gen1|always0~49_combout ) # ((\pattern_gen1|LessThan7~6_combout ) # (\pattern_gen1|LessThan5~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~49_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|Add39~1_sumout ),
	.datad(!\pattern_gen1|LessThan7~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[2]~5 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[2]~5 .lut_mask = 64'h0B0F0B0F4F0F4F0F;
defparam \pattern_gen1|dragon_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N9
cyclonev_lcell_comb \pattern_gen1|dragon_addr[2]~6 (
// Equation(s):
// \pattern_gen1|dragon_addr[2]~6_combout  = ( \pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[2]~5_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~57_combout ) # ((!\pattern_gen1|always0~50_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) ) # ( !\pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[2]~5_combout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.dataf(!\pattern_gen1|dragon_addr[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[2]~6 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[2]~6 .lut_mask = 64'h00000000AA00AA8A;
defparam \pattern_gen1|dragon_addr[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N9
cyclonev_lcell_comb \pattern_gen1|Add11~13 (
// Equation(s):
// \pattern_gen1|Add11~13_sumout  = SUM(( !\pattern_gen1|ekans_start_x [3] $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add11~11  ) + ( \pattern_gen1|Add11~10  ))
// \pattern_gen1|Add11~14  = CARRY(( !\pattern_gen1|ekans_start_x [3] $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add11~11  ) + ( \pattern_gen1|Add11~10  ))
// \pattern_gen1|Add11~15  = SHARE((!\pattern_gen1|ekans_start_x [3] & \ctr1|hcount [3]))

	.dataa(!\pattern_gen1|ekans_start_x [3]),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~10 ),
	.sharein(\pattern_gen1|Add11~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~13_sumout ),
	.cout(\pattern_gen1|Add11~14 ),
	.shareout(\pattern_gen1|Add11~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~13 .extended_lut = "off";
defparam \pattern_gen1|Add11~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add11~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \pattern_gen1|Add39~5 (
// Equation(s):
// \pattern_gen1|Add39~5_sumout  = SUM(( \ctr1|hcount [3] ) + ( VCC ) + ( \pattern_gen1|Add39~2  ))
// \pattern_gen1|Add39~6  = CARRY(( \ctr1|hcount [3] ) + ( VCC ) + ( \pattern_gen1|Add39~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~5_sumout ),
	.cout(\pattern_gen1|Add39~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~5 .extended_lut = "off";
defparam \pattern_gen1|Add39~5 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N48
cyclonev_lcell_comb \pattern_gen1|dragon_addr[3]~7 (
// Equation(s):
// \pattern_gen1|dragon_addr[3]~7_combout  = ( \pattern_gen1|always0~49_combout  & ( (!\pattern_gen1|LessThan7~6_combout  & ((!\pattern_gen1|LessThan5~6_combout  & (\pattern_gen1|Add11~13_sumout )) # (\pattern_gen1|LessThan5~6_combout  & 
// ((\pattern_gen1|Add39~5_sumout ))))) # (\pattern_gen1|LessThan7~6_combout  & (((\pattern_gen1|Add39~5_sumout )))) ) ) # ( !\pattern_gen1|always0~49_combout  & ( \pattern_gen1|Add39~5_sumout  ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|Add11~13_sumout ),
	.datad(!\pattern_gen1|Add39~5_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[3]~7 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[3]~7 .lut_mask = 64'h00FF00FF087F087F;
defparam \pattern_gen1|dragon_addr[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N57
cyclonev_lcell_comb \pattern_gen1|dragon_addr[3]~8 (
// Equation(s):
// \pattern_gen1|dragon_addr[3]~8_combout  = ( \pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[3]~7_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~57_combout ) # ((!\pattern_gen1|always0~50_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) ) # ( !\pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[3]~7_combout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.dataf(!\pattern_gen1|dragon_addr[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[3]~8 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[3]~8 .lut_mask = 64'h00000000C0C0C8CC;
defparam \pattern_gen1|dragon_addr[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N12
cyclonev_lcell_comb \pattern_gen1|Add11~17 (
// Equation(s):
// \pattern_gen1|Add11~17_sumout  = SUM(( !\pattern_gen1|ekans_start_x [4] $ (\ctr1|hcount [4]) ) + ( \pattern_gen1|Add11~15  ) + ( \pattern_gen1|Add11~14  ))
// \pattern_gen1|Add11~18  = CARRY(( !\pattern_gen1|ekans_start_x [4] $ (\ctr1|hcount [4]) ) + ( \pattern_gen1|Add11~15  ) + ( \pattern_gen1|Add11~14  ))
// \pattern_gen1|Add11~19  = SHARE((!\pattern_gen1|ekans_start_x [4] & \ctr1|hcount [4]))

	.dataa(gnd),
	.datab(!\pattern_gen1|ekans_start_x [4]),
	.datac(!\ctr1|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~14 ),
	.sharein(\pattern_gen1|Add11~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~17_sumout ),
	.cout(\pattern_gen1|Add11~18 ),
	.shareout(\pattern_gen1|Add11~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~17 .extended_lut = "off";
defparam \pattern_gen1|Add11~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \pattern_gen1|Add11~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \pattern_gen1|Add39~9 (
// Equation(s):
// \pattern_gen1|Add39~9_sumout  = SUM(( \ctr1|hcount [4] ) + ( VCC ) + ( \pattern_gen1|Add39~6  ))
// \pattern_gen1|Add39~10  = CARRY(( \ctr1|hcount [4] ) + ( VCC ) + ( \pattern_gen1|Add39~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~9_sumout ),
	.cout(\pattern_gen1|Add39~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~9 .extended_lut = "off";
defparam \pattern_gen1|Add39~9 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N15
cyclonev_lcell_comb \pattern_gen1|dragon_addr[4]~9 (
// Equation(s):
// \pattern_gen1|dragon_addr[4]~9_combout  = ( \pattern_gen1|Add39~9_sumout  & ( (((!\pattern_gen1|always0~49_combout ) # (\pattern_gen1|Add11~17_sumout )) # (\pattern_gen1|LessThan5~6_combout )) # (\pattern_gen1|LessThan7~6_combout ) ) ) # ( 
// !\pattern_gen1|Add39~9_sumout  & ( (!\pattern_gen1|LessThan7~6_combout  & (!\pattern_gen1|LessThan5~6_combout  & (\pattern_gen1|always0~49_combout  & \pattern_gen1|Add11~17_sumout ))) ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|always0~49_combout ),
	.datad(!\pattern_gen1|Add11~17_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add39~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[4]~9 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[4]~9 .lut_mask = 64'h00080008F7FFF7FF;
defparam \pattern_gen1|dragon_addr[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N54
cyclonev_lcell_comb \pattern_gen1|dragon_addr[4]~10 (
// Equation(s):
// \pattern_gen1|dragon_addr[4]~10_combout  = ( \pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[4]~9_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~57_combout ) # ((!\pattern_gen1|always0~50_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) ) # ( !\pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[4]~9_combout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.dataf(!\pattern_gen1|dragon_addr[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[4]~10 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[4]~10 .lut_mask = 64'h00000000CC00CC8C;
defparam \pattern_gen1|dragon_addr[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N15
cyclonev_lcell_comb \pattern_gen1|Add11~21 (
// Equation(s):
// \pattern_gen1|Add11~21_sumout  = SUM(( !\pattern_gen1|ekans_start_x [5] $ (!\ctr1|hcount [5]) ) + ( \pattern_gen1|Add11~19  ) + ( \pattern_gen1|Add11~18  ))
// \pattern_gen1|Add11~22  = CARRY(( !\pattern_gen1|ekans_start_x [5] $ (!\ctr1|hcount [5]) ) + ( \pattern_gen1|Add11~19  ) + ( \pattern_gen1|Add11~18  ))
// \pattern_gen1|Add11~23  = SHARE((\pattern_gen1|ekans_start_x [5] & \ctr1|hcount [5]))

	.dataa(!\pattern_gen1|ekans_start_x [5]),
	.datab(gnd),
	.datac(!\ctr1|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~18 ),
	.sharein(\pattern_gen1|Add11~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~21_sumout ),
	.cout(\pattern_gen1|Add11~22 ),
	.shareout(\pattern_gen1|Add11~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~21 .extended_lut = "off";
defparam \pattern_gen1|Add11~21 .lut_mask = 64'h0000050500005A5A;
defparam \pattern_gen1|Add11~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N39
cyclonev_lcell_comb \pattern_gen1|Add39~13 (
// Equation(s):
// \pattern_gen1|Add39~13_sumout  = SUM(( \ctr1|hcount [5] ) + ( GND ) + ( \pattern_gen1|Add39~10  ))
// \pattern_gen1|Add39~14  = CARRY(( \ctr1|hcount [5] ) + ( GND ) + ( \pattern_gen1|Add39~10  ))

	.dataa(!\ctr1|hcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~13_sumout ),
	.cout(\pattern_gen1|Add39~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~13 .extended_lut = "off";
defparam \pattern_gen1|Add39~13 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add39~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N30
cyclonev_lcell_comb \pattern_gen1|dragon_addr[5]~11 (
// Equation(s):
// \pattern_gen1|dragon_addr[5]~11_combout  = ( \pattern_gen1|always0~49_combout  & ( (!\pattern_gen1|LessThan7~6_combout  & ((!\pattern_gen1|LessThan5~6_combout  & (\pattern_gen1|Add11~21_sumout )) # (\pattern_gen1|LessThan5~6_combout  & 
// ((\pattern_gen1|Add39~13_sumout ))))) # (\pattern_gen1|LessThan7~6_combout  & (((\pattern_gen1|Add39~13_sumout )))) ) ) # ( !\pattern_gen1|always0~49_combout  & ( \pattern_gen1|Add39~13_sumout  ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|Add11~21_sumout ),
	.datad(!\pattern_gen1|Add39~13_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[5]~11 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[5]~11 .lut_mask = 64'h00FF00FF087F087F;
defparam \pattern_gen1|dragon_addr[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N12
cyclonev_lcell_comb \pattern_gen1|dragon_addr[5]~12 (
// Equation(s):
// \pattern_gen1|dragon_addr[5]~12_combout  = ( \pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[5]~11_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~57_combout ) # ((!\pattern_gen1|always0~50_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) ) # ( !\pattern_gen1|dragon_addr[1]~0_combout  & ( \pattern_gen1|dragon_addr[5]~11_combout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.dataf(!\pattern_gen1|dragon_addr[5]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[5]~12 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[5]~12 .lut_mask = 64'h00000000A0A0A8AA;
defparam \pattern_gen1|dragon_addr[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N42
cyclonev_lcell_comb \pattern_gen1|Add39~17 (
// Equation(s):
// \pattern_gen1|Add39~17_sumout  = SUM(( \ctr1|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add39~14  ))
// \pattern_gen1|Add39~18  = CARRY(( \ctr1|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \pattern_gen1|Add39~14  ))

	.dataa(gnd),
	.datab(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~17_sumout ),
	.cout(\pattern_gen1|Add39~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~17 .extended_lut = "off";
defparam \pattern_gen1|Add39~17 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add39~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N18
cyclonev_lcell_comb \pattern_gen1|Add11~25 (
// Equation(s):
// \pattern_gen1|Add11~25_sumout  = SUM(( !\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  $ (!\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add11~23  ) + ( \pattern_gen1|Add11~22  ))
// \pattern_gen1|Add11~26  = CARRY(( !\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  $ (!\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add11~23  ) + ( \pattern_gen1|Add11~22  ))
// \pattern_gen1|Add11~27  = SHARE((\pattern_gen1|ekans_start_x[6]~DUPLICATE_q  & \ctr1|hcount[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\pattern_gen1|ekans_start_x[6]~DUPLICATE_q ),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~22 ),
	.sharein(\pattern_gen1|Add11~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~25_sumout ),
	.cout(\pattern_gen1|Add11~26 ),
	.shareout(\pattern_gen1|Add11~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~25 .extended_lut = "off";
defparam \pattern_gen1|Add11~25 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add11~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N30
cyclonev_lcell_comb \pattern_gen1|Add12~1 (
// Equation(s):
// \pattern_gen1|Add12~1_sumout  = SUM(( (!\pattern_gen1|always0~50_combout  & (\ctr1|vcount[0]~DUPLICATE_q )) # (\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add39~17_sumout ))) ) + ( (!\pattern_gen1|always0~50_combout  & 
// ((\pattern_gen1|Add11~25_sumout ))) # (\pattern_gen1|always0~50_combout  & (\ctr1|vcount[0]~DUPLICATE_q )) ) + ( !VCC ))
// \pattern_gen1|Add12~2  = CARRY(( (!\pattern_gen1|always0~50_combout  & (\ctr1|vcount[0]~DUPLICATE_q )) # (\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add39~17_sumout ))) ) + ( (!\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add11~25_sumout 
// ))) # (\pattern_gen1|always0~50_combout  & (\ctr1|vcount[0]~DUPLICATE_q )) ) + ( !VCC ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(gnd),
	.datac(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datad(!\pattern_gen1|Add39~17_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add11~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add12~1_sumout ),
	.cout(\pattern_gen1|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~1 .extended_lut = "off";
defparam \pattern_gen1|Add12~1 .lut_mask = 64'h0000FA5000000A5F;
defparam \pattern_gen1|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N48
cyclonev_lcell_comb \pattern_gen1|dragon_addr[1]~13 (
// Equation(s):
// \pattern_gen1|dragon_addr[1]~13_combout  = ( \pattern_gen1|always0~57_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~50_combout ) # ((\pattern_gen1|dragon_addr[1]~0_combout  & \pattern_gen1|LessThan19~6_combout )))) ) ) # ( 
// !\pattern_gen1|always0~57_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~50_combout ) # (\pattern_gen1|dragon_addr[1]~0_combout ))) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|dragon_addr[1]~0_combout ),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[1]~13 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[1]~13 .lut_mask = 64'hB0B0B0B0A0B0A0B0;
defparam \pattern_gen1|dragon_addr[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N51
cyclonev_lcell_comb \pattern_gen1|dragon_addr[6]~14 (
// Equation(s):
// \pattern_gen1|dragon_addr[6]~14_combout  = ( \pattern_gen1|dragon_addr[1]~13_combout  & ( \pattern_gen1|Add12~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add12~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|dragon_addr[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[6]~14 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[6]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \pattern_gen1|dragon_addr[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N30
cyclonev_lcell_comb \pattern_gen1|Add10~1 (
// Equation(s):
// \pattern_gen1|Add10~1_sumout  = SUM(( !\ctr1|vcount [1] $ (!\pattern_gen1|ekans_start_y [1]) ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add10~2  = CARRY(( !\ctr1|vcount [1] $ (!\pattern_gen1|ekans_start_y [1]) ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add10~3  = SHARE((!\pattern_gen1|ekans_start_y [1]) # (\ctr1|vcount [1]))

	.dataa(gnd),
	.datab(!\ctr1|vcount [1]),
	.datac(!\pattern_gen1|ekans_start_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add10~1_sumout ),
	.cout(\pattern_gen1|Add10~2 ),
	.shareout(\pattern_gen1|Add10~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add10~1 .extended_lut = "off";
defparam \pattern_gen1|Add10~1 .lut_mask = 64'h0000F3F300003C3C;
defparam \pattern_gen1|Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N21
cyclonev_lcell_comb \pattern_gen1|Add11~29 (
// Equation(s):
// \pattern_gen1|Add11~29_sumout  = SUM(( !\ctr1|hcount [7] $ (\pattern_gen1|ekans_start_x [7]) ) + ( \pattern_gen1|Add11~27  ) + ( \pattern_gen1|Add11~26  ))
// \pattern_gen1|Add11~30  = CARRY(( !\ctr1|hcount [7] $ (\pattern_gen1|ekans_start_x [7]) ) + ( \pattern_gen1|Add11~27  ) + ( \pattern_gen1|Add11~26  ))
// \pattern_gen1|Add11~31  = SHARE((\ctr1|hcount [7] & !\pattern_gen1|ekans_start_x [7]))

	.dataa(!\ctr1|hcount [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|ekans_start_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~26 ),
	.sharein(\pattern_gen1|Add11~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~29_sumout ),
	.cout(\pattern_gen1|Add11~30 ),
	.shareout(\pattern_gen1|Add11~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~29 .extended_lut = "off";
defparam \pattern_gen1|Add11~29 .lut_mask = 64'h000050500000A5A5;
defparam \pattern_gen1|Add11~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N45
cyclonev_lcell_comb \pattern_gen1|Add39~21 (
// Equation(s):
// \pattern_gen1|Add39~21_sumout  = SUM(( \ctr1|hcount [7] ) + ( VCC ) + ( \pattern_gen1|Add39~18  ))
// \pattern_gen1|Add39~22  = CARRY(( \ctr1|hcount [7] ) + ( VCC ) + ( \pattern_gen1|Add39~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~21_sumout ),
	.cout(\pattern_gen1|Add39~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~21 .extended_lut = "off";
defparam \pattern_gen1|Add39~21 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add39~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N33
cyclonev_lcell_comb \pattern_gen1|Add12~5 (
// Equation(s):
// \pattern_gen1|Add12~5_sumout  = SUM(( (!\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add11~29_sumout ))) # (\pattern_gen1|always0~50_combout  & (\ctr1|vcount [1])) ) + ( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add10~1_sumout )) # 
// (\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add39~21_sumout ))) ) + ( \pattern_gen1|Add12~2  ))
// \pattern_gen1|Add12~6  = CARRY(( (!\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add11~29_sumout ))) # (\pattern_gen1|always0~50_combout  & (\ctr1|vcount [1])) ) + ( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add10~1_sumout )) # 
// (\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add39~21_sumout ))) ) + ( \pattern_gen1|Add12~2  ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|Add10~1_sumout ),
	.datac(!\ctr1|vcount [1]),
	.datad(!\pattern_gen1|Add11~29_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add39~21_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add12~5_sumout ),
	.cout(\pattern_gen1|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~5 .extended_lut = "off";
defparam \pattern_gen1|Add12~5 .lut_mask = 64'h0000DD88000005AF;
defparam \pattern_gen1|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N54
cyclonev_lcell_comb \pattern_gen1|dragon_addr[7]~15 (
// Equation(s):
// \pattern_gen1|dragon_addr[7]~15_combout  = (\pattern_gen1|dragon_addr[1]~13_combout  & \pattern_gen1|Add12~5_sumout )

	.dataa(!\pattern_gen1|dragon_addr[1]~13_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add12~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[7]~15 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[7]~15 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|dragon_addr[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N33
cyclonev_lcell_comb \pattern_gen1|Add10~5 (
// Equation(s):
// \pattern_gen1|Add10~5_sumout  = SUM(( !\pattern_gen1|ekans_start_y [2] $ (!\ctr1|vcount [2]) ) + ( \pattern_gen1|Add10~3  ) + ( \pattern_gen1|Add10~2  ))
// \pattern_gen1|Add10~6  = CARRY(( !\pattern_gen1|ekans_start_y [2] $ (!\ctr1|vcount [2]) ) + ( \pattern_gen1|Add10~3  ) + ( \pattern_gen1|Add10~2  ))
// \pattern_gen1|Add10~7  = SHARE((\pattern_gen1|ekans_start_y [2] & \ctr1|vcount [2]))

	.dataa(!\pattern_gen1|ekans_start_y [2]),
	.datab(gnd),
	.datac(!\ctr1|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add10~2 ),
	.sharein(\pattern_gen1|Add10~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add10~5_sumout ),
	.cout(\pattern_gen1|Add10~6 ),
	.shareout(\pattern_gen1|Add10~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add10~5 .extended_lut = "off";
defparam \pattern_gen1|Add10~5 .lut_mask = 64'h0000050500005A5A;
defparam \pattern_gen1|Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \pattern_gen1|Add39~25 (
// Equation(s):
// \pattern_gen1|Add39~25_sumout  = SUM(( \ctr1|hcount[8]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add39~22  ))
// \pattern_gen1|Add39~26  = CARRY(( \ctr1|hcount[8]~DUPLICATE_q  ) + ( VCC ) + ( \pattern_gen1|Add39~22  ))

	.dataa(gnd),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~25_sumout ),
	.cout(\pattern_gen1|Add39~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~25 .extended_lut = "off";
defparam \pattern_gen1|Add39~25 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add39~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N24
cyclonev_lcell_comb \pattern_gen1|Add11~33 (
// Equation(s):
// \pattern_gen1|Add11~33_sumout  = SUM(( !\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|ekans_start_x [8]) ) + ( \pattern_gen1|Add11~31  ) + ( \pattern_gen1|Add11~30  ))
// \pattern_gen1|Add11~34  = CARRY(( !\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|ekans_start_x [8]) ) + ( \pattern_gen1|Add11~31  ) + ( \pattern_gen1|Add11~30  ))
// \pattern_gen1|Add11~35  = SHARE((\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|ekans_start_x [8]))

	.dataa(gnd),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(!\pattern_gen1|ekans_start_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~30 ),
	.sharein(\pattern_gen1|Add11~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~33_sumout ),
	.cout(\pattern_gen1|Add11~34 ),
	.shareout(\pattern_gen1|Add11~35 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~33 .extended_lut = "off";
defparam \pattern_gen1|Add11~33 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add11~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N36
cyclonev_lcell_comb \pattern_gen1|Add12~9 (
// Equation(s):
// \pattern_gen1|Add12~9_sumout  = SUM(( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add10~5_sumout )) # (\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add39~25_sumout ))) ) + ( (!\pattern_gen1|always0~50_combout  & 
// ((\pattern_gen1|Add11~33_sumout ))) # (\pattern_gen1|always0~50_combout  & (!\ctr1|vcount[2]~DUPLICATE_q )) ) + ( \pattern_gen1|Add12~6  ))
// \pattern_gen1|Add12~10  = CARRY(( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add10~5_sumout )) # (\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add39~25_sumout ))) ) + ( (!\pattern_gen1|always0~50_combout  & ((\pattern_gen1|Add11~33_sumout 
// ))) # (\pattern_gen1|always0~50_combout  & (!\ctr1|vcount[2]~DUPLICATE_q )) ) + ( \pattern_gen1|Add12~6  ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datac(!\pattern_gen1|Add10~5_sumout ),
	.datad(!\pattern_gen1|Add39~25_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add11~33_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add12~9_sumout ),
	.cout(\pattern_gen1|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~9 .extended_lut = "off";
defparam \pattern_gen1|Add12~9 .lut_mask = 64'h0000BB1100000A5F;
defparam \pattern_gen1|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N57
cyclonev_lcell_comb \pattern_gen1|dragon_addr[8]~16 (
// Equation(s):
// \pattern_gen1|dragon_addr[8]~16_combout  = (\pattern_gen1|dragon_addr[1]~13_combout  & \pattern_gen1|Add12~9_sumout )

	.dataa(!\pattern_gen1|dragon_addr[1]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|Add12~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[8]~16 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[8]~16 .lut_mask = 64'h0055005500550055;
defparam \pattern_gen1|dragon_addr[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N27
cyclonev_lcell_comb \pattern_gen1|Add11~37 (
// Equation(s):
// \pattern_gen1|Add11~37_sumout  = SUM(( !\pattern_gen1|ekans_start_x[9]~DUPLICATE_q  $ (\ctr1|hcount [9]) ) + ( \pattern_gen1|Add11~35  ) + ( \pattern_gen1|Add11~34  ))
// \pattern_gen1|Add11~38  = CARRY(( !\pattern_gen1|ekans_start_x[9]~DUPLICATE_q  $ (\ctr1|hcount [9]) ) + ( \pattern_gen1|Add11~35  ) + ( \pattern_gen1|Add11~34  ))
// \pattern_gen1|Add11~39  = SHARE((!\pattern_gen1|ekans_start_x[9]~DUPLICATE_q  & \ctr1|hcount [9]))

	.dataa(!\pattern_gen1|ekans_start_x[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~34 ),
	.sharein(\pattern_gen1|Add11~35 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~37_sumout ),
	.cout(\pattern_gen1|Add11~38 ),
	.shareout(\pattern_gen1|Add11~39 ));
// synopsys translate_off
defparam \pattern_gen1|Add11~37 .extended_lut = "off";
defparam \pattern_gen1|Add11~37 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add11~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N51
cyclonev_lcell_comb \pattern_gen1|Add39~29 (
// Equation(s):
// \pattern_gen1|Add39~29_sumout  = SUM(( \ctr1|hcount [9] ) + ( VCC ) + ( \pattern_gen1|Add39~26  ))
// \pattern_gen1|Add39~30  = CARRY(( \ctr1|hcount [9] ) + ( VCC ) + ( \pattern_gen1|Add39~26  ))

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~29_sumout ),
	.cout(\pattern_gen1|Add39~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~29 .extended_lut = "off";
defparam \pattern_gen1|Add39~29 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add39~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N36
cyclonev_lcell_comb \pattern_gen1|Add10~9 (
// Equation(s):
// \pattern_gen1|Add10~9_sumout  = SUM(( !\pattern_gen1|ekans_start_y [3] $ (!\ctr1|vcount [3]) ) + ( \pattern_gen1|Add10~7  ) + ( \pattern_gen1|Add10~6  ))
// \pattern_gen1|Add10~10  = CARRY(( !\pattern_gen1|ekans_start_y [3] $ (!\ctr1|vcount [3]) ) + ( \pattern_gen1|Add10~7  ) + ( \pattern_gen1|Add10~6  ))
// \pattern_gen1|Add10~11  = SHARE((\pattern_gen1|ekans_start_y [3] & \ctr1|vcount [3]))

	.dataa(!\pattern_gen1|ekans_start_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add10~6 ),
	.sharein(\pattern_gen1|Add10~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add10~9_sumout ),
	.cout(\pattern_gen1|Add10~10 ),
	.shareout(\pattern_gen1|Add10~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add10~9 .extended_lut = "off";
defparam \pattern_gen1|Add10~9 .lut_mask = 64'h00000055000055AA;
defparam \pattern_gen1|Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \pattern_gen1|Add12~24 (
// Equation(s):
// \pattern_gen1|Add12~24_combout  = ( \pattern_gen1|LessThan7~6_combout  & ( \pattern_gen1|Add39~29_sumout  ) ) # ( !\pattern_gen1|LessThan7~6_combout  & ( (!\pattern_gen1|always0~49_combout  & (((\pattern_gen1|Add39~29_sumout )))) # 
// (\pattern_gen1|always0~49_combout  & ((!\pattern_gen1|LessThan5~6_combout  & ((\pattern_gen1|Add10~9_sumout ))) # (\pattern_gen1|LessThan5~6_combout  & (\pattern_gen1|Add39~29_sumout )))) ) )

	.dataa(!\pattern_gen1|always0~49_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|Add39~29_sumout ),
	.datad(!\pattern_gen1|Add10~9_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add12~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~24 .extended_lut = "off";
defparam \pattern_gen1|Add12~24 .lut_mask = 64'h0B4F0B4F0F0F0F0F;
defparam \pattern_gen1|Add12~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N39
cyclonev_lcell_comb \pattern_gen1|Add12~13 (
// Equation(s):
// \pattern_gen1|Add12~13_sumout  = SUM(( (!\pattern_gen1|always0~50_combout  & (((\pattern_gen1|Add11~37_sumout )))) # (\pattern_gen1|always0~50_combout  & (!\ctr1|vcount[2]~DUPLICATE_q  $ ((\ctr1|vcount [3])))) ) + ( \pattern_gen1|Add12~24_combout  ) + ( 
// \pattern_gen1|Add12~10  ))
// \pattern_gen1|Add12~14  = CARRY(( (!\pattern_gen1|always0~50_combout  & (((\pattern_gen1|Add11~37_sumout )))) # (\pattern_gen1|always0~50_combout  & (!\ctr1|vcount[2]~DUPLICATE_q  $ ((\ctr1|vcount [3])))) ) + ( \pattern_gen1|Add12~24_combout  ) + ( 
// \pattern_gen1|Add12~10  ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datac(!\ctr1|vcount [3]),
	.datad(!\pattern_gen1|Add11~37_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add12~24_combout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add12~13_sumout ),
	.cout(\pattern_gen1|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~13 .extended_lut = "off";
defparam \pattern_gen1|Add12~13 .lut_mask = 64'h0000FF00000041EB;
defparam \pattern_gen1|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N21
cyclonev_lcell_comb \pattern_gen1|dragon_addr[9]~17 (
// Equation(s):
// \pattern_gen1|dragon_addr[9]~17_combout  = ( \pattern_gen1|dragon_addr[1]~13_combout  & ( \pattern_gen1|Add12~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add12~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|dragon_addr[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[9]~17 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[9]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \pattern_gen1|dragon_addr[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N30
cyclonev_lcell_comb \pattern_gen1|Add11~41 (
// Equation(s):
// \pattern_gen1|Add11~41_sumout  = SUM(( VCC ) + ( \pattern_gen1|Add11~39  ) + ( \pattern_gen1|Add11~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add11~38 ),
	.sharein(\pattern_gen1|Add11~39 ),
	.combout(),
	.sumout(\pattern_gen1|Add11~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add11~41 .extended_lut = "off";
defparam \pattern_gen1|Add11~41 .lut_mask = 64'h000000000000FFFF;
defparam \pattern_gen1|Add11~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N39
cyclonev_lcell_comb \pattern_gen1|Add10~13 (
// Equation(s):
// \pattern_gen1|Add10~13_sumout  = SUM(( !\pattern_gen1|ekans_start_y [4] $ (\ctr1|vcount[4]~DUPLICATE_q ) ) + ( \pattern_gen1|Add10~11  ) + ( \pattern_gen1|Add10~10  ))
// \pattern_gen1|Add10~14  = CARRY(( !\pattern_gen1|ekans_start_y [4] $ (\ctr1|vcount[4]~DUPLICATE_q ) ) + ( \pattern_gen1|Add10~11  ) + ( \pattern_gen1|Add10~10  ))
// \pattern_gen1|Add10~15  = SHARE((!\pattern_gen1|ekans_start_y [4] & \ctr1|vcount[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\pattern_gen1|ekans_start_y [4]),
	.datac(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add10~10 ),
	.sharein(\pattern_gen1|Add10~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add10~13_sumout ),
	.cout(\pattern_gen1|Add10~14 ),
	.shareout(\pattern_gen1|Add10~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add10~13 .extended_lut = "off";
defparam \pattern_gen1|Add10~13 .lut_mask = 64'h00000C0C0000C3C3;
defparam \pattern_gen1|Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \pattern_gen1|Add39~33 (
// Equation(s):
// \pattern_gen1|Add39~33_sumout  = SUM(( VCC ) + ( GND ) + ( \pattern_gen1|Add39~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add39~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add39~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add39~33 .extended_lut = "off";
defparam \pattern_gen1|Add39~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \pattern_gen1|Add39~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N18
cyclonev_lcell_comb \pattern_gen1|Add12~25 (
// Equation(s):
// \pattern_gen1|Add12~25_combout  = ( \pattern_gen1|Add39~33_sumout  & ( ((!\pattern_gen1|always0~49_combout ) # ((\pattern_gen1|LessThan5~6_combout ) # (\pattern_gen1|Add10~13_sumout ))) # (\pattern_gen1|LessThan7~6_combout ) ) ) # ( 
// !\pattern_gen1|Add39~33_sumout  & ( (!\pattern_gen1|LessThan7~6_combout  & (\pattern_gen1|always0~49_combout  & (\pattern_gen1|Add10~13_sumout  & !\pattern_gen1|LessThan5~6_combout ))) ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|always0~49_combout ),
	.datac(!\pattern_gen1|Add10~13_sumout ),
	.datad(!\pattern_gen1|LessThan5~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add39~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add12~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~25 .extended_lut = "off";
defparam \pattern_gen1|Add12~25 .lut_mask = 64'h02000200DFFFDFFF;
defparam \pattern_gen1|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N24
cyclonev_lcell_comb \pattern_gen1|LessThan30~2 (
// Equation(s):
// \pattern_gen1|LessThan30~2_combout  = ( \ctr1|vcount [3] ) # ( !\ctr1|vcount [3] & ( \ctr1|vcount [2] ) )

	.dataa(gnd),
	.datab(!\ctr1|vcount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ctr1|vcount [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan30~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan30~2 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \pattern_gen1|LessThan30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N42
cyclonev_lcell_comb \pattern_gen1|Add12~17 (
// Equation(s):
// \pattern_gen1|Add12~17_sumout  = SUM(( \pattern_gen1|Add12~25_combout  ) + ( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add11~41_sumout )) # (\pattern_gen1|always0~50_combout  & ((!\ctr1|vcount [4] $ (\pattern_gen1|LessThan30~2_combout )))) ) + 
// ( \pattern_gen1|Add12~14  ))
// \pattern_gen1|Add12~18  = CARRY(( \pattern_gen1|Add12~25_combout  ) + ( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add11~41_sumout )) # (\pattern_gen1|always0~50_combout  & ((!\ctr1|vcount [4] $ (\pattern_gen1|LessThan30~2_combout )))) ) + ( 
// \pattern_gen1|Add12~14  ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|Add11~41_sumout ),
	.datac(!\ctr1|vcount [4]),
	.datad(!\pattern_gen1|Add12~25_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan30~2_combout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add12~17_sumout ),
	.cout(\pattern_gen1|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~17 .extended_lut = "off";
defparam \pattern_gen1|Add12~17 .lut_mask = 64'h00008DD8000000FF;
defparam \pattern_gen1|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N27
cyclonev_lcell_comb \pattern_gen1|dragon_addr[10]~18 (
// Equation(s):
// \pattern_gen1|dragon_addr[10]~18_combout  = (\pattern_gen1|dragon_addr[1]~13_combout  & \pattern_gen1|Add12~17_sumout )

	.dataa(!\pattern_gen1|dragon_addr[1]~13_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add12~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[10]~18 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[10]~18 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|dragon_addr[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N42
cyclonev_lcell_comb \pattern_gen1|Add10~17 (
// Equation(s):
// \pattern_gen1|Add10~17_sumout  = SUM(( !\ctr1|vcount [5] $ (!\pattern_gen1|ekans_start_y [5]) ) + ( \pattern_gen1|Add10~15  ) + ( \pattern_gen1|Add10~14  ))

	.dataa(gnd),
	.datab(!\ctr1|vcount [5]),
	.datac(!\pattern_gen1|ekans_start_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add10~14 ),
	.sharein(\pattern_gen1|Add10~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add10~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add10~17 .extended_lut = "off";
defparam \pattern_gen1|Add10~17 .lut_mask = 64'h0000000000003C3C;
defparam \pattern_gen1|Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N3
cyclonev_lcell_comb \pattern_gen1|Add12~26 (
// Equation(s):
// \pattern_gen1|Add12~26_combout  = ( \pattern_gen1|Add39~33_sumout  & ( ((!\pattern_gen1|always0~49_combout ) # ((\pattern_gen1|LessThan5~6_combout ) # (\pattern_gen1|Add10~17_sumout ))) # (\pattern_gen1|LessThan7~6_combout ) ) ) # ( 
// !\pattern_gen1|Add39~33_sumout  & ( (!\pattern_gen1|LessThan7~6_combout  & (\pattern_gen1|always0~49_combout  & (\pattern_gen1|Add10~17_sumout  & !\pattern_gen1|LessThan5~6_combout ))) ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|always0~49_combout ),
	.datac(!\pattern_gen1|Add10~17_sumout ),
	.datad(!\pattern_gen1|LessThan5~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add39~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add12~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~26 .extended_lut = "off";
defparam \pattern_gen1|Add12~26 .lut_mask = 64'h02000200DFFFDFFF;
defparam \pattern_gen1|Add12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N45
cyclonev_lcell_comb \pattern_gen1|Add12~21 (
// Equation(s):
// \pattern_gen1|Add12~21_sumout  = SUM(( \pattern_gen1|Add12~26_combout  ) + ( (!\pattern_gen1|always0~50_combout  & (\pattern_gen1|Add11~41_sumout )) # (\pattern_gen1|always0~50_combout  & ((!\ctr1|vcount [5] $ (!\pattern_gen1|LessThan30~0_combout )))) ) + 
// ( \pattern_gen1|Add12~18  ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|Add11~41_sumout ),
	.datac(!\ctr1|vcount [5]),
	.datad(!\pattern_gen1|Add12~26_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan30~0_combout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add12~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add12~21 .extended_lut = "off";
defparam \pattern_gen1|Add12~21 .lut_mask = 64'h0000D88D000000FF;
defparam \pattern_gen1|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N24
cyclonev_lcell_comb \pattern_gen1|dragon_addr[11]~19 (
// Equation(s):
// \pattern_gen1|dragon_addr[11]~19_combout  = (\pattern_gen1|dragon_addr[1]~13_combout  & \pattern_gen1|Add12~21_sumout )

	.dataa(!\pattern_gen1|dragon_addr[1]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|Add12~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|dragon_addr[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|dragon_addr[11]~19 .extended_lut = "off";
defparam \pattern_gen1|dragon_addr[11]~19 .lut_mask = 64'h0055005500550055;
defparam \pattern_gen1|dragon_addr[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|dragon_addr[11]~19_combout ,\pattern_gen1|dragon_addr[10]~18_combout ,\pattern_gen1|dragon_addr[9]~17_combout ,\pattern_gen1|dragon_addr[8]~16_combout ,\pattern_gen1|dragon_addr[7]~15_combout ,\pattern_gen1|dragon_addr[6]~14_combout ,
\pattern_gen1|dragon_addr[5]~12_combout ,\pattern_gen1|dragon_addr[4]~10_combout ,\pattern_gen1|dragon_addr[3]~8_combout ,\pattern_gen1|dragon_addr[2]~6_combout ,\pattern_gen1|dragon_addr[1]~4_combout ,\pattern_gen1|dragon_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F557FFFFFFFFFFFFFFFFFFFFFEFFFF67F557FFFFFFFFFFFFFFFFFFFFFBFFFDE7F55FFFFDFFFFFFFFFFFF97FFEFFFF7E7F55FFFF5FFFFFFFFFFF957FFBFFFDFB9FD5FFFD5FFFFFFFFFFD57DFFFFFD7F7DFD5FFFD5FFFFFFFFFF57FF9FFFF7FFBDFF7FFF57FFFFFFFFFDFFFFFFFF9FFEFE7FFFFD57FFFFFFFFFBFFFFFFFAFFFDFF7FFFFD5BFFFFFFFFEFFFFFFFA7FFF5FF7FFFFD5BFFFFFFFFBFFFFFFA5FFFE6FF9FFFF56FFFFFFFFEFFFFFFA55FFFE7FFDFFFF55FFFFFFFEBFFFFFAF97FFF9BF";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FDFFFF55FFFFFF59FFFFF6FD57FFF9BFFE7FFF56FFFFF657FFFFEFFD5FFFEEFFFF7FFD5BFFFF655FFFFFBFF95FFFEEFFFF9FFD57FFFD557FFFFEFFF57FFF7BFFFFDFFD57FFF555FFFFFBFFF57FFFBBFFFFDFFD57FFE555FFFFEFFFFB7FFDFBFFFFE7FD5BFFB557FFFFBFFFFEFFFEEFFFFFF7FD5FFF9557FFFD7FFFFDBFF7EFFFFFFBFD6FFED55FFFFEFFFFFD5FFB7FFFFFFDFFBFFED55FFFFBFFFFFD6FDF7FFFFFFEFFFFFB555FFFDFFFFFFE5FEDFFFFFFFF6FFFF7557FFFDFFFFFFE7F7DFFFFFFFFFBFFF7557FFF7FFFFFFD7F77FFFFFFFFFEEFF655FFFF7FFFFFF97DF7FFFFFFFFFF9FF655FFFEFFFFFFF5FDF7FFFFFFFFFFDFF957FFFEFFFFFFF5FFDFFFFF";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFDBFD5FFFF7FFFFFFF5FFDFFFFFFFFFFD57FD5FFFFBFFFFFFF5FF7FFFFFFFFD5955FE7FFFEFFFFFFFE7FFFFFFFFFF955555F97FFFDFFFFFFFD7FDFFFFFFFE55555565FFD5DFFFFFFFDFFFFFFFFFF555569555FF555FFE5BFFDFF7FFFFFFFA5BFFE557FF955565FDFFEDDFFFFFFFFD797FD57FFD65597FFDFFBFDFFFFFFFFDD65555FFFD555FFFD7FF7F7FFFFFFFFFB59697FFFD57FFF57FFF7F7FFFFFFFFFFBBF5FFFFF7FFF5FFFFF7DFFFFFFFFFFFEFF7FFFFFFFF9FFFFFFBDFFFFFFFFFFFFFDFFDBFFFF95FFFFFFD7FFFFFFFFFFFFF7FEF96FFE7D5555AFFFFFFFFFFFFFFFF7FAD9BFFDFF9555FBFFFFFFFFFFFFFFDFF75BFFFFFFFFFFF7FFFFFFFFFF";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFDF5FE6BFFFFFFFFFFFDFFFFFFFFFFFFF75FFD9FFFFFFFFEAA5FFFFFFFFFFFFFF5BFFDFFFFFFFD57FFFFFFFFFFFFFFFFF67FFEFFFFFFD7FFFFFFFFFFFFFFFFFFD5FFFFBFFFFD7FFFFFFFFFFFFFFFFFFFD7FFFFFFFFD7FFFFFFFFFFFFFFFFFFFFEFFFFFFEBF7FFFFFFFFFFFFFFFFFFFFFE5FFFFEBD5FFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N0
cyclonev_lcell_comb \pattern_gen1|Add3~1 (
// Equation(s):
// \pattern_gen1|Add3~1_sumout  = SUM(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add3~2  = CARRY(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add3~3  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add3~1_sumout ),
	.cout(\pattern_gen1|Add3~2 ),
	.shareout(\pattern_gen1|Add3~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~1 .extended_lut = "off";
defparam \pattern_gen1|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N42
cyclonev_lcell_comb \pattern_gen1|pr_addr[0]~0 (
// Equation(s):
// \pattern_gen1|pr_addr[0]~0_combout  = (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add3~1_sumout )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[0]~0 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[0]~0 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|pr_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N3
cyclonev_lcell_comb \pattern_gen1|Add3~5 (
// Equation(s):
// \pattern_gen1|Add3~5_sumout  = SUM(( !\ctr1|hcount [1] $ (\pattern_gen1|heart1_start_x [1]) ) + ( \pattern_gen1|Add3~3  ) + ( \pattern_gen1|Add3~2  ))
// \pattern_gen1|Add3~6  = CARRY(( !\ctr1|hcount [1] $ (\pattern_gen1|heart1_start_x [1]) ) + ( \pattern_gen1|Add3~3  ) + ( \pattern_gen1|Add3~2  ))
// \pattern_gen1|Add3~7  = SHARE((\ctr1|hcount [1] & !\pattern_gen1|heart1_start_x [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [1]),
	.datad(!\pattern_gen1|heart1_start_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~2 ),
	.sharein(\pattern_gen1|Add3~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~5_sumout ),
	.cout(\pattern_gen1|Add3~6 ),
	.shareout(\pattern_gen1|Add3~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~5 .extended_lut = "off";
defparam \pattern_gen1|Add3~5 .lut_mask = 64'h00000F000000F00F;
defparam \pattern_gen1|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N45
cyclonev_lcell_comb \pattern_gen1|pr_addr[1]~1 (
// Equation(s):
// \pattern_gen1|pr_addr[1]~1_combout  = (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add3~5_sumout )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[1]~1 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[1]~1 .lut_mask = 64'h0055005500550055;
defparam \pattern_gen1|pr_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N6
cyclonev_lcell_comb \pattern_gen1|Add3~9 (
// Equation(s):
// \pattern_gen1|Add3~9_sumout  = SUM(( !\ctr1|hcount [2] $ (\pattern_gen1|heart1_start_x [2]) ) + ( \pattern_gen1|Add3~7  ) + ( \pattern_gen1|Add3~6  ))
// \pattern_gen1|Add3~10  = CARRY(( !\ctr1|hcount [2] $ (\pattern_gen1|heart1_start_x [2]) ) + ( \pattern_gen1|Add3~7  ) + ( \pattern_gen1|Add3~6  ))
// \pattern_gen1|Add3~11  = SHARE((\ctr1|hcount [2] & !\pattern_gen1|heart1_start_x [2]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [2]),
	.datac(!\pattern_gen1|heart1_start_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~6 ),
	.sharein(\pattern_gen1|Add3~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~9_sumout ),
	.cout(\pattern_gen1|Add3~10 ),
	.shareout(\pattern_gen1|Add3~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~9 .extended_lut = "off";
defparam \pattern_gen1|Add3~9 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N48
cyclonev_lcell_comb \pattern_gen1|pr_addr[2]~2 (
// Equation(s):
// \pattern_gen1|pr_addr[2]~2_combout  = ( \pattern_gen1|Add3~9_sumout  & ( \pattern_gen1|always0~1_combout  ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[2]~2 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[2]~2 .lut_mask = 64'h0000000055555555;
defparam \pattern_gen1|pr_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N9
cyclonev_lcell_comb \pattern_gen1|Add3~13 (
// Equation(s):
// \pattern_gen1|Add3~13_sumout  = SUM(( !\pattern_gen1|heart1_start_x [3] $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add3~11  ) + ( \pattern_gen1|Add3~10  ))
// \pattern_gen1|Add3~14  = CARRY(( !\pattern_gen1|heart1_start_x [3] $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add3~11  ) + ( \pattern_gen1|Add3~10  ))
// \pattern_gen1|Add3~15  = SHARE((!\pattern_gen1|heart1_start_x [3] & \ctr1|hcount [3]))

	.dataa(!\pattern_gen1|heart1_start_x [3]),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~10 ),
	.sharein(\pattern_gen1|Add3~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~13_sumout ),
	.cout(\pattern_gen1|Add3~14 ),
	.shareout(\pattern_gen1|Add3~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~13 .extended_lut = "off";
defparam \pattern_gen1|Add3~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N51
cyclonev_lcell_comb \pattern_gen1|pr_addr[3]~3 (
// Equation(s):
// \pattern_gen1|pr_addr[3]~3_combout  = (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add3~13_sumout )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[3]~3 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[3]~3 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|pr_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N12
cyclonev_lcell_comb \pattern_gen1|Add3~17 (
// Equation(s):
// \pattern_gen1|Add3~17_sumout  = SUM(( !\ctr1|hcount [4] $ (!\pattern_gen1|heart1_start_x [4]) ) + ( \pattern_gen1|Add3~15  ) + ( \pattern_gen1|Add3~14  ))
// \pattern_gen1|Add3~18  = CARRY(( !\ctr1|hcount [4] $ (!\pattern_gen1|heart1_start_x [4]) ) + ( \pattern_gen1|Add3~15  ) + ( \pattern_gen1|Add3~14  ))
// \pattern_gen1|Add3~19  = SHARE((\ctr1|hcount [4] & \pattern_gen1|heart1_start_x [4]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|heart1_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~14 ),
	.sharein(\pattern_gen1|Add3~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~17_sumout ),
	.cout(\pattern_gen1|Add3~18 ),
	.shareout(\pattern_gen1|Add3~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~17 .extended_lut = "off";
defparam \pattern_gen1|Add3~17 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N54
cyclonev_lcell_comb \pattern_gen1|pr_addr[4]~4 (
// Equation(s):
// \pattern_gen1|pr_addr[4]~4_combout  = ( \pattern_gen1|Add3~17_sumout  & ( \pattern_gen1|always0~1_combout  ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[4]~4 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[4]~4 .lut_mask = 64'h0000000055555555;
defparam \pattern_gen1|pr_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N15
cyclonev_lcell_comb \pattern_gen1|Add3~21 (
// Equation(s):
// \pattern_gen1|Add3~21_sumout  = SUM(( !\pattern_gen1|heart1_start_x [5] $ (\ctr1|hcount [5]) ) + ( \pattern_gen1|Add3~19  ) + ( \pattern_gen1|Add3~18  ))
// \pattern_gen1|Add3~22  = CARRY(( !\pattern_gen1|heart1_start_x [5] $ (\ctr1|hcount [5]) ) + ( \pattern_gen1|Add3~19  ) + ( \pattern_gen1|Add3~18  ))
// \pattern_gen1|Add3~23  = SHARE((!\pattern_gen1|heart1_start_x [5] & \ctr1|hcount [5]))

	.dataa(!\pattern_gen1|heart1_start_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~18 ),
	.sharein(\pattern_gen1|Add3~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~21_sumout ),
	.cout(\pattern_gen1|Add3~22 ),
	.shareout(\pattern_gen1|Add3~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~21 .extended_lut = "off";
defparam \pattern_gen1|Add3~21 .lut_mask = 64'h000000AA0000AA55;
defparam \pattern_gen1|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N57
cyclonev_lcell_comb \pattern_gen1|pr_addr[5]~5 (
// Equation(s):
// \pattern_gen1|pr_addr[5]~5_combout  = (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add3~21_sumout )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[5]~5 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[5]~5 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|pr_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N18
cyclonev_lcell_comb \pattern_gen1|Add3~25 (
// Equation(s):
// \pattern_gen1|Add3~25_sumout  = SUM(( !\pattern_gen1|heart1_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add3~23  ) + ( \pattern_gen1|Add3~22  ))
// \pattern_gen1|Add3~26  = CARRY(( !\pattern_gen1|heart1_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add3~23  ) + ( \pattern_gen1|Add3~22  ))
// \pattern_gen1|Add3~27  = SHARE((!\pattern_gen1|heart1_start_x [6] & \ctr1|hcount[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [6]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~22 ),
	.sharein(\pattern_gen1|Add3~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~25_sumout ),
	.cout(\pattern_gen1|Add3~26 ),
	.shareout(\pattern_gen1|Add3~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~25 .extended_lut = "off";
defparam \pattern_gen1|Add3~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \pattern_gen1|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N30
cyclonev_lcell_comb \pattern_gen1|Add2~1 (
// Equation(s):
// \pattern_gen1|Add2~1_sumout  = SUM(( \pattern_gen1|Add3~25_sumout  ) + ( \ctr1|vcount[0]~DUPLICATE_q  ) + ( !VCC ))
// \pattern_gen1|Add2~2  = CARRY(( \pattern_gen1|Add3~25_sumout  ) + ( \ctr1|vcount[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add3~25_sumout ),
	.datac(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add2~1_sumout ),
	.cout(\pattern_gen1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add2~1 .extended_lut = "off";
defparam \pattern_gen1|Add2~1 .lut_mask = 64'h0000F0F000003333;
defparam \pattern_gen1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N3
cyclonev_lcell_comb \pattern_gen1|pr_addr[6]~6 (
// Equation(s):
// \pattern_gen1|pr_addr[6]~6_combout  = (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add2~1_sumout )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[6]~6 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[6]~6 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|pr_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N21
cyclonev_lcell_comb \pattern_gen1|Add3~29 (
// Equation(s):
// \pattern_gen1|Add3~29_sumout  = SUM(( !\ctr1|hcount [7] $ (!\pattern_gen1|heart1_start_x [7]) ) + ( \pattern_gen1|Add3~27  ) + ( \pattern_gen1|Add3~26  ))
// \pattern_gen1|Add3~30  = CARRY(( !\ctr1|hcount [7] $ (!\pattern_gen1|heart1_start_x [7]) ) + ( \pattern_gen1|Add3~27  ) + ( \pattern_gen1|Add3~26  ))
// \pattern_gen1|Add3~31  = SHARE((\ctr1|hcount [7] & \pattern_gen1|heart1_start_x [7]))

	.dataa(!\ctr1|hcount [7]),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~26 ),
	.sharein(\pattern_gen1|Add3~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~29_sumout ),
	.cout(\pattern_gen1|Add3~30 ),
	.shareout(\pattern_gen1|Add3~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~29 .extended_lut = "off";
defparam \pattern_gen1|Add3~29 .lut_mask = 64'h0000050500005A5A;
defparam \pattern_gen1|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N33
cyclonev_lcell_comb \pattern_gen1|Add2~5 (
// Equation(s):
// \pattern_gen1|Add2~5_sumout  = SUM(( \pattern_gen1|Add3~29_sumout  ) + ( \ctr1|vcount [1] ) + ( \pattern_gen1|Add2~2  ))
// \pattern_gen1|Add2~6  = CARRY(( \pattern_gen1|Add3~29_sumout  ) + ( \ctr1|vcount [1] ) + ( \pattern_gen1|Add2~2  ))

	.dataa(!\pattern_gen1|Add3~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount [1]),
	.datag(gnd),
	.cin(\pattern_gen1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add2~5_sumout ),
	.cout(\pattern_gen1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add2~5 .extended_lut = "off";
defparam \pattern_gen1|Add2~5 .lut_mask = 64'h0000FF0000005555;
defparam \pattern_gen1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N0
cyclonev_lcell_comb \pattern_gen1|pr_addr[7]~7 (
// Equation(s):
// \pattern_gen1|pr_addr[7]~7_combout  = (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add2~5_sumout )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[7]~7 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[7]~7 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|pr_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N24
cyclonev_lcell_comb \pattern_gen1|Add3~33 (
// Equation(s):
// \pattern_gen1|Add3~33_sumout  = SUM(( !\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|heart1_start_x [8]) ) + ( \pattern_gen1|Add3~31  ) + ( \pattern_gen1|Add3~30  ))
// \pattern_gen1|Add3~34  = CARRY(( !\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|heart1_start_x [8]) ) + ( \pattern_gen1|Add3~31  ) + ( \pattern_gen1|Add3~30  ))
// \pattern_gen1|Add3~35  = SHARE((\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|heart1_start_x [8]))

	.dataa(gnd),
	.datab(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datac(!\pattern_gen1|heart1_start_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~30 ),
	.sharein(\pattern_gen1|Add3~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~33_sumout ),
	.cout(\pattern_gen1|Add3~34 ),
	.shareout(\pattern_gen1|Add3~35 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~33 .extended_lut = "off";
defparam \pattern_gen1|Add3~33 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N36
cyclonev_lcell_comb \pattern_gen1|Add2~9 (
// Equation(s):
// \pattern_gen1|Add2~9_sumout  = SUM(( \pattern_gen1|Add3~33_sumout  ) + ( \ctr1|vcount[2]~DUPLICATE_q  ) + ( \pattern_gen1|Add2~6  ))
// \pattern_gen1|Add2~10  = CARRY(( \pattern_gen1|Add3~33_sumout  ) + ( \ctr1|vcount[2]~DUPLICATE_q  ) + ( \pattern_gen1|Add2~6  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add3~33_sumout ),
	.datac(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add2~9_sumout ),
	.cout(\pattern_gen1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add2~9 .extended_lut = "off";
defparam \pattern_gen1|Add2~9 .lut_mask = 64'h0000F0F000003333;
defparam \pattern_gen1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N9
cyclonev_lcell_comb \pattern_gen1|pr_addr[8]~8 (
// Equation(s):
// \pattern_gen1|pr_addr[8]~8_combout  = ( !\pattern_gen1|Add2~9_sumout  & ( \pattern_gen1|always0~1_combout  ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|Add2~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[8]~8 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[8]~8 .lut_mask = 64'h5555000055550000;
defparam \pattern_gen1|pr_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N27
cyclonev_lcell_comb \pattern_gen1|Add3~37 (
// Equation(s):
// \pattern_gen1|Add3~37_sumout  = SUM(( !\ctr1|hcount [9] $ (\pattern_gen1|heart1_start_x [9]) ) + ( \pattern_gen1|Add3~35  ) + ( \pattern_gen1|Add3~34  ))
// \pattern_gen1|Add3~38  = CARRY(( !\ctr1|hcount [9] $ (\pattern_gen1|heart1_start_x [9]) ) + ( \pattern_gen1|Add3~35  ) + ( \pattern_gen1|Add3~34  ))
// \pattern_gen1|Add3~39  = SHARE((\ctr1|hcount [9] & !\pattern_gen1|heart1_start_x [9]))

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~34 ),
	.sharein(\pattern_gen1|Add3~35 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~37_sumout ),
	.cout(\pattern_gen1|Add3~38 ),
	.shareout(\pattern_gen1|Add3~39 ));
// synopsys translate_off
defparam \pattern_gen1|Add3~37 .extended_lut = "off";
defparam \pattern_gen1|Add3~37 .lut_mask = 64'h000050500000A5A5;
defparam \pattern_gen1|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N39
cyclonev_lcell_comb \pattern_gen1|Add2~13 (
// Equation(s):
// \pattern_gen1|Add2~13_sumout  = SUM(( \pattern_gen1|Add3~37_sumout  ) + ( \ctr1|vcount [3] ) + ( \pattern_gen1|Add2~10  ))
// \pattern_gen1|Add2~14  = CARRY(( \pattern_gen1|Add3~37_sumout  ) + ( \ctr1|vcount [3] ) + ( \pattern_gen1|Add2~10  ))

	.dataa(!\pattern_gen1|Add3~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount [3]),
	.datag(gnd),
	.cin(\pattern_gen1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add2~13_sumout ),
	.cout(\pattern_gen1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add2~13 .extended_lut = "off";
defparam \pattern_gen1|Add2~13 .lut_mask = 64'h0000FF0000005555;
defparam \pattern_gen1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N12
cyclonev_lcell_comb \pattern_gen1|pr_addr[9]~9 (
// Equation(s):
// \pattern_gen1|pr_addr[9]~9_combout  = ( \pattern_gen1|Add2~9_sumout  & ( (\pattern_gen1|Add2~13_sumout  & \pattern_gen1|always0~1_combout ) ) ) # ( !\pattern_gen1|Add2~9_sumout  & ( (!\pattern_gen1|Add2~13_sumout  & \pattern_gen1|always0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|Add2~13_sumout ),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|Add2~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[9]~9 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[9]~9 .lut_mask = 64'h0C0C03030C0C0303;
defparam \pattern_gen1|pr_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N30
cyclonev_lcell_comb \pattern_gen1|Add3~41 (
// Equation(s):
// \pattern_gen1|Add3~41_sumout  = SUM(( VCC ) + ( \pattern_gen1|Add3~39  ) + ( \pattern_gen1|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add3~38 ),
	.sharein(\pattern_gen1|Add3~39 ),
	.combout(),
	.sumout(\pattern_gen1|Add3~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add3~41 .extended_lut = "off";
defparam \pattern_gen1|Add3~41 .lut_mask = 64'h000000000000FFFF;
defparam \pattern_gen1|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N42
cyclonev_lcell_comb \pattern_gen1|Add2~17 (
// Equation(s):
// \pattern_gen1|Add2~17_sumout  = SUM(( \pattern_gen1|Add3~41_sumout  ) + ( \ctr1|vcount[4]~DUPLICATE_q  ) + ( \pattern_gen1|Add2~14  ))
// \pattern_gen1|Add2~18  = CARRY(( \pattern_gen1|Add3~41_sumout  ) + ( \ctr1|vcount[4]~DUPLICATE_q  ) + ( \pattern_gen1|Add2~14  ))

	.dataa(!\pattern_gen1|Add3~41_sumout ),
	.datab(gnd),
	.datac(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add2~17_sumout ),
	.cout(\pattern_gen1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add2~17 .extended_lut = "off";
defparam \pattern_gen1|Add2~17 .lut_mask = 64'h0000F0F000005555;
defparam \pattern_gen1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N51
cyclonev_lcell_comb \pattern_gen1|pr_addr[10]~10 (
// Equation(s):
// \pattern_gen1|pr_addr[10]~10_combout  = ( \pattern_gen1|Add2~13_sumout  & ( (\pattern_gen1|always0~1_combout  & \pattern_gen1|Add2~17_sumout ) ) ) # ( !\pattern_gen1|Add2~13_sumout  & ( (\pattern_gen1|always0~1_combout  & (!\pattern_gen1|Add2~17_sumout  $ 
// (\pattern_gen1|Add2~9_sumout ))) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add2~17_sumout ),
	.datad(!\pattern_gen1|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[10]~10 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[10]~10 .lut_mask = 64'h5005500505050505;
defparam \pattern_gen1|pr_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N45
cyclonev_lcell_comb \pattern_gen1|Add2~21 (
// Equation(s):
// \pattern_gen1|Add2~21_sumout  = SUM(( \pattern_gen1|Add3~41_sumout  ) + ( \ctr1|vcount [5] ) + ( \pattern_gen1|Add2~18  ))

	.dataa(!\pattern_gen1|Add3~41_sumout ),
	.datab(gnd),
	.datac(!\ctr1|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add2~21 .extended_lut = "off";
defparam \pattern_gen1|Add2~21 .lut_mask = 64'h0000F0F000005555;
defparam \pattern_gen1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N48
cyclonev_lcell_comb \pattern_gen1|pr_addr[11]~11 (
// Equation(s):
// \pattern_gen1|pr_addr[11]~11_combout  = ( \pattern_gen1|Add2~13_sumout  & ( (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Add2~21_sumout ) ) ) # ( !\pattern_gen1|Add2~13_sumout  & ( (\pattern_gen1|always0~1_combout  & (!\pattern_gen1|Add2~21_sumout  
// $ (((!\pattern_gen1|Add2~17_sumout  & !\pattern_gen1|Add2~9_sumout ))))) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|Add2~17_sumout ),
	.datac(!\pattern_gen1|Add2~9_sumout ),
	.datad(!\pattern_gen1|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pr_addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pr_addr[11]~11 .extended_lut = "off";
defparam \pattern_gen1|pr_addr[11]~11 .lut_mask = 64'h1540154055005500;
defparam \pattern_gen1|pr_addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|pr_addr[11]~11_combout ,\pattern_gen1|pr_addr[10]~10_combout ,\pattern_gen1|pr_addr[9]~9_combout ,\pattern_gen1|pr_addr[8]~8_combout ,\pattern_gen1|pr_addr[7]~7_combout ,\pattern_gen1|pr_addr[6]~6_combout ,\pattern_gen1|pr_addr[5]~5_combout ,
\pattern_gen1|pr_addr[4]~4_combout ,\pattern_gen1|pr_addr[3]~3_combout ,\pattern_gen1|pr_addr[2]~2_combout ,\pattern_gen1|pr_addr[1]~1_combout ,\pattern_gen1|pr_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43FF137FFFFFFFFFFFFFFFFFFFFFFFFEA4DA7CBFFFFFFFFFFFFFFFFFFFFFFFF4FFD736FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFEFC66A93BFFFFFFFFFFFFFFFFFFFFFFC39FE7ACABFFFFFFFFFFFFFFFFFFFFFFD17F7FF193FFFFFFFFFFFFFFFFFFFFFFF23EBFAACBFFFFFFFFFFFFFFFFFFFFFD1F7FBF7AE7FFFFFFFFFFFFFFFFFFFFF15FF0FF37F3FFFFFFFFFFFFFFFFFFFFF4F93BF6FDF3FFFFFFFFFFFFFFFFFFFFF1F54FFFFDD7FFFFFFFFFFFFFFFFFFFFFEFA4FFFFFB3FFFFFFFFFFFFFFFFFF24947DDE5FFFC4FFFFFFFFFFFFFFFFFCC61BFD1D5BFDB6BFFFFFFFFF";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFF9FFFFFFDD5FFD76BFFFFFFFFFFFFFFFF5FFFFFF9FBEFDF63FFFFFFFFFFFFFFFF8FFFFFF0FA8FFA73FFFFFFFFFFFFFFFF2FFFF8BCFE6FFE5EFFFFFFFFFFFFFFFF3FD537FD7FFF8DA3FFFFFFFFFFFFFFFC9A16FFC5FF9F27CFFFFFFFFFFFFFFFFE51FFF5214FDFFFB7FFFFFFFFFFFFFFFFFFFFB9BFF5FFF3EFFFFFFFFFFFFFFFFFFFFDBEFEF5A402B8FFFFFFFFFFFFFFFFFFFF489077A3F506FFFFFFFFFFFFFFFFFFFFFD7F1FD47EF2FFFFFFFFFFFFFFFFFFFFFFFF3FEF3A42FFFFFFFFFFFFFFFFFFFFFFFFCFEBFD9BFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFE5FFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFD142FFFFFFFFFFFF";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N42
cyclonev_lcell_comb \pattern_gen1|red~11 (
// Equation(s):
// \pattern_gen1|red~11_combout  = ( \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( ((\pattern_gen1|char_status~q  & !\pattern_gen1|always0~50_combout )) # 
// (\pattern_gen1|always0~1_combout ) ) ) ) # ( !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|always0~1_combout  ) ) ) # ( 
// \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|always0~1_combout  & (((\pattern_gen1|char_status~q  & !\pattern_gen1|always0~50_combout 
// )))) # (\pattern_gen1|always0~1_combout  & (\pattern_gen1|Equal0~0_combout )) ) ) ) # ( !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (\pattern_gen1|Equal0~0_combout  & \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal0~0_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|char_status~q ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(!\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~11 .extended_lut = "off";
defparam \pattern_gen1|red~11 .lut_mask = 64'h11111D1133333F33;
defparam \pattern_gen1|red~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N33
cyclonev_lcell_comb \pattern_gen1|ar_addr[3]~0 (
// Equation(s):
// \pattern_gen1|ar_addr[3]~0_combout  = ( \pattern_gen1|always0~49_combout  & ( (\pattern_gen1|always0~39_combout  & ((\pattern_gen1|LessThan5~6_combout ) # (\pattern_gen1|LessThan7~6_combout ))) ) ) # ( !\pattern_gen1|always0~49_combout  & ( 
// \pattern_gen1|always0~39_combout  ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|always0~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[3]~0 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[3]~0 .lut_mask = 64'h0F0F0F0F07070707;
defparam \pattern_gen1|ar_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Add15~46 (
// Equation(s):
// \pattern_gen1|Add15~46_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add15~47  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pattern_gen1|Add15~46_cout ),
	.shareout(\pattern_gen1|Add15~47 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~46 .extended_lut = "off";
defparam \pattern_gen1|Add15~46 .lut_mask = 64'h0000FFFF00000000;
defparam \pattern_gen1|Add15~46 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Add15~1 (
// Equation(s):
// \pattern_gen1|Add15~1_sumout  = SUM(( !\ctr1|hcount [0] ) + ( \pattern_gen1|Add15~47  ) + ( \pattern_gen1|Add15~46_cout  ))
// \pattern_gen1|Add15~2  = CARRY(( !\ctr1|hcount [0] ) + ( \pattern_gen1|Add15~47  ) + ( \pattern_gen1|Add15~46_cout  ))
// \pattern_gen1|Add15~3  = SHARE(\ctr1|hcount [0])

	.dataa(!\ctr1|hcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~46_cout ),
	.sharein(\pattern_gen1|Add15~47 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~1_sumout ),
	.cout(\pattern_gen1|Add15~2 ),
	.shareout(\pattern_gen1|Add15~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~1 .extended_lut = "off";
defparam \pattern_gen1|Add15~1 .lut_mask = 64'h000055550000AAAA;
defparam \pattern_gen1|Add15~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N18
cyclonev_lcell_comb \pattern_gen1|ar_addr[0]~1 (
// Equation(s):
// \pattern_gen1|ar_addr[0]~1_combout  = ( \pattern_gen1|Add15~1_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[0]~1 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[0]~1 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|ar_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Add15~5 (
// Equation(s):
// \pattern_gen1|Add15~5_sumout  = SUM(( !\ctr1|hcount [1] $ (\pattern_gen1|flame_start_x[1]~DUPLICATE_q ) ) + ( \pattern_gen1|Add15~3  ) + ( \pattern_gen1|Add15~2  ))
// \pattern_gen1|Add15~6  = CARRY(( !\ctr1|hcount [1] $ (\pattern_gen1|flame_start_x[1]~DUPLICATE_q ) ) + ( \pattern_gen1|Add15~3  ) + ( \pattern_gen1|Add15~2  ))
// \pattern_gen1|Add15~7  = SHARE((\ctr1|hcount [1] & !\pattern_gen1|flame_start_x[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [1]),
	.datad(!\pattern_gen1|flame_start_x[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~2 ),
	.sharein(\pattern_gen1|Add15~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~5_sumout ),
	.cout(\pattern_gen1|Add15~6 ),
	.shareout(\pattern_gen1|Add15~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~5 .extended_lut = "off";
defparam \pattern_gen1|Add15~5 .lut_mask = 64'h00000F000000F00F;
defparam \pattern_gen1|Add15~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N0
cyclonev_lcell_comb \pattern_gen1|ar_addr[1]~2 (
// Equation(s):
// \pattern_gen1|ar_addr[1]~2_combout  = ( \pattern_gen1|Add15~5_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[1]~2 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[1]~2 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|ar_addr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Add15~9 (
// Equation(s):
// \pattern_gen1|Add15~9_sumout  = SUM(( !\ctr1|hcount [2] $ (\pattern_gen1|flame_start_x[2]~DUPLICATE_q ) ) + ( \pattern_gen1|Add15~7  ) + ( \pattern_gen1|Add15~6  ))
// \pattern_gen1|Add15~10  = CARRY(( !\ctr1|hcount [2] $ (\pattern_gen1|flame_start_x[2]~DUPLICATE_q ) ) + ( \pattern_gen1|Add15~7  ) + ( \pattern_gen1|Add15~6  ))
// \pattern_gen1|Add15~11  = SHARE((\ctr1|hcount [2] & !\pattern_gen1|flame_start_x[2]~DUPLICATE_q ))

	.dataa(!\ctr1|hcount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|flame_start_x[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~6 ),
	.sharein(\pattern_gen1|Add15~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~9_sumout ),
	.cout(\pattern_gen1|Add15~10 ),
	.shareout(\pattern_gen1|Add15~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~9 .extended_lut = "off";
defparam \pattern_gen1|Add15~9 .lut_mask = 64'h000055000000AA55;
defparam \pattern_gen1|Add15~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N36
cyclonev_lcell_comb \pattern_gen1|ar_addr[2]~3 (
// Equation(s):
// \pattern_gen1|ar_addr[2]~3_combout  = ( \pattern_gen1|Add15~9_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[2]~3 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[2]~3 .lut_mask = 64'h0000000055555555;
defparam \pattern_gen1|ar_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Add15~13 (
// Equation(s):
// \pattern_gen1|Add15~13_sumout  = SUM(( !\ctr1|hcount [3] $ (\pattern_gen1|flame_start_x [3]) ) + ( \pattern_gen1|Add15~11  ) + ( \pattern_gen1|Add15~10  ))
// \pattern_gen1|Add15~14  = CARRY(( !\ctr1|hcount [3] $ (\pattern_gen1|flame_start_x [3]) ) + ( \pattern_gen1|Add15~11  ) + ( \pattern_gen1|Add15~10  ))
// \pattern_gen1|Add15~15  = SHARE((\ctr1|hcount [3] & !\pattern_gen1|flame_start_x [3]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [3]),
	.datac(!\pattern_gen1|flame_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~10 ),
	.sharein(\pattern_gen1|Add15~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~13_sumout ),
	.cout(\pattern_gen1|Add15~14 ),
	.shareout(\pattern_gen1|Add15~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~13 .extended_lut = "off";
defparam \pattern_gen1|Add15~13 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add15~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N45
cyclonev_lcell_comb \pattern_gen1|ar_addr[3]~4 (
// Equation(s):
// \pattern_gen1|ar_addr[3]~4_combout  = ( \pattern_gen1|Add15~13_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[3]~4 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[3]~4 .lut_mask = 64'h0000000055555555;
defparam \pattern_gen1|ar_addr[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N15
cyclonev_lcell_comb \pattern_gen1|Add15~17 (
// Equation(s):
// \pattern_gen1|Add15~17_sumout  = SUM(( !\ctr1|hcount [4] $ (!\pattern_gen1|flame_start_x [4]) ) + ( \pattern_gen1|Add15~15  ) + ( \pattern_gen1|Add15~14  ))
// \pattern_gen1|Add15~18  = CARRY(( !\ctr1|hcount [4] $ (!\pattern_gen1|flame_start_x [4]) ) + ( \pattern_gen1|Add15~15  ) + ( \pattern_gen1|Add15~14  ))
// \pattern_gen1|Add15~19  = SHARE((\ctr1|hcount [4] & \pattern_gen1|flame_start_x [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [4]),
	.datad(!\pattern_gen1|flame_start_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~14 ),
	.sharein(\pattern_gen1|Add15~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~17_sumout ),
	.cout(\pattern_gen1|Add15~18 ),
	.shareout(\pattern_gen1|Add15~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~17 .extended_lut = "off";
defparam \pattern_gen1|Add15~17 .lut_mask = 64'h0000000F00000FF0;
defparam \pattern_gen1|Add15~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N48
cyclonev_lcell_comb \pattern_gen1|ar_addr[4]~5 (
// Equation(s):
// \pattern_gen1|ar_addr[4]~5_combout  = ( \pattern_gen1|Add15~17_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[4]~5 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[4]~5 .lut_mask = 64'h0000000055555555;
defparam \pattern_gen1|ar_addr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Add15~21 (
// Equation(s):
// \pattern_gen1|Add15~21_sumout  = SUM(( !\ctr1|hcount [5] $ (\pattern_gen1|flame_start_x [5]) ) + ( \pattern_gen1|Add15~19  ) + ( \pattern_gen1|Add15~18  ))
// \pattern_gen1|Add15~22  = CARRY(( !\ctr1|hcount [5] $ (\pattern_gen1|flame_start_x [5]) ) + ( \pattern_gen1|Add15~19  ) + ( \pattern_gen1|Add15~18  ))
// \pattern_gen1|Add15~23  = SHARE((\ctr1|hcount [5] & !\pattern_gen1|flame_start_x [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [5]),
	.datad(!\pattern_gen1|flame_start_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~18 ),
	.sharein(\pattern_gen1|Add15~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~21_sumout ),
	.cout(\pattern_gen1|Add15~22 ),
	.shareout(\pattern_gen1|Add15~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~21 .extended_lut = "off";
defparam \pattern_gen1|Add15~21 .lut_mask = 64'h00000F000000F00F;
defparam \pattern_gen1|Add15~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N24
cyclonev_lcell_comb \pattern_gen1|ar_addr[5]~6 (
// Equation(s):
// \pattern_gen1|ar_addr[5]~6_combout  = ( \pattern_gen1|Add15~21_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[5]~6 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[5]~6 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|ar_addr[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N21
cyclonev_lcell_comb \pattern_gen1|Add15~25 (
// Equation(s):
// \pattern_gen1|Add15~25_sumout  = SUM(( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\pattern_gen1|flame_start_x [6] $ (!\ctr1|hcount[6]~DUPLICATE_q )) ) + ( \pattern_gen1|Add15~23  ) + ( \pattern_gen1|Add15~22  ))
// \pattern_gen1|Add15~26  = CARRY(( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\pattern_gen1|flame_start_x [6] $ (!\ctr1|hcount[6]~DUPLICATE_q )) ) + ( \pattern_gen1|Add15~23  ) + ( \pattern_gen1|Add15~22  ))
// \pattern_gen1|Add15~27  = SHARE((!\ctr1|vcount[0]~DUPLICATE_q  & (!\pattern_gen1|flame_start_x [6] & \ctr1|hcount[6]~DUPLICATE_q )) # (\ctr1|vcount[0]~DUPLICATE_q  & ((!\pattern_gen1|flame_start_x [6]) # (\ctr1|hcount[6]~DUPLICATE_q ))))

	.dataa(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datab(!\pattern_gen1|flame_start_x [6]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~22 ),
	.sharein(\pattern_gen1|Add15~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~25_sumout ),
	.cout(\pattern_gen1|Add15~26 ),
	.shareout(\pattern_gen1|Add15~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~25 .extended_lut = "off";
defparam \pattern_gen1|Add15~25 .lut_mask = 64'h00004D4D00009696;
defparam \pattern_gen1|Add15~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N39
cyclonev_lcell_comb \pattern_gen1|ar_addr[6]~7 (
// Equation(s):
// \pattern_gen1|ar_addr[6]~7_combout  = (\pattern_gen1|ar_addr[3]~0_combout  & \pattern_gen1|Add15~25_sumout )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|Add15~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[6]~7 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[6]~7 .lut_mask = 64'h0055005500550055;
defparam \pattern_gen1|ar_addr[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N24
cyclonev_lcell_comb \pattern_gen1|Add15~29 (
// Equation(s):
// \pattern_gen1|Add15~29_sumout  = SUM(( !\pattern_gen1|flame_start_x [7] $ (!\ctr1|vcount [1] $ (\ctr1|hcount [7])) ) + ( \pattern_gen1|Add15~27  ) + ( \pattern_gen1|Add15~26  ))
// \pattern_gen1|Add15~30  = CARRY(( !\pattern_gen1|flame_start_x [7] $ (!\ctr1|vcount [1] $ (\ctr1|hcount [7])) ) + ( \pattern_gen1|Add15~27  ) + ( \pattern_gen1|Add15~26  ))
// \pattern_gen1|Add15~31  = SHARE((!\pattern_gen1|flame_start_x [7] & (\ctr1|vcount [1] & \ctr1|hcount [7])) # (\pattern_gen1|flame_start_x [7] & ((\ctr1|hcount [7]) # (\ctr1|vcount [1]))))

	.dataa(gnd),
	.datab(!\pattern_gen1|flame_start_x [7]),
	.datac(!\ctr1|vcount [1]),
	.datad(!\ctr1|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~26 ),
	.sharein(\pattern_gen1|Add15~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~29_sumout ),
	.cout(\pattern_gen1|Add15~30 ),
	.shareout(\pattern_gen1|Add15~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~29 .extended_lut = "off";
defparam \pattern_gen1|Add15~29 .lut_mask = 64'h0000033F00003CC3;
defparam \pattern_gen1|Add15~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N51
cyclonev_lcell_comb \pattern_gen1|ar_addr[7]~8 (
// Equation(s):
// \pattern_gen1|ar_addr[7]~8_combout  = ( \pattern_gen1|Add15~29_sumout  & ( \pattern_gen1|ar_addr[3]~0_combout  ) )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add15~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[7]~8 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[7]~8 .lut_mask = 64'h0000000055555555;
defparam \pattern_gen1|ar_addr[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N27
cyclonev_lcell_comb \pattern_gen1|Add15~33 (
// Equation(s):
// \pattern_gen1|Add15~33_sumout  = SUM(( !\ctr1|vcount[2]~DUPLICATE_q  $ (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|flame_start_x [8])) ) + ( \pattern_gen1|Add15~31  ) + ( \pattern_gen1|Add15~30  ))
// \pattern_gen1|Add15~34  = CARRY(( !\ctr1|vcount[2]~DUPLICATE_q  $ (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|flame_start_x [8])) ) + ( \pattern_gen1|Add15~31  ) + ( \pattern_gen1|Add15~30  ))
// \pattern_gen1|Add15~35  = SHARE((!\ctr1|vcount[2]~DUPLICATE_q  & (\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|flame_start_x [8])) # (\ctr1|vcount[2]~DUPLICATE_q  & ((\pattern_gen1|flame_start_x [8]) # (\ctr1|hcount[8]~DUPLICATE_q ))))

	.dataa(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(!\pattern_gen1|flame_start_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~30 ),
	.sharein(\pattern_gen1|Add15~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~33_sumout ),
	.cout(\pattern_gen1|Add15~34 ),
	.shareout(\pattern_gen1|Add15~35 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~33 .extended_lut = "off";
defparam \pattern_gen1|Add15~33 .lut_mask = 64'h0000055F00005AA5;
defparam \pattern_gen1|Add15~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \pattern_gen1|ar_addr[8]~9 (
// Equation(s):
// \pattern_gen1|ar_addr[8]~9_combout  = (\pattern_gen1|ar_addr[3]~0_combout  & \pattern_gen1|Add15~33_sumout )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add15~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[8]~9 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[8]~9 .lut_mask = 64'h0505050505050505;
defparam \pattern_gen1|ar_addr[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N30
cyclonev_lcell_comb \pattern_gen1|Add15~37 (
// Equation(s):
// \pattern_gen1|Add15~37_sumout  = SUM(( !\ctr1|vcount [3] $ (!\pattern_gen1|flame_start_x [9] $ (!\ctr1|hcount [9])) ) + ( \pattern_gen1|Add15~35  ) + ( \pattern_gen1|Add15~34  ))
// \pattern_gen1|Add15~38  = CARRY(( !\ctr1|vcount [3] $ (!\pattern_gen1|flame_start_x [9] $ (!\ctr1|hcount [9])) ) + ( \pattern_gen1|Add15~35  ) + ( \pattern_gen1|Add15~34  ))
// \pattern_gen1|Add15~39  = SHARE((!\ctr1|vcount [3] & (!\pattern_gen1|flame_start_x [9] & \ctr1|hcount [9])) # (\ctr1|vcount [3] & ((!\pattern_gen1|flame_start_x [9]) # (\ctr1|hcount [9]))))

	.dataa(!\ctr1|vcount [3]),
	.datab(!\pattern_gen1|flame_start_x [9]),
	.datac(!\ctr1|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~34 ),
	.sharein(\pattern_gen1|Add15~35 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~37_sumout ),
	.cout(\pattern_gen1|Add15~38 ),
	.shareout(\pattern_gen1|Add15~39 ));
// synopsys translate_off
defparam \pattern_gen1|Add15~37 .extended_lut = "off";
defparam \pattern_gen1|Add15~37 .lut_mask = 64'h00004D4D00009696;
defparam \pattern_gen1|Add15~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N57
cyclonev_lcell_comb \pattern_gen1|ar_addr[9]~10 (
// Equation(s):
// \pattern_gen1|ar_addr[9]~10_combout  = (\pattern_gen1|ar_addr[3]~0_combout  & !\pattern_gen1|Add15~37_sumout )

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(!\pattern_gen1|Add15~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[9]~10 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[9]~10 .lut_mask = 64'h4444444444444444;
defparam \pattern_gen1|ar_addr[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N33
cyclonev_lcell_comb \pattern_gen1|Add15~41 (
// Equation(s):
// \pattern_gen1|Add15~41_sumout  = SUM(( !\ctr1|vcount[4]~DUPLICATE_q  ) + ( \pattern_gen1|Add15~39  ) + ( \pattern_gen1|Add15~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add15~38 ),
	.sharein(\pattern_gen1|Add15~39 ),
	.combout(),
	.sumout(\pattern_gen1|Add15~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add15~41 .extended_lut = "off";
defparam \pattern_gen1|Add15~41 .lut_mask = 64'h000000000000F0F0;
defparam \pattern_gen1|Add15~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N54
cyclonev_lcell_comb \pattern_gen1|ar_addr[10]~11 (
// Equation(s):
// \pattern_gen1|ar_addr[10]~11_combout  = (\pattern_gen1|ar_addr[3]~0_combout  & (!\pattern_gen1|Add15~37_sumout  $ (\pattern_gen1|Add15~41_sumout )))

	.dataa(!\pattern_gen1|ar_addr[3]~0_combout ),
	.datab(!\pattern_gen1|Add15~37_sumout ),
	.datac(!\pattern_gen1|Add15~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ar_addr[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ar_addr[10]~11 .extended_lut = "off";
defparam \pattern_gen1|ar_addr[10]~11 .lut_mask = 64'h4141414141414141;
defparam \pattern_gen1|ar_addr[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\pattern_gen1|ar_addr[10]~11_combout ,\pattern_gen1|ar_addr[9]~10_combout ,\pattern_gen1|ar_addr[8]~9_combout ,\pattern_gen1|ar_addr[7]~8_combout ,\pattern_gen1|ar_addr[6]~7_combout ,\pattern_gen1|ar_addr[5]~6_combout ,\pattern_gen1|ar_addr[4]~5_combout ,
\pattern_gen1|ar_addr[3]~4_combout ,\pattern_gen1|ar_addr[2]~3_combout ,\pattern_gen1|ar_addr[1]~2_combout ,\pattern_gen1|ar_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFEB7DFFB7AC77FFDE31BEFFFFFEB1ADEF5BDF3FFFEB7BDEB5AD6B1BDEFDFFFFFFDEF78EFFFFFFFFAEFBDEF7BDEF7B7DF7BDEF6FBFDFBDEF7BDEF7B5FDFBDEF7BDEF7BDEF7BDAE7FFBF7BDEF6F5FFFF9CF7BDEF7BDEF7BDEF7BDEF7BBAF7BDEF7BDEF7BD8F7BDEF7BDEF7BDEF7BDEEFF7EF7BDEF7BDAFFF7EF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDFF7BDEF7BDEF7BDEF6F7EF7BFEF7BDAFFF5EF7BFFFFFFFF7BDEF7BFFF7BDEF7BFEFFFFFF7BDEF7BFEFFFDEF7BDEF7FF";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "EF6BDEF7FDEFFBDDFFF1EF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7FDEF7BDEF7BFEF7BDEF7BDEF7BDEF77DEF7BDEFFBDBFFF5EF7BFEF7BDEF7BDEFFBDFF7BDEF7BDEF7BDEF7BDEF7FDEFFFFFFFFFEF7FDEF7BDEF7FDEFFBD8FFF5FFFFFFFFFDEF7FFFF7BDEFFFFFFFFDEFFFFEF7BDEF7BDEFFFFFFFFFEF7BFFFFFFFFFBDFFFFFDFFFFFFFFFFFFFFEF7FFFFFBDFFFFFFFFBDEF7FFEF7BDEF7BDEFFFFFFFFFEF7FFFFFFFFF7BDEFFFBFFFFFFFFBDEF7BDEFFFFFF7BFFFFFDFFFFDEFFFFEF7FFFF7BFFFFFFFFFFDEF7FFFF7BDEF7BDFFFF1FFEBFFFFBDEF7BDEF7FFEF7BDFF7BDFFFBDFFFFDEF7FDEF7BFFFFFFFFFFDEFFFFFF7BDEF7BDFFFF5FDFFFFFFBFFFFBDEF";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFF7BFEF7BDFF7BDEFFFDEF7BDEF7BFFFE3FFFFBDEF7FFFF7BDFF7BFFFFFFFD7FFFFFFFFFFBDEFFFFEF7BDEF7BDEF7BDEFFFDEF7BDEFFFFFD67FFFFFDEFFFFFFFFFEF7BDFFEBFFD7FFEFFFFFFFBDFFFFDEF7BDEF7BDEF7BDFFFFFEF7BDEF7FFFCF3FFFFBDFFFFFEF7FFEF7BFFFEFFFE7BDEF7BDEF7BDEF7BFEF7BDEF7BFEF7BFEF7BDEF7BDEF7BDEF7BDEF7BDFF7BFEF7BDEF7BDEF6BFFE7BDEF7BDEF7BDEF7BFEF7FDEF7BDFF7BDEF7BDEF7BFEF7BDEF7BDEF7FDEF7BDEF7BDEF7BDEF6FFFD7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF6FFFCFBDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7B";
defparam \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "DEFFBFFF7FFEF7BFEF7BDEF7BDEF73FFFEBDEF7BDEF7BDEF7BDEF7BD9EF3DEF7BDEE7BDEF7BDEF7BDEF7BDEF7BDEF7FDEF7BDEF7BDEDFFFFFFF59DEB5AD6B59E7B7AE6B5FFF33AD6B5AFE79EF7B9BF7BDFF7BDEF7BDFF7BDEF6F7BCEB3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BDEF7BFFFFFDEF7BDED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBDEF7BDEF7BDEF7B9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB9FFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFACEFBDEEF7AFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N6
cyclonev_lcell_comb \pattern_gen1|always0~58 (
// Equation(s):
// \pattern_gen1|always0~58_combout  = (!\pattern_gen1|LessThan25~8_combout  & (\pattern_gen1|always0~56_combout  & !\pattern_gen1|always0~55_combout ))

	.dataa(gnd),
	.datab(!\pattern_gen1|LessThan25~8_combout ),
	.datac(!\pattern_gen1|always0~56_combout ),
	.datad(!\pattern_gen1|always0~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~58 .extended_lut = "off";
defparam \pattern_gen1|always0~58 .lut_mask = 64'h0C000C000C000C00;
defparam \pattern_gen1|always0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N51
cyclonev_lcell_comb \pattern_gen1|green~0 (
// Equation(s):
// \pattern_gen1|green~0_combout  = ( \pattern_gen1|LessThan5~6_combout  & ( \pattern_gen1|LessThan7~6_combout  & ( !\pattern_gen1|always0~1_combout  ) ) ) # ( !\pattern_gen1|LessThan5~6_combout  & ( \pattern_gen1|LessThan7~6_combout  & ( 
// !\pattern_gen1|always0~1_combout  ) ) ) # ( \pattern_gen1|LessThan5~6_combout  & ( !\pattern_gen1|LessThan7~6_combout  & ( !\pattern_gen1|always0~1_combout  ) ) ) # ( !\pattern_gen1|LessThan5~6_combout  & ( !\pattern_gen1|LessThan7~6_combout  & ( 
// (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~49_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~49_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|LessThan5~6_combout ),
	.dataf(!\pattern_gen1|LessThan7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~0 .extended_lut = "off";
defparam \pattern_gen1|green~0 .lut_mask = 64'hA0A0AAAAAAAAAAAA;
defparam \pattern_gen1|green~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N0
cyclonev_lcell_comb \pattern_gen1|Add36~1 (
// Equation(s):
// \pattern_gen1|Add36~1_sumout  = SUM(( !\pattern_gen1|pikaname_start_x [0] $ (\ctr1|hcount [0]) ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add36~2  = CARRY(( !\pattern_gen1|pikaname_start_x [0] $ (\ctr1|hcount [0]) ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add36~3  = SHARE((\ctr1|hcount [0]) # (\pattern_gen1|pikaname_start_x [0]))

	.dataa(!\pattern_gen1|pikaname_start_x [0]),
	.datab(gnd),
	.datac(!\ctr1|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add36~1_sumout ),
	.cout(\pattern_gen1|Add36~2 ),
	.shareout(\pattern_gen1|Add36~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~1 .extended_lut = "off";
defparam \pattern_gen1|Add36~1 .lut_mask = 64'h00005F5F0000A5A5;
defparam \pattern_gen1|Add36~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N0
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[0]~0 (
// Equation(s):
// \pattern_gen1|pika_name_addr[0]~0_combout  = ( \pattern_gen1|Add36~1_sumout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~58_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|green~0_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add36~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[0]~0 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[0]~0 .lut_mask = 64'h0000000004050405;
defparam \pattern_gen1|pika_name_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N3
cyclonev_lcell_comb \pattern_gen1|Add36~5 (
// Equation(s):
// \pattern_gen1|Add36~5_sumout  = SUM(( !\ctr1|hcount [1] $ (\pattern_gen1|pikaname_start_x [1]) ) + ( \pattern_gen1|Add36~3  ) + ( \pattern_gen1|Add36~2  ))
// \pattern_gen1|Add36~6  = CARRY(( !\ctr1|hcount [1] $ (\pattern_gen1|pikaname_start_x [1]) ) + ( \pattern_gen1|Add36~3  ) + ( \pattern_gen1|Add36~2  ))
// \pattern_gen1|Add36~7  = SHARE((\ctr1|hcount [1] & !\pattern_gen1|pikaname_start_x [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [1]),
	.datad(!\pattern_gen1|pikaname_start_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~2 ),
	.sharein(\pattern_gen1|Add36~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~5_sumout ),
	.cout(\pattern_gen1|Add36~6 ),
	.shareout(\pattern_gen1|Add36~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~5 .extended_lut = "off";
defparam \pattern_gen1|Add36~5 .lut_mask = 64'h00000F000000F00F;
defparam \pattern_gen1|Add36~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N3
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[1]~1 (
// Equation(s):
// \pattern_gen1|pika_name_addr[1]~1_combout  = ( \pattern_gen1|LessThan19~6_combout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|green~0_combout  & \pattern_gen1|Add36~5_sumout )) ) ) # ( !\pattern_gen1|LessThan19~6_combout  & ( 
// (\pattern_gen1|always0~58_combout  & (!\pattern_gen1|always0~57_combout  & (\pattern_gen1|green~0_combout  & \pattern_gen1|Add36~5_sumout ))) ) )

	.dataa(!\pattern_gen1|always0~58_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|green~0_combout ),
	.datad(!\pattern_gen1|Add36~5_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan19~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[1]~1 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[1]~1 .lut_mask = 64'h0004000400050005;
defparam \pattern_gen1|pika_name_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N6
cyclonev_lcell_comb \pattern_gen1|Add36~9 (
// Equation(s):
// \pattern_gen1|Add36~9_sumout  = SUM(( !\ctr1|hcount [2] $ (!\pattern_gen1|pikaname_start_x [2]) ) + ( \pattern_gen1|Add36~7  ) + ( \pattern_gen1|Add36~6  ))
// \pattern_gen1|Add36~10  = CARRY(( !\ctr1|hcount [2] $ (!\pattern_gen1|pikaname_start_x [2]) ) + ( \pattern_gen1|Add36~7  ) + ( \pattern_gen1|Add36~6  ))
// \pattern_gen1|Add36~11  = SHARE((\ctr1|hcount [2] & \pattern_gen1|pikaname_start_x [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [2]),
	.datad(!\pattern_gen1|pikaname_start_x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~6 ),
	.sharein(\pattern_gen1|Add36~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~9_sumout ),
	.cout(\pattern_gen1|Add36~10 ),
	.shareout(\pattern_gen1|Add36~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~9 .extended_lut = "off";
defparam \pattern_gen1|Add36~9 .lut_mask = 64'h0000000F00000FF0;
defparam \pattern_gen1|Add36~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N6
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[2]~2 (
// Equation(s):
// \pattern_gen1|pika_name_addr[2]~2_combout  = ( \pattern_gen1|always0~57_combout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|Add36~9_sumout  & \pattern_gen1|green~0_combout ))) ) ) # ( 
// !\pattern_gen1|always0~57_combout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|Add36~9_sumout  & \pattern_gen1|green~0_combout )) ) )

	.dataa(!\pattern_gen1|always0~58_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|Add36~9_sumout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[2]~2 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[2]~2 .lut_mask = 64'h0005000500010001;
defparam \pattern_gen1|pika_name_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N9
cyclonev_lcell_comb \pattern_gen1|Add36~13 (
// Equation(s):
// \pattern_gen1|Add36~13_sumout  = SUM(( !\pattern_gen1|pikaname_start_x [3] $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add36~11  ) + ( \pattern_gen1|Add36~10  ))
// \pattern_gen1|Add36~14  = CARRY(( !\pattern_gen1|pikaname_start_x [3] $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add36~11  ) + ( \pattern_gen1|Add36~10  ))
// \pattern_gen1|Add36~15  = SHARE((!\pattern_gen1|pikaname_start_x [3] & \ctr1|hcount [3]))

	.dataa(!\pattern_gen1|pikaname_start_x [3]),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~10 ),
	.sharein(\pattern_gen1|Add36~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~13_sumout ),
	.cout(\pattern_gen1|Add36~14 ),
	.shareout(\pattern_gen1|Add36~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~13 .extended_lut = "off";
defparam \pattern_gen1|Add36~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add36~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N9
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[3]~3 (
// Equation(s):
// \pattern_gen1|pika_name_addr[3]~3_combout  = ( \pattern_gen1|always0~57_combout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|Add36~13_sumout  & \pattern_gen1|green~0_combout ))) ) ) # ( 
// !\pattern_gen1|always0~57_combout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|Add36~13_sumout  & \pattern_gen1|green~0_combout )) ) )

	.dataa(!\pattern_gen1|always0~58_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|Add36~13_sumout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[3]~3 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[3]~3 .lut_mask = 64'h0005000500010001;
defparam \pattern_gen1|pika_name_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N12
cyclonev_lcell_comb \pattern_gen1|Add36~17 (
// Equation(s):
// \pattern_gen1|Add36~17_sumout  = SUM(( !\ctr1|hcount [4] $ (\pattern_gen1|pikaname_start_x [4]) ) + ( \pattern_gen1|Add36~15  ) + ( \pattern_gen1|Add36~14  ))
// \pattern_gen1|Add36~18  = CARRY(( !\ctr1|hcount [4] $ (\pattern_gen1|pikaname_start_x [4]) ) + ( \pattern_gen1|Add36~15  ) + ( \pattern_gen1|Add36~14  ))
// \pattern_gen1|Add36~19  = SHARE((\ctr1|hcount [4] & !\pattern_gen1|pikaname_start_x [4]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|pikaname_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~14 ),
	.sharein(\pattern_gen1|Add36~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~17_sumout ),
	.cout(\pattern_gen1|Add36~18 ),
	.shareout(\pattern_gen1|Add36~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~17 .extended_lut = "off";
defparam \pattern_gen1|Add36~17 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add36~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N12
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[4]~4 (
// Equation(s):
// \pattern_gen1|pika_name_addr[4]~4_combout  = ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|Add36~17_sumout  & (\pattern_gen1|always0~58_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|Add36~17_sumout ),
	.datad(!\pattern_gen1|always0~58_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[4]~4 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[4]~4 .lut_mask = 64'h00000000000B000B;
defparam \pattern_gen1|pika_name_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N15
cyclonev_lcell_comb \pattern_gen1|Add36~21 (
// Equation(s):
// \pattern_gen1|Add36~21_sumout  = SUM(( !\ctr1|hcount [5] $ (!\pattern_gen1|pikaname_start_x [5]) ) + ( \pattern_gen1|Add36~19  ) + ( \pattern_gen1|Add36~18  ))
// \pattern_gen1|Add36~22  = CARRY(( !\ctr1|hcount [5] $ (!\pattern_gen1|pikaname_start_x [5]) ) + ( \pattern_gen1|Add36~19  ) + ( \pattern_gen1|Add36~18  ))
// \pattern_gen1|Add36~23  = SHARE((\ctr1|hcount [5] & \pattern_gen1|pikaname_start_x [5]))

	.dataa(!\ctr1|hcount [5]),
	.datab(gnd),
	.datac(!\pattern_gen1|pikaname_start_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~18 ),
	.sharein(\pattern_gen1|Add36~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~21_sumout ),
	.cout(\pattern_gen1|Add36~22 ),
	.shareout(\pattern_gen1|Add36~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~21 .extended_lut = "off";
defparam \pattern_gen1|Add36~21 .lut_mask = 64'h0000050500005A5A;
defparam \pattern_gen1|Add36~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N15
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[5]~5 (
// Equation(s):
// \pattern_gen1|pika_name_addr[5]~5_combout  = ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|Add36~21_sumout  & (\pattern_gen1|always0~58_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|Add36~21_sumout ),
	.datad(!\pattern_gen1|always0~58_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[5]~5 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[5]~5 .lut_mask = 64'h00000000000B000B;
defparam \pattern_gen1|pika_name_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N18
cyclonev_lcell_comb \pattern_gen1|Add36~25 (
// Equation(s):
// \pattern_gen1|Add36~25_sumout  = SUM(( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\pattern_gen1|pikaname_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q )) ) + ( \pattern_gen1|Add36~23  ) + ( \pattern_gen1|Add36~22  ))
// \pattern_gen1|Add36~26  = CARRY(( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\pattern_gen1|pikaname_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q )) ) + ( \pattern_gen1|Add36~23  ) + ( \pattern_gen1|Add36~22  ))
// \pattern_gen1|Add36~27  = SHARE((!\ctr1|vcount[0]~DUPLICATE_q  & ((!\pattern_gen1|pikaname_start_x [6]) # (\ctr1|hcount[6]~DUPLICATE_q ))) # (\ctr1|vcount[0]~DUPLICATE_q  & (!\pattern_gen1|pikaname_start_x [6] & \ctr1|hcount[6]~DUPLICATE_q )))

	.dataa(gnd),
	.datab(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datac(!\pattern_gen1|pikaname_start_x [6]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~22 ),
	.sharein(\pattern_gen1|Add36~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~25_sumout ),
	.cout(\pattern_gen1|Add36~26 ),
	.shareout(\pattern_gen1|Add36~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~25 .extended_lut = "off";
defparam \pattern_gen1|Add36~25 .lut_mask = 64'h0000C0FC00003CC3;
defparam \pattern_gen1|Add36~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N48
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[6]~6 (
// Equation(s):
// \pattern_gen1|pika_name_addr[6]~6_combout  = ( \pattern_gen1|LessThan19~6_combout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|Add36~25_sumout  & \pattern_gen1|green~0_combout )) ) ) # ( !\pattern_gen1|LessThan19~6_combout  & ( 
// (\pattern_gen1|always0~58_combout  & (!\pattern_gen1|always0~57_combout  & (\pattern_gen1|Add36~25_sumout  & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|always0~58_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|Add36~25_sumout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan19~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[6]~6 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[6]~6 .lut_mask = 64'h0004000400050005;
defparam \pattern_gen1|pika_name_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N21
cyclonev_lcell_comb \pattern_gen1|Add36~29 (
// Equation(s):
// \pattern_gen1|Add36~29_sumout  = SUM(( !\ctr1|hcount [7] $ (!\ctr1|vcount[0]~DUPLICATE_q  $ (!\ctr1|vcount [1] $ (\pattern_gen1|pikaname_start_x [7]))) ) + ( \pattern_gen1|Add36~27  ) + ( \pattern_gen1|Add36~26  ))
// \pattern_gen1|Add36~30  = CARRY(( !\ctr1|hcount [7] $ (!\ctr1|vcount[0]~DUPLICATE_q  $ (!\ctr1|vcount [1] $ (\pattern_gen1|pikaname_start_x [7]))) ) + ( \pattern_gen1|Add36~27  ) + ( \pattern_gen1|Add36~26  ))
// \pattern_gen1|Add36~31  = SHARE((!\ctr1|hcount [7] & (\pattern_gen1|pikaname_start_x [7] & (!\ctr1|vcount[0]~DUPLICATE_q  $ (\ctr1|vcount [1])))) # (\ctr1|hcount [7] & ((!\ctr1|vcount[0]~DUPLICATE_q  $ (\ctr1|vcount [1])) # (\pattern_gen1|pikaname_start_x 
// [7]))))

	.dataa(!\ctr1|hcount [7]),
	.datab(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datac(!\ctr1|vcount [1]),
	.datad(!\pattern_gen1|pikaname_start_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~26 ),
	.sharein(\pattern_gen1|Add36~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~29_sumout ),
	.cout(\pattern_gen1|Add36~30 ),
	.shareout(\pattern_gen1|Add36~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~29 .extended_lut = "off";
defparam \pattern_gen1|Add36~29 .lut_mask = 64'h000041D700009669;
defparam \pattern_gen1|Add36~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N51
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[7]~7 (
// Equation(s):
// \pattern_gen1|pika_name_addr[7]~7_combout  = ( \pattern_gen1|Add36~29_sumout  & ( (\pattern_gen1|always0~58_combout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~58_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add36~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[7]~7 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[7]~7 .lut_mask = 64'h0000000000450045;
defparam \pattern_gen1|pika_name_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N21
cyclonev_lcell_comb \pattern_gen1|Add37~0 (
// Equation(s):
// \pattern_gen1|Add37~0_combout  = ( \ctr1|vcount[2]~DUPLICATE_q  & ( (!\ctr1|vcount [1] & !\ctr1|vcount[0]~DUPLICATE_q ) ) ) # ( !\ctr1|vcount[2]~DUPLICATE_q  & ( (\ctr1|vcount[0]~DUPLICATE_q ) # (\ctr1|vcount [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount [1]),
	.datad(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add37~0 .extended_lut = "off";
defparam \pattern_gen1|Add37~0 .lut_mask = 64'h0FFF0FFFF000F000;
defparam \pattern_gen1|Add37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N24
cyclonev_lcell_comb \pattern_gen1|Add36~33 (
// Equation(s):
// \pattern_gen1|Add36~33_sumout  = SUM(( !\pattern_gen1|Add37~0_combout  $ (!\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|pikaname_start_x [8])) ) + ( \pattern_gen1|Add36~31  ) + ( \pattern_gen1|Add36~30  ))
// \pattern_gen1|Add36~34  = CARRY(( !\pattern_gen1|Add37~0_combout  $ (!\ctr1|hcount[8]~DUPLICATE_q  $ (!\pattern_gen1|pikaname_start_x [8])) ) + ( \pattern_gen1|Add36~31  ) + ( \pattern_gen1|Add36~30  ))
// \pattern_gen1|Add36~35  = SHARE((!\pattern_gen1|Add37~0_combout  & (\ctr1|hcount[8]~DUPLICATE_q  & !\pattern_gen1|pikaname_start_x [8])) # (\pattern_gen1|Add37~0_combout  & ((!\pattern_gen1|pikaname_start_x [8]) # (\ctr1|hcount[8]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add37~0_combout ),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(!\pattern_gen1|pikaname_start_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~30 ),
	.sharein(\pattern_gen1|Add36~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~33_sumout ),
	.cout(\pattern_gen1|Add36~34 ),
	.shareout(\pattern_gen1|Add36~35 ));
// synopsys translate_off
defparam \pattern_gen1|Add36~33 .extended_lut = "off";
defparam \pattern_gen1|Add36~33 .lut_mask = 64'h00003F030000C33C;
defparam \pattern_gen1|Add36~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N57
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[8]~8 (
// Equation(s):
// \pattern_gen1|pika_name_addr[8]~8_combout  = ( \pattern_gen1|Add36~33_sumout  & ( (\pattern_gen1|green~0_combout  & (\pattern_gen1|always0~58_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|green~0_combout ),
	.datad(!\pattern_gen1|always0~58_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add36~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[8]~8 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[8]~8 .lut_mask = 64'h00000000000B000B;
defparam \pattern_gen1|pika_name_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N21
cyclonev_lcell_comb \pattern_gen1|Add37~1 (
// Equation(s):
// \pattern_gen1|Add37~1_combout  = ( \ctr1|vcount[0]~DUPLICATE_q  & ( !\ctr1|vcount[3]~DUPLICATE_q  $ (!\ctr1|vcount[2]~DUPLICATE_q ) ) ) # ( !\ctr1|vcount[0]~DUPLICATE_q  & ( !\ctr1|vcount[3]~DUPLICATE_q  $ (((!\ctr1|vcount [1]) # 
// (!\ctr1|vcount[2]~DUPLICATE_q ))) ) )

	.dataa(!\ctr1|vcount [1]),
	.datab(gnd),
	.datac(!\ctr1|vcount[3]~DUPLICATE_q ),
	.datad(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|Add37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add37~1 .extended_lut = "off";
defparam \pattern_gen1|Add37~1 .lut_mask = 64'h0F5A0F5A0FF00FF0;
defparam \pattern_gen1|Add37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N27
cyclonev_lcell_comb \pattern_gen1|Add36~37 (
// Equation(s):
// \pattern_gen1|Add36~37_sumout  = SUM(( !\ctr1|hcount [9] $ (!\pattern_gen1|Add37~1_combout  $ (\pattern_gen1|pikaname_start_x [9])) ) + ( \pattern_gen1|Add36~35  ) + ( \pattern_gen1|Add36~34  ))

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|Add37~1_combout ),
	.datad(!\pattern_gen1|pikaname_start_x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add36~34 ),
	.sharein(\pattern_gen1|Add36~35 ),
	.combout(),
	.sumout(\pattern_gen1|Add36~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add36~37 .extended_lut = "off";
defparam \pattern_gen1|Add36~37 .lut_mask = 64'h0000000000005AA5;
defparam \pattern_gen1|Add36~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N33
cyclonev_lcell_comb \pattern_gen1|pika_name_addr[9]~9 (
// Equation(s):
// \pattern_gen1|pika_name_addr[9]~9_combout  = ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|Add36~37_sumout  & (\pattern_gen1|always0~58_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|Add36~37_sumout ),
	.datad(!\pattern_gen1|always0~58_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|pika_name_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|pika_name_addr[9]~9 .extended_lut = "off";
defparam \pattern_gen1|pika_name_addr[9]~9 .lut_mask = 64'h00000000000B000B;
defparam \pattern_gen1|pika_name_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pattern_gen1|pika_name_addr[9]~9_combout ,\pattern_gen1|pika_name_addr[8]~8_combout ,\pattern_gen1|pika_name_addr[7]~7_combout ,\pattern_gen1|pika_name_addr[6]~6_combout ,\pattern_gen1|pika_name_addr[5]~5_combout ,\pattern_gen1|pika_name_addr[4]~4_combout ,
\pattern_gen1|pika_name_addr[3]~3_combout ,\pattern_gen1|pika_name_addr[2]~2_combout ,\pattern_gen1|pika_name_addr[1]~1_combout ,\pattern_gen1|pika_name_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFEEAAAEA8DD3FFFFFFFEE6A6BB7FFFFFFFBB6A6BBBFFFFFBABBAEDDD7FFFFEEEBA774FFFFFFFFFFDD2A6EE7FFFFFB9A96E7EEBFFFFEA6A9B30FFFFFBA6E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9CA7F0FC3F0EB2ABFFFFFA9FF0FC3B5FFFFFA9FF0CAEA8B9BACFC3F";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0EC2E7DD729FC2EAFFFFFFFF75B9BF0CABFFFFF33DB7F0CAB75FFF29FC2EAFFFFFCA7F0A97FFFFFFFFFFFFFFE65CA6A7FFFFFBA7ACFC3ADCA32AFC3B0EEBFFA9FF0BA3FFFFF75EB3F0CB32EEB32BBAAEADB7F0BA2A7FC3ACCA729CA76CFC36DDD3FFFFFFFDD32AFC32A98BF0FC3B9FFEE9FC3F0DCFFFFFFFFFFFFFFFEE6FC2E8FFFBACA7F0CAFBAFFEEFFC3F0DD330EB3F0A96A8AA264FC3ADFFFFFFEBFFFFFFFA93F0DAAA5FC3B1CAF2AFC3F0DB7B4FFFFFFFFFFFFFB9CABF0FC3F0BA3FFFFEA4FC36EFFFFFFFFFFFFFFFCC3ACFC2EFFFEA7FC3F0DD3FFFFEA7FC3ADFFEA6FC3F0FD3F0FC3F0FC2E9FFFFFFFFFFFFF75CA7F0BA6A7FC36DDD6EAFC3ADDD3FFF";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFA65DB3F0FC3F0CB3FFEEB68FC2EAFFFFF99EE6CA6E6B97F0FC3B9FFEA4FC32BFFFFFFFEA7FC2E9FFEE6FC36EBA6EAA93F0FC332FFFFFFFFFFAA329FC36EEE733FC3F0B9BF0EB777FFFFFFFFFFFFEE9BABF0FC36DFC3ADFFFFFA93F0FC374FFE61FC3F0FC3F0FC3F0CAFFFFFF29FC2EAFFFFFEEBACFC32DCC3B0FC32CFFFFFA97F0DBBFFFFE63BAB69FC3F0CAFB9FFFFFEB3F0FC3B1DCFFFFFFFFFFF75A93F0FC36ECB6E6FC2E9FFFFFA9FF0CABFFFFF28FC2E8DDEABFC3F0BABFFBBBF0FC374FFFFFA9FF0EC3FFA9BF0EC3FEFFFFFCA7F0BABFFFFEA6EC76EBA331FFFFFFFFFFB9B6DEB772FFFFFFFFFFFFEA6FC3F0BABFEBBBF0FC373FFF75EB3";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "F0BABFFFFF69FC2A4A9E61FC3F0ED3FFA9BF0DB7FFFFFFFA9FF0CAFFFA9F6DBA3FFFFFFFBB2ECEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFEEBFFFFFFFFFFFFFFFFFBA377FFFFFFEB73BB3FFFFF33BA32AED7FFFFEABFC3F0FC3F0FC32AFFFFFA9FB0BA7FFFFFFFBA2E8CC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCAE9CAF6DFC2E9FFFFFBB7B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD3B9FFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N0
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[0]~0 (
// Equation(s):
// \pattern_gen1|ch_name_addr[0]~0_combout  = ( \pattern_gen1|green~0_combout  & ( \ctr1|hcount [0] & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) 
// ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|red[5]~4_combout ),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\ctr1|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[0]~0 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[0]~0 .lut_mask = 64'h0000000000000023;
defparam \pattern_gen1|ch_name_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N3
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[1]~1 (
// Equation(s):
// \pattern_gen1|ch_name_addr[1]~1_combout  = ( \pattern_gen1|green~0_combout  & ( \ctr1|hcount [1] & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) ) 
// ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\ctr1|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[1]~1 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[1]~1 .lut_mask = 64'h0000000000000203;
defparam \pattern_gen1|ch_name_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N6
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[2]~2 (
// Equation(s):
// \pattern_gen1|ch_name_addr[2]~2_combout  = ( \pattern_gen1|green~0_combout  & ( !\ctr1|hcount [2] & ( (\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|always0~15_combout  & ((!\pattern_gen1|always0~57_combout ) # (\pattern_gen1|LessThan19~6_combout )))) 
// ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|red[5]~4_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|always0~15_combout ),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\ctr1|hcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[2]~2 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[2]~2 .lut_mask = 64'h0000002300000000;
defparam \pattern_gen1|ch_name_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Add31~26 (
// Equation(s):
// \pattern_gen1|Add31~26_cout  = CARRY(( \ctr1|hcount [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pattern_gen1|Add31~26_cout ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~26 .extended_lut = "off";
defparam \pattern_gen1|Add31~26 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add31~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Add31~1 (
// Equation(s):
// \pattern_gen1|Add31~1_sumout  = SUM(( \ctr1|hcount [3] ) + ( VCC ) + ( \pattern_gen1|Add31~26_cout  ))
// \pattern_gen1|Add31~2  = CARRY(( \ctr1|hcount [3] ) + ( VCC ) + ( \pattern_gen1|Add31~26_cout  ))

	.dataa(!\ctr1|hcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add31~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add31~1_sumout ),
	.cout(\pattern_gen1|Add31~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~1 .extended_lut = "off";
defparam \pattern_gen1|Add31~1 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[3]~3 (
// Equation(s):
// \pattern_gen1|ch_name_addr[3]~3_combout  = ( \pattern_gen1|green~0_combout  & ( \pattern_gen1|Add31~1_sumout  & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|red[5]~4_combout ),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\pattern_gen1|Add31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[3]~3 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[3]~3 .lut_mask = 64'h0000000000000023;
defparam \pattern_gen1|ch_name_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Add31~5 (
// Equation(s):
// \pattern_gen1|Add31~5_sumout  = SUM(( \ctr1|hcount [4] ) + ( VCC ) + ( \pattern_gen1|Add31~2  ))
// \pattern_gen1|Add31~6  = CARRY(( \ctr1|hcount [4] ) + ( VCC ) + ( \pattern_gen1|Add31~2  ))

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add31~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add31~5_sumout ),
	.cout(\pattern_gen1|Add31~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~5 .extended_lut = "off";
defparam \pattern_gen1|Add31~5 .lut_mask = 64'h0000000000003333;
defparam \pattern_gen1|Add31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N15
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[4]~4 (
// Equation(s):
// \pattern_gen1|ch_name_addr[4]~4_combout  = ( \pattern_gen1|green~0_combout  & ( \pattern_gen1|Add31~5_sumout  & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\pattern_gen1|Add31~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[4]~4 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[4]~4 .lut_mask = 64'h0000000000000203;
defparam \pattern_gen1|ch_name_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Add31~9 (
// Equation(s):
// \pattern_gen1|Add31~9_sumout  = SUM(( \ctr1|hcount [5] ) + ( GND ) + ( \pattern_gen1|Add31~6  ))
// \pattern_gen1|Add31~10  = CARRY(( \ctr1|hcount [5] ) + ( GND ) + ( \pattern_gen1|Add31~6  ))

	.dataa(!\ctr1|hcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add31~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add31~9_sumout ),
	.cout(\pattern_gen1|Add31~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~9 .extended_lut = "off";
defparam \pattern_gen1|Add31~9 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N48
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[5]~5 (
// Equation(s):
// \pattern_gen1|ch_name_addr[5]~5_combout  = ( \pattern_gen1|Add31~9_sumout  & ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|red[5]~4_combout ),
	.datae(!\pattern_gen1|Add31~9_sumout ),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[5]~5 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[5]~5 .lut_mask = 64'h0000000000000023;
defparam \pattern_gen1|ch_name_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Add31~13 (
// Equation(s):
// \pattern_gen1|Add31~13_sumout  = SUM(( !\ctr1|vcount[0]~DUPLICATE_q  ) + ( \ctr1|hcount[6]~DUPLICATE_q  ) + ( \pattern_gen1|Add31~10  ))
// \pattern_gen1|Add31~14  = CARRY(( !\ctr1|vcount[0]~DUPLICATE_q  ) + ( \ctr1|hcount[6]~DUPLICATE_q  ) + ( \pattern_gen1|Add31~10  ))

	.dataa(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\pattern_gen1|Add31~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add31~13_sumout ),
	.cout(\pattern_gen1|Add31~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~13 .extended_lut = "off";
defparam \pattern_gen1|Add31~13 .lut_mask = 64'h0000FF000000AAAA;
defparam \pattern_gen1|Add31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N51
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[6]~6 (
// Equation(s):
// \pattern_gen1|ch_name_addr[6]~6_combout  = ( \pattern_gen1|Add31~13_sumout  & ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|Add31~13_sumout ),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[6]~6 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[6]~6 .lut_mask = 64'h0000000000000203;
defparam \pattern_gen1|ch_name_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N15
cyclonev_lcell_comb \pattern_gen1|Add31~17 (
// Equation(s):
// \pattern_gen1|Add31~17_sumout  = SUM(( \ctr1|hcount [7] ) + ( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\ctr1|vcount [1]) ) + ( \pattern_gen1|Add31~14  ))
// \pattern_gen1|Add31~18  = CARRY(( \ctr1|hcount [7] ) + ( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\ctr1|vcount [1]) ) + ( \pattern_gen1|Add31~14  ))

	.dataa(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount [1]),
	.datag(gnd),
	.cin(\pattern_gen1|Add31~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add31~17_sumout ),
	.cout(\pattern_gen1|Add31~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~17 .extended_lut = "off";
defparam \pattern_gen1|Add31~17 .lut_mask = 64'h0000AA5500000F0F;
defparam \pattern_gen1|Add31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N24
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[7]~7 (
// Equation(s):
// \pattern_gen1|ch_name_addr[7]~7_combout  = ( \pattern_gen1|green~0_combout  & ( \pattern_gen1|Add31~17_sumout  & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|red[5]~4_combout ),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\pattern_gen1|Add31~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[7]~7 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[7]~7 .lut_mask = 64'h0000000000000023;
defparam \pattern_gen1|ch_name_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Add31~21 (
// Equation(s):
// \pattern_gen1|Add31~21_sumout  = SUM(( !\ctr1|vcount[2]~DUPLICATE_q  $ (((!\ctr1|vcount[0]~DUPLICATE_q ) # (!\ctr1|vcount [1]))) ) + ( \ctr1|hcount[8]~DUPLICATE_q  ) + ( \pattern_gen1|Add31~18  ))

	.dataa(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datab(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datac(!\ctr1|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\pattern_gen1|Add31~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add31~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add31~21 .extended_lut = "off";
defparam \pattern_gen1|Add31~21 .lut_mask = 64'h0000FF0000003636;
defparam \pattern_gen1|Add31~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N27
cyclonev_lcell_comb \pattern_gen1|ch_name_addr[8]~8 (
// Equation(s):
// \pattern_gen1|ch_name_addr[8]~8_combout  = ( \pattern_gen1|Add31~21_sumout  & ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|always0~15_combout  & (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|always0~57_combout ) # 
// (\pattern_gen1|LessThan19~6_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|always0~15_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(!\pattern_gen1|Add31~21_sumout ),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|ch_name_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|ch_name_addr[8]~8 .extended_lut = "off";
defparam \pattern_gen1|ch_name_addr[8]~8 .lut_mask = 64'h0000000000000203;
defparam \pattern_gen1|ch_name_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\pattern_gen1|ch_name_addr[8]~8_combout ,\pattern_gen1|ch_name_addr[7]~7_combout ,\pattern_gen1|ch_name_addr[6]~6_combout ,\pattern_gen1|ch_name_addr[5]~5_combout ,\pattern_gen1|ch_name_addr[4]~4_combout ,\pattern_gen1|ch_name_addr[3]~3_combout ,
\pattern_gen1|ch_name_addr[2]~2_combout ,\pattern_gen1|ch_name_addr[1]~1_combout ,\pattern_gen1|ch_name_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00EDD00FFF00FFF00FFF00FFF00EDD00DDC00FFF00FFF00";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFF00FFF00CA800BA800FFF00FFF00FFF00B9500B9600CBA00FFF00FFF00FEE00D9300C9300B9600FFF00CB900B9600C9400C9300C9300C9400B9600DCB00FFF00EED00DDC00EDC00EED00CBA00CB900BA800DCC00CA900B9700B9700CA900CA900B9700B9700CA900CA900B8400B9700CBA00C8400B8600CBA00CBA00DCB00E9200B9500FFF00E9200D9200FFF00BA700FA100B8400FA100C9300FEE00EEE00EED00B9700FA100EA100CA900FFF00BA800FA100FA100CBA00FFF00FFF00B9700FA100FA100B9700B9600F9100FA100E9100D9300D9300F9100FA100F9100B9700CA800B8400C8300BA800B8500C8300C8300B9600D8300B8400F9100C8300DC";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "C00C8300D8300C8400D8300E9200EDC00CA900F9100CBA00FFF00FFF00B9700F9100CBA00FFF00C8300F8100EDD00C8300F8100DCB00E8100F8100F8100F8100F8100F8100E8200CB900FFF00FFF00D8300F8100C7400EDD00EDD00EDC00D7200F8100D8300FFF00FFF00B9800CA900FEE00FFF00FFF00B9700F8100F8100D7200B8600E7200E7200FEE00C7400D7300B8700D7300DBA00B8600D7300E7100B7500E6100C7300C7400E7200DBA00FFF00B7500D7300CA900B7500FEE00C7300D7300FFF00B8700E6200F7100F7100F7100C7400FFF00D7300F7100B9800C7400F7100E7200CBA00FFF00FFF00CA900F6100F7100F7100F6100F7100F7100F710";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0F7100B9700FFF00FFF00FFF00FFF00FFF00FFF00FFF00B7500F7100F7100C7400E4200B6500B6500DBB00B8700E5200DCB00E5200B8700C5300D5300B7600E4200D5300E5200F4100C9800FFF00FEE00E5200E5200F5100E5200C5300F5100B8600DBB00F5100C6400DBB00C6400F5100C9800FFF00B6400F5100C6400F5100D5200DCB00FFF00FFF00FFF00C6400F5100D6300B9800B9800B8700E5200F5100D5200FEE00FFF00FFF00FFF00FFF00FFF00DCB00B6500F5100F5100D6200DCB00CAA00B7700DAA00C9800B6500B6500FFF00C9900B6500B5400B8700B9800B8700B8700E3200B7600FFF00EDD00B8700E3200C5400DBB00CAA00E3200F3100E";
defparam \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "DD00EDD00D4300F3200E3200F3200D4300FFF00FFF00B7600F3100F3100D4300DCC00FFF00FFF00FFF00DBA00F3100F3100B8700FFF00FFF00B8800F3100F3100B8700FFF00FFF00B6500C5400C5400D4300F4100F4100F4100B6500EDD00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FEE00FFF00FFF00FFF00EDD00DCC00FFF00FFF00FFF00DCB00CAA00CAA00CAA00FFF00FFF00CAA00B6600B6500EDD00FFF00FFF00FFF00FFF00CA900B6600B5500FFE00FFF00FFF00B7600C5400C5400FEE00FFF00FFF00B5400D4300D3300D4300B5500B7700DCC00FFF00FFF00FFF";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N27
cyclonev_lcell_comb \pattern_gen1|LessThan19~7 (
// Equation(s):
// \pattern_gen1|LessThan19~7_combout  = ( \pattern_gen1|Add24~13_sumout  & ( !\ctr1|vcount [5] ) ) # ( !\pattern_gen1|Add24~13_sumout  & ( \ctr1|vcount [5] ) )

	.dataa(!\ctr1|vcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add24~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~7 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \pattern_gen1|LessThan19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N12
cyclonev_lcell_comb \pattern_gen1|LessThan19~8 (
// Equation(s):
// \pattern_gen1|LessThan19~8_combout  = ( \pattern_gen1|LessThan19~7_combout  & ( \pattern_gen1|LessThan19~0_combout  & ( !\pattern_gen1|LessThan19~3_combout  ) ) ) # ( !\pattern_gen1|LessThan19~7_combout  & ( \pattern_gen1|LessThan19~0_combout  & ( 
// (!\pattern_gen1|LessThan19~3_combout  & ((!\pattern_gen1|Add24~17_sumout  & ((\pattern_gen1|LessThan19~1_combout ) # (\ctr1|vcount[4]~DUPLICATE_q ))) # (\pattern_gen1|Add24~17_sumout  & (\ctr1|vcount[4]~DUPLICATE_q  & \pattern_gen1|LessThan19~1_combout 
// )))) ) ) ) # ( \pattern_gen1|LessThan19~7_combout  & ( !\pattern_gen1|LessThan19~0_combout  & ( !\pattern_gen1|LessThan19~3_combout  ) ) ) # ( !\pattern_gen1|LessThan19~7_combout  & ( !\pattern_gen1|LessThan19~0_combout  & ( 
// !\pattern_gen1|LessThan19~3_combout  ) ) )

	.dataa(!\pattern_gen1|Add24~17_sumout ),
	.datab(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datac(!\pattern_gen1|LessThan19~3_combout ),
	.datad(!\pattern_gen1|LessThan19~1_combout ),
	.datae(!\pattern_gen1|LessThan19~7_combout ),
	.dataf(!\pattern_gen1|LessThan19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan19~8 .extended_lut = "off";
defparam \pattern_gen1|LessThan19~8 .lut_mask = 64'hF0F0F0F020B0F0F0;
defparam \pattern_gen1|LessThan19~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N18
cyclonev_lcell_comb \pattern_gen1|always0~51 (
// Equation(s):
// \pattern_gen1|always0~51_combout  = ( !\pattern_gen1|always0~4_combout  & ( \pattern_gen1|Add24~1_sumout  & ( \pattern_gen1|always0~12_combout  ) ) ) # ( !\pattern_gen1|always0~4_combout  & ( !\pattern_gen1|Add24~1_sumout  & ( 
// (\pattern_gen1|always0~12_combout  & (((!\pattern_gen1|LessThan19~8_combout  & \pattern_gen1|LessThan19~4_combout )) # (\pattern_gen1|LessThan19~5_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan19~5_combout ),
	.datab(!\pattern_gen1|LessThan19~8_combout ),
	.datac(!\pattern_gen1|LessThan19~4_combout ),
	.datad(!\pattern_gen1|always0~12_combout ),
	.datae(!\pattern_gen1|always0~4_combout ),
	.dataf(!\pattern_gen1|Add24~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|always0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|always0~51 .extended_lut = "off";
defparam \pattern_gen1|always0~51 .lut_mask = 64'h005D000000FF0000;
defparam \pattern_gen1|always0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Add54~13 (
// Equation(s):
// \pattern_gen1|Add54~13_sumout  = SUM(( !\pattern_gen1|heart1_start_x [4] ) + ( \pattern_gen1|heart1_start_x [3] ) + ( !VCC ))
// \pattern_gen1|Add54~14  = CARRY(( !\pattern_gen1|heart1_start_x [4] ) + ( \pattern_gen1|heart1_start_x [3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|heart1_start_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~13_sumout ),
	.cout(\pattern_gen1|Add54~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~13 .extended_lut = "off";
defparam \pattern_gen1|Add54~13 .lut_mask = 64'h0000FF000000CCCC;
defparam \pattern_gen1|Add54~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Add54~9 (
// Equation(s):
// \pattern_gen1|Add54~9_sumout  = SUM(( \pattern_gen1|heart1_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add54~14  ))
// \pattern_gen1|Add54~10  = CARRY(( \pattern_gen1|heart1_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add54~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add54~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~9_sumout ),
	.cout(\pattern_gen1|Add54~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~9 .extended_lut = "off";
defparam \pattern_gen1|Add54~9 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Add54~21 (
// Equation(s):
// \pattern_gen1|Add54~21_sumout  = SUM(( \pattern_gen1|heart1_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add54~10  ))
// \pattern_gen1|Add54~22  = CARRY(( \pattern_gen1|heart1_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add54~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add54~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~21_sumout ),
	.cout(\pattern_gen1|Add54~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~21 .extended_lut = "off";
defparam \pattern_gen1|Add54~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add54~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Add54~17 (
// Equation(s):
// \pattern_gen1|Add54~17_sumout  = SUM(( !\pattern_gen1|heart1_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add54~22  ))
// \pattern_gen1|Add54~18  = CARRY(( !\pattern_gen1|heart1_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add54~22  ))

	.dataa(!\pattern_gen1|heart1_start_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add54~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~17_sumout ),
	.cout(\pattern_gen1|Add54~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~17 .extended_lut = "off";
defparam \pattern_gen1|Add54~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \pattern_gen1|Add54~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Add54~5 (
// Equation(s):
// \pattern_gen1|Add54~5_sumout  = SUM(( !\pattern_gen1|heart1_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add54~18  ))
// \pattern_gen1|Add54~6  = CARRY(( !\pattern_gen1|heart1_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add54~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add54~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~5_sumout ),
	.cout(\pattern_gen1|Add54~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~5 .extended_lut = "off";
defparam \pattern_gen1|Add54~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add54~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N15
cyclonev_lcell_comb \pattern_gen1|Add54~1 (
// Equation(s):
// \pattern_gen1|Add54~1_sumout  = SUM(( \pattern_gen1|heart1_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add54~6  ))
// \pattern_gen1|Add54~2  = CARRY(( \pattern_gen1|heart1_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add54~6  ))

	.dataa(!\pattern_gen1|heart1_start_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add54~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~1_sumout ),
	.cout(\pattern_gen1|Add54~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~1 .extended_lut = "off";
defparam \pattern_gen1|Add54~1 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Add54~25 (
// Equation(s):
// \pattern_gen1|Add54~25_sumout  = SUM(( GND ) + ( GND ) + ( \pattern_gen1|Add54~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add54~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add54~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add54~25 .extended_lut = "off";
defparam \pattern_gen1|Add54~25 .lut_mask = 64'h0000FFFF00000000;
defparam \pattern_gen1|Add54~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N45
cyclonev_lcell_comb \pattern_gen1|LessThan40~6 (
// Equation(s):
// \pattern_gen1|LessThan40~6_combout  = ( !\pattern_gen1|Add54~25_sumout  & ( (!\pattern_gen1|Add54~1_sumout ) # (\ctr1|hcount [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add54~1_sumout ),
	.datad(!\ctr1|hcount [9]),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add54~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~6 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~6 .lut_mask = 64'hF0FFF0FF00000000;
defparam \pattern_gen1|LessThan40~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N24
cyclonev_lcell_comb \pattern_gen1|LessThan0~5 (
// Equation(s):
// \pattern_gen1|LessThan0~5_combout  = ( !\pattern_gen1|LessThan0~3_combout  & ( !\pattern_gen1|LessThan0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|LessThan0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan0~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan0~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \pattern_gen1|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \pattern_gen1|Add47~13 (
// Equation(s):
// \pattern_gen1|Add47~13_sumout  = SUM(( \pattern_gen1|heart1_start_x [2] ) + ( \pattern_gen1|heart1_start_x [3] ) + ( !VCC ))
// \pattern_gen1|Add47~14  = CARRY(( \pattern_gen1|heart1_start_x [2] ) + ( \pattern_gen1|heart1_start_x [3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [2]),
	.datac(!\pattern_gen1|heart1_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~13_sumout ),
	.cout(\pattern_gen1|Add47~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~13 .extended_lut = "off";
defparam \pattern_gen1|Add47~13 .lut_mask = 64'h0000F0F000003333;
defparam \pattern_gen1|Add47~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N33
cyclonev_lcell_comb \pattern_gen1|Add47~9 (
// Equation(s):
// \pattern_gen1|Add47~9_sumout  = SUM(( !\pattern_gen1|heart1_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add47~14  ))
// \pattern_gen1|Add47~10  = CARRY(( !\pattern_gen1|heart1_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add47~14  ))

	.dataa(!\pattern_gen1|heart1_start_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~9_sumout ),
	.cout(\pattern_gen1|Add47~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~9 .extended_lut = "off";
defparam \pattern_gen1|Add47~9 .lut_mask = 64'h000000000000AAAA;
defparam \pattern_gen1|Add47~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \pattern_gen1|Add47~5 (
// Equation(s):
// \pattern_gen1|Add47~5_sumout  = SUM(( \pattern_gen1|heart1_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add47~10  ))
// \pattern_gen1|Add47~6  = CARRY(( \pattern_gen1|heart1_start_x [5] ) + ( GND ) + ( \pattern_gen1|Add47~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~5_sumout ),
	.cout(\pattern_gen1|Add47~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~5 .extended_lut = "off";
defparam \pattern_gen1|Add47~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add47~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N39
cyclonev_lcell_comb \pattern_gen1|Add47~25 (
// Equation(s):
// \pattern_gen1|Add47~25_sumout  = SUM(( \pattern_gen1|heart1_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add47~6  ))
// \pattern_gen1|Add47~26  = CARRY(( \pattern_gen1|heart1_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add47~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~25_sumout ),
	.cout(\pattern_gen1|Add47~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~25 .extended_lut = "off";
defparam \pattern_gen1|Add47~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add47~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N42
cyclonev_lcell_comb \pattern_gen1|Add47~21 (
// Equation(s):
// \pattern_gen1|Add47~21_sumout  = SUM(( !\pattern_gen1|heart1_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add47~26  ))
// \pattern_gen1|Add47~22  = CARRY(( !\pattern_gen1|heart1_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add47~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~21_sumout ),
	.cout(\pattern_gen1|Add47~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~21 .extended_lut = "off";
defparam \pattern_gen1|Add47~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \pattern_gen1|Add47~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N45
cyclonev_lcell_comb \pattern_gen1|Add47~17 (
// Equation(s):
// \pattern_gen1|Add47~17_sumout  = SUM(( !\pattern_gen1|heart1_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add47~22  ))
// \pattern_gen1|Add47~18  = CARRY(( !\pattern_gen1|heart1_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add47~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~17_sumout ),
	.cout(\pattern_gen1|Add47~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~17 .extended_lut = "off";
defparam \pattern_gen1|Add47~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \pattern_gen1|Add47~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \pattern_gen1|LessThan36~2 (
// Equation(s):
// \pattern_gen1|LessThan36~2_combout  = ( \pattern_gen1|Add47~17_sumout  & ( \pattern_gen1|Add47~21_sumout  & ( (\ctr1|hcount[8]~DUPLICATE_q  & (\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  $ (\pattern_gen1|Add47~25_sumout )))) ) ) ) # ( 
// !\pattern_gen1|Add47~17_sumout  & ( \pattern_gen1|Add47~21_sumout  & ( (!\ctr1|hcount[8]~DUPLICATE_q  & (\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  $ (\pattern_gen1|Add47~25_sumout )))) ) ) ) # ( \pattern_gen1|Add47~17_sumout  & ( 
// !\pattern_gen1|Add47~21_sumout  & ( (\ctr1|hcount[8]~DUPLICATE_q  & (!\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  $ (\pattern_gen1|Add47~25_sumout )))) ) ) ) # ( !\pattern_gen1|Add47~17_sumout  & ( !\pattern_gen1|Add47~21_sumout  & ( 
// (!\ctr1|hcount[8]~DUPLICATE_q  & (!\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  $ (\pattern_gen1|Add47~25_sumout )))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\ctr1|hcount [7]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(!\pattern_gen1|Add47~25_sumout ),
	.datae(!\pattern_gen1|Add47~17_sumout ),
	.dataf(!\pattern_gen1|Add47~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan36~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan36~2 .lut_mask = 64'h8008400420021001;
defparam \pattern_gen1|LessThan36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N18
cyclonev_lcell_comb \pattern_gen1|LessThan36~3 (
// Equation(s):
// \pattern_gen1|LessThan36~3_combout  = ( \pattern_gen1|Add47~17_sumout  & ( \pattern_gen1|Add47~21_sumout  & ( (!\ctr1|hcount[8]~DUPLICATE_q ) # ((!\ctr1|hcount [7]) # ((!\ctr1|hcount[6]~DUPLICATE_q  & \pattern_gen1|Add47~25_sumout ))) ) ) ) # ( 
// !\pattern_gen1|Add47~17_sumout  & ( \pattern_gen1|Add47~21_sumout  & ( (!\ctr1|hcount[8]~DUPLICATE_q  & ((!\ctr1|hcount [7]) # ((!\ctr1|hcount[6]~DUPLICATE_q  & \pattern_gen1|Add47~25_sumout )))) ) ) ) # ( \pattern_gen1|Add47~17_sumout  & ( 
// !\pattern_gen1|Add47~21_sumout  & ( (!\ctr1|hcount[8]~DUPLICATE_q ) # ((!\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  & \pattern_gen1|Add47~25_sumout ))) ) ) ) # ( !\pattern_gen1|Add47~17_sumout  & ( !\pattern_gen1|Add47~21_sumout  & ( 
// (!\ctr1|hcount[8]~DUPLICATE_q  & (!\ctr1|hcount [7] & (!\ctr1|hcount[6]~DUPLICATE_q  & \pattern_gen1|Add47~25_sumout ))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\ctr1|hcount [7]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(!\pattern_gen1|Add47~25_sumout ),
	.datae(!\pattern_gen1|Add47~17_sumout ),
	.dataf(!\pattern_gen1|Add47~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan36~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan36~3 .lut_mask = 64'h0080AAEA88A8EEFE;
defparam \pattern_gen1|LessThan36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N54
cyclonev_lcell_comb \pattern_gen1|LessThan41~0 (
// Equation(s):
// \pattern_gen1|LessThan41~0_combout  = ( \pattern_gen1|heart1_start_x [1] & ( \ctr1|hcount [1] & ( (!\pattern_gen1|heart1_start_x [2] & !\ctr1|hcount [2]) ) ) ) # ( !\pattern_gen1|heart1_start_x [1] & ( \ctr1|hcount [1] & ( (!\pattern_gen1|heart1_start_x 
// [2] & !\ctr1|hcount [2]) ) ) ) # ( \pattern_gen1|heart1_start_x [1] & ( !\ctr1|hcount [1] & ( (!\pattern_gen1|heart1_start_x [2]) # (!\ctr1|hcount [2]) ) ) ) # ( !\pattern_gen1|heart1_start_x [1] & ( !\ctr1|hcount [1] & ( (!\pattern_gen1|heart1_start_x 
// [2] & !\ctr1|hcount [2]) ) ) )

	.dataa(!\pattern_gen1|heart1_start_x [2]),
	.datab(gnd),
	.datac(!\ctr1|hcount [2]),
	.datad(gnd),
	.datae(!\pattern_gen1|heart1_start_x [1]),
	.dataf(!\ctr1|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan41~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan41~0 .lut_mask = 64'hA0A0FAFAA0A0A0A0;
defparam \pattern_gen1|LessThan41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \pattern_gen1|LessThan36~1 (
// Equation(s):
// \pattern_gen1|LessThan36~1_combout  = ( \pattern_gen1|Add47~13_sumout  & ( (!\pattern_gen1|Add47~9_sumout  & (!\ctr1|hcount [4] & ((!\ctr1|hcount [3]) # (\pattern_gen1|LessThan41~0_combout )))) # (\pattern_gen1|Add47~9_sumout  & (((!\ctr1|hcount [3]) # 
// (!\ctr1|hcount [4])) # (\pattern_gen1|LessThan41~0_combout ))) ) ) # ( !\pattern_gen1|Add47~13_sumout  & ( (!\pattern_gen1|Add47~9_sumout  & (\pattern_gen1|LessThan41~0_combout  & (!\ctr1|hcount [3] & !\ctr1|hcount [4]))) # (\pattern_gen1|Add47~9_sumout  
// & ((!\ctr1|hcount [4]) # ((\pattern_gen1|LessThan41~0_combout  & !\ctr1|hcount [3])))) ) )

	.dataa(!\pattern_gen1|LessThan41~0_combout ),
	.datab(!\ctr1|hcount [3]),
	.datac(!\pattern_gen1|Add47~9_sumout ),
	.datad(!\ctr1|hcount [4]),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add47~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan36~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan36~1 .lut_mask = 64'h4F044F04DF0DDF0D;
defparam \pattern_gen1|LessThan36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N24
cyclonev_lcell_comb \pattern_gen1|LessThan36~4 (
// Equation(s):
// \pattern_gen1|LessThan36~4_combout  = ( \pattern_gen1|LessThan36~1_combout  & ( (!\pattern_gen1|LessThan36~3_combout  & ((!\pattern_gen1|LessThan36~2_combout ) # ((\ctr1|hcount [5] & !\pattern_gen1|Add47~5_sumout )))) ) ) # ( 
// !\pattern_gen1|LessThan36~1_combout  & ( (!\pattern_gen1|LessThan36~3_combout  & (((!\pattern_gen1|LessThan36~2_combout ) # (!\pattern_gen1|Add47~5_sumout )) # (\ctr1|hcount [5]))) ) )

	.dataa(!\ctr1|hcount [5]),
	.datab(!\pattern_gen1|LessThan36~2_combout ),
	.datac(!\pattern_gen1|LessThan36~3_combout ),
	.datad(!\pattern_gen1|Add47~5_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan36~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan36~4 .lut_mask = 64'hF0D0F0D0D0C0D0C0;
defparam \pattern_gen1|LessThan36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N48
cyclonev_lcell_comb \pattern_gen1|Add47~1 (
// Equation(s):
// \pattern_gen1|Add47~1_sumout  = SUM(( \pattern_gen1|heart1_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add47~18  ))
// \pattern_gen1|Add47~2  = CARRY(( \pattern_gen1|heart1_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add47~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~1_sumout ),
	.cout(\pattern_gen1|Add47~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~1 .extended_lut = "off";
defparam \pattern_gen1|Add47~1 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N9
cyclonev_lcell_comb \pattern_gen1|LessThan36~0 (
// Equation(s):
// \pattern_gen1|LessThan36~0_combout  = ( \pattern_gen1|Add47~1_sumout  & ( !\ctr1|hcount [9] ) ) # ( !\pattern_gen1|Add47~1_sumout  & ( \ctr1|hcount [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [9]),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add47~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan36~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan36~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \pattern_gen1|LessThan36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N51
cyclonev_lcell_comb \pattern_gen1|Add47~29 (
// Equation(s):
// \pattern_gen1|Add47~29_sumout  = SUM(( GND ) + ( GND ) + ( \pattern_gen1|Add47~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add47~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add47~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add47~29 .extended_lut = "off";
defparam \pattern_gen1|Add47~29 .lut_mask = 64'h0000FFFF00000000;
defparam \pattern_gen1|Add47~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N27
cyclonev_lcell_comb \pattern_gen1|LessThan36~5 (
// Equation(s):
// \pattern_gen1|LessThan36~5_combout  = ( !\pattern_gen1|Add47~29_sumout  & ( (!\pattern_gen1|Add47~1_sumout ) # (\ctr1|hcount [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add47~1_sumout ),
	.datad(!\ctr1|hcount [9]),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add47~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan36~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan36~5 .lut_mask = 64'hF0FFF0FF00000000;
defparam \pattern_gen1|LessThan36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N48
cyclonev_lcell_comb \pattern_gen1|LessThan40~4 (
// Equation(s):
// \pattern_gen1|LessThan40~4_combout  = ( \pattern_gen1|Add54~21_sumout  & ( (!\pattern_gen1|Add54~17_sumout  & (!\ctr1|hcount [7] & !\ctr1|hcount[6]~DUPLICATE_q )) # (\pattern_gen1|Add54~17_sumout  & ((!\ctr1|hcount [7]) # (!\ctr1|hcount[6]~DUPLICATE_q ))) 
// ) ) # ( !\pattern_gen1|Add54~21_sumout  & ( (\pattern_gen1|Add54~17_sumout  & !\ctr1|hcount [7]) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|Add54~17_sumout ),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add54~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~4 .lut_mask = 64'h30303030F330F330;
defparam \pattern_gen1|LessThan40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N48
cyclonev_lcell_comb \pattern_gen1|LessThan40~1 (
// Equation(s):
// \pattern_gen1|LessThan40~1_combout  = ( \pattern_gen1|heart1_start_x [3] & ( \ctr1|hcount [1] & ( (\pattern_gen1|heart1_start_x [2] & (!\ctr1|hcount [3] & !\ctr1|hcount [2])) ) ) ) # ( !\pattern_gen1|heart1_start_x [3] & ( \ctr1|hcount [1] & ( 
// (!\ctr1|hcount [3]) # ((\pattern_gen1|heart1_start_x [2] & !\ctr1|hcount [2])) ) ) ) # ( \pattern_gen1|heart1_start_x [3] & ( !\ctr1|hcount [1] & ( (!\ctr1|hcount [3] & ((!\pattern_gen1|heart1_start_x [2] & (!\ctr1|hcount [2] & 
// \pattern_gen1|heart1_start_x [1])) # (\pattern_gen1|heart1_start_x [2] & ((!\ctr1|hcount [2]) # (\pattern_gen1|heart1_start_x [1]))))) ) ) ) # ( !\pattern_gen1|heart1_start_x [3] & ( !\ctr1|hcount [1] & ( (!\ctr1|hcount [3]) # 
// ((!\pattern_gen1|heart1_start_x [2] & (!\ctr1|hcount [2] & \pattern_gen1|heart1_start_x [1])) # (\pattern_gen1|heart1_start_x [2] & ((!\ctr1|hcount [2]) # (\pattern_gen1|heart1_start_x [1])))) ) ) )

	.dataa(!\pattern_gen1|heart1_start_x [2]),
	.datab(!\ctr1|hcount [3]),
	.datac(!\ctr1|hcount [2]),
	.datad(!\pattern_gen1|heart1_start_x [1]),
	.datae(!\pattern_gen1|heart1_start_x [3]),
	.dataf(!\ctr1|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~1 .lut_mask = 64'hDCFD40C4DCDC4040;
defparam \pattern_gen1|LessThan40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N42
cyclonev_lcell_comb \pattern_gen1|LessThan40~2 (
// Equation(s):
// \pattern_gen1|LessThan40~2_combout  = ( \ctr1|hcount [5] & ( (\pattern_gen1|Add54~9_sumout  & ((!\pattern_gen1|LessThan40~1_combout  & (!\ctr1|hcount [4] & \pattern_gen1|Add54~13_sumout )) # (\pattern_gen1|LessThan40~1_combout  & ((!\ctr1|hcount [4]) # 
// (\pattern_gen1|Add54~13_sumout ))))) ) ) # ( !\ctr1|hcount [5] & ( ((!\pattern_gen1|LessThan40~1_combout  & (!\ctr1|hcount [4] & \pattern_gen1|Add54~13_sumout )) # (\pattern_gen1|LessThan40~1_combout  & ((!\ctr1|hcount [4]) # 
// (\pattern_gen1|Add54~13_sumout )))) # (\pattern_gen1|Add54~9_sumout ) ) )

	.dataa(!\pattern_gen1|LessThan40~1_combout ),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|Add54~13_sumout ),
	.datad(!\pattern_gen1|Add54~9_sumout ),
	.datae(gnd),
	.dataf(!\ctr1|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~2 .lut_mask = 64'h4DFF4DFF004D004D;
defparam \pattern_gen1|LessThan40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N33
cyclonev_lcell_comb \pattern_gen1|LessThan40~0 (
// Equation(s):
// \pattern_gen1|LessThan40~0_combout  = ( \pattern_gen1|Add54~1_sumout  & ( !\ctr1|hcount [9] ) ) # ( !\pattern_gen1|Add54~1_sumout  & ( \ctr1|hcount [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add54~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~0 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \pattern_gen1|LessThan40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N51
cyclonev_lcell_comb \pattern_gen1|LessThan40~3 (
// Equation(s):
// \pattern_gen1|LessThan40~3_combout  = ( \pattern_gen1|Add54~21_sumout  & ( (\ctr1|hcount[6]~DUPLICATE_q  & (!\ctr1|hcount [7] $ (\pattern_gen1|Add54~17_sumout ))) ) ) # ( !\pattern_gen1|Add54~21_sumout  & ( (!\ctr1|hcount[6]~DUPLICATE_q  & (!\ctr1|hcount 
// [7] $ (\pattern_gen1|Add54~17_sumout ))) ) )

	.dataa(!\ctr1|hcount [7]),
	.datab(!\pattern_gen1|Add54~17_sumout ),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add54~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~3 .lut_mask = 64'h9090909009090909;
defparam \pattern_gen1|LessThan40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N54
cyclonev_lcell_comb \pattern_gen1|LessThan40~5 (
// Equation(s):
// \pattern_gen1|LessThan40~5_combout  = ( \ctr1|hcount[8]~DUPLICATE_q  & ( \pattern_gen1|LessThan40~3_combout  & ( (!\pattern_gen1|LessThan40~0_combout  & (\pattern_gen1|Add54~5_sumout  & ((\pattern_gen1|LessThan40~2_combout ) # 
// (\pattern_gen1|LessThan40~4_combout )))) ) ) ) # ( !\ctr1|hcount[8]~DUPLICATE_q  & ( \pattern_gen1|LessThan40~3_combout  & ( (!\pattern_gen1|LessThan40~0_combout  & (((\pattern_gen1|Add54~5_sumout ) # (\pattern_gen1|LessThan40~2_combout )) # 
// (\pattern_gen1|LessThan40~4_combout ))) ) ) ) # ( \ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|LessThan40~3_combout  & ( (\pattern_gen1|LessThan40~4_combout  & (!\pattern_gen1|LessThan40~0_combout  & \pattern_gen1|Add54~5_sumout )) ) ) ) # ( 
// !\ctr1|hcount[8]~DUPLICATE_q  & ( !\pattern_gen1|LessThan40~3_combout  & ( (!\pattern_gen1|LessThan40~0_combout  & ((\pattern_gen1|Add54~5_sumout ) # (\pattern_gen1|LessThan40~4_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan40~4_combout ),
	.datab(!\pattern_gen1|LessThan40~2_combout ),
	.datac(!\pattern_gen1|LessThan40~0_combout ),
	.datad(!\pattern_gen1|Add54~5_sumout ),
	.datae(!\ctr1|hcount[8]~DUPLICATE_q ),
	.dataf(!\pattern_gen1|LessThan40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan40~5 .extended_lut = "off";
defparam \pattern_gen1|LessThan40~5 .lut_mask = 64'h50F0005070F00070;
defparam \pattern_gen1|LessThan40~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N54
cyclonev_lcell_comb \pattern_gen1|hr_addr[0]~1 (
// Equation(s):
// \pattern_gen1|hr_addr[0]~1_combout  = ( \pattern_gen1|LessThan36~5_combout  & ( \pattern_gen1|LessThan40~5_combout  & ( (!\pattern_gen1|LessThan0~5_combout  & (!\pattern_gen1|LessThan36~4_combout  & !\pattern_gen1|LessThan36~0_combout )) ) ) ) # ( 
// !\pattern_gen1|LessThan36~5_combout  & ( \pattern_gen1|LessThan40~5_combout  & ( !\pattern_gen1|LessThan0~5_combout  ) ) ) # ( \pattern_gen1|LessThan36~5_combout  & ( !\pattern_gen1|LessThan40~5_combout  & ( (!\pattern_gen1|LessThan36~4_combout  & 
// ((!\pattern_gen1|LessThan36~0_combout  & ((!\pattern_gen1|LessThan0~5_combout ))) # (\pattern_gen1|LessThan36~0_combout  & (\pattern_gen1|LessThan40~6_combout )))) # (\pattern_gen1|LessThan36~4_combout  & (\pattern_gen1|LessThan40~6_combout )) ) ) ) # ( 
// !\pattern_gen1|LessThan36~5_combout  & ( !\pattern_gen1|LessThan40~5_combout  & ( !\pattern_gen1|LessThan0~5_combout  ) ) )

	.dataa(!\pattern_gen1|LessThan40~6_combout ),
	.datab(!\pattern_gen1|LessThan0~5_combout ),
	.datac(!\pattern_gen1|LessThan36~4_combout ),
	.datad(!\pattern_gen1|LessThan36~0_combout ),
	.datae(!\pattern_gen1|LessThan36~5_combout ),
	.dataf(!\pattern_gen1|LessThan40~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[0]~1 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[0]~1 .lut_mask = 64'hCCCCC555CCCCC000;
defparam \pattern_gen1|hr_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Add55~34 (
// Equation(s):
// \pattern_gen1|Add55~34_cout  = CARRY(( \pattern_gen1|heart1_start_x [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pattern_gen1|Add55~34_cout ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~34 .extended_lut = "off";
defparam \pattern_gen1|Add55~34 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add55~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Add55~17 (
// Equation(s):
// \pattern_gen1|Add55~17_sumout  = SUM(( \pattern_gen1|heart1_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add55~34_cout  ))
// \pattern_gen1|Add55~18  = CARRY(( \pattern_gen1|heart1_start_x [3] ) + ( VCC ) + ( \pattern_gen1|Add55~34_cout  ))

	.dataa(!\pattern_gen1|heart1_start_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~17_sumout ),
	.cout(\pattern_gen1|Add55~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~17 .extended_lut = "off";
defparam \pattern_gen1|Add55~17 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add55~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Add55~13 (
// Equation(s):
// \pattern_gen1|Add55~13_sumout  = SUM(( !\pattern_gen1|heart1_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add55~18  ))
// \pattern_gen1|Add55~14  = CARRY(( !\pattern_gen1|heart1_start_x [4] ) + ( VCC ) + ( \pattern_gen1|Add55~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~13_sumout ),
	.cout(\pattern_gen1|Add55~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~13 .extended_lut = "off";
defparam \pattern_gen1|Add55~13 .lut_mask = 64'h000000000000CCCC;
defparam \pattern_gen1|Add55~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Add55~9 (
// Equation(s):
// \pattern_gen1|Add55~9_sumout  = SUM(( \pattern_gen1|heart1_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add55~14  ))
// \pattern_gen1|Add55~10  = CARRY(( \pattern_gen1|heart1_start_x [5] ) + ( VCC ) + ( \pattern_gen1|Add55~14  ))

	.dataa(!\pattern_gen1|heart1_start_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~9_sumout ),
	.cout(\pattern_gen1|Add55~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~9 .extended_lut = "off";
defparam \pattern_gen1|Add55~9 .lut_mask = 64'h0000000000005555;
defparam \pattern_gen1|Add55~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Add55~29 (
// Equation(s):
// \pattern_gen1|Add55~29_sumout  = SUM(( \pattern_gen1|heart1_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add55~10  ))
// \pattern_gen1|Add55~30  = CARRY(( \pattern_gen1|heart1_start_x [6] ) + ( GND ) + ( \pattern_gen1|Add55~10  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~29_sumout ),
	.cout(\pattern_gen1|Add55~30 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~29 .extended_lut = "off";
defparam \pattern_gen1|Add55~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add55~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N15
cyclonev_lcell_comb \pattern_gen1|Add55~25 (
// Equation(s):
// \pattern_gen1|Add55~25_sumout  = SUM(( !\pattern_gen1|heart1_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add55~30  ))
// \pattern_gen1|Add55~26  = CARRY(( !\pattern_gen1|heart1_start_x [7] ) + ( GND ) + ( \pattern_gen1|Add55~30  ))

	.dataa(!\pattern_gen1|heart1_start_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~25_sumout ),
	.cout(\pattern_gen1|Add55~26 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~25 .extended_lut = "off";
defparam \pattern_gen1|Add55~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \pattern_gen1|Add55~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Add55~21 (
// Equation(s):
// \pattern_gen1|Add55~21_sumout  = SUM(( !\pattern_gen1|heart1_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add55~26  ))
// \pattern_gen1|Add55~22  = CARRY(( !\pattern_gen1|heart1_start_x [8] ) + ( GND ) + ( \pattern_gen1|Add55~26  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~21_sumout ),
	.cout(\pattern_gen1|Add55~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~21 .extended_lut = "off";
defparam \pattern_gen1|Add55~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \pattern_gen1|Add55~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N48
cyclonev_lcell_comb \pattern_gen1|LessThan41~3 (
// Equation(s):
// \pattern_gen1|LessThan41~3_combout  = ( \ctr1|hcount [7] & ( \ctr1|hcount[6]~DUPLICATE_q  & ( (!\ctr1|hcount[8]~DUPLICATE_q  & \pattern_gen1|Add55~21_sumout ) ) ) ) # ( !\ctr1|hcount [7] & ( \ctr1|hcount[6]~DUPLICATE_q  & ( (!\ctr1|hcount[8]~DUPLICATE_q  
// & ((\pattern_gen1|Add55~21_sumout ) # (\pattern_gen1|Add55~25_sumout ))) # (\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|Add55~25_sumout  & \pattern_gen1|Add55~21_sumout )) ) ) ) # ( \ctr1|hcount [7] & ( !\ctr1|hcount[6]~DUPLICATE_q  & ( 
// (!\ctr1|hcount[8]~DUPLICATE_q  & (((\pattern_gen1|Add55~25_sumout  & \pattern_gen1|Add55~29_sumout )) # (\pattern_gen1|Add55~21_sumout ))) # (\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|Add55~25_sumout  & (\pattern_gen1|Add55~21_sumout  & 
// \pattern_gen1|Add55~29_sumout ))) ) ) ) # ( !\ctr1|hcount [7] & ( !\ctr1|hcount[6]~DUPLICATE_q  & ( (!\ctr1|hcount[8]~DUPLICATE_q  & (((\pattern_gen1|Add55~29_sumout ) # (\pattern_gen1|Add55~21_sumout )) # (\pattern_gen1|Add55~25_sumout ))) # 
// (\ctr1|hcount[8]~DUPLICATE_q  & (\pattern_gen1|Add55~21_sumout  & ((\pattern_gen1|Add55~29_sumout ) # (\pattern_gen1|Add55~25_sumout )))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|Add55~25_sumout ),
	.datac(!\pattern_gen1|Add55~21_sumout ),
	.datad(!\pattern_gen1|Add55~29_sumout ),
	.datae(!\ctr1|hcount [7]),
	.dataf(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan41~3 .extended_lut = "off";
defparam \pattern_gen1|LessThan41~3 .lut_mask = 64'h2BAF0A2B2B2B0A0A;
defparam \pattern_gen1|LessThan41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N36
cyclonev_lcell_comb \pattern_gen1|LessThan41~1 (
// Equation(s):
// \pattern_gen1|LessThan41~1_combout  = ( \pattern_gen1|Add55~17_sumout  & ( \pattern_gen1|LessThan41~0_combout  & ( (!\ctr1|hcount [4]) # (\pattern_gen1|Add55~13_sumout ) ) ) ) # ( !\pattern_gen1|Add55~17_sumout  & ( \pattern_gen1|LessThan41~0_combout  & ( 
// (!\ctr1|hcount [4] & ((!\ctr1|hcount [3]) # (\pattern_gen1|Add55~13_sumout ))) # (\ctr1|hcount [4] & (\pattern_gen1|Add55~13_sumout  & !\ctr1|hcount [3])) ) ) ) # ( \pattern_gen1|Add55~17_sumout  & ( !\pattern_gen1|LessThan41~0_combout  & ( (!\ctr1|hcount 
// [4] & ((!\ctr1|hcount [3]) # (\pattern_gen1|Add55~13_sumout ))) # (\ctr1|hcount [4] & (\pattern_gen1|Add55~13_sumout  & !\ctr1|hcount [3])) ) ) ) # ( !\pattern_gen1|Add55~17_sumout  & ( !\pattern_gen1|LessThan41~0_combout  & ( (!\ctr1|hcount [4] & 
// \pattern_gen1|Add55~13_sumout ) ) ) )

	.dataa(!\ctr1|hcount [4]),
	.datab(!\pattern_gen1|Add55~13_sumout ),
	.datac(!\ctr1|hcount [3]),
	.datad(gnd),
	.datae(!\pattern_gen1|Add55~17_sumout ),
	.dataf(!\pattern_gen1|LessThan41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan41~1 .extended_lut = "off";
defparam \pattern_gen1|LessThan41~1 .lut_mask = 64'h2222B2B2B2B2BBBB;
defparam \pattern_gen1|LessThan41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N42
cyclonev_lcell_comb \pattern_gen1|LessThan41~2 (
// Equation(s):
// \pattern_gen1|LessThan41~2_combout  = ( \ctr1|hcount [7] & ( \ctr1|hcount[6]~DUPLICATE_q  & ( (\pattern_gen1|Add55~25_sumout  & (\pattern_gen1|Add55~29_sumout  & (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|Add55~21_sumout )))) ) ) ) # ( !\ctr1|hcount 
// [7] & ( \ctr1|hcount[6]~DUPLICATE_q  & ( (!\pattern_gen1|Add55~25_sumout  & (\pattern_gen1|Add55~29_sumout  & (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|Add55~21_sumout )))) ) ) ) # ( \ctr1|hcount [7] & ( !\ctr1|hcount[6]~DUPLICATE_q  & ( 
// (\pattern_gen1|Add55~25_sumout  & (!\pattern_gen1|Add55~29_sumout  & (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|Add55~21_sumout )))) ) ) ) # ( !\ctr1|hcount [7] & ( !\ctr1|hcount[6]~DUPLICATE_q  & ( (!\pattern_gen1|Add55~25_sumout  & 
// (!\pattern_gen1|Add55~29_sumout  & (!\ctr1|hcount[8]~DUPLICATE_q  $ (\pattern_gen1|Add55~21_sumout )))) ) ) )

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(!\pattern_gen1|Add55~25_sumout ),
	.datac(!\pattern_gen1|Add55~21_sumout ),
	.datad(!\pattern_gen1|Add55~29_sumout ),
	.datae(!\ctr1|hcount [7]),
	.dataf(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan41~2 .extended_lut = "off";
defparam \pattern_gen1|LessThan41~2 .lut_mask = 64'h8400210000840021;
defparam \pattern_gen1|LessThan41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N30
cyclonev_lcell_comb \pattern_gen1|LessThan41~4 (
// Equation(s):
// \pattern_gen1|LessThan41~4_combout  = ( \pattern_gen1|LessThan41~2_combout  & ( (!\pattern_gen1|LessThan41~3_combout  & ((!\pattern_gen1|Add55~9_sumout  & ((!\pattern_gen1|LessThan41~1_combout ) # (\ctr1|hcount [5]))) # (\pattern_gen1|Add55~9_sumout  & 
// (!\pattern_gen1|LessThan41~1_combout  & \ctr1|hcount [5])))) ) ) # ( !\pattern_gen1|LessThan41~2_combout  & ( !\pattern_gen1|LessThan41~3_combout  ) )

	.dataa(!\pattern_gen1|LessThan41~3_combout ),
	.datab(!\pattern_gen1|Add55~9_sumout ),
	.datac(!\pattern_gen1|LessThan41~1_combout ),
	.datad(!\ctr1|hcount [5]),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|LessThan41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|LessThan41~4 .extended_lut = "off";
defparam \pattern_gen1|LessThan41~4 .lut_mask = 64'hAAAAAAAA80A880A8;
defparam \pattern_gen1|LessThan41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N21
cyclonev_lcell_comb \pattern_gen1|Add55~5 (
// Equation(s):
// \pattern_gen1|Add55~5_sumout  = SUM(( \pattern_gen1|heart1_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add55~22  ))
// \pattern_gen1|Add55~6  = CARRY(( \pattern_gen1|heart1_start_x [9] ) + ( GND ) + ( \pattern_gen1|Add55~22  ))

	.dataa(!\pattern_gen1|heart1_start_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~5_sumout ),
	.cout(\pattern_gen1|Add55~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~5 .extended_lut = "off";
defparam \pattern_gen1|Add55~5 .lut_mask = 64'h0000FFFF00005555;
defparam \pattern_gen1|Add55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N24
cyclonev_lcell_comb \pattern_gen1|Add55~1 (
// Equation(s):
// \pattern_gen1|Add55~1_sumout  = SUM(( GND ) + ( GND ) + ( \pattern_gen1|Add55~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add55~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add55~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add55~1 .extended_lut = "off";
defparam \pattern_gen1|Add55~1 .lut_mask = 64'h0000FFFF00000000;
defparam \pattern_gen1|Add55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N54
cyclonev_lcell_comb \pattern_gen1|hr_addr[0]~0 (
// Equation(s):
// \pattern_gen1|hr_addr[0]~0_combout  = ( \pattern_gen1|Add55~5_sumout  & ( \pattern_gen1|LessThan40~6_combout  & ( (!\pattern_gen1|LessThan40~5_combout  & ((!\pattern_gen1|LessThan41~4_combout ) # ((!\ctr1|hcount [9]) # (\pattern_gen1|Add55~1_sumout )))) ) 
// ) ) # ( !\pattern_gen1|Add55~5_sumout  & ( \pattern_gen1|LessThan40~6_combout  & ( (!\pattern_gen1|LessThan40~5_combout  & (((!\pattern_gen1|LessThan41~4_combout  & !\ctr1|hcount [9])) # (\pattern_gen1|Add55~1_sumout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan40~5_combout ),
	.datab(!\pattern_gen1|LessThan41~4_combout ),
	.datac(!\pattern_gen1|Add55~1_sumout ),
	.datad(!\ctr1|hcount [9]),
	.datae(!\pattern_gen1|Add55~5_sumout ),
	.dataf(!\pattern_gen1|LessThan40~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[0]~0 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[0]~0 .lut_mask = 64'h000000008A0AAA8A;
defparam \pattern_gen1|hr_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N0
cyclonev_lcell_comb \pattern_gen1|Add59~1 (
// Equation(s):
// \pattern_gen1|Add59~1_sumout  = SUM(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add59~2  = CARRY(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add59~3  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\ctr1|hcount [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add59~1_sumout ),
	.cout(\pattern_gen1|Add59~2 ),
	.shareout(\pattern_gen1|Add59~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~1 .extended_lut = "off";
defparam \pattern_gen1|Add59~1 .lut_mask = 64'h0000FFFF00003333;
defparam \pattern_gen1|Add59~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N18
cyclonev_lcell_comb \pattern_gen1|hr_addr[0]~2 (
// Equation(s):
// \pattern_gen1|hr_addr[0]~2_combout  = ( !\pattern_gen1|always0~52_combout  & ( \pattern_gen1|always1~0_combout  & ( (!\pattern_gen1|LessThan43~0_combout  & (((!\pattern_gen1|always0~56_combout ) # (\pattern_gen1|always0~55_combout )) # 
// (\pattern_gen1|LessThan25~8_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan43~0_combout ),
	.datab(!\pattern_gen1|LessThan25~8_combout ),
	.datac(!\pattern_gen1|always0~56_combout ),
	.datad(!\pattern_gen1|always0~55_combout ),
	.datae(!\pattern_gen1|always0~52_combout ),
	.dataf(!\pattern_gen1|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[0]~2 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[0]~2 .lut_mask = 64'h00000000A2AA0000;
defparam \pattern_gen1|hr_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N0
cyclonev_lcell_comb \pattern_gen1|hr_addr[0]~3 (
// Equation(s):
// \pattern_gen1|hr_addr[0]~3_combout  = ( \pattern_gen1|Add59~1_sumout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (!\pattern_gen1|always0~51_combout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~51_combout ),
	.datab(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(!\pattern_gen1|Add59~1_sumout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[0]~3 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[0]~3 .lut_mask = 64'h000000000000008A;
defparam \pattern_gen1|hr_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N3
cyclonev_lcell_comb \pattern_gen1|Add59~5 (
// Equation(s):
// \pattern_gen1|Add59~5_sumout  = SUM(( !\pattern_gen1|heart1_start_x[1]~DUPLICATE_q  $ (\ctr1|hcount [1]) ) + ( \pattern_gen1|Add59~3  ) + ( \pattern_gen1|Add59~2  ))
// \pattern_gen1|Add59~6  = CARRY(( !\pattern_gen1|heart1_start_x[1]~DUPLICATE_q  $ (\ctr1|hcount [1]) ) + ( \pattern_gen1|Add59~3  ) + ( \pattern_gen1|Add59~2  ))
// \pattern_gen1|Add59~7  = SHARE((!\pattern_gen1|heart1_start_x[1]~DUPLICATE_q  & \ctr1|hcount [1]))

	.dataa(!\pattern_gen1|heart1_start_x[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~2 ),
	.sharein(\pattern_gen1|Add59~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~5_sumout ),
	.cout(\pattern_gen1|Add59~6 ),
	.shareout(\pattern_gen1|Add59~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~5 .extended_lut = "off";
defparam \pattern_gen1|Add59~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add59~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N9
cyclonev_lcell_comb \pattern_gen1|hr_addr[1]~4 (
// Equation(s):
// \pattern_gen1|hr_addr[1]~4_combout  = ( \pattern_gen1|Add59~5_sumout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (\pattern_gen1|green~0_combout  & (!\pattern_gen1|always0~51_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datab(!\pattern_gen1|green~0_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datad(!\pattern_gen1|always0~51_combout ),
	.datae(!\pattern_gen1|Add59~5_sumout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[1]~4 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[1]~4 .lut_mask = 64'h0000000000003100;
defparam \pattern_gen1|hr_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N6
cyclonev_lcell_comb \pattern_gen1|Add59~9 (
// Equation(s):
// \pattern_gen1|Add59~9_sumout  = SUM(( !\ctr1|hcount [2] $ (\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ) ) + ( \pattern_gen1|Add59~7  ) + ( \pattern_gen1|Add59~6  ))
// \pattern_gen1|Add59~10  = CARRY(( !\ctr1|hcount [2] $ (\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ) ) + ( \pattern_gen1|Add59~7  ) + ( \pattern_gen1|Add59~6  ))
// \pattern_gen1|Add59~11  = SHARE((\ctr1|hcount [2] & !\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ))

	.dataa(!\ctr1|hcount [2]),
	.datab(gnd),
	.datac(!\pattern_gen1|heart1_start_x[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~6 ),
	.sharein(\pattern_gen1|Add59~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~9_sumout ),
	.cout(\pattern_gen1|Add59~10 ),
	.shareout(\pattern_gen1|Add59~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~9 .extended_lut = "off";
defparam \pattern_gen1|Add59~9 .lut_mask = 64'h000050500000A5A5;
defparam \pattern_gen1|Add59~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N30
cyclonev_lcell_comb \pattern_gen1|Add46~1 (
// Equation(s):
// \pattern_gen1|Add46~1_sumout  = SUM(( \ctr1|vcount[0]~DUPLICATE_q  ) + ( \pattern_gen1|Add59~9_sumout  ) + ( !VCC ))
// \pattern_gen1|Add46~2  = CARRY(( \ctr1|vcount[0]~DUPLICATE_q  ) + ( \pattern_gen1|Add59~9_sumout  ) + ( !VCC ))

	.dataa(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add59~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~1_sumout ),
	.cout(\pattern_gen1|Add46~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~1 .extended_lut = "off";
defparam \pattern_gen1|Add46~1 .lut_mask = 64'h0000F0F000005555;
defparam \pattern_gen1|Add46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N12
cyclonev_lcell_comb \pattern_gen1|hr_addr[2]~5 (
// Equation(s):
// \pattern_gen1|hr_addr[2]~5_combout  = ( !\pattern_gen1|always0~51_combout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (\pattern_gen1|Add46~1_sumout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|Add46~1_sumout ),
	.datab(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(!\pattern_gen1|always0~51_combout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[2]~5 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[2]~5 .lut_mask = 64'h0000000000450000;
defparam \pattern_gen1|hr_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N9
cyclonev_lcell_comb \pattern_gen1|Add59~13 (
// Equation(s):
// \pattern_gen1|Add59~13_sumout  = SUM(( !\ctr1|hcount [3] $ (\pattern_gen1|heart1_start_x [3]) ) + ( \pattern_gen1|Add59~11  ) + ( \pattern_gen1|Add59~10  ))
// \pattern_gen1|Add59~14  = CARRY(( !\ctr1|hcount [3] $ (\pattern_gen1|heart1_start_x [3]) ) + ( \pattern_gen1|Add59~11  ) + ( \pattern_gen1|Add59~10  ))
// \pattern_gen1|Add59~15  = SHARE((\ctr1|hcount [3] & !\pattern_gen1|heart1_start_x [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [3]),
	.datad(!\pattern_gen1|heart1_start_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~10 ),
	.sharein(\pattern_gen1|Add59~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~13_sumout ),
	.cout(\pattern_gen1|Add59~14 ),
	.shareout(\pattern_gen1|Add59~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~13 .extended_lut = "off";
defparam \pattern_gen1|Add59~13 .lut_mask = 64'h00000F000000F00F;
defparam \pattern_gen1|Add59~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N33
cyclonev_lcell_comb \pattern_gen1|Add46~5 (
// Equation(s):
// \pattern_gen1|Add46~5_sumout  = SUM(( \ctr1|vcount [1] ) + ( \pattern_gen1|Add59~13_sumout  ) + ( \pattern_gen1|Add46~2  ))
// \pattern_gen1|Add46~6  = CARRY(( \ctr1|vcount [1] ) + ( \pattern_gen1|Add59~13_sumout  ) + ( \pattern_gen1|Add46~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add59~13_sumout ),
	.datad(!\ctr1|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add46~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~5_sumout ),
	.cout(\pattern_gen1|Add46~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~5 .extended_lut = "off";
defparam \pattern_gen1|Add46~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \pattern_gen1|Add46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N51
cyclonev_lcell_comb \pattern_gen1|hr_addr[3]~6 (
// Equation(s):
// \pattern_gen1|hr_addr[3]~6_combout  = ( \pattern_gen1|Add46~5_sumout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (\pattern_gen1|green~0_combout  & (!\pattern_gen1|always0~51_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datab(!\pattern_gen1|green~0_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datad(!\pattern_gen1|always0~51_combout ),
	.datae(!\pattern_gen1|Add46~5_sumout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[3]~6 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[3]~6 .lut_mask = 64'h0000000000003100;
defparam \pattern_gen1|hr_addr[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N12
cyclonev_lcell_comb \pattern_gen1|Add59~17 (
// Equation(s):
// \pattern_gen1|Add59~17_sumout  = SUM(( !\ctr1|hcount [4] $ (!\pattern_gen1|heart1_start_x [4]) ) + ( \pattern_gen1|Add59~15  ) + ( \pattern_gen1|Add59~14  ))
// \pattern_gen1|Add59~18  = CARRY(( !\ctr1|hcount [4] $ (!\pattern_gen1|heart1_start_x [4]) ) + ( \pattern_gen1|Add59~15  ) + ( \pattern_gen1|Add59~14  ))
// \pattern_gen1|Add59~19  = SHARE((\ctr1|hcount [4] & \pattern_gen1|heart1_start_x [4]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|heart1_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~14 ),
	.sharein(\pattern_gen1|Add59~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~17_sumout ),
	.cout(\pattern_gen1|Add59~18 ),
	.shareout(\pattern_gen1|Add59~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~17 .extended_lut = "off";
defparam \pattern_gen1|Add59~17 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add59~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N0
cyclonev_lcell_comb \pattern_gen1|Add58~1 (
// Equation(s):
// \pattern_gen1|Add58~1_sumout  = SUM(( \ctr1|vcount[2]~DUPLICATE_q  ) + ( \ctr1|vcount[0]~DUPLICATE_q  ) + ( !VCC ))
// \pattern_gen1|Add58~2  = CARRY(( \ctr1|vcount[2]~DUPLICATE_q  ) + ( \ctr1|vcount[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add58~1_sumout ),
	.cout(\pattern_gen1|Add58~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add58~1 .extended_lut = "off";
defparam \pattern_gen1|Add58~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \pattern_gen1|Add58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N36
cyclonev_lcell_comb \pattern_gen1|Add46~9 (
// Equation(s):
// \pattern_gen1|Add46~9_sumout  = SUM(( \pattern_gen1|Add58~1_sumout  ) + ( \pattern_gen1|Add59~17_sumout  ) + ( \pattern_gen1|Add46~6  ))
// \pattern_gen1|Add46~10  = CARRY(( \pattern_gen1|Add58~1_sumout  ) + ( \pattern_gen1|Add59~17_sumout  ) + ( \pattern_gen1|Add46~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add59~17_sumout ),
	.datad(!\pattern_gen1|Add58~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add46~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~9_sumout ),
	.cout(\pattern_gen1|Add46~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~9 .extended_lut = "off";
defparam \pattern_gen1|Add46~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \pattern_gen1|Add46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N54
cyclonev_lcell_comb \pattern_gen1|hr_addr[4]~7 (
// Equation(s):
// \pattern_gen1|hr_addr[4]~7_combout  = ( !\pattern_gen1|always0~51_combout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (\pattern_gen1|Add46~9_sumout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|Add46~9_sumout ),
	.datab(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(!\pattern_gen1|always0~51_combout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[4]~7 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[4]~7 .lut_mask = 64'h0000000000450000;
defparam \pattern_gen1|hr_addr[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N3
cyclonev_lcell_comb \pattern_gen1|Add58~5 (
// Equation(s):
// \pattern_gen1|Add58~5_sumout  = SUM(( \ctr1|vcount [1] ) + ( \ctr1|vcount [3] ) + ( \pattern_gen1|Add58~2  ))
// \pattern_gen1|Add58~6  = CARRY(( \ctr1|vcount [1] ) + ( \ctr1|vcount [3] ) + ( \pattern_gen1|Add58~2  ))

	.dataa(gnd),
	.datab(!\ctr1|vcount [3]),
	.datac(!\ctr1|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add58~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add58~5_sumout ),
	.cout(\pattern_gen1|Add58~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add58~5 .extended_lut = "off";
defparam \pattern_gen1|Add58~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pattern_gen1|Add58~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N15
cyclonev_lcell_comb \pattern_gen1|Add59~21 (
// Equation(s):
// \pattern_gen1|Add59~21_sumout  = SUM(( !\pattern_gen1|heart1_start_x [5] $ (\ctr1|hcount [5]) ) + ( \pattern_gen1|Add59~19  ) + ( \pattern_gen1|Add59~18  ))
// \pattern_gen1|Add59~22  = CARRY(( !\pattern_gen1|heart1_start_x [5] $ (\ctr1|hcount [5]) ) + ( \pattern_gen1|Add59~19  ) + ( \pattern_gen1|Add59~18  ))
// \pattern_gen1|Add59~23  = SHARE((!\pattern_gen1|heart1_start_x [5] & \ctr1|hcount [5]))

	.dataa(!\pattern_gen1|heart1_start_x [5]),
	.datab(gnd),
	.datac(!\ctr1|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~18 ),
	.sharein(\pattern_gen1|Add59~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~21_sumout ),
	.cout(\pattern_gen1|Add59~22 ),
	.shareout(\pattern_gen1|Add59~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~21 .extended_lut = "off";
defparam \pattern_gen1|Add59~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add59~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N39
cyclonev_lcell_comb \pattern_gen1|Add46~13 (
// Equation(s):
// \pattern_gen1|Add46~13_sumout  = SUM(( \pattern_gen1|Add58~5_sumout  ) + ( \pattern_gen1|Add59~21_sumout  ) + ( \pattern_gen1|Add46~10  ))
// \pattern_gen1|Add46~14  = CARRY(( \pattern_gen1|Add58~5_sumout  ) + ( \pattern_gen1|Add59~21_sumout  ) + ( \pattern_gen1|Add46~10  ))

	.dataa(!\pattern_gen1|Add58~5_sumout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add59~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add46~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~13_sumout ),
	.cout(\pattern_gen1|Add46~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~13 .extended_lut = "off";
defparam \pattern_gen1|Add46~13 .lut_mask = 64'h0000F0F000005555;
defparam \pattern_gen1|Add46~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N33
cyclonev_lcell_comb \pattern_gen1|hr_addr[5]~8 (
// Equation(s):
// \pattern_gen1|hr_addr[5]~8_combout  = ( !\pattern_gen1|always0~51_combout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (\pattern_gen1|green~0_combout  & (\pattern_gen1|Add46~13_sumout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datab(!\pattern_gen1|green~0_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datad(!\pattern_gen1|Add46~13_sumout ),
	.datae(!\pattern_gen1|always0~51_combout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[5]~8 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[5]~8 .lut_mask = 64'h0000000000310000;
defparam \pattern_gen1|hr_addr[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N18
cyclonev_lcell_comb \pattern_gen1|Add59~25 (
// Equation(s):
// \pattern_gen1|Add59~25_sumout  = SUM(( !\pattern_gen1|heart1_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add59~23  ) + ( \pattern_gen1|Add59~22  ))
// \pattern_gen1|Add59~26  = CARRY(( !\pattern_gen1|heart1_start_x [6] $ (\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add59~23  ) + ( \pattern_gen1|Add59~22  ))
// \pattern_gen1|Add59~27  = SHARE((!\pattern_gen1|heart1_start_x [6] & \ctr1|hcount[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [6]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~22 ),
	.sharein(\pattern_gen1|Add59~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~25_sumout ),
	.cout(\pattern_gen1|Add59~26 ),
	.shareout(\pattern_gen1|Add59~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~25 .extended_lut = "off";
defparam \pattern_gen1|Add59~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \pattern_gen1|Add59~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N6
cyclonev_lcell_comb \pattern_gen1|Add58~9 (
// Equation(s):
// \pattern_gen1|Add58~9_sumout  = SUM(( !\ctr1|vcount[4]~DUPLICATE_q  ) + ( \ctr1|vcount[2]~DUPLICATE_q  ) + ( \pattern_gen1|Add58~6  ))
// \pattern_gen1|Add58~10  = CARRY(( !\ctr1|vcount[4]~DUPLICATE_q  ) + ( \ctr1|vcount[2]~DUPLICATE_q  ) + ( \pattern_gen1|Add58~6  ))

	.dataa(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\pattern_gen1|Add58~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add58~9_sumout ),
	.cout(\pattern_gen1|Add58~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add58~9 .extended_lut = "off";
defparam \pattern_gen1|Add58~9 .lut_mask = 64'h0000FF000000AAAA;
defparam \pattern_gen1|Add58~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N42
cyclonev_lcell_comb \pattern_gen1|Add46~17 (
// Equation(s):
// \pattern_gen1|Add46~17_sumout  = SUM(( \pattern_gen1|Add59~25_sumout  ) + ( \pattern_gen1|Add58~9_sumout  ) + ( \pattern_gen1|Add46~14  ))
// \pattern_gen1|Add46~18  = CARRY(( \pattern_gen1|Add59~25_sumout  ) + ( \pattern_gen1|Add58~9_sumout  ) + ( \pattern_gen1|Add46~14  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add59~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add58~9_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add46~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~17_sumout ),
	.cout(\pattern_gen1|Add46~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~17 .extended_lut = "off";
defparam \pattern_gen1|Add46~17 .lut_mask = 64'h0000FF0000003333;
defparam \pattern_gen1|Add46~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N36
cyclonev_lcell_comb \pattern_gen1|hr_addr[6]~9 (
// Equation(s):
// \pattern_gen1|hr_addr[6]~9_combout  = ( \pattern_gen1|Add46~17_sumout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (!\pattern_gen1|always0~51_combout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~51_combout ),
	.datab(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(!\pattern_gen1|Add46~17_sumout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[6]~9 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[6]~9 .lut_mask = 64'h000000000000008A;
defparam \pattern_gen1|hr_addr[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N21
cyclonev_lcell_comb \pattern_gen1|Add59~29 (
// Equation(s):
// \pattern_gen1|Add59~29_sumout  = SUM(( !\pattern_gen1|heart1_start_x [7] $ (!\ctr1|hcount [7]) ) + ( \pattern_gen1|Add59~27  ) + ( \pattern_gen1|Add59~26  ))
// \pattern_gen1|Add59~30  = CARRY(( !\pattern_gen1|heart1_start_x [7] $ (!\ctr1|hcount [7]) ) + ( \pattern_gen1|Add59~27  ) + ( \pattern_gen1|Add59~26  ))
// \pattern_gen1|Add59~31  = SHARE((\pattern_gen1|heart1_start_x [7] & \ctr1|hcount [7]))

	.dataa(!\pattern_gen1|heart1_start_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~26 ),
	.sharein(\pattern_gen1|Add59~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~29_sumout ),
	.cout(\pattern_gen1|Add59~30 ),
	.shareout(\pattern_gen1|Add59~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add59~29 .extended_lut = "off";
defparam \pattern_gen1|Add59~29 .lut_mask = 64'h00000055000055AA;
defparam \pattern_gen1|Add59~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N9
cyclonev_lcell_comb \pattern_gen1|Add58~13 (
// Equation(s):
// \pattern_gen1|Add58~13_sumout  = SUM(( \ctr1|vcount [3] ) + ( !\ctr1|vcount[4]~DUPLICATE_q  $ (\ctr1|vcount [5]) ) + ( \pattern_gen1|Add58~10  ))
// \pattern_gen1|Add58~14  = CARRY(( \ctr1|vcount [3] ) + ( !\ctr1|vcount[4]~DUPLICATE_q  $ (\ctr1|vcount [5]) ) + ( \pattern_gen1|Add58~10  ))

	.dataa(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|vcount [5]),
	.datad(!\ctr1|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add58~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add58~13_sumout ),
	.cout(\pattern_gen1|Add58~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add58~13 .extended_lut = "off";
defparam \pattern_gen1|Add58~13 .lut_mask = 64'h00005A5A000000FF;
defparam \pattern_gen1|Add58~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N45
cyclonev_lcell_comb \pattern_gen1|Add46~21 (
// Equation(s):
// \pattern_gen1|Add46~21_sumout  = SUM(( \pattern_gen1|Add58~13_sumout  ) + ( \pattern_gen1|Add59~29_sumout  ) + ( \pattern_gen1|Add46~18  ))
// \pattern_gen1|Add46~22  = CARRY(( \pattern_gen1|Add58~13_sumout  ) + ( \pattern_gen1|Add59~29_sumout  ) + ( \pattern_gen1|Add46~18  ))

	.dataa(!\pattern_gen1|Add59~29_sumout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add58~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add46~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~21_sumout ),
	.cout(\pattern_gen1|Add46~22 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~21 .extended_lut = "off";
defparam \pattern_gen1|Add46~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add46~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N45
cyclonev_lcell_comb \pattern_gen1|hr_addr[7]~10 (
// Equation(s):
// \pattern_gen1|hr_addr[7]~10_combout  = ( !\pattern_gen1|always0~51_combout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (\pattern_gen1|green~0_combout  & (\pattern_gen1|Add46~21_sumout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datab(!\pattern_gen1|green~0_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datad(!\pattern_gen1|Add46~21_sumout ),
	.datae(!\pattern_gen1|always0~51_combout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[7]~10 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[7]~10 .lut_mask = 64'h0000000000310000;
defparam \pattern_gen1|hr_addr[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \pattern_gen1|Add58~17 (
// Equation(s):
// \pattern_gen1|Add58~17_sumout  = SUM(( !\ctr1|vcount [6] $ (((!\ctr1|vcount [5] & !\ctr1|vcount[4]~DUPLICATE_q ))) ) + ( !\ctr1|vcount[4]~DUPLICATE_q  ) + ( \pattern_gen1|Add58~14  ))

	.dataa(gnd),
	.datab(!\ctr1|vcount [5]),
	.datac(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datad(!\ctr1|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add58~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add58~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add58~17 .extended_lut = "off";
defparam \pattern_gen1|Add58~17 .lut_mask = 64'h00000F0F00003FC0;
defparam \pattern_gen1|Add58~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N24
cyclonev_lcell_comb \pattern_gen1|Add59~33 (
// Equation(s):
// \pattern_gen1|Add59~33_sumout  = SUM(( !\pattern_gen1|heart1_start_x [8] $ (!\ctr1|hcount[8]~DUPLICATE_q ) ) + ( \pattern_gen1|Add59~31  ) + ( \pattern_gen1|Add59~30  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|heart1_start_x [8]),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add59~30 ),
	.sharein(\pattern_gen1|Add59~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add59~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add59~33 .extended_lut = "off";
defparam \pattern_gen1|Add59~33 .lut_mask = 64'h0000000000003C3C;
defparam \pattern_gen1|Add59~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \pattern_gen1|Add46~25 (
// Equation(s):
// \pattern_gen1|Add46~25_sumout  = SUM(( \pattern_gen1|Add58~17_sumout  ) + ( \pattern_gen1|Add59~33_sumout  ) + ( \pattern_gen1|Add46~22  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add58~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add59~33_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add46~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add46~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add46~25 .extended_lut = "off";
defparam \pattern_gen1|Add46~25 .lut_mask = 64'h0000FF0000003333;
defparam \pattern_gen1|Add46~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \pattern_gen1|hr_addr[8]~11 (
// Equation(s):
// \pattern_gen1|hr_addr[8]~11_combout  = ( \pattern_gen1|Add46~25_sumout  & ( \pattern_gen1|hr_addr[0]~2_combout  & ( (!\pattern_gen1|always0~51_combout  & (\pattern_gen1|green~0_combout  & ((!\pattern_gen1|hr_addr[0]~1_combout ) # 
// (\pattern_gen1|hr_addr[0]~0_combout )))) ) ) )

	.dataa(!\pattern_gen1|always0~51_combout ),
	.datab(!\pattern_gen1|hr_addr[0]~1_combout ),
	.datac(!\pattern_gen1|hr_addr[0]~0_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(!\pattern_gen1|Add46~25_sumout ),
	.dataf(!\pattern_gen1|hr_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|hr_addr[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|hr_addr[8]~11 .extended_lut = "off";
defparam \pattern_gen1|hr_addr[8]~11 .lut_mask = 64'h000000000000008A;
defparam \pattern_gen1|hr_addr[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\pattern_gen1|hr_addr[8]~11_combout ,\pattern_gen1|hr_addr[7]~10_combout ,\pattern_gen1|hr_addr[6]~9_combout ,\pattern_gen1|hr_addr[5]~8_combout ,\pattern_gen1|hr_addr[4]~7_combout ,\pattern_gen1|hr_addr[3]~6_combout ,\pattern_gen1|hr_addr[2]~5_combout ,
\pattern_gen1|hr_addr[1]~4_combout ,\pattern_gen1|hr_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00F7700F7700FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00F7700F2200F2200F7700FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FEE00FBB00F0000F0000F0000F0000FB";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "B00FEE00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FBB00F0000F0000F0000F0000F0000F0000FBB00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00F6600F0000F0000F0000F0000F0000F0000F0000F0000F6600FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00FFF00F6500F2100F0000F0000F0000F0000F0000F0000F0000F0000F2100F6500FFF00FFF00FFF00FFF00FFF00FFF00FEE00F9900F1000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F1100F9900FEE00FFF00FFF00FFF00FEE00FAA00F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F000";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0F0000F0000FAA00FEE00FFF00FFF00F8800F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F8800FFF00FFF00F8800F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F8800FFF00F8800F3300F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F3300F9900F0000F3300F8800F3300F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F5500FFF00F0000F0000F3300F3300F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F5500FFF00F";
defparam \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000F0000F3300F3300F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F5500FFF00F0000F0000F3300F3300F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F8800F9900F3300F0000F0000F3300FCC00F6600F0000F0000F0000F0000F0000F0000F0000F7700F7700F0000F0000F0000F5500F5500F0000F0000F6600FCC00FFF00FBB00F6600F0000F0000F0000F0000F0000F7700FCC00FCC00F7700F0000F0000F0000F0000F0000F6600FBB00FFF00FFF00FFF00FDD00F3300F3300F3300F3300F3300FFF00FFF00FFF00FEE00F3300F3300F3300F3300F3300FDD00FFF00FFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \pattern_gen1|red~8 (
// Equation(s):
// \pattern_gen1|red~8_combout  = ( \pattern_gen1|always1~5_combout  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a0 ) # (\pattern_gen1|red[5]~2_combout ) ) ) ) # ( !\pattern_gen1|always1~5_combout  & ( 
// !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|red[5]~2_combout  & (!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a0 )) # (\pattern_gen1|red[5]~2_combout  & ((!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a0 ))) ) ) )

	.dataa(!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\pattern_gen1|red[5]~2_combout ),
	.datac(!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\pattern_gen1|always1~5_combout ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~8 .extended_lut = "off";
defparam \pattern_gen1|red~8 .lut_mask = 64'hF3C0BBBB00000000;
defparam \pattern_gen1|red~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N24
cyclonev_lcell_comb \pattern_gen1|red[5]~9 (
// Equation(s):
// \pattern_gen1|red[5]~9_combout  = ( \pattern_gen1|flame_status~q  & ( \pattern_gen1|always0~28_combout  & ( !\pattern_gen1|always0~39_combout  ) ) ) # ( !\pattern_gen1|flame_status~q  & ( \pattern_gen1|always0~28_combout  & ( 
// !\pattern_gen1|always0~39_combout  ) ) ) # ( \pattern_gen1|flame_status~q  & ( !\pattern_gen1|always0~28_combout  & ( (!\pattern_gen1|LessThan19~6_combout  & (!\pattern_gen1|always0~39_combout  & (!\pattern_gen1|always0~4_combout  & 
// \pattern_gen1|always0~12_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan19~6_combout ),
	.datab(!\pattern_gen1|always0~39_combout ),
	.datac(!\pattern_gen1|always0~4_combout ),
	.datad(!\pattern_gen1|always0~12_combout ),
	.datae(!\pattern_gen1|flame_status~q ),
	.dataf(!\pattern_gen1|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red[5]~9 .extended_lut = "off";
defparam \pattern_gen1|red[5]~9 .lut_mask = 64'h00000080CCCCCCCC;
defparam \pattern_gen1|red[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N54
cyclonev_lcell_comb \pattern_gen1|flameat_addr[0]~0 (
// Equation(s):
// \pattern_gen1|flameat_addr[0]~0_combout  = ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|always0~57_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|red[5]~4_combout  & \ctr1|hcount [0]))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\ctr1|hcount [0]),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[0]~0 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[0]~0 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N39
cyclonev_lcell_comb \pattern_gen1|flameat_addr[1]~1 (
// Equation(s):
// \pattern_gen1|flameat_addr[1]~1_combout  = ( \pattern_gen1|always0~57_combout  & ( (\pattern_gen1|red[5]~4_combout  & (!\pattern_gen1|LessThan19~6_combout  & (!\ctr1|hcount [1] & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|red[5]~4_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\ctr1|hcount [1]),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[1]~1 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[1]~1 .lut_mask = 64'h0000000000400040;
defparam \pattern_gen1|flameat_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N0
cyclonev_lcell_comb \pattern_gen1|Add26~42 (
// Equation(s):
// \pattern_gen1|Add26~42_cout  = CARRY(( \ctr1|hcount [0] ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add26~43  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pattern_gen1|Add26~42_cout ),
	.shareout(\pattern_gen1|Add26~43 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~42 .extended_lut = "off";
defparam \pattern_gen1|Add26~42 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pattern_gen1|Add26~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N3
cyclonev_lcell_comb \pattern_gen1|Add26~18 (
// Equation(s):
// \pattern_gen1|Add26~18_cout  = CARRY(( \ctr1|hcount [1] ) + ( \pattern_gen1|Add26~43  ) + ( \pattern_gen1|Add26~42_cout  ))
// \pattern_gen1|Add26~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~42_cout ),
	.sharein(\pattern_gen1|Add26~43 ),
	.combout(),
	.sumout(),
	.cout(\pattern_gen1|Add26~18_cout ),
	.shareout(\pattern_gen1|Add26~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~18 .extended_lut = "off";
defparam \pattern_gen1|Add26~18 .lut_mask = 64'h0000000000000F0F;
defparam \pattern_gen1|Add26~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N6
cyclonev_lcell_comb \pattern_gen1|Add26~1 (
// Equation(s):
// \pattern_gen1|Add26~1_sumout  = SUM(( !\ctr1|hcount [2] $ (\pattern_gen1|flameat_start_x [2]) ) + ( \pattern_gen1|Add26~19  ) + ( \pattern_gen1|Add26~18_cout  ))
// \pattern_gen1|Add26~2  = CARRY(( !\ctr1|hcount [2] $ (\pattern_gen1|flameat_start_x [2]) ) + ( \pattern_gen1|Add26~19  ) + ( \pattern_gen1|Add26~18_cout  ))
// \pattern_gen1|Add26~3  = SHARE((\ctr1|hcount [2] & !\pattern_gen1|flameat_start_x [2]))

	.dataa(!\ctr1|hcount [2]),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~18_cout ),
	.sharein(\pattern_gen1|Add26~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~1_sumout ),
	.cout(\pattern_gen1|Add26~2 ),
	.shareout(\pattern_gen1|Add26~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~1 .extended_lut = "off";
defparam \pattern_gen1|Add26~1 .lut_mask = 64'h000050500000A5A5;
defparam \pattern_gen1|Add26~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N45
cyclonev_lcell_comb \pattern_gen1|flameat_addr[2]~2 (
// Equation(s):
// \pattern_gen1|flameat_addr[2]~2_combout  = ( \pattern_gen1|red[5]~4_combout  & ( (\pattern_gen1|always0~57_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|Add26~1_sumout  & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|Add26~1_sumout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|red[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[2]~2 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[2]~2 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N34
dffeas \pattern_gen1|flameat_start_x[3]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Add77~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\pattern_gen1|cur_state.STATIC~q ),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N9
cyclonev_lcell_comb \pattern_gen1|Add26~5 (
// Equation(s):
// \pattern_gen1|Add26~5_sumout  = SUM(( !\pattern_gen1|flameat_start_x[3]~DUPLICATE_q  $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add26~3  ) + ( \pattern_gen1|Add26~2  ))
// \pattern_gen1|Add26~6  = CARRY(( !\pattern_gen1|flameat_start_x[3]~DUPLICATE_q  $ (\ctr1|hcount [3]) ) + ( \pattern_gen1|Add26~3  ) + ( \pattern_gen1|Add26~2  ))
// \pattern_gen1|Add26~7  = SHARE((!\pattern_gen1|flameat_start_x[3]~DUPLICATE_q  & \ctr1|hcount [3]))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_x[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ctr1|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~2 ),
	.sharein(\pattern_gen1|Add26~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~5_sumout ),
	.cout(\pattern_gen1|Add26~6 ),
	.shareout(\pattern_gen1|Add26~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~5 .extended_lut = "off";
defparam \pattern_gen1|Add26~5 .lut_mask = 64'h000000CC0000CC33;
defparam \pattern_gen1|Add26~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N18
cyclonev_lcell_comb \pattern_gen1|flameat_addr[3]~3 (
// Equation(s):
// \pattern_gen1|flameat_addr[3]~3_combout  = ( \pattern_gen1|Add26~5_sumout  & ( (\pattern_gen1|green~0_combout  & (\pattern_gen1|always0~57_combout  & (\pattern_gen1|red[5]~4_combout  & !\pattern_gen1|LessThan19~6_combout ))) ) )

	.dataa(!\pattern_gen1|green~0_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|LessThan19~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[3]~3 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[3]~3 .lut_mask = 64'h0000000001000100;
defparam \pattern_gen1|flameat_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N38
dffeas \pattern_gen1|flameat_start_x[4]~DUPLICATE (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pattern_gen1|flameat_start_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|flameat_start_x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|flameat_start_x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pattern_gen1|flameat_start_x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N12
cyclonev_lcell_comb \pattern_gen1|Add26~9 (
// Equation(s):
// \pattern_gen1|Add26~9_sumout  = SUM(( !\ctr1|hcount [4] $ (!\pattern_gen1|flameat_start_x[4]~DUPLICATE_q ) ) + ( \pattern_gen1|Add26~7  ) + ( \pattern_gen1|Add26~6  ))
// \pattern_gen1|Add26~10  = CARRY(( !\ctr1|hcount [4] $ (!\pattern_gen1|flameat_start_x[4]~DUPLICATE_q ) ) + ( \pattern_gen1|Add26~7  ) + ( \pattern_gen1|Add26~6  ))
// \pattern_gen1|Add26~11  = SHARE((\ctr1|hcount [4] & \pattern_gen1|flameat_start_x[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\ctr1|hcount [4]),
	.datac(!\pattern_gen1|flameat_start_x[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~6 ),
	.sharein(\pattern_gen1|Add26~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~9_sumout ),
	.cout(\pattern_gen1|Add26~10 ),
	.shareout(\pattern_gen1|Add26~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~9 .extended_lut = "off";
defparam \pattern_gen1|Add26~9 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add26~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N36
cyclonev_lcell_comb \pattern_gen1|flameat_addr[4]~4 (
// Equation(s):
// \pattern_gen1|flameat_addr[4]~4_combout  = ( \pattern_gen1|Add26~9_sumout  & ( (\pattern_gen1|red[5]~4_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|always0~57_combout  & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|red[5]~4_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|always0~57_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add26~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[4]~4 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[4]~4 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N15
cyclonev_lcell_comb \pattern_gen1|Add26~13 (
// Equation(s):
// \pattern_gen1|Add26~13_sumout  = SUM(( !\pattern_gen1|flameat_start_x [5] $ (\ctr1|hcount [5]) ) + ( \pattern_gen1|Add26~11  ) + ( \pattern_gen1|Add26~10  ))
// \pattern_gen1|Add26~14  = CARRY(( !\pattern_gen1|flameat_start_x [5] $ (\ctr1|hcount [5]) ) + ( \pattern_gen1|Add26~11  ) + ( \pattern_gen1|Add26~10  ))
// \pattern_gen1|Add26~15  = SHARE((!\pattern_gen1|flameat_start_x [5] & \ctr1|hcount [5]))

	.dataa(!\pattern_gen1|flameat_start_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~10 ),
	.sharein(\pattern_gen1|Add26~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~13_sumout ),
	.cout(\pattern_gen1|Add26~14 ),
	.shareout(\pattern_gen1|Add26~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~13 .extended_lut = "off";
defparam \pattern_gen1|Add26~13 .lut_mask = 64'h000000AA0000AA55;
defparam \pattern_gen1|Add26~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N21
cyclonev_lcell_comb \pattern_gen1|flameat_addr[5]~5 (
// Equation(s):
// \pattern_gen1|flameat_addr[5]~5_combout  = ( \pattern_gen1|red[5]~4_combout  & ( (\pattern_gen1|green~0_combout  & (\pattern_gen1|always0~57_combout  & (!\pattern_gen1|LessThan19~6_combout  & \pattern_gen1|Add26~13_sumout ))) ) )

	.dataa(!\pattern_gen1|green~0_combout ),
	.datab(!\pattern_gen1|always0~57_combout ),
	.datac(!\pattern_gen1|LessThan19~6_combout ),
	.datad(!\pattern_gen1|Add26~13_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|red[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[5]~5 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[5]~5 .lut_mask = 64'h0000000000100010;
defparam \pattern_gen1|flameat_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N18
cyclonev_lcell_comb \pattern_gen1|Add26~21 (
// Equation(s):
// \pattern_gen1|Add26~21_sumout  = SUM(( !\pattern_gen1|flameat_start_x [6] $ (!\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add26~15  ) + ( \pattern_gen1|Add26~14  ))
// \pattern_gen1|Add26~22  = CARRY(( !\pattern_gen1|flameat_start_x [6] $ (!\ctr1|hcount[6]~DUPLICATE_q ) ) + ( \pattern_gen1|Add26~15  ) + ( \pattern_gen1|Add26~14  ))
// \pattern_gen1|Add26~23  = SHARE((\pattern_gen1|flameat_start_x [6] & \ctr1|hcount[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_x [6]),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~14 ),
	.sharein(\pattern_gen1|Add26~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~21_sumout ),
	.cout(\pattern_gen1|Add26~22 ),
	.shareout(\pattern_gen1|Add26~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~21 .extended_lut = "off";
defparam \pattern_gen1|Add26~21 .lut_mask = 64'h0000030300003C3C;
defparam \pattern_gen1|Add26~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N30
cyclonev_lcell_comb \pattern_gen1|Add27~1 (
// Equation(s):
// \pattern_gen1|Add27~1_sumout  = SUM(( \ctr1|vcount[0]~DUPLICATE_q  ) + ( \pattern_gen1|Add26~21_sumout  ) + ( !VCC ))
// \pattern_gen1|Add27~2  = CARRY(( \ctr1|vcount[0]~DUPLICATE_q  ) + ( \pattern_gen1|Add26~21_sumout  ) + ( !VCC ))

	.dataa(!\pattern_gen1|Add26~21_sumout ),
	.datab(gnd),
	.datac(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add27~1_sumout ),
	.cout(\pattern_gen1|Add27~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add27~1 .extended_lut = "off";
defparam \pattern_gen1|Add27~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N30
cyclonev_lcell_comb \pattern_gen1|flameat_addr[6]~6 (
// Equation(s):
// \pattern_gen1|flameat_addr[6]~6_combout  = ( \pattern_gen1|Add27~1_sumout  & ( (\pattern_gen1|always0~57_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|red[5]~4_combout  & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add27~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[6]~6 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[6]~6 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N21
cyclonev_lcell_comb \pattern_gen1|Add26~25 (
// Equation(s):
// \pattern_gen1|Add26~25_sumout  = SUM(( !\ctr1|hcount [7] $ (!\pattern_gen1|flameat_start_x [7]) ) + ( \pattern_gen1|Add26~23  ) + ( \pattern_gen1|Add26~22  ))
// \pattern_gen1|Add26~26  = CARRY(( !\ctr1|hcount [7] $ (!\pattern_gen1|flameat_start_x [7]) ) + ( \pattern_gen1|Add26~23  ) + ( \pattern_gen1|Add26~22  ))
// \pattern_gen1|Add26~27  = SHARE((\ctr1|hcount [7] & \pattern_gen1|flameat_start_x [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [7]),
	.datad(!\pattern_gen1|flameat_start_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~22 ),
	.sharein(\pattern_gen1|Add26~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~25_sumout ),
	.cout(\pattern_gen1|Add26~26 ),
	.shareout(\pattern_gen1|Add26~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~25 .extended_lut = "off";
defparam \pattern_gen1|Add26~25 .lut_mask = 64'h0000000F00000FF0;
defparam \pattern_gen1|Add26~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N33
cyclonev_lcell_comb \pattern_gen1|Add27~5 (
// Equation(s):
// \pattern_gen1|Add27~5_sumout  = SUM(( \ctr1|vcount [1] ) + ( \pattern_gen1|Add26~25_sumout  ) + ( \pattern_gen1|Add27~2  ))
// \pattern_gen1|Add27~6  = CARRY(( \ctr1|vcount [1] ) + ( \pattern_gen1|Add26~25_sumout  ) + ( \pattern_gen1|Add27~2  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add26~25_sumout ),
	.datac(!\ctr1|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add27~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add27~5_sumout ),
	.cout(\pattern_gen1|Add27~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add27~5 .extended_lut = "off";
defparam \pattern_gen1|Add27~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pattern_gen1|Add27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N42
cyclonev_lcell_comb \pattern_gen1|flameat_addr[7]~7 (
// Equation(s):
// \pattern_gen1|flameat_addr[7]~7_combout  = ( \pattern_gen1|green~0_combout  & ( (\pattern_gen1|always0~57_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|red[5]~4_combout  & \pattern_gen1|Add27~5_sumout ))) ) )

	.dataa(!\pattern_gen1|always0~57_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|Add27~5_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[7]~7 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[7]~7 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N24
cyclonev_lcell_comb \pattern_gen1|Add26~29 (
// Equation(s):
// \pattern_gen1|Add26~29_sumout  = SUM(( !\pattern_gen1|flameat_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q ) ) + ( \pattern_gen1|Add26~27  ) + ( \pattern_gen1|Add26~26  ))
// \pattern_gen1|Add26~30  = CARRY(( !\pattern_gen1|flameat_start_x [8] $ (\ctr1|hcount[8]~DUPLICATE_q ) ) + ( \pattern_gen1|Add26~27  ) + ( \pattern_gen1|Add26~26  ))
// \pattern_gen1|Add26~31  = SHARE((!\pattern_gen1|flameat_start_x [8] & \ctr1|hcount[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\pattern_gen1|flameat_start_x [8]),
	.datac(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~26 ),
	.sharein(\pattern_gen1|Add26~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~29_sumout ),
	.cout(\pattern_gen1|Add26~30 ),
	.shareout(\pattern_gen1|Add26~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~29 .extended_lut = "off";
defparam \pattern_gen1|Add26~29 .lut_mask = 64'h00000C0C0000C3C3;
defparam \pattern_gen1|Add26~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N0
cyclonev_lcell_comb \pattern_gen1|Add25~1 (
// Equation(s):
// \pattern_gen1|Add25~1_sumout  = SUM(( !\ctr1|vcount[2]~DUPLICATE_q  $ (\pattern_gen1|flameat_start_y [2]) ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add25~2  = CARRY(( !\ctr1|vcount[2]~DUPLICATE_q  $ (\pattern_gen1|flameat_start_y [2]) ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add25~3  = SHARE((\pattern_gen1|flameat_start_y [2]) # (\ctr1|vcount[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datac(!\pattern_gen1|flameat_start_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add25~1_sumout ),
	.cout(\pattern_gen1|Add25~2 ),
	.shareout(\pattern_gen1|Add25~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add25~1 .extended_lut = "off";
defparam \pattern_gen1|Add25~1 .lut_mask = 64'h00003F3F0000C3C3;
defparam \pattern_gen1|Add25~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N36
cyclonev_lcell_comb \pattern_gen1|Add27~9 (
// Equation(s):
// \pattern_gen1|Add27~9_sumout  = SUM(( \pattern_gen1|Add25~1_sumout  ) + ( \pattern_gen1|Add26~29_sumout  ) + ( \pattern_gen1|Add27~6  ))
// \pattern_gen1|Add27~10  = CARRY(( \pattern_gen1|Add25~1_sumout  ) + ( \pattern_gen1|Add26~29_sumout  ) + ( \pattern_gen1|Add27~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add26~29_sumout ),
	.datad(!\pattern_gen1|Add25~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add27~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add27~9_sumout ),
	.cout(\pattern_gen1|Add27~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add27~9 .extended_lut = "off";
defparam \pattern_gen1|Add27~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \pattern_gen1|Add27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N15
cyclonev_lcell_comb \pattern_gen1|flameat_addr[8]~8 (
// Equation(s):
// \pattern_gen1|flameat_addr[8]~8_combout  = ( \pattern_gen1|green~0_combout  & ( \pattern_gen1|Add27~9_sumout  & ( (\pattern_gen1|red[5]~4_combout  & (!\pattern_gen1|LessThan19~6_combout  & \pattern_gen1|always0~57_combout )) ) ) )

	.dataa(!\pattern_gen1|red[5]~4_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|always0~57_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\pattern_gen1|Add27~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[8]~8 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[8]~8 .lut_mask = 64'h0000000000000404;
defparam \pattern_gen1|flameat_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N3
cyclonev_lcell_comb \pattern_gen1|Add25~5 (
// Equation(s):
// \pattern_gen1|Add25~5_sumout  = SUM(( !\ctr1|vcount [3] $ (\pattern_gen1|flameat_start_y [3]) ) + ( \pattern_gen1|Add25~3  ) + ( \pattern_gen1|Add25~2  ))
// \pattern_gen1|Add25~6  = CARRY(( !\ctr1|vcount [3] $ (\pattern_gen1|flameat_start_y [3]) ) + ( \pattern_gen1|Add25~3  ) + ( \pattern_gen1|Add25~2  ))
// \pattern_gen1|Add25~7  = SHARE((\ctr1|vcount [3] & !\pattern_gen1|flameat_start_y [3]))

	.dataa(!\ctr1|vcount [3]),
	.datab(gnd),
	.datac(!\pattern_gen1|flameat_start_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add25~2 ),
	.sharein(\pattern_gen1|Add25~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add25~5_sumout ),
	.cout(\pattern_gen1|Add25~6 ),
	.shareout(\pattern_gen1|Add25~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add25~5 .extended_lut = "off";
defparam \pattern_gen1|Add25~5 .lut_mask = 64'h000050500000A5A5;
defparam \pattern_gen1|Add25~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N27
cyclonev_lcell_comb \pattern_gen1|Add26~33 (
// Equation(s):
// \pattern_gen1|Add26~33_sumout  = SUM(( !\pattern_gen1|flameat_start_x [9] $ (\ctr1|hcount [9]) ) + ( \pattern_gen1|Add26~31  ) + ( \pattern_gen1|Add26~30  ))
// \pattern_gen1|Add26~34  = CARRY(( !\pattern_gen1|flameat_start_x [9] $ (\ctr1|hcount [9]) ) + ( \pattern_gen1|Add26~31  ) + ( \pattern_gen1|Add26~30  ))
// \pattern_gen1|Add26~35  = SHARE((!\pattern_gen1|flameat_start_x [9] & \ctr1|hcount [9]))

	.dataa(!\pattern_gen1|flameat_start_x [9]),
	.datab(gnd),
	.datac(!\ctr1|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~30 ),
	.sharein(\pattern_gen1|Add26~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~33_sumout ),
	.cout(\pattern_gen1|Add26~34 ),
	.shareout(\pattern_gen1|Add26~35 ));
// synopsys translate_off
defparam \pattern_gen1|Add26~33 .extended_lut = "off";
defparam \pattern_gen1|Add26~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \pattern_gen1|Add26~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N39
cyclonev_lcell_comb \pattern_gen1|Add27~13 (
// Equation(s):
// \pattern_gen1|Add27~13_sumout  = SUM(( \pattern_gen1|Add25~5_sumout  ) + ( \pattern_gen1|Add26~33_sumout  ) + ( \pattern_gen1|Add27~10  ))
// \pattern_gen1|Add27~14  = CARRY(( \pattern_gen1|Add25~5_sumout  ) + ( \pattern_gen1|Add26~33_sumout  ) + ( \pattern_gen1|Add27~10  ))

	.dataa(!\pattern_gen1|Add25~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add26~33_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add27~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add27~13_sumout ),
	.cout(\pattern_gen1|Add27~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add27~13 .extended_lut = "off";
defparam \pattern_gen1|Add27~13 .lut_mask = 64'h0000FF0000005555;
defparam \pattern_gen1|Add27~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y71_N30
cyclonev_lcell_comb \pattern_gen1|flameat_addr[9]~9 (
// Equation(s):
// \pattern_gen1|flameat_addr[9]~9_combout  = ( \pattern_gen1|green~0_combout  & ( \pattern_gen1|Add27~13_sumout  & ( (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|red[5]~4_combout  & \pattern_gen1|always0~57_combout )) ) ) )

	.dataa(!\pattern_gen1|LessThan19~6_combout ),
	.datab(!\pattern_gen1|red[5]~4_combout ),
	.datac(!\pattern_gen1|always0~57_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|green~0_combout ),
	.dataf(!\pattern_gen1|Add27~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[9]~9 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[9]~9 .lut_mask = 64'h0000000000000202;
defparam \pattern_gen1|flameat_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N30
cyclonev_lcell_comb \pattern_gen1|Add26~37 (
// Equation(s):
// \pattern_gen1|Add26~37_sumout  = SUM(( VCC ) + ( \pattern_gen1|Add26~35  ) + ( \pattern_gen1|Add26~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add26~34 ),
	.sharein(\pattern_gen1|Add26~35 ),
	.combout(),
	.sumout(\pattern_gen1|Add26~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add26~37 .extended_lut = "off";
defparam \pattern_gen1|Add26~37 .lut_mask = 64'h000000000000FFFF;
defparam \pattern_gen1|Add26~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N6
cyclonev_lcell_comb \pattern_gen1|Add25~9 (
// Equation(s):
// \pattern_gen1|Add25~9_sumout  = SUM(( !\ctr1|vcount[4]~DUPLICATE_q  $ (\pattern_gen1|flameat_start_y [4]) ) + ( \pattern_gen1|Add25~7  ) + ( \pattern_gen1|Add25~6  ))
// \pattern_gen1|Add25~10  = CARRY(( !\ctr1|vcount[4]~DUPLICATE_q  $ (\pattern_gen1|flameat_start_y [4]) ) + ( \pattern_gen1|Add25~7  ) + ( \pattern_gen1|Add25~6  ))
// \pattern_gen1|Add25~11  = SHARE((\ctr1|vcount[4]~DUPLICATE_q  & !\pattern_gen1|flameat_start_y [4]))

	.dataa(gnd),
	.datab(!\ctr1|vcount[4]~DUPLICATE_q ),
	.datac(!\pattern_gen1|flameat_start_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add25~6 ),
	.sharein(\pattern_gen1|Add25~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add25~9_sumout ),
	.cout(\pattern_gen1|Add25~10 ),
	.shareout(\pattern_gen1|Add25~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add25~9 .extended_lut = "off";
defparam \pattern_gen1|Add25~9 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add25~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N42
cyclonev_lcell_comb \pattern_gen1|Add27~17 (
// Equation(s):
// \pattern_gen1|Add27~17_sumout  = SUM(( \pattern_gen1|Add26~37_sumout  ) + ( \pattern_gen1|Add25~9_sumout  ) + ( \pattern_gen1|Add27~14  ))
// \pattern_gen1|Add27~18  = CARRY(( \pattern_gen1|Add26~37_sumout  ) + ( \pattern_gen1|Add25~9_sumout  ) + ( \pattern_gen1|Add27~14  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add26~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add25~9_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add27~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add27~17_sumout ),
	.cout(\pattern_gen1|Add27~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add27~17 .extended_lut = "off";
defparam \pattern_gen1|Add27~17 .lut_mask = 64'h0000FF0000003333;
defparam \pattern_gen1|Add27~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N24
cyclonev_lcell_comb \pattern_gen1|flameat_addr[10]~10 (
// Equation(s):
// \pattern_gen1|flameat_addr[10]~10_combout  = ( \pattern_gen1|Add27~17_sumout  & ( (\pattern_gen1|red[5]~4_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|always0~57_combout  & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|red[5]~4_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|always0~57_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add27~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[10]~10 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[10]~10 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N9
cyclonev_lcell_comb \pattern_gen1|Add25~13 (
// Equation(s):
// \pattern_gen1|Add25~13_sumout  = SUM(( !\pattern_gen1|flameat_start_y [5] $ (\ctr1|vcount [5]) ) + ( \pattern_gen1|Add25~11  ) + ( \pattern_gen1|Add25~10  ))

	.dataa(!\pattern_gen1|flameat_start_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr1|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add25~10 ),
	.sharein(\pattern_gen1|Add25~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add25~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add25~13 .extended_lut = "off";
defparam \pattern_gen1|Add25~13 .lut_mask = 64'h000000000000AA55;
defparam \pattern_gen1|Add25~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N45
cyclonev_lcell_comb \pattern_gen1|Add27~21 (
// Equation(s):
// \pattern_gen1|Add27~21_sumout  = SUM(( \pattern_gen1|Add26~37_sumout  ) + ( \pattern_gen1|Add25~13_sumout  ) + ( \pattern_gen1|Add27~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add26~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add25~13_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add27~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add27~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add27~21 .extended_lut = "off";
defparam \pattern_gen1|Add27~21 .lut_mask = 64'h0000FF0000003333;
defparam \pattern_gen1|Add27~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N27
cyclonev_lcell_comb \pattern_gen1|flameat_addr[11]~11 (
// Equation(s):
// \pattern_gen1|flameat_addr[11]~11_combout  = ( \pattern_gen1|Add27~21_sumout  & ( (\pattern_gen1|red[5]~4_combout  & (!\pattern_gen1|LessThan19~6_combout  & (\pattern_gen1|always0~57_combout  & \pattern_gen1|green~0_combout ))) ) )

	.dataa(!\pattern_gen1|red[5]~4_combout ),
	.datab(!\pattern_gen1|LessThan19~6_combout ),
	.datac(!\pattern_gen1|always0~57_combout ),
	.datad(!\pattern_gen1|green~0_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add27~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|flameat_addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|flameat_addr[11]~11 .extended_lut = "off";
defparam \pattern_gen1|flameat_addr[11]~11 .lut_mask = 64'h0000000000040004;
defparam \pattern_gen1|flameat_addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|flameat_addr[11]~11_combout ,\pattern_gen1|flameat_addr[10]~10_combout ,\pattern_gen1|flameat_addr[9]~9_combout ,\pattern_gen1|flameat_addr[8]~8_combout ,\pattern_gen1|flameat_addr[7]~7_combout ,\pattern_gen1|flameat_addr[6]~6_combout ,
\pattern_gen1|flameat_addr[5]~5_combout ,\pattern_gen1|flameat_addr[4]~4_combout ,\pattern_gen1|flameat_addr[3]~3_combout ,\pattern_gen1|flameat_addr[2]~2_combout ,\pattern_gen1|flameat_addr[1]~1_combout ,\pattern_gen1|flameat_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC00FFFFFFFFFFFFFFFFFFFFF03FFFF3FFFCFFFFFFF3FFCFFFFFFFFFFFFC3FCFFFFFFFCFFFF3FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFF3003CFFFFFFFFCFFFFCFFFFFFC0FFFFFFFFFFFFFFFFF0FFFFFFFC30F0CCFFFFFF557FCFFFFF010FFFFFFD5543FFFFFFD6AA5FFFFFF156A3FFFFFB1934FFFFFF680E97FFFFDBF12D3FFBEC851DFFFFFDC4B739FFFFDC9FC3BFF";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FE3BBB1FFFFFE2BBE2E3FFF2FB7F2EFCFE5FFEAFFFFFE2FBF9DFCFF6F7FB537FF2BFFF37FFFFEBFFFFD7CFFBBBFEF87F317FFFDBFFFFEFFFFC9FC3F8BFFFFFFFFD7FFFDBFFFFDBFEFDFCCFFC6FFFF6FF0E2FFB4BFFFFDBFFFE8FFFFBFCBEBF73FDE6FECBFFFFDAFFFED7FFF67D7C7B73FDD7FDBBFFFF5C1BFA93FFFE37FFE773FDEC7F7FFFFFDD613E5FFFFD3D3FAE7FFC8566F7FFFF56B32C5FFFFDA1C752FFF1C033EFFFFFC5EFE67FFFF1F0B7CEFFF08C8DA7FFFFFAE0D7FFFFC1CF70F9FFF0AF4A63FFFFC1A08FFFFFC1B78AE5FF336F3B03FFFFF5E377FFFFFD995ED4FFFFF3BB3FFFFF03F5E7CFFFF1FBF0F7FF3FCDFE03FFFFD1BDEFFFFCF13F58ACC3";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFD9655FFFFFDEEFEBCFFCFD7E5DD70FCF59515FFFFF09B955FFFFFDAFEAE9FD3CD9510FFFFFF47B95FFFFF115D7A73FDF05410FFFFFCE1D54F3FFF159B9E753FCF93DFFFFFFC17B17CFFFFFDD7D3F3FCFF1FDFFFFFFFFF7DF3CFFFFC3CDC43C3CF3FCCFFFFFCCCFFF3CFFFFF7FFC33FFF33CFCFFFFFFFFF3CF3FFFCCFCFF330FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N6
cyclonev_lcell_comb \pattern_gen1|rr_addr[1]~0 (
// Equation(s):
// \pattern_gen1|rr_addr[1]~0_combout  = ( !\pattern_gen1|always0~1_combout  & ( \pattern_gen1|always0~28_combout  & ( (!\pattern_gen1|always0~39_combout  & (((!\pattern_gen1|always0~49_combout ) # (\pattern_gen1|LessThan5~6_combout )) # 
// (\pattern_gen1|LessThan7~6_combout ))) ) ) )

	.dataa(!\pattern_gen1|LessThan7~6_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|always0~49_combout ),
	.datad(!\pattern_gen1|always0~39_combout ),
	.datae(!\pattern_gen1|always0~1_combout ),
	.dataf(!\pattern_gen1|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[1]~0 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[1]~0 .lut_mask = 64'h00000000F7000000;
defparam \pattern_gen1|rr_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N0
cyclonev_lcell_comb \pattern_gen1|Add20~42 (
// Equation(s):
// \pattern_gen1|Add20~42_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \pattern_gen1|Add20~43  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pattern_gen1|Add20~42_cout ),
	.shareout(\pattern_gen1|Add20~43 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~42 .extended_lut = "off";
defparam \pattern_gen1|Add20~42 .lut_mask = 64'h0000FFFF00000000;
defparam \pattern_gen1|Add20~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N3
cyclonev_lcell_comb \pattern_gen1|Add20~1 (
// Equation(s):
// \pattern_gen1|Add20~1_sumout  = SUM(( !\ctr1|hcount [0] ) + ( \pattern_gen1|Add20~43  ) + ( \pattern_gen1|Add20~42_cout  ))
// \pattern_gen1|Add20~2  = CARRY(( !\ctr1|hcount [0] ) + ( \pattern_gen1|Add20~43  ) + ( \pattern_gen1|Add20~42_cout  ))
// \pattern_gen1|Add20~3  = SHARE(\ctr1|hcount [0])

	.dataa(!\ctr1|hcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~42_cout ),
	.sharein(\pattern_gen1|Add20~43 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~1_sumout ),
	.cout(\pattern_gen1|Add20~2 ),
	.shareout(\pattern_gen1|Add20~3 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~1 .extended_lut = "off";
defparam \pattern_gen1|Add20~1 .lut_mask = 64'h000055550000AAAA;
defparam \pattern_gen1|Add20~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N30
cyclonev_lcell_comb \pattern_gen1|rr_addr[0]~1 (
// Equation(s):
// \pattern_gen1|rr_addr[0]~1_combout  = ( \pattern_gen1|Add20~1_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[0]~1 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[0]~1 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|rr_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N6
cyclonev_lcell_comb \pattern_gen1|Add20~5 (
// Equation(s):
// \pattern_gen1|Add20~5_sumout  = SUM(( !\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  $ (\ctr1|hcount [1]) ) + ( \pattern_gen1|Add20~3  ) + ( \pattern_gen1|Add20~2  ))
// \pattern_gen1|Add20~6  = CARRY(( !\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  $ (\ctr1|hcount [1]) ) + ( \pattern_gen1|Add20~3  ) + ( \pattern_gen1|Add20~2  ))
// \pattern_gen1|Add20~7  = SHARE((!\pattern_gen1|tackle_start_x[1]~DUPLICATE_q  & \ctr1|hcount [1]))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x[1]~DUPLICATE_q ),
	.datac(!\ctr1|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~2 ),
	.sharein(\pattern_gen1|Add20~3 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~5_sumout ),
	.cout(\pattern_gen1|Add20~6 ),
	.shareout(\pattern_gen1|Add20~7 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~5 .extended_lut = "off";
defparam \pattern_gen1|Add20~5 .lut_mask = 64'h00000C0C0000C3C3;
defparam \pattern_gen1|Add20~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N39
cyclonev_lcell_comb \pattern_gen1|rr_addr[1]~2 (
// Equation(s):
// \pattern_gen1|rr_addr[1]~2_combout  = ( \pattern_gen1|Add20~5_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[1]~2 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[1]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \pattern_gen1|rr_addr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N9
cyclonev_lcell_comb \pattern_gen1|Add20~9 (
// Equation(s):
// \pattern_gen1|Add20~9_sumout  = SUM(( !\ctr1|hcount [2] $ (\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ) ) + ( \pattern_gen1|Add20~7  ) + ( \pattern_gen1|Add20~6  ))
// \pattern_gen1|Add20~10  = CARRY(( !\ctr1|hcount [2] $ (\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ) ) + ( \pattern_gen1|Add20~7  ) + ( \pattern_gen1|Add20~6  ))
// \pattern_gen1|Add20~11  = SHARE((\ctr1|hcount [2] & !\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr1|hcount [2]),
	.datad(!\pattern_gen1|tackle_start_x[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~6 ),
	.sharein(\pattern_gen1|Add20~7 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~9_sumout ),
	.cout(\pattern_gen1|Add20~10 ),
	.shareout(\pattern_gen1|Add20~11 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~9 .extended_lut = "off";
defparam \pattern_gen1|Add20~9 .lut_mask = 64'h00000F000000F00F;
defparam \pattern_gen1|Add20~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N36
cyclonev_lcell_comb \pattern_gen1|rr_addr[2]~3 (
// Equation(s):
// \pattern_gen1|rr_addr[2]~3_combout  = ( \pattern_gen1|Add20~9_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[2]~3 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[2]~3 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|rr_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N12
cyclonev_lcell_comb \pattern_gen1|Add20~13 (
// Equation(s):
// \pattern_gen1|Add20~13_sumout  = SUM(( !\ctr1|hcount [3] $ (\pattern_gen1|tackle_start_x [3]) ) + ( \pattern_gen1|Add20~11  ) + ( \pattern_gen1|Add20~10  ))
// \pattern_gen1|Add20~14  = CARRY(( !\ctr1|hcount [3] $ (\pattern_gen1|tackle_start_x [3]) ) + ( \pattern_gen1|Add20~11  ) + ( \pattern_gen1|Add20~10  ))
// \pattern_gen1|Add20~15  = SHARE((\ctr1|hcount [3] & !\pattern_gen1|tackle_start_x [3]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [3]),
	.datac(!\pattern_gen1|tackle_start_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~10 ),
	.sharein(\pattern_gen1|Add20~11 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~13_sumout ),
	.cout(\pattern_gen1|Add20~14 ),
	.shareout(\pattern_gen1|Add20~15 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~13 .extended_lut = "off";
defparam \pattern_gen1|Add20~13 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add20~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N39
cyclonev_lcell_comb \pattern_gen1|rr_addr[3]~4 (
// Equation(s):
// \pattern_gen1|rr_addr[3]~4_combout  = ( \pattern_gen1|Add20~13_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[3]~4 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[3]~4 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|rr_addr[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N15
cyclonev_lcell_comb \pattern_gen1|Add20~17 (
// Equation(s):
// \pattern_gen1|Add20~17_sumout  = SUM(( !\ctr1|hcount [4] $ (!\pattern_gen1|tackle_start_x [4]) ) + ( \pattern_gen1|Add20~15  ) + ( \pattern_gen1|Add20~14  ))
// \pattern_gen1|Add20~18  = CARRY(( !\ctr1|hcount [4] $ (!\pattern_gen1|tackle_start_x [4]) ) + ( \pattern_gen1|Add20~15  ) + ( \pattern_gen1|Add20~14  ))
// \pattern_gen1|Add20~19  = SHARE((\ctr1|hcount [4] & \pattern_gen1|tackle_start_x [4]))

	.dataa(!\ctr1|hcount [4]),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~14 ),
	.sharein(\pattern_gen1|Add20~15 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~17_sumout ),
	.cout(\pattern_gen1|Add20~18 ),
	.shareout(\pattern_gen1|Add20~19 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~17 .extended_lut = "off";
defparam \pattern_gen1|Add20~17 .lut_mask = 64'h0000050500005A5A;
defparam \pattern_gen1|Add20~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N42
cyclonev_lcell_comb \pattern_gen1|rr_addr[4]~5 (
// Equation(s):
// \pattern_gen1|rr_addr[4]~5_combout  = ( \pattern_gen1|Add20~17_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[4]~5 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[4]~5 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|rr_addr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N18
cyclonev_lcell_comb \pattern_gen1|Add20~21 (
// Equation(s):
// \pattern_gen1|Add20~21_sumout  = SUM(( !\ctr1|hcount [5] $ (\pattern_gen1|tackle_start_x [5]) ) + ( \pattern_gen1|Add20~19  ) + ( \pattern_gen1|Add20~18  ))
// \pattern_gen1|Add20~22  = CARRY(( !\ctr1|hcount [5] $ (\pattern_gen1|tackle_start_x [5]) ) + ( \pattern_gen1|Add20~19  ) + ( \pattern_gen1|Add20~18  ))
// \pattern_gen1|Add20~23  = SHARE((\ctr1|hcount [5] & !\pattern_gen1|tackle_start_x [5]))

	.dataa(gnd),
	.datab(!\ctr1|hcount [5]),
	.datac(!\pattern_gen1|tackle_start_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~18 ),
	.sharein(\pattern_gen1|Add20~19 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~21_sumout ),
	.cout(\pattern_gen1|Add20~22 ),
	.shareout(\pattern_gen1|Add20~23 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~21 .extended_lut = "off";
defparam \pattern_gen1|Add20~21 .lut_mask = 64'h000030300000C3C3;
defparam \pattern_gen1|Add20~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N45
cyclonev_lcell_comb \pattern_gen1|rr_addr[5]~6 (
// Equation(s):
// \pattern_gen1|rr_addr[5]~6_combout  = ( \pattern_gen1|Add20~21_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[5]~6 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[5]~6 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|rr_addr[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N21
cyclonev_lcell_comb \pattern_gen1|Add20~25 (
// Equation(s):
// \pattern_gen1|Add20~25_sumout  = SUM(( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\ctr1|hcount[6]~DUPLICATE_q  $ (!\pattern_gen1|tackle_start_x [6])) ) + ( \pattern_gen1|Add20~23  ) + ( \pattern_gen1|Add20~22  ))
// \pattern_gen1|Add20~26  = CARRY(( !\ctr1|vcount[0]~DUPLICATE_q  $ (!\ctr1|hcount[6]~DUPLICATE_q  $ (!\pattern_gen1|tackle_start_x [6])) ) + ( \pattern_gen1|Add20~23  ) + ( \pattern_gen1|Add20~22  ))
// \pattern_gen1|Add20~27  = SHARE((!\ctr1|vcount[0]~DUPLICATE_q  & (\ctr1|hcount[6]~DUPLICATE_q  & !\pattern_gen1|tackle_start_x [6])) # (\ctr1|vcount[0]~DUPLICATE_q  & ((!\pattern_gen1|tackle_start_x [6]) # (\ctr1|hcount[6]~DUPLICATE_q ))))

	.dataa(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|hcount[6]~DUPLICATE_q ),
	.datad(!\pattern_gen1|tackle_start_x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~22 ),
	.sharein(\pattern_gen1|Add20~23 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~25_sumout ),
	.cout(\pattern_gen1|Add20~26 ),
	.shareout(\pattern_gen1|Add20~27 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~25 .extended_lut = "off";
defparam \pattern_gen1|Add20~25 .lut_mask = 64'h00005F050000A55A;
defparam \pattern_gen1|Add20~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N48
cyclonev_lcell_comb \pattern_gen1|rr_addr[6]~7 (
// Equation(s):
// \pattern_gen1|rr_addr[6]~7_combout  = (\pattern_gen1|rr_addr[1]~0_combout  & \pattern_gen1|Add20~25_sumout )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(!\pattern_gen1|Add20~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[6]~7 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[6]~7 .lut_mask = 64'h0303030303030303;
defparam \pattern_gen1|rr_addr[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N24
cyclonev_lcell_comb \pattern_gen1|Add20~29 (
// Equation(s):
// \pattern_gen1|Add20~29_sumout  = SUM(( !\pattern_gen1|tackle_start_x [7] $ (!\ctr1|hcount [7] $ (\ctr1|vcount [1])) ) + ( \pattern_gen1|Add20~27  ) + ( \pattern_gen1|Add20~26  ))
// \pattern_gen1|Add20~30  = CARRY(( !\pattern_gen1|tackle_start_x [7] $ (!\ctr1|hcount [7] $ (\ctr1|vcount [1])) ) + ( \pattern_gen1|Add20~27  ) + ( \pattern_gen1|Add20~26  ))
// \pattern_gen1|Add20~31  = SHARE((!\pattern_gen1|tackle_start_x [7] & (\ctr1|hcount [7] & \ctr1|vcount [1])) # (\pattern_gen1|tackle_start_x [7] & ((\ctr1|vcount [1]) # (\ctr1|hcount [7]))))

	.dataa(gnd),
	.datab(!\pattern_gen1|tackle_start_x [7]),
	.datac(!\ctr1|hcount [7]),
	.datad(!\ctr1|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~26 ),
	.sharein(\pattern_gen1|Add20~27 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~29_sumout ),
	.cout(\pattern_gen1|Add20~30 ),
	.shareout(\pattern_gen1|Add20~31 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~29 .extended_lut = "off";
defparam \pattern_gen1|Add20~29 .lut_mask = 64'h0000033F00003CC3;
defparam \pattern_gen1|Add20~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N51
cyclonev_lcell_comb \pattern_gen1|rr_addr[7]~8 (
// Equation(s):
// \pattern_gen1|rr_addr[7]~8_combout  = ( \pattern_gen1|Add20~29_sumout  & ( \pattern_gen1|rr_addr[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[7]~8 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[7]~8 .lut_mask = 64'h0000000033333333;
defparam \pattern_gen1|rr_addr[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N27
cyclonev_lcell_comb \pattern_gen1|Add20~33 (
// Equation(s):
// \pattern_gen1|Add20~33_sumout  = SUM(( !\ctr1|hcount[8]~DUPLICATE_q  $ (!\ctr1|vcount[2]~DUPLICATE_q  $ (\pattern_gen1|tackle_start_x [8])) ) + ( \pattern_gen1|Add20~31  ) + ( \pattern_gen1|Add20~30  ))
// \pattern_gen1|Add20~34  = CARRY(( !\ctr1|hcount[8]~DUPLICATE_q  $ (!\ctr1|vcount[2]~DUPLICATE_q  $ (\pattern_gen1|tackle_start_x [8])) ) + ( \pattern_gen1|Add20~31  ) + ( \pattern_gen1|Add20~30  ))
// \pattern_gen1|Add20~35  = SHARE((!\ctr1|hcount[8]~DUPLICATE_q  & (\ctr1|vcount[2]~DUPLICATE_q  & \pattern_gen1|tackle_start_x [8])) # (\ctr1|hcount[8]~DUPLICATE_q  & ((\pattern_gen1|tackle_start_x [8]) # (\ctr1|vcount[2]~DUPLICATE_q ))))

	.dataa(!\ctr1|hcount[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ctr1|vcount[2]~DUPLICATE_q ),
	.datad(!\pattern_gen1|tackle_start_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~30 ),
	.sharein(\pattern_gen1|Add20~31 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~33_sumout ),
	.cout(\pattern_gen1|Add20~34 ),
	.shareout(\pattern_gen1|Add20~35 ));
// synopsys translate_off
defparam \pattern_gen1|Add20~33 .extended_lut = "off";
defparam \pattern_gen1|Add20~33 .lut_mask = 64'h0000055F00005AA5;
defparam \pattern_gen1|Add20~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N57
cyclonev_lcell_comb \pattern_gen1|rr_addr[8]~9 (
// Equation(s):
// \pattern_gen1|rr_addr[8]~9_combout  = (!\pattern_gen1|Add20~33_sumout  & \pattern_gen1|rr_addr[1]~0_combout )

	.dataa(!\pattern_gen1|Add20~33_sumout ),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[8]~9 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[8]~9 .lut_mask = 64'h2222222222222222;
defparam \pattern_gen1|rr_addr[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N30
cyclonev_lcell_comb \pattern_gen1|Add20~37 (
// Equation(s):
// \pattern_gen1|Add20~37_sumout  = SUM(( !\ctr1|hcount [9] $ (!\pattern_gen1|tackle_start_x [9] $ (!\ctr1|vcount [3])) ) + ( \pattern_gen1|Add20~35  ) + ( \pattern_gen1|Add20~34  ))

	.dataa(!\ctr1|hcount [9]),
	.datab(gnd),
	.datac(!\pattern_gen1|tackle_start_x [9]),
	.datad(!\ctr1|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add20~34 ),
	.sharein(\pattern_gen1|Add20~35 ),
	.combout(),
	.sumout(\pattern_gen1|Add20~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add20~37 .extended_lut = "off";
defparam \pattern_gen1|Add20~37 .lut_mask = 64'h000000000000A55A;
defparam \pattern_gen1|Add20~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N54
cyclonev_lcell_comb \pattern_gen1|rr_addr[9]~10 (
// Equation(s):
// \pattern_gen1|rr_addr[9]~10_combout  = ( \pattern_gen1|Add20~37_sumout  & ( (\pattern_gen1|Add20~33_sumout  & \pattern_gen1|rr_addr[1]~0_combout ) ) ) # ( !\pattern_gen1|Add20~37_sumout  & ( (!\pattern_gen1|Add20~33_sumout  & 
// \pattern_gen1|rr_addr[1]~0_combout ) ) )

	.dataa(!\pattern_gen1|Add20~33_sumout ),
	.datab(!\pattern_gen1|rr_addr[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add20~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|rr_addr[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|rr_addr[9]~10 .extended_lut = "off";
defparam \pattern_gen1|rr_addr[9]~10 .lut_mask = 64'h2222222211111111;
defparam \pattern_gen1|rr_addr[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pattern_gen1|rr_addr[9]~10_combout ,\pattern_gen1|rr_addr[8]~9_combout ,\pattern_gen1|rr_addr[7]~8_combout ,\pattern_gen1|rr_addr[6]~7_combout ,\pattern_gen1|rr_addr[5]~6_combout ,\pattern_gen1|rr_addr[4]~5_combout ,\pattern_gen1|rr_addr[3]~4_combout ,
\pattern_gen1|rr_addr[2]~3_combout ,\pattern_gen1|rr_addr[1]~2_combout ,\pattern_gen1|rr_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBBFFFEEAF0BB";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "EEFBBEEFBBE66CC3FFFFFFFFFEAA4626AFFFFFFFEEF786ABEEBFFFFFFFEEB75EEBFFFFFFFEEB75CD7FFFFFFFFFFFFFFF30AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7851446114450D703C5356C0F03C0F0300F0300C03E66FFFFFCC0900300F887FFFFD9C0300C9AE665709303C0F13D189ABFF35C0F03FFFFFFFFFFFFFCC09303D9DEEBFFFFFFFFFFFF45C9335FBAFFFFF7840C0300C0300C0300C9A84F14090240D403C0C143BAFFFFFFFF754600C0319DCC04F03119EE9180300C351191400C03E666700C0326699A669AA6A35C0C031E1FFFFFFFFFFFFF3003C0C463FFFFFFF9A9E178A268880F030D4FFFFFFFFFFFFEEF03C0C787FFFFFFFFFFFFEE99";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D0300C13C0C0326BFFF7599B75FFFFFCC00F031148840C0300C0300C0300C0300C687FFFFFFFFFFFFFFE210300C89BFFFFFFFFFFFFFFFFF9980C03226FFFFFFFFFFFFDDD0300CBB3FFFFFFFFFFFFFFEAF24C0C0300C243BFFFFFFFFFFFFFFFFCC00F031149980C03159685580300C0319DFFFFFFFFFFFFFFFFFD140300CCC3FFFFFBA5611835D1414C0C03330FFFFFFFFFFFFC93030D4FFFFFFFFFFFFFBA7840F0300C0300C78BFFFFFFFFFFFFFFFBA5600C03226BBC0F03222DD5170300C577BAFFFFFFFFFFFFFFFCC00F030D4FFFFFFFF7A03C0C0300C0300C453FFFFFFFFFFFF9A80C03226FFFFFFFFFFBBCD40300C460D70300CCC7FFEEBBAFFF75998D40";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "300C567BBFFC4F031584500C03159EEBFFFFFFFFFFFFFFFFF8840C031E2FFFFFFFF75561A16859C0300C89BFFFFFFFFFFFF6700C03F35FFFFFFFE2103C0C031E2DD44F0315DFFFFF9980F13C0F0300C031A1EEBFFFFCD40300F0300C4677AFFFFFFFFFFFFFFFFFFFF45C0C032ECFFFFFFFFFFFFFFFFFDE10300CBC3FFFFFFFFFF7613C0C467FFFFFFF4600C030D4BB3FF8940C032ABFFFFF8944C0304C351E2BC3FFFFFFFFFD9C0300C03114DD7FFFFFFFFFFFF885E189A6503C0C353FFFFFFF99A257855835C0F030D4FFFFFFFFFFFFE662409099BFFFFFFFAAC90687BAFFFFFEEB76CC3FFFFFFFFFFBAEEBBAFFFFFFFFFFFFFFFFFE213509035375FFFFFFFF";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFF5600C0300C0300C2419D886EC35C0C0300C0300C031E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAEEBFFFFFFFFFFFFFFFFF774500300C0300C0300C031E113C0C130D4676269AF76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD6AC999A13504C0319DAAEECEEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBABB2AB";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \pattern_gen1|red~10 (
// Equation(s):
// \pattern_gen1|red~10_combout  = ( \pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\pattern_gen1|red[5]~9_combout  & (!\pattern_gen1|red~8_combout )) # (\pattern_gen1|red[5]~9_combout  & 
// ((\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) ) # ( !\pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0  & ( (\pattern_gen1|red[5]~9_combout ) # 
// (\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a0 ) ) ) ) # ( \pattern_gen1|red[5]~4_combout  & ( !\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\pattern_gen1|red[5]~9_combout  & (!\pattern_gen1|red~8_combout )) # 
// (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) ) # ( !\pattern_gen1|red[5]~4_combout  & ( !\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0  & ( 
// (\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a0  & !\pattern_gen1|red[5]~9_combout ) ) ) )

	.dataa(!\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\pattern_gen1|red~8_combout ),
	.datac(!\pattern_gen1|red[5]~9_combout ),
	.datad(!\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\pattern_gen1|red[5]~4_combout ),
	.dataf(!\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~10 .extended_lut = "off";
defparam \pattern_gen1|red~10 .lut_mask = 64'h5050C0CF5F5FC0CF;
defparam \pattern_gen1|red~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N12
cyclonev_lcell_comb \pattern_gen1|er_addr[0]~0 (
// Equation(s):
// \pattern_gen1|er_addr[0]~0_combout  = ( \pattern_gen1|Add11~1_sumout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[0]~0 .extended_lut = "off";
defparam \pattern_gen1|er_addr[0]~0 .lut_mask = 64'h00000000F000F000;
defparam \pattern_gen1|er_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N42
cyclonev_lcell_comb \pattern_gen1|er_addr[1]~1 (
// Equation(s):
// \pattern_gen1|er_addr[1]~1_combout  = ( \pattern_gen1|Add11~5_sumout  & ( (!\pattern_gen1|always0~50_combout  & !\pattern_gen1|always0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\pattern_gen1|always0~50_combout ),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|Add11~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[1]~1 .extended_lut = "off";
defparam \pattern_gen1|er_addr[1]~1 .lut_mask = 64'h0000C0C00000C0C0;
defparam \pattern_gen1|er_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N27
cyclonev_lcell_comb \pattern_gen1|er_addr[2]~2 (
// Equation(s):
// \pattern_gen1|er_addr[2]~2_combout  = (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|always0~1_combout  & \pattern_gen1|Add11~9_sumout ))

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[2]~2 .extended_lut = "off";
defparam \pattern_gen1|er_addr[2]~2 .lut_mask = 64'h0088008800880088;
defparam \pattern_gen1|er_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N24
cyclonev_lcell_comb \pattern_gen1|er_addr[3]~3 (
// Equation(s):
// \pattern_gen1|er_addr[3]~3_combout  = (!\pattern_gen1|always0~1_combout  & (\pattern_gen1|Add11~13_sumout  & !\pattern_gen1|always0~50_combout ))

	.dataa(gnd),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|Add11~13_sumout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[3]~3 .extended_lut = "off";
defparam \pattern_gen1|er_addr[3]~3 .lut_mask = 64'h0C000C000C000C00;
defparam \pattern_gen1|er_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N54
cyclonev_lcell_comb \pattern_gen1|er_addr[4]~4 (
// Equation(s):
// \pattern_gen1|er_addr[4]~4_combout  = ( \pattern_gen1|Add11~17_sumout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add11~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[4]~4 .extended_lut = "off";
defparam \pattern_gen1|er_addr[4]~4 .lut_mask = 64'h00000000F000F000;
defparam \pattern_gen1|er_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N51
cyclonev_lcell_comb \pattern_gen1|er_addr[5]~5 (
// Equation(s):
// \pattern_gen1|er_addr[5]~5_combout  = ( !\pattern_gen1|always0~50_combout  & ( (!\pattern_gen1|always0~1_combout  & \pattern_gen1|Add11~21_sumout ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add11~21_sumout ),
	.datad(gnd),
	.datae(!\pattern_gen1|always0~50_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[5]~5 .extended_lut = "off";
defparam \pattern_gen1|er_addr[5]~5 .lut_mask = 64'h0A0A00000A0A0000;
defparam \pattern_gen1|er_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N0
cyclonev_lcell_comb \pattern_gen1|Add9~1 (
// Equation(s):
// \pattern_gen1|Add9~1_sumout  = SUM(( \ctr1|vcount[0]~DUPLICATE_q  ) + ( \pattern_gen1|Add11~25_sumout  ) + ( !VCC ))
// \pattern_gen1|Add9~2  = CARRY(( \ctr1|vcount[0]~DUPLICATE_q  ) + ( \pattern_gen1|Add11~25_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add11~25_sumout ),
	.datad(!\ctr1|vcount[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add9~1_sumout ),
	.cout(\pattern_gen1|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add9~1 .extended_lut = "off";
defparam \pattern_gen1|Add9~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \pattern_gen1|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N18
cyclonev_lcell_comb \pattern_gen1|er_addr[6]~6 (
// Equation(s):
// \pattern_gen1|er_addr[6]~6_combout  = ( !\pattern_gen1|always0~1_combout  & ( (!\pattern_gen1|always0~50_combout  & \pattern_gen1|Add9~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|Add9~1_sumout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[6]~6 .extended_lut = "off";
defparam \pattern_gen1|er_addr[6]~6 .lut_mask = 64'h00F000F000000000;
defparam \pattern_gen1|er_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N3
cyclonev_lcell_comb \pattern_gen1|Add9~5 (
// Equation(s):
// \pattern_gen1|Add9~5_sumout  = SUM(( \pattern_gen1|Add10~1_sumout  ) + ( \pattern_gen1|Add11~29_sumout  ) + ( \pattern_gen1|Add9~2  ))
// \pattern_gen1|Add9~6  = CARRY(( \pattern_gen1|Add10~1_sumout  ) + ( \pattern_gen1|Add11~29_sumout  ) + ( \pattern_gen1|Add9~2  ))

	.dataa(!\pattern_gen1|Add11~29_sumout ),
	.datab(gnd),
	.datac(!\pattern_gen1|Add10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add9~5_sumout ),
	.cout(\pattern_gen1|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add9~5 .extended_lut = "off";
defparam \pattern_gen1|Add9~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pattern_gen1|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N57
cyclonev_lcell_comb \pattern_gen1|er_addr[7]~7 (
// Equation(s):
// \pattern_gen1|er_addr[7]~7_combout  = (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  & \pattern_gen1|Add9~5_sumout ))

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~50_combout ),
	.datac(gnd),
	.datad(!\pattern_gen1|Add9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[7]~7 .extended_lut = "off";
defparam \pattern_gen1|er_addr[7]~7 .lut_mask = 64'h0088008800880088;
defparam \pattern_gen1|er_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N6
cyclonev_lcell_comb \pattern_gen1|Add9~9 (
// Equation(s):
// \pattern_gen1|Add9~9_sumout  = SUM(( \pattern_gen1|Add10~5_sumout  ) + ( \pattern_gen1|Add11~33_sumout  ) + ( \pattern_gen1|Add9~6  ))
// \pattern_gen1|Add9~10  = CARRY(( \pattern_gen1|Add10~5_sumout  ) + ( \pattern_gen1|Add11~33_sumout  ) + ( \pattern_gen1|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add11~33_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add9~9_sumout ),
	.cout(\pattern_gen1|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add9~9 .extended_lut = "off";
defparam \pattern_gen1|Add9~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \pattern_gen1|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N18
cyclonev_lcell_comb \pattern_gen1|er_addr[8]~8 (
// Equation(s):
// \pattern_gen1|er_addr[8]~8_combout  = ( !\pattern_gen1|always0~1_combout  & ( (\pattern_gen1|Add9~9_sumout  & !\pattern_gen1|always0~50_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pattern_gen1|Add9~9_sumout ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[8]~8 .extended_lut = "off";
defparam \pattern_gen1|er_addr[8]~8 .lut_mask = 64'h0F000F0000000000;
defparam \pattern_gen1|er_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N9
cyclonev_lcell_comb \pattern_gen1|Add9~13 (
// Equation(s):
// \pattern_gen1|Add9~13_sumout  = SUM(( \pattern_gen1|Add10~9_sumout  ) + ( \pattern_gen1|Add11~37_sumout  ) + ( \pattern_gen1|Add9~10  ))
// \pattern_gen1|Add9~14  = CARRY(( \pattern_gen1|Add10~9_sumout  ) + ( \pattern_gen1|Add11~37_sumout  ) + ( \pattern_gen1|Add9~10  ))

	.dataa(!\pattern_gen1|Add11~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pattern_gen1|Add10~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add9~13_sumout ),
	.cout(\pattern_gen1|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add9~13 .extended_lut = "off";
defparam \pattern_gen1|Add9~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \pattern_gen1|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N21
cyclonev_lcell_comb \pattern_gen1|er_addr[9]~9 (
// Equation(s):
// \pattern_gen1|er_addr[9]~9_combout  = ( \pattern_gen1|Add9~13_sumout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[9]~9 .extended_lut = "off";
defparam \pattern_gen1|er_addr[9]~9 .lut_mask = 64'h0000000088888888;
defparam \pattern_gen1|er_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N12
cyclonev_lcell_comb \pattern_gen1|Add9~17 (
// Equation(s):
// \pattern_gen1|Add9~17_sumout  = SUM(( \pattern_gen1|Add11~41_sumout  ) + ( \pattern_gen1|Add10~13_sumout  ) + ( \pattern_gen1|Add9~14  ))
// \pattern_gen1|Add9~18  = CARRY(( \pattern_gen1|Add11~41_sumout  ) + ( \pattern_gen1|Add10~13_sumout  ) + ( \pattern_gen1|Add9~14  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add11~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add10~13_sumout ),
	.datag(gnd),
	.cin(\pattern_gen1|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add9~17_sumout ),
	.cout(\pattern_gen1|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add9~17 .extended_lut = "off";
defparam \pattern_gen1|Add9~17 .lut_mask = 64'h0000FF0000003333;
defparam \pattern_gen1|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N18
cyclonev_lcell_comb \pattern_gen1|er_addr[10]~10 (
// Equation(s):
// \pattern_gen1|er_addr[10]~10_combout  = ( \pattern_gen1|Add9~17_sumout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[10]~10 .extended_lut = "off";
defparam \pattern_gen1|er_addr[10]~10 .lut_mask = 64'h0000000088888888;
defparam \pattern_gen1|er_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N15
cyclonev_lcell_comb \pattern_gen1|Add9~21 (
// Equation(s):
// \pattern_gen1|Add9~21_sumout  = SUM(( \pattern_gen1|Add10~17_sumout  ) + ( \pattern_gen1|Add11~41_sumout  ) + ( \pattern_gen1|Add9~18  ))

	.dataa(gnd),
	.datab(!\pattern_gen1|Add11~41_sumout ),
	.datac(!\pattern_gen1|Add10~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pattern_gen1|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pattern_gen1|Add9~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|Add9~21 .extended_lut = "off";
defparam \pattern_gen1|Add9~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pattern_gen1|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N54
cyclonev_lcell_comb \pattern_gen1|er_addr[11]~11 (
// Equation(s):
// \pattern_gen1|er_addr[11]~11_combout  = ( \pattern_gen1|Add9~21_sumout  & ( (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|always0~50_combout ) ) )

	.dataa(!\pattern_gen1|always0~1_combout ),
	.datab(!\pattern_gen1|always0~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|Add9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|er_addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|er_addr[11]~11 .extended_lut = "off";
defparam \pattern_gen1|er_addr[11]~11 .lut_mask = 64'h0000000088888888;
defparam \pattern_gen1|er_addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|er_addr[11]~11_combout ,\pattern_gen1|er_addr[10]~10_combout ,\pattern_gen1|er_addr[9]~9_combout ,\pattern_gen1|er_addr[8]~8_combout ,\pattern_gen1|er_addr[7]~7_combout ,\pattern_gen1|er_addr[6]~6_combout ,\pattern_gen1|er_addr[5]~5_combout ,
\pattern_gen1|er_addr[4]~4_combout ,\pattern_gen1|er_addr[3]~3_combout ,\pattern_gen1|er_addr[2]~2_combout ,\pattern_gen1|er_addr[1]~1_combout ,\pattern_gen1|er_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFD55555401557CFFFFFFFFFFFFF7FF3FF55555513C55FF3FFFFFFFFFFFD57F7FF55555553FD7FF3FFFFFFFFFFF555F7FD57755553FF3FFCFFFFFFFFFFF55543FD5DDD554FFFCFFCFFFFFFFFFFFD5553F5577FF54FFFCFFCFFFFFF";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFC5FF4D57FFFFD4FFFF3FCFFFFFFFFFFFF7FFF17FFFFFF3FFFF3FCFFFFFFFFFFFFCFFF1FFFFFFF3FFFF3FCFFFFFFFFFFFFF3FFFFFFFFFCFFFFF3F7FFFFFFFFFFFFFCFFFFFFFFFDFFFFF7F3FFFFFFFFFFFFFF3FFFFFFFF7FFFFF7F3FFFFFFFFFFFFFF0FFFFFFFCFFFFFF7DFFFFFFFFFFFFFFF57FFFFFF3FFFFFF7CFFFFFFFFFFFFFF557FFFFFDFFFFFFD54FFFFFFFFFFFFF5557FFFFF7FFFFFF555FFFFFFFFFFFF5555FFFFFCFFFFFFDD57DFFFFFFFFFFD1457FFFFFCFFFFFF7D5FD7FFFFFFFFF501FFFFFFF7FFFFFFFD5FF5FFFFFFFFF5FFFFFFFFF3FFFFFDFD7FF57FFFFFFFF7FFFFFFFFF3FFFFFDFD7DD57FFFFFFFF3FFFFFFFFF3FFFFFD7F77757FFFF";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFDCFFFFFFFF3FFFFFF5FF5D5FFFFFFFFFCD3FFFFFFF7FFFFFF5F5755FFFFFFFFFF03FFFFFFCFFFFFFFDF555D7FFFFFFFFF53FFFFFFCFFFFFFFDD5F5D7FFFFFFFFF53FFFFFFCFFFFFFFFD7FD57FFFFFFFFF73FFFFFFCFFFFFFFF57FDD7FFFFFFFFF07FFFFFFDFFFFFFFF57FDDFFFFFFFFFFCFFFFFFF3FFFFFFFD5FF7DFFFFFFFFFFDFFFFFFF3FFFFFFFD5FD7FFFFFFFFFFFF7FFFFFCFFFFFFFF57DDFFFFFFFFFFFFFDFFFFF7FFFFFFFD5F75FFFFFFFFFFFFFF0FFF5FFFFFFFFDFF77FFFFFFFFFFFFFFF555FFFFFFFFFFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFF577FFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFF";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N33
cyclonev_lcell_comb \pattern_gen1|red~12 (
// Equation(s):
// \pattern_gen1|red~12_combout  = ( \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|red~11_combout  & (((!\pattern_gen1|red[5]~6_combout  & !\pattern_gen1|red~10_combout )) # (\pattern_gen1|red~7_combout ))) ) ) # ( 
// !\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|red~11_combout  & (((!\pattern_gen1|red~10_combout ) # (\pattern_gen1|red~7_combout )) # (\pattern_gen1|red[5]~6_combout ))) ) )

	.dataa(!\pattern_gen1|red[5]~6_combout ),
	.datab(!\pattern_gen1|red~7_combout ),
	.datac(!\pattern_gen1|red~11_combout ),
	.datad(!\pattern_gen1|red~10_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~12 .extended_lut = "off";
defparam \pattern_gen1|red~12 .lut_mask = 64'hF070F070B030B030;
defparam \pattern_gen1|red~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N35
dffeas \pattern_gen1|red[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|red~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[4] .is_wysiwyg = "true";
defparam \pattern_gen1|red[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N51
cyclonev_lcell_comb \pattern_gen1|red~15 (
// Equation(s):
// \pattern_gen1|red~15_combout  = ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1  & ( ((!\pattern_gen1|always0~50_combout  & \pattern_gen1|char_status~q )) # 
// (\pattern_gen1|always0~1_combout ) ) ) ) # ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|always0~50_combout  & 
// \pattern_gen1|char_status~q )))) # (\pattern_gen1|always0~1_combout  & (\pattern_gen1|Equal0~0_combout )) ) ) ) # ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// \pattern_gen1|always0~1_combout  ) ) ) # ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1  & ( (\pattern_gen1|Equal0~0_combout  & \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal0~0_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|char_status~q ),
	.datae(!\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~15 .extended_lut = "off";
defparam \pattern_gen1|red~15 .lut_mask = 64'h1111333311D133F3;
defparam \pattern_gen1|red~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N48
cyclonev_lcell_comb \pattern_gen1|red~13 (
// Equation(s):
// \pattern_gen1|red~13_combout  = ( \pattern_gen1|always1~5_combout  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a1 ) # (\pattern_gen1|red[5]~2_combout ) ) ) ) # ( !\pattern_gen1|always1~5_combout  & ( 
// !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|red[5]~2_combout  & (!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a1 )) # (\pattern_gen1|red[5]~2_combout  & ((!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a1 ))) ) ) )

	.dataa(!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\pattern_gen1|red[5]~2_combout ),
	.datac(!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\pattern_gen1|always1~5_combout ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~13 .extended_lut = "off";
defparam \pattern_gen1|red~13 .lut_mask = 64'hF3C0BBBB00000000;
defparam \pattern_gen1|red~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \pattern_gen1|red~14 (
// Equation(s):
// \pattern_gen1|red~14_combout  = ( \pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red[5]~9_combout  & (!\pattern_gen1|red~13_combout )) # (\pattern_gen1|red[5]~9_combout  & 
// ((\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( !\pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1  & ( (\pattern_gen1|red[5]~9_combout ) # 
// (\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( \pattern_gen1|red[5]~4_combout  & ( !\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red[5]~9_combout  & (!\pattern_gen1|red~13_combout )) # 
// (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( !\pattern_gen1|red[5]~4_combout  & ( !\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a1  & !\pattern_gen1|red[5]~9_combout ) ) ) )

	.dataa(!\pattern_gen1|red~13_combout ),
	.datab(!\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\pattern_gen1|red[5]~9_combout ),
	.datad(!\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\pattern_gen1|red[5]~4_combout ),
	.dataf(!\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~14 .extended_lut = "off";
defparam \pattern_gen1|red~14 .lut_mask = 64'h3030A0AF3F3FA0AF;
defparam \pattern_gen1|red~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N30
cyclonev_lcell_comb \pattern_gen1|red~16 (
// Equation(s):
// \pattern_gen1|red~16_combout  = ( \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red~15_combout  & (((!\pattern_gen1|red[5]~6_combout  & !\pattern_gen1|red~14_combout )) # (\pattern_gen1|red~7_combout ))) ) ) # ( 
// !\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red~15_combout  & (((!\pattern_gen1|red~14_combout ) # (\pattern_gen1|red~7_combout )) # (\pattern_gen1|red[5]~6_combout ))) ) )

	.dataa(!\pattern_gen1|red[5]~6_combout ),
	.datab(!\pattern_gen1|red~7_combout ),
	.datac(!\pattern_gen1|red~15_combout ),
	.datad(!\pattern_gen1|red~14_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~16 .extended_lut = "off";
defparam \pattern_gen1|red~16 .lut_mask = 64'hF070F070B030B030;
defparam \pattern_gen1|red~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N31
dffeas \pattern_gen1|red[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|red~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[5] .is_wysiwyg = "true";
defparam \pattern_gen1|red[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|flameat_addr[11]~11_combout ,\pattern_gen1|flameat_addr[10]~10_combout ,\pattern_gen1|flameat_addr[9]~9_combout ,\pattern_gen1|flameat_addr[8]~8_combout ,\pattern_gen1|flameat_addr[7]~7_combout ,\pattern_gen1|flameat_addr[6]~6_combout ,
\pattern_gen1|flameat_addr[5]~5_combout ,\pattern_gen1|flameat_addr[4]~4_combout ,\pattern_gen1|flameat_addr[3]~3_combout ,\pattern_gen1|flameat_addr[2]~2_combout ,\pattern_gen1|flameat_addr[1]~1_combout ,\pattern_gen1|flameat_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF0C3FFFFFC003FFFFFFFFFFFFFFFFFFFF5000FFFFD55FFFC3FFFFFFFFFFFFFFFF5700FF7FFFDFFFFFFF7FFDC0FFFFFFFFFFD7FDFFFFFFFDFFFF7FFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFF4557DFFFFFFFFDFFFFDFFFFFFD5FFFFFFFFFFFFFFF035FC3FFFF175F5DDFFFFFF557FDFFFFC555F03FFFD5557FFFFFFD5555FFFFFF55557F0F3F5AA95FFFFFF56A557FFFFD55A957FF3D6BFE5FFFFFD6BFE95FFFFD6BFF97FF";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "CDAFFE9FFFFFDAFFFE57F0357FFFE5FDCDBFFF9FFFFFDBFFFE5FD035BFFFF97CF5BFFFD7FFFFDBFFFE57DFF5FFFFFA7C75BFFFE7FFFFDBFFFF5FD7F6FFFFF9F0FDBFFFE7FFFFDBFFFF7DDFF6FFFFFDF05DBFFFE7FFFFDBFFFE5FFFF5BFFFFD74FD6FFFA7FFFFDBFFFE57FFF5BFFEFD74FD6FFF97FFFF57FFFE57F0FDBEFFB977FD6BFA9FFFFFD7AFFA5FF0FDBFFFA57FFD6AFA57FFFF5A5FA65FFFFDBABFA9FFF56AE95FFFFFDA5A557FFFF5AABE65FFF566A557FFFFF55E57FFFFD565FA55FF355DA557FFFFD55E5FFFFFD555F555FF775F9757FFFFF5D977FFFFFD55A555FFCFF7574FFFFF54F5D7DFFFF57756743F7FDDDD57FFFFD57DDFFFFDF5BD555517";
defparam \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFD5555FFFFFDDDDD7DFFDFD7D55D75CDF55555FFFFF557555FFFFFD5DD5D5FD7DD5555FFFFFF57755FFFFF555D7577FDF55555FFFFFDD5555F7FFF555555757CD357DFFFFFFD57757DFFFFFDD5D7F7FDFF5FDFFFFFFFFF7DF7DFFFFD7DDD57D7DF7FDDFFFFFDDDFFF7DFFFFF4CFD77FFF77DFDFFFFFFFFF7DF7FFFDDFDFF775FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \pattern_gen1|red~17 (
// Equation(s):
// \pattern_gen1|red~17_combout  = ( \pattern_gen1|always1~5_combout  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a2 ) # (\pattern_gen1|red[5]~2_combout ) ) ) ) # ( !\pattern_gen1|always1~5_combout  & ( 
// !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|red[5]~2_combout  & ((!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\pattern_gen1|red[5]~2_combout  & (!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a2 )) ) ) )

	.dataa(!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\pattern_gen1|red[5]~2_combout ),
	.datac(!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\pattern_gen1|always1~5_combout ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~17 .extended_lut = "off";
defparam \pattern_gen1|red~17 .lut_mask = 64'hFC30BBBB00000000;
defparam \pattern_gen1|red~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N54
cyclonev_lcell_comb \pattern_gen1|red~18 (
// Equation(s):
// \pattern_gen1|red~18_combout  = ( \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2  & ( \pattern_gen1|red[5]~9_combout  & ( (!\pattern_gen1|red[5]~4_combout ) # (\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( 
// !\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2  & ( \pattern_gen1|red[5]~9_combout  & ( (\pattern_gen1|red[5]~4_combout  & \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( 
// \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2  & ( !\pattern_gen1|red[5]~9_combout  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a2 )) # (\pattern_gen1|red[5]~4_combout  & 
// ((!\pattern_gen1|red~17_combout ))) ) ) ) # ( !\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2  & ( !\pattern_gen1|red[5]~9_combout  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a2 )) # 
// (\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|red~17_combout ))) ) ) )

	.dataa(!\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\pattern_gen1|red[5]~4_combout ),
	.datac(!\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\pattern_gen1|red~17_combout ),
	.datae(!\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\pattern_gen1|red[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~18 .extended_lut = "off";
defparam \pattern_gen1|red~18 .lut_mask = 64'h774477440303CFCF;
defparam \pattern_gen1|red~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|er_addr[11]~11_combout ,\pattern_gen1|er_addr[10]~10_combout ,\pattern_gen1|er_addr[9]~9_combout ,\pattern_gen1|er_addr[8]~8_combout ,\pattern_gen1|er_addr[7]~7_combout ,\pattern_gen1|er_addr[6]~6_combout ,\pattern_gen1|er_addr[5]~5_combout ,
\pattern_gen1|er_addr[4]~4_combout ,\pattern_gen1|er_addr[3]~3_combout ,\pattern_gen1|er_addr[2]~2_combout ,\pattern_gen1|er_addr[1]~1_combout ,\pattern_gen1|er_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFEABFFFEFFFFFFFFFFFFF3FFBFFFFFFFFBBE3FFFBFFFFFFFFFFFCC3F3FFFFFFFFFBFCFFFBFFFFFFFFFFF3FCF3FFFFFFFFFBFFBFFEFFFFFFFFFFF3FF2BFFFFFFFFEFFFEFFEFFFFFFFFFFFCFFCBFFFFFFFFEFFFEFFEFFFFFF";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFEFFFEFFFFFFFFEFFFFBFEFFFFFFFFFFFF3FFFBFFFFFFFBFFFFBFEFFFFFFFFFFFFEFFFBFFFFFFFBFFFFBFEFFFFFFFFFFFFFBFFFFFFFFFEFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF3FBFFFFFFFFFFFFFFBFFFFFFFFFFFFFF3FBFFFFFFFFFFFFFFAFFFFFFFEFFFFFF3FFFFFFFFFFFFFFFF3FFFFFFFBFFFFFF3EFFFFFFFFFFFFFF0FFFFFFFFFFFFFFF3EFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCBEFFFFFFFEFFFFFFFFFFFFFFFFFFFFF3ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFCEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|pr_addr[11]~11_combout ,\pattern_gen1|pr_addr[10]~10_combout ,\pattern_gen1|pr_addr[9]~9_combout ,\pattern_gen1|pr_addr[8]~8_combout ,\pattern_gen1|pr_addr[7]~7_combout ,\pattern_gen1|pr_addr[6]~6_combout ,\pattern_gen1|pr_addr[5]~5_combout ,
\pattern_gen1|pr_addr[4]~4_combout ,\pattern_gen1|pr_addr[3]~3_combout ,\pattern_gen1|pr_addr[2]~2_combout ,\pattern_gen1|pr_addr[1]~1_combout ,\pattern_gen1|pr_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB7FFE9BFFFFFFFFFFFFFFFFFFFFFFFFD657D553FFFFFFFFFFFFFFFFFFFFFFFF9AA54A4BFFFFFFFFFFFFFFFFFFFFFFFD2AAAAAA7FFFFFFFFFFFFFFFFFFFFFFFD6BFEFFE6FFFFFFFFFFFFFFFFFFFFFFE4BFEA7E76FFFFFFFFFFFFFFFFFFFFFFE5FFAFAEE7FFFFFFFFFFFFFFFFFFFFFFF5FEBFBBE7FFFFFFFFFFFFFFFFFFFFFF91BDFFBBF7FFFFFFFFFFFFFFFFFFFFF5BA7FFEFEF7FFFFFFFFFFFFFFFFFFFFF7FE7FFEFEF7FFFFFFFFFFFFFFFFFFFFFDF57FFFFFF7FFFFFFFFFFFFFFFFFFFFFDB9AFFFFFDBFFFFFFFFFFFFFFFFFFEA557D9FFFFFE6FFFFFFFFFFFFFFFFFD6AFFFF5FFFEBF4FFFFFFFFFF";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFDFFFFFF5FFFFFF8BFFFFFFFFFFFFFFFFAFFFFFFDFD2FFE8BFFFFFFFFFFFFFFFF7FFFFF95FC5FF85BFFFFFFFFFFFFFFFF7FFFE56DFDAFF953FFFFFFFFFFFFFFFF7FF95FFDFFFFF5B7FFFFFFFFFFFFFFFF795BFFF97FE5AFE7FFFFFFFFFFFFFFFF5BFFF95ABE7FFF97FFFFFFFFFFFFFFFFFFFF81FFFAFFFDA3FFFFFFFFFFFFFFFFFFFF02FF96AAAAA7FFFFFFFFFFFFFFFFFFFF91556FFEAFFAFFFFFFFFFFFFFFFFFFFFFFFF6AAFFEEAFFFFFFFFFFFFFFFFFFFFFFFF6FEFEBF7FFFFFFFFFFFFFFFFFFFFFFFF6FFBFFA7FFFFFFFFFFFFFFFFFFFFFFFFCFFEAA5FFFFFFFFFFFFFFFFFFFFFFFFFE7FFE5BFFFFFFFFFFFFFFFFFFFFFFFFFF9555BFFFFFFFFFFF";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|dragon_addr[11]~19_combout ,\pattern_gen1|dragon_addr[10]~18_combout ,\pattern_gen1|dragon_addr[9]~17_combout ,\pattern_gen1|dragon_addr[8]~16_combout ,\pattern_gen1|dragon_addr[7]~15_combout ,\pattern_gen1|dragon_addr[6]~14_combout ,
\pattern_gen1|dragon_addr[5]~12_combout ,\pattern_gen1|dragon_addr[4]~10_combout ,\pattern_gen1|dragon_addr[3]~8_combout ,\pattern_gen1|dragon_addr[2]~6_combout ,\pattern_gen1|dragon_addr[1]~4_combout ,\pattern_gen1|dragon_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEFFFF23FFFFFFFFFFFFFFFFFFFFFFFFFBFFFCE3FFFFFFFFFFFFFFFFFFFF83FFEFFFF3E3FFFFFFFFFFFFFFFFFFF8F3FFBFFFCFBBFFFFFFFFFFFFFFFFFFCFFCFFFFFC3F3CFFFFFFFFFFFFFFFFFF3FFFBFFFF3FFBCFFFFFFFFFFFFFFFFFCFFFFFFFF8FFEFEFFFFFFFFFFFFFFFFFBFFFFFFFAFFFCFF3FFFFFFBFFFFFFFFEFFFFFFFAFFFFCFF3FFFFFFBFFFFFFFFBFFFFFFAFFFFEEFFBFFFFFEFFFFFFFFEFFFFFFA3FFFFEFFFCFFFFFCFFFFFFFEBFFFFFAFBFFFFBBF";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FCFFFFFCFFFFFF0BFFFFF2FCFFFFFBBFFEFFFFFEFFFFF2FFFFFFEFFCFFFFEEFFFF3FFFFBFFFF2FFFFFFFBFFBFFFFEEFFFFBFFFF3FFFCFFFFFFFEFFF3FFFFFBFFFFCFFFF3FFF3FFFFFFFBFFF3FFFFBBFFFFCFFFF3FFE3FFFFFFEFFFFBFFFFFBFFFFEFFFFBFFB3FFFFFFBFFFFEFFFEEFFFFFF3FFCFFF8FFFFFFFFFFFFCBFFFEFFFFFFBFFEFFECFFFFFFEFFFFFCCFFBFFFFFFFCFFBFFECFFFFFFBFFFFFCEFFFFFFFFFFEFFFFFB3FFFFFFFFFFFFEFFEFFFFFFFFF2FFFF33FFFFFFFFFFFFEFFFFFFFFFFFFFBFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFEEFF2FFFFFFFFFFFFFBFFFFFFFFFFFFFF8FF2FFFFFEFFFFFFF3FFFFFFFFFFFFFFCFFBFFFFFEFFFFFFF3FFFFFFFF";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFCBFCFFFFF3FFFFFFF3FFFFFFFFFFFFFC03FCFFFFFBFFFFFFF3FFFFFFFFFFFC0BFCFEFFFFEFFFFFFFEFFFFFFFFFFF83FFFCFBFFFFCFFFFFFFCFFFFFFFFFFEFFFFFF2FFFFFCFFFFFFFCFFFFFFFFFF3FC02BFFFFFFFCFFE0BFFCFFFFFFFFFFA0BFFE3FFFFBFF02FFFFFEFFFFFFFFFFCFBFFCFFFFFE00BFFFFFFBFFFFFFFFFFCC2FFCFFFFFFFFFFFFFFF3FFFFFFFFFFFB3828FFFFFFFFFFFFFFF3FFFFFFFFFFFFBBF3FFFFFFFFFFFFFFF3FFFFFFFFFFFFEFFFFFFFFFFF8FFFFFFBFFFFFFFFFFFFFFCFFFBFFFF8FFFFFFFFFFFFFFFFFFFFFF3FEFBEFFEFF0000AFFFFFFFFFFFFFFFF3F8F8BFFFFFBFFFFBFFFFFFFFFFFFFFCFF3CBFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFCF3FE2BFFFFFFFFFFFFFFFFFFFFFFFFF30FFCBFFFFFFFFEAAFFFFFFFFFFFFFFF3BFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFECFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N48
cyclonev_lcell_comb \pattern_gen1|red~19 (
// Equation(s):
// \pattern_gen1|red~19_combout  = ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( ((\pattern_gen1|char_status~q  & !\pattern_gen1|always0~50_combout )) # 
// (\pattern_gen1|always0~1_combout ) ) ) ) # ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|always0~1_combout  & 
// (((\pattern_gen1|char_status~q  & !\pattern_gen1|always0~50_combout )))) # (\pattern_gen1|always0~1_combout  & (\pattern_gen1|Equal0~0_combout )) ) ) ) # ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \pattern_gen1|always0~1_combout  ) ) ) # ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\pattern_gen1|Equal0~0_combout  & \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal0~0_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|char_status~q ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(!\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~19 .extended_lut = "off";
defparam \pattern_gen1|red~19 .lut_mask = 64'h111133331D113F33;
defparam \pattern_gen1|red~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N6
cyclonev_lcell_comb \pattern_gen1|red~20 (
// Equation(s):
// \pattern_gen1|red~20_combout  = ( !\pattern_gen1|red~19_combout  & ( ((!\pattern_gen1|red[5]~6_combout  & (!\pattern_gen1|red~18_combout )) # (\pattern_gen1|red[5]~6_combout  & ((!\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\pattern_gen1|red~7_combout ) ) )

	.dataa(!\pattern_gen1|red[5]~6_combout ),
	.datab(!\pattern_gen1|red~7_combout ),
	.datac(!\pattern_gen1|red~18_combout ),
	.datad(!\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|red~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~20 .extended_lut = "off";
defparam \pattern_gen1|red~20 .lut_mask = 64'hF7B3F7B300000000;
defparam \pattern_gen1|red~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N8
dffeas \pattern_gen1|red[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|red~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[6] .is_wysiwyg = "true";
defparam \pattern_gen1|red[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N45
cyclonev_lcell_comb \pattern_gen1|red~23 (
// Equation(s):
// \pattern_gen1|red~23_combout  = ( \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3  & ( ((!\pattern_gen1|always0~50_combout  & \pattern_gen1|char_status~q )) # 
// (\pattern_gen1|always0~1_combout ) ) ) ) # ( !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|always0~1_combout  ) ) ) # ( 
// \pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|always0~50_combout  & \pattern_gen1|char_status~q )))) # 
// (\pattern_gen1|always0~1_combout  & (\pattern_gen1|Equal0~0_combout )) ) ) ) # ( !\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3  & ( (\pattern_gen1|Equal0~0_combout  & 
// \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal0~0_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|char_status~q ),
	.datae(!\pattern_gen1|drgr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|prr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~23 .extended_lut = "off";
defparam \pattern_gen1|red~23 .lut_mask = 64'h111111D1333333F3;
defparam \pattern_gen1|red~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N0
cyclonev_lcell_comb \pattern_gen1|red~21 (
// Equation(s):
// \pattern_gen1|red~21_combout  = ( \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|red[5]~2_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a3 ) # 
// (\pattern_gen1|always1~5_combout ))) ) ) ) # ( !\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|red[5]~2_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a3 ) # 
// (\pattern_gen1|always1~5_combout ))) ) ) ) # ( \pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|red[5]~2_combout  & ( (!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a3  & (!\pattern_gen1|red[5]~3_combout  & 
// \pattern_gen1|always1~5_combout )) ) ) ) # ( !\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|red[5]~2_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a3 ) # 
// (!\pattern_gen1|always1~5_combout ))) ) ) )

	.dataa(!\pattern_gen1|hrr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\pattern_gen1|pknr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\pattern_gen1|red[5]~3_combout ),
	.datad(!\pattern_gen1|always1~5_combout ),
	.datae(!\pattern_gen1|chr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|red[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~21 .extended_lut = "off";
defparam \pattern_gen1|red~21 .lut_mask = 64'hF0C000C0A0F0A0F0;
defparam \pattern_gen1|red~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N36
cyclonev_lcell_comb \pattern_gen1|red~22 (
// Equation(s):
// \pattern_gen1|red~22_combout  = ( \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( !\pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|red[5]~4_combout  & ( 
// !\pattern_gen1|red~21_combout  ) ) ) # ( \pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( !\pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|red[5]~4_combout  & ( 
// \pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a3  ) ) )

	.dataa(!\pattern_gen1|flmr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\pattern_gen1|arr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\pattern_gen1|red~21_combout ),
	.datad(!\pattern_gen1|rrr|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\pattern_gen1|red[5]~9_combout ),
	.dataf(!\pattern_gen1|red[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~22 .extended_lut = "off";
defparam \pattern_gen1|red~22 .lut_mask = 64'h333300FFF0F05555;
defparam \pattern_gen1|red~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N9
cyclonev_lcell_comb \pattern_gen1|red~24 (
// Equation(s):
// \pattern_gen1|red~24_combout  = ( \pattern_gen1|red~22_combout  & ( (!\pattern_gen1|red~23_combout  & (((\pattern_gen1|red[5]~6_combout  & !\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a3 )) # (\pattern_gen1|red~7_combout ))) ) ) # ( 
// !\pattern_gen1|red~22_combout  & ( (!\pattern_gen1|red~23_combout  & ((!\pattern_gen1|red[5]~6_combout ) # ((!\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a3 ) # (\pattern_gen1|red~7_combout )))) ) )

	.dataa(!\pattern_gen1|red[5]~6_combout ),
	.datab(!\pattern_gen1|red~7_combout ),
	.datac(!\pattern_gen1|red~23_combout ),
	.datad(!\pattern_gen1|err|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\pattern_gen1|red~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~24 .extended_lut = "off";
defparam \pattern_gen1|red~24 .lut_mask = 64'hF0B0F0B070307030;
defparam \pattern_gen1|red~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N10
dffeas \pattern_gen1|red[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|red~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|red[7] .is_wysiwyg = "true";
defparam \pattern_gen1|red[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N6
cyclonev_lcell_comb \pattern_gen1|green~1 (
// Equation(s):
// \pattern_gen1|green~1_combout  = ( \pattern_gen1|red[5]~4_combout  & ( (!\pattern_gen1|red[5]~3_combout ) # (!\pattern_gen1|green~0_combout ) ) ) # ( !\pattern_gen1|red[5]~4_combout  )

	.dataa(!\pattern_gen1|red[5]~3_combout ),
	.datab(!\pattern_gen1|green~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pattern_gen1|red[5]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~1 .extended_lut = "off";
defparam \pattern_gen1|green~1 .lut_mask = 64'hFFFFEEEEFFFFEEEE;
defparam \pattern_gen1|green~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y79_N0
cyclonev_lcell_comb \pattern_gen1|green[0]~feeder (
// Equation(s):
// \pattern_gen1|green[0]~feeder_combout  = ( \pattern_gen1|green~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green[0]~feeder .extended_lut = "off";
defparam \pattern_gen1|green[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pattern_gen1|green[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y79_N2
dffeas \pattern_gen1|green[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[0] .is_wysiwyg = "true";
defparam \pattern_gen1|green[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y79_N9
cyclonev_lcell_comb \pattern_gen1|green[1]~feeder (
// Equation(s):
// \pattern_gen1|green[1]~feeder_combout  = ( \pattern_gen1|green~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green[1]~feeder .extended_lut = "off";
defparam \pattern_gen1|green[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pattern_gen1|green[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y79_N11
dffeas \pattern_gen1|green[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[1] .is_wysiwyg = "true";
defparam \pattern_gen1|green[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N3
cyclonev_lcell_comb \pattern_gen1|green[2]~feeder (
// Equation(s):
// \pattern_gen1|green[2]~feeder_combout  = ( \pattern_gen1|green~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green[2]~feeder .extended_lut = "off";
defparam \pattern_gen1|green[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pattern_gen1|green[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y79_N4
dffeas \pattern_gen1|green[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[2] .is_wysiwyg = "true";
defparam \pattern_gen1|green[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y79_N12
cyclonev_lcell_comb \pattern_gen1|green[3]~feeder (
// Equation(s):
// \pattern_gen1|green[3]~feeder_combout  = ( \pattern_gen1|green~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green[3]~feeder .extended_lut = "off";
defparam \pattern_gen1|green[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pattern_gen1|green[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y79_N13
dffeas \pattern_gen1|green[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[3] .is_wysiwyg = "true";
defparam \pattern_gen1|green[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N3
cyclonev_lcell_comb \pattern_gen1|green~4 (
// Equation(s):
// \pattern_gen1|green~4_combout  = ( \pattern_gen1|LessThan5~6_combout  & ( !\pattern_gen1|always0~1_combout  ) ) # ( !\pattern_gen1|LessThan5~6_combout  & ( (!\pattern_gen1|always0~1_combout  & ((!\pattern_gen1|always0~49_combout ) # 
// (\pattern_gen1|LessThan7~6_combout ))) ) )

	.dataa(!\pattern_gen1|always0~49_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(!\pattern_gen1|LessThan7~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~4 .extended_lut = "off";
defparam \pattern_gen1|green~4 .lut_mask = 64'hA0F0A0F0F0F0F0F0;
defparam \pattern_gen1|green~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|pr_addr[11]~11_combout ,\pattern_gen1|pr_addr[10]~10_combout ,\pattern_gen1|pr_addr[9]~9_combout ,\pattern_gen1|pr_addr[8]~8_combout ,\pattern_gen1|pr_addr[7]~7_combout ,\pattern_gen1|pr_addr[6]~6_combout ,\pattern_gen1|pr_addr[5]~5_combout ,
\pattern_gen1|pr_addr[4]~4_combout ,\pattern_gen1|pr_addr[3]~3_combout ,\pattern_gen1|pr_addr[2]~2_combout ,\pattern_gen1|pr_addr[1]~1_combout ,\pattern_gen1|pr_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FF137FFFFFFFFFFFFFFFFFFFFFFFFE40DA2BBFFFFFFFFFFFFFFFFFFFFFFFF4554392FFFFFFFFFFFFFFFFFFFFFFFFC95555573FFFFFFFFFFFFFFFFFFFFFFFE96C10397FFFFFFFFFFFFFFFFFFFFFFC335524787FFFFFFFFFFFFFFFFFFFFFFDFD525AC03FFFFFFFFFFFFFFFFFFFFFFF0D515444BFFFFFFFFFFFFFFFFFFFFFD1E16151447FFFFFFFFFFFFFFFFFFFFF135DF56D253FFFFFFFFFFFFFFFFFFFFF75311515453FFFFFFFFFFFFFFFFFFFFF15575555447FFFFFFFFFFFFFFFFFFFFFE9645055533FFFFFFFFFFFFFFFFFF249454D7615574FFFFFFFFFFFFFFFFFCC1F157175D6B1EBFFFFFFFFF";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFF9AA555587655712BFFFFFFFFFFFFFFFF4AA9555045D57663FFFFFFFFFFFFFFFFBAAA55A052855663FFFFFFFFFFFFFFFF1AAA68BC55155A1EFFFFFFFFFFFFFFFF2A8137FD15557DA3FFFFFFFFFFFFFFFC8516FFC5D50B2BCFFFFFFFFFFFFFFFFE61FFF5DF26DFFFE7FFFFFFFFFFFFFFFFFFFFB91551FFF2FBFFFFFFFFFFFFFFFFFFFDBD5491A4BB48FFFFFFFFFFFFFFFFFFFF4850AFFBFF5AFFFFFFFFFFFFFFFFFFFFFD7FAFF7FCFBFFFFFFFFFFFFFFFFFFFFFFFF2FDFEEBAFFFFFFFFFFFFFFFFFFFFFFFFEFF3FD7BFFFFFFFFFFFFFFFFFFFFFFFFFFFC0B9FFFFFFFFFFFFFFFFFFFFFFFFFEBFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFCAB2FFFFFFFFFFFF";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|er_addr[11]~11_combout ,\pattern_gen1|er_addr[10]~10_combout ,\pattern_gen1|er_addr[9]~9_combout ,\pattern_gen1|er_addr[8]~8_combout ,\pattern_gen1|er_addr[7]~7_combout ,\pattern_gen1|er_addr[6]~6_combout ,\pattern_gen1|er_addr[5]~5_combout ,
\pattern_gen1|er_addr[4]~4_combout ,\pattern_gen1|er_addr[3]~3_combout ,\pattern_gen1|er_addr[2]~2_combout ,\pattern_gen1|er_addr[1]~1_combout ,\pattern_gen1|er_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEAAAAA956AABDFFFFFFFFFFFFF7FF7FFAAAAAA67D6A5F7FFFFFFFFFFFD97F7FFAAAAAAA7FD9577FFFFFFFFFFF6A9F7FEA99AAAA7FF557DFFFFFFFFFFF6AA57FEA666AA9FFFD55DFFFFFFFFFFFDAA97FAA9955A9FFFD55DFFFFFF";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFDA559EA9555569FFFF555FFFFFFFFFFFF5555695555557FFFF555FFFFFFFFFFFFD555655555557FFFF555FFFFFFFFFFFFF55555555555FFFFF55BFFFFFFFFFFFFFD7F55555556FFFFF557FFFFFFFFFFFFFF5F5555DD5BFFFFF557FFFFFFFFFFFFFF555557775FFFFFF56FFFFFFFFFFFFFFF69555DFD7FFFFFF55FFFFFFFFFFFFFF5A95557FEFFFFFFD69FFFFFFFFFFFFF5AA95557DBFFFFFF556FFFFFFFFFFFF5AAA555555FFFFFFDD57DFFFFFFFFFFD69A9555555FFFFFF7D5FD7FFFFFFFFF6565555555BFFFFFFFD5FF5FFFFFFFFF65555555557FFFFFDFD7FF57FFFFFFFF55555555557FFFFFDFD7DD57FFFFFFFF55555555557FFFFFD7F77757FFFF";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFD5555555557FFFFFF5FF5D5FFFFFFFFFD455555555BFFFFFF5F5755FFFFFFFFFF655555555FFFFFFFDF555D7FFFFFFFFF455555555FFFFFFFDD5F5D7FFFFFFFFF455555555FFFFFFFFD7FD57FFFFFFFFF755555555FFFFFFFF57FDD7FFFFFFFFF695555556FFFFFFFF57FDDFFFFFFFFFFD55555557FFFFFFFD5FF7DFFFFFFFFFFD555FFF57FFFFFFFD5FD7FFFFFFFFFFFF55FFFFDFFFFFFFF57DDFFFFFFFFFFFFFD5FFFFBFFFFFFFD5F75FFFFFFFFFFFFFF57FFAFFFFFFFFDFF77FFFFFFFFFFFFFFFAAAFFFFFFFFFFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFF577FFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFF";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N9
cyclonev_lcell_comb \pattern_gen1|green~5 (
// Equation(s):
// \pattern_gen1|green~5_combout  = ( \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  
// & (!\pattern_gen1|char_status~q ))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( !\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|char_status~q )) ) ) ) # ( 
// \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|char_status~q ),
	.datad(!\pattern_gen1|Equal0~0_combout ),
	.datae(!\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~5 .extended_lut = "off";
defparam \pattern_gen1|green~5 .lut_mask = 64'h000033008080B380;
defparam \pattern_gen1|green~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N0
cyclonev_lcell_comb \pattern_gen1|red~25 (
// Equation(s):
// \pattern_gen1|red~25_combout  = ( \pattern_gen1|char_status~q  & ( (\pattern_gen1|always0~49_combout  & (!\pattern_gen1|LessThan5~6_combout  & (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|LessThan7~6_combout ))) ) )

	.dataa(!\pattern_gen1|always0~49_combout ),
	.datab(!\pattern_gen1|LessThan5~6_combout ),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(!\pattern_gen1|LessThan7~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|char_status~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|red~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|red~25 .extended_lut = "off";
defparam \pattern_gen1|red~25 .lut_mask = 64'h0000000040004000;
defparam \pattern_gen1|red~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|dragon_addr[11]~19_combout ,\pattern_gen1|dragon_addr[10]~18_combout ,\pattern_gen1|dragon_addr[9]~17_combout ,\pattern_gen1|dragon_addr[8]~16_combout ,\pattern_gen1|dragon_addr[7]~15_combout ,\pattern_gen1|dragon_addr[6]~14_combout ,
\pattern_gen1|dragon_addr[5]~12_combout ,\pattern_gen1|dragon_addr[4]~10_combout ,\pattern_gen1|dragon_addr[3]~8_combout ,\pattern_gen1|dragon_addr[2]~6_combout ,\pattern_gen1|dragon_addr[1]~4_combout ,\pattern_gen1|dragon_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55AA955555555000555555540000000455AA955555554001555555540000001455AA555565510001555551550000005455AA5555A544000555551A5500000153256A5556A51000055555A95540001557D56A5556A54400155556940200005553D559555A95100055555540000001554FC955556A95400055551500000005555FF555556A15400155545400000095559FF555556A15000555515000000A55548FF25555A855001555454400006A5554BFFD5555A9540055541510000F2955523F";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FD5555A954005552554404FDA955523FFC9555A8540154A955100FFDA55544FFFF5556A150054AA554403FF2A55544FFFF2556A55015AA955400FFF6955593FFFFD556A55016AA555003FFF6955513FFFFD556A55046AA55400FFFF1955653FFFFC956A14036A955003FFFFC55544FFFFFF55695401AA95402BFFFFD15594FFFFFF1568540DAA55400FFFFFD9551BFFFFFFD151540DAA55003FFFFFD8565BFFFFFFC4555036AA5502FFFFFFCA546FFFFFFFF4155076A95402FFFFFFC9596FFFFFFFFF155076A9540BFFFFFFE959BFFFFFFFFFC4504AA5500BFFFFFF2964BFFFFFFFFFF1504AA5500FFFFFFF6560BFFFFFFFFFFD502A95400FFFFFFF6552FFFFF";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFD101A55407FFFFFFF6542FFFFFFFFFFD5501A55403FFFFFFF654BFFFFFFFFD52A90095550FFFFFFFC951FFFFFFFF16AAA90295555FFFFFFFD952FFFFFFFCAAAAAA4A556A5FFFFFFFD547FFFFFFF6A9542AAA55AA9FFC53FFD50BFFFFFFF052AA86A9552AA54A56FFC62FFFFFFFFD72AA9A955685529416FF142FFFFFFFFDD4AA9A5556AAA5002BFF40BFFFFFFFFF3514195556A9400ABFFF40BFFFFFFFFFF33F6555559400AFFFFF42FFFFFFFFFFFCFF9555555401FFFFFF02FFFFFFFFFFFFFD556155551AFFFFFFEBFFFFFFFFFFFFF554F285549655550FFFFFFFFFFFFFFFF553D11556552AAA53FFFFFFFFFFFFFFD5575155555500055BFFFFFFFFFF";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFDF65441555555000002FFFFFFFFFFFFF75555255555540000AFFFFFFFFFFFFFF5155555015542ABFFFFFFFFFFFFFFFFF495544005502BFFFFFFFFFFFFFFFFFFDA5551005402BFFFFFFFFFFFFFFFFFFFD9554015402BFFFFFFFFFFFFFFFFFFFFC554000000BFFFFFFFFFFFFFFFFFFFFFC9500003EAFFFFFFFFFFFFFFFFFFFFFFF140003FFFFFFFFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFE02BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \pattern_gen1|green~2 (
// Equation(s):
// \pattern_gen1|green~2_combout  = ( \pattern_gen1|red[5]~2_combout  & ( \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a0 ) # 
// (\pattern_gen1|always1~5_combout ))) ) ) ) # ( !\pattern_gen1|red[5]~2_combout  & ( \pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a0  & 
// !\pattern_gen1|red[5]~3_combout )) ) ) ) # ( \pattern_gen1|red[5]~2_combout  & ( !\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a0 ) # 
// (\pattern_gen1|always1~5_combout ))) ) ) ) # ( !\pattern_gen1|red[5]~2_combout  & ( !\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a0 ) # 
// (\pattern_gen1|always1~5_combout ))) ) ) )

	.dataa(!\pattern_gen1|always1~5_combout ),
	.datab(!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\pattern_gen1|red[5]~3_combout ),
	.datae(!\pattern_gen1|red[5]~2_combout ),
	.dataf(!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~2 .extended_lut = "off";
defparam \pattern_gen1|green~2 .lut_mask = 64'hF500DD00A000DD00;
defparam \pattern_gen1|green~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|flameat_addr[11]~11_combout ,\pattern_gen1|flameat_addr[10]~10_combout ,\pattern_gen1|flameat_addr[9]~9_combout ,\pattern_gen1|flameat_addr[8]~8_combout ,\pattern_gen1|flameat_addr[7]~7_combout ,\pattern_gen1|flameat_addr[6]~6_combout ,
\pattern_gen1|flameat_addr[5]~5_combout ,\pattern_gen1|flameat_addr[4]~4_combout ,\pattern_gen1|flameat_addr[3]~3_combout ,\pattern_gen1|flameat_addr[2]~2_combout ,\pattern_gen1|flameat_addr[1]~1_combout ,\pattern_gen1|flameat_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFAEBFFFFFEAABFFFFFFFFFFFFFFFFFFFFAAAAFFFFEAAFFFEBFFFFFFFFFFFFFFFFABAAFFBFFFDFFFFFFFBFFEEAFFFFFFFFFFEBFDFFFFFFFEFFFFBFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFAAABEFFFFFFFFEFFFFEFFFFFFD5FFFFFFFFFFFFFFFABAFEBFFFFABAFADDFFFFFF557FEFFFFEAA5FABFFFD5557FFFFFFD5455FFFFFFA9567FAFBF40555FFFFFF415517FFFFD405457FFBD07025FFFFFD5DC895FFFFD591DA7FF";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "ED3C114FFFFFDDD7C253FAB53E3F10FEEDA7BBCFFFFFDC7BDA5FEAB51FF3747EF58FBE43FFFFD7FFF85BDFF5C3FD987EB546BFD7FFFFDCBFFB5FD7F49BFDDCF6FD47EBE7FFFFDFBEFBBEDFF4BAFF58FA5D63E457FFFFCFBFE44FFFF41E3B207AFD27F7C7FFFFDF6FF49BFFF58E7A997AFD576287FFFF95829B57FAFD78DBF87BFD6B834FFFFFD18B4E1FFAFD3DE1A07FFD007BD7FFFF9C14811FFFFDDCB365FFFA4FE51FFFFFD340117FFFF5F32715FFF950705BFFFFF58947FFFFE5033505FFB95D4167FFFFE55B5FFFFFE55DD045FFBB5F4757FFFFF9DE7BFFFFFE84F989FFDFF7579FFFFFADF5FBEFFFFBFFA0BE7FBFEEFFA7FFFFFF3DFFFFFEFBBC1DE66B";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFEEBABFFFFFFCCFCFEFFEFEBFA2EFADEFB3FBBFFFFFA2FEFFFFFFFECCFFF2FEBEE3EBAFFFFFFEBFEFFFFFFABAEB3FBFEFABABAFFFFFEFA2FEFBFFFAFECE7BEBDE73BFFFFFFFEAB3BBEFFFFFEE8EBFBFEFFBFEFFFFFFFFFBEFBEFFFFEBEFEABEBEFBFEEFFFFFEEEFFFBEFFFFF9DFEBBFFFBBEFEFFFFFFFFFBEFBFFFEEFEFFBBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N12
cyclonev_lcell_comb \pattern_gen1|green~3 (
// Equation(s):
// \pattern_gen1|green~3_combout  = ( \pattern_gen1|green~2_combout  & ( \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ((!\pattern_gen1|red[5]~4_combout )))) # (\pattern_gen1|red[5]~9_combout  & (((\pattern_gen1|red[5]~4_combout ) # (\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0 )))) ) ) ) # ( !\pattern_gen1|green~2_combout  & ( 
// \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( ((!\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\pattern_gen1|red[5]~9_combout  & 
// ((\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0 )))) # (\pattern_gen1|red[5]~4_combout ) ) ) ) # ( \pattern_gen1|green~2_combout  & ( !\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|red[5]~4_combout  & 
// ((!\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0 ))))) ) ) ) # ( !\pattern_gen1|green~2_combout  & 
// ( !\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|red[5]~9_combout  & (((\pattern_gen1|red[5]~4_combout )) # (\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\pattern_gen1|red[5]~9_combout  & (((\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0  & !\pattern_gen1|red[5]~4_combout )))) ) ) )

	.dataa(!\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\pattern_gen1|red[5]~9_combout ),
	.datad(!\pattern_gen1|red[5]~4_combout ),
	.datae(!\pattern_gen1|green~2_combout ),
	.dataf(!\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~3 .extended_lut = "off";
defparam \pattern_gen1|green~3 .lut_mask = 64'h53F0530053FF530F;
defparam \pattern_gen1|green~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N33
cyclonev_lcell_comb \pattern_gen1|green~6 (
// Equation(s):
// \pattern_gen1|green~6_combout  = ( \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|green~3_combout  & ( (!\pattern_gen1|green~4_combout  & (!\pattern_gen1|green~5_combout  & !\pattern_gen1|red~25_combout )) ) ) ) # 
// ( !\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|green~3_combout  & ( (!\pattern_gen1|green~4_combout  & !\pattern_gen1|green~5_combout ) ) ) ) # ( 
// \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|green~3_combout  & ( (!\pattern_gen1|green~5_combout  & !\pattern_gen1|red~25_combout ) ) ) ) # ( 
// !\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|green~3_combout  & ( !\pattern_gen1|green~5_combout  ) ) )

	.dataa(!\pattern_gen1|green~4_combout ),
	.datab(gnd),
	.datac(!\pattern_gen1|green~5_combout ),
	.datad(!\pattern_gen1|red~25_combout ),
	.datae(!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\pattern_gen1|green~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~6 .extended_lut = "off";
defparam \pattern_gen1|green~6 .lut_mask = 64'hF0F0F000A0A0A000;
defparam \pattern_gen1|green~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N34
dffeas \pattern_gen1|green[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[4] .is_wysiwyg = "true";
defparam \pattern_gen1|green[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N45
cyclonev_lcell_comb \pattern_gen1|green~9 (
// Equation(s):
// \pattern_gen1|green~9_combout  = ( \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  & 
// (!\pattern_gen1|char_status~q ))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( !\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|char_status~q )) ) ) ) # ( \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|char_status~q ),
	.datad(!\pattern_gen1|Equal0~0_combout ),
	.datae(!\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~9 .extended_lut = "off";
defparam \pattern_gen1|green~9 .lut_mask = 64'h000033008080B380;
defparam \pattern_gen1|green~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\pattern_gen1|ar_addr[10]~11_combout ,\pattern_gen1|ar_addr[9]~10_combout ,\pattern_gen1|ar_addr[8]~9_combout ,\pattern_gen1|ar_addr[7]~8_combout ,\pattern_gen1|ar_addr[6]~7_combout ,\pattern_gen1|ar_addr[5]~6_combout ,\pattern_gen1|ar_addr[4]~5_combout ,
\pattern_gen1|ar_addr[3]~4_combout ,\pattern_gen1|ar_addr[2]~3_combout ,\pattern_gen1|ar_addr[1]~2_combout ,\pattern_gen1|ar_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFEAB8F7A96A63FFADE96C7FFFFEA94ADB56B77FFFEA3095294A52F08D7DFFFFFFA4637C7FFFFFFFB9C2108421084213842108431F94210842108469FA4210842108421084236EFFF2842108437FFFFB28421084210842108421084274842108421084217842108421084210842109FAB0842108421BFFEB0842108421084210842108421084210842108421084210842108421084210856108421084216FFEF084294A5294C5210852948421084218A4294A421084218A4318C6318C521";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "085E308431884213FFEF084318C6318C6210863188421084298C4318A421084298C5318C6318C621084A108531884211FFEF084298C6318C5210863148421084318C4318C5294A5318A4294A5298C5210842108531884214FFED08421084298C4210A63148421084318A4298C6318C63188421084218C5210842108631484218FFE308421084298C4210A63108421085318A4298C6318C63148421084298C421084210A63148427FFFA1085318C6318A4210C6290852908531884298C4214C62908421084318C4210C6318C6310842FFFEA1085318C6318A4214C6290C63108631484298C4298C62108461084318A4210C6318C63108435FDC61085294A63188";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "4214C6298C6314A631484298C5318C521085E1085318A4210A5294C6290843DFB4210842108631884218C6318C6318C631484298C6318A4210B5210853188421084214C6290857FFA4214A5294A631484298C6318A5318C631084218C6318A4210BDE108631484214A5298C6210853FFBD294C6318C6314A5298C6314A5298C6294A5298C6314A5294A5294A6314A5298C6318C6294A6BFFBD294C6318C6314A5298C5294A5294C6294A5298C6294A5294A5294A5314A6318C6318C6294A57FFA5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294C6318A5294A5294A57FFA5294A5294A5294A5294A5294AD294A5294A5294A5294A52";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "94A6294A5298C6294A5294A5294AF7FFFDA94A5294A5294AD294A5294C5E94A5294BD294A5294A5294C6318C6318C5294A5294A5294AFFFFFFF57BDAD6B5697E7AB5BDB7FFF695B56DAFD2D4AD2F7A5294C6318C6314A5294A5EB4BDAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAD294A5294A5294A5295D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5294A5294A5294A52FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6D4A5294A5294B53DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABD6F6BD6F9F7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N12
cyclonev_lcell_comb \pattern_gen1|green~7 (
// Equation(s):
// \pattern_gen1|green~7_combout  = ( \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|always1~5_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a1 ) # 
// (\pattern_gen1|red[5]~2_combout ))) ) ) ) # ( !\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|always1~5_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a1 ) # 
// (\pattern_gen1|red[5]~2_combout ))) ) ) ) # ( \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|always1~5_combout  & ( (!\pattern_gen1|red[5]~3_combout  & (!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a1  & 
// \pattern_gen1|red[5]~2_combout )) ) ) ) # ( !\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|always1~5_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a1 ) # 
// (!\pattern_gen1|red[5]~2_combout ))) ) ) )

	.dataa(!\pattern_gen1|red[5]~3_combout ),
	.datab(!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\pattern_gen1|red[5]~2_combout ),
	.datad(!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pattern_gen1|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~7 .extended_lut = "off";
defparam \pattern_gen1|green~7 .lut_mask = 64'hA8A80808AA0AAA0A;
defparam \pattern_gen1|green~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N48
cyclonev_lcell_comb \pattern_gen1|green~8 (
// Equation(s):
// \pattern_gen1|green~8_combout  = ( \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red[5]~4_combout ) # (\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( 
// !\pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a1 )) # (\pattern_gen1|red[5]~4_combout  & 
// ((!\pattern_gen1|green~7_combout ))) ) ) ) # ( \pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1  & ( (\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a1  & \pattern_gen1|red[5]~4_combout ) ) ) ) # ( 
// !\pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a1 )) # (\pattern_gen1|red[5]~4_combout  & 
// ((!\pattern_gen1|green~7_combout ))) ) ) )

	.dataa(!\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|green~7_combout ),
	.datae(!\pattern_gen1|red[5]~9_combout ),
	.dataf(!\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~8 .extended_lut = "off";
defparam \pattern_gen1|green~8 .lut_mask = 64'h3F3005053F30F5F5;
defparam \pattern_gen1|green~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N36
cyclonev_lcell_comb \pattern_gen1|green~10 (
// Equation(s):
// \pattern_gen1|green~10_combout  = ( \pattern_gen1|green~8_combout  & ( (!\pattern_gen1|green~4_combout  & (!\pattern_gen1|green~9_combout  & ((!\pattern_gen1|red~25_combout ) # (!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a1 )))) ) ) # ( 
// !\pattern_gen1|green~8_combout  & ( (!\pattern_gen1|green~9_combout  & ((!\pattern_gen1|red~25_combout ) # (!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a1 ))) ) )

	.dataa(!\pattern_gen1|red~25_combout ),
	.datab(!\pattern_gen1|green~4_combout ),
	.datac(!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\pattern_gen1|green~9_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~10 .extended_lut = "off";
defparam \pattern_gen1|green~10 .lut_mask = 64'hFA00FA00C800C800;
defparam \pattern_gen1|green~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N37
dffeas \pattern_gen1|green[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[5] .is_wysiwyg = "true";
defparam \pattern_gen1|green[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|flameat_addr[11]~11_combout ,\pattern_gen1|flameat_addr[10]~10_combout ,\pattern_gen1|flameat_addr[9]~9_combout ,\pattern_gen1|flameat_addr[8]~8_combout ,\pattern_gen1|flameat_addr[7]~7_combout ,\pattern_gen1|flameat_addr[6]~6_combout ,
\pattern_gen1|flameat_addr[5]~5_combout ,\pattern_gen1|flameat_addr[4]~4_combout ,\pattern_gen1|flameat_addr[3]~3_combout ,\pattern_gen1|flameat_addr[2]~2_combout ,\pattern_gen1|flameat_addr[1]~1_combout ,\pattern_gen1|flameat_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF5D7FFFFFD557FFFFFFFFFFFFFFFFFFFF5555FFFFD55FFFD7FFFFFFFFFFFFFFFF5755FF7FFFDFFFFFFF7FFDD5FFFFFFFFFFD7FDFFFFFFFDFFFF7FFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFF5557DFFFFFFFFDFFFFDFFFFFFD5FFFFFFFFFFFFFFF575FD7FFFF575F5DDFFFFFF557FDFFFFD555F57FFFD5557FFFFFFD5555FFFFFF55557F5F7F55555FFFFFF555557FFFFD555557FF7D55A95FFFFFD56BA55FFFFD56FA57FF";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "DD5BFE5FFFFFD1BFF957F5756BFFE5FDDD6FFE5FFFFFD2FFF95FD575BBFFE57DF57FFF97FFFFD6FFFE57DFF5BFFFF57D757FFF97FFFFD7FFFE5FD7F5BFFFF5F5FD7FFF97FFFFD6FFFE7DDFF5AFFFF9F55D6FFF97FFFFD6FFFE5FFFF5BEFEFD75FD5AFE57FFFFD6FFFE57FFF57EBDB975FD5AFE57FFFF56BFF957F5FD6ABE6577FD55B95FFFFFD66AB55FF5FD6A6F557FFD55A517FFFF565B655FFFFD615A55FFF550555FFFFFD95A557FFFF5546955FFF5554557FFFFF55957FFFFD554A555FF755D5557FFFFD5595FFFFFD551A555FF775F5757FFFFF5D577FFFFFD555555FFDFF7575FFFFF55F5D7DFFFF57756757F7FDDDD57FFFFD5BDDFFFFDF5BE555957";
defparam \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFD5555FFFFFDEEDE7DFFDFD7D59D75DDF59555FFFFF597555FFFFFD6ED5D9FD7DD9555FFFFFF57755FFFFF555D7977FDF55555FFFFFDD5955F7FFF555659757DD797DFFFFFFD57B57DFFFFFDD6D7F7FDFF5FDFFFFFFFFF7DF7DFFFFD7DDD57D7DF7FDDFFFFFDDDFFF7DFFFFF5DFD77FFF77DFDFFFFFFFFF7DF7FFFDDFDFF775FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \pattern_gen1|green~11 (
// Equation(s):
// \pattern_gen1|green~11_combout  = ( \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2  & ( \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2  & ( (\pattern_gen1|always1~5_combout  & (!\pattern_gen1|red[5]~3_combout  & 
// ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2 ) # (\pattern_gen1|red[5]~2_combout )))) ) ) ) # ( !\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2  & ( \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|red[5]~2_combout )) # (\pattern_gen1|always1~5_combout  & ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2 ) # (\pattern_gen1|red[5]~2_combout ))))) ) ) ) 
// # ( \pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2  & ( !\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\pattern_gen1|red[5]~3_combout  & (((\pattern_gen1|always1~5_combout  & 
// !\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2 )) # (\pattern_gen1|red[5]~2_combout ))) ) ) ) # ( !\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2  & ( !\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|always1~5_combout ) # ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2 ) # (\pattern_gen1|red[5]~2_combout )))) ) ) )

	.dataa(!\pattern_gen1|always1~5_combout ),
	.datab(!\pattern_gen1|red[5]~2_combout ),
	.datac(!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\pattern_gen1|red[5]~3_combout ),
	.datae(!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~11 .extended_lut = "off";
defparam \pattern_gen1|green~11 .lut_mask = 64'hFB007300D9005100;
defparam \pattern_gen1|green~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N54
cyclonev_lcell_comb \pattern_gen1|green~12 (
// Equation(s):
// \pattern_gen1|green~12_combout  = ( \pattern_gen1|red[5]~4_combout  & ( \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  ) ) ) # ( !\pattern_gen1|red[5]~4_combout  & ( 
// \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a2  ) ) ) # ( \pattern_gen1|red[5]~4_combout  & ( !\pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|green~11_combout  ) ) ) # ( !\pattern_gen1|red[5]~4_combout  & ( 
// !\pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a2  ) ) )

	.dataa(!\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\pattern_gen1|green~11_combout ),
	.datad(!\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\pattern_gen1|red[5]~4_combout ),
	.dataf(!\pattern_gen1|red[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~12 .extended_lut = "off";
defparam \pattern_gen1|green~12 .lut_mask = 64'h3333F0F000FF5555;
defparam \pattern_gen1|green~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|pr_addr[11]~11_combout ,\pattern_gen1|pr_addr[10]~10_combout ,\pattern_gen1|pr_addr[9]~9_combout ,\pattern_gen1|pr_addr[8]~8_combout ,\pattern_gen1|pr_addr[7]~7_combout ,\pattern_gen1|pr_addr[6]~6_combout ,\pattern_gen1|pr_addr[5]~5_combout ,
\pattern_gen1|pr_addr[4]~4_combout ,\pattern_gen1|pr_addr[3]~3_combout ,\pattern_gen1|pr_addr[2]~2_combout ,\pattern_gen1|pr_addr[1]~1_combout ,\pattern_gen1|pr_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA7FFE9BFFFFFFFFFFFFFFFFFFFFFFFFD657D543FFFFFFFFFFFFFFFFFFFFFFFF9AA5464BFFFFFFFFFFFFFFFFFFFFFFFD2AAAAA97FFFFFFFFFFFFFFFFFFFFFFFD6ABEFEA6FFFFFFFFFFFFFFFFFFFFFFE4AFEA7D76FFFFFFFFFFFFFFFFFFFFFFE0BFAFAAE7FFFFFFFFFFFFFFFFFFFFFFF5BEBFBBE7FFFFFFFFFFFFFFFFFFFFFF91BDFFBBF7FFFFFFFFFFFFFFFFFFFFF5AA7AFEBEF7FFFFFFFFFFFFFFFFFFFFF6FD7FFEFEF7FFFFFFFFFFFFFFFFFFFFFDF56FFFFFF7FFFFFFFFFFFFFFFFFFFFFDB9AFFFFFDBFFFFFFFFFFFFFFFFFFEA557D9E5FFFD6FFFFFFFFFFFFFFFFFD6AAFFE5D5BEAF0FFFFFFFFFF";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFDFFFFFF5D5FFEF4BFFFFFFFFFFFFFFFFAFFFFFFDF92FEE4BFFFFFFFFFFFFFFFF6FFFFF95FC5FF85BFFFFFFFFFFFFFFFF7FFFE56DFDAFF953FFFFFFFFFFFFFFFF7FF95FFDFFFFE5B7FFFFFFFFFFFFFFFF795BFFF97FE5AFE7FFFFFFFFFFFFFFFF5BFFF915AE7FFF87FFFFFFFFFFFFFFFFFFFF81FFFAFFFD03FFFFFFFFFFFFFFFFFFFF02FF96AA40A3FFFFFFFFFFFFFFFFFFFF9155000000E2FFFFFFFFFFFFFFFFFFFFFFFF001E01D2FFFFFFFFFFFFFFFFFFFFFFFF401F97C3FFFFFFFFFFFFFFFFFFFFFFFF400BFF47FFFFFFFFFFFFFFFFFFFFFFFFC001A41FFFFFFFFFFFFFFFFFFFFFFFFFE00001BFFFFFFFFFFFFFFFFFFFFFFFFFF9005BFFFFFFFFFFF";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|er_addr[11]~11_combout ,\pattern_gen1|er_addr[10]~10_combout ,\pattern_gen1|er_addr[9]~9_combout ,\pattern_gen1|er_addr[8]~8_combout ,\pattern_gen1|er_addr[7]~7_combout ,\pattern_gen1|er_addr[6]~6_combout ,\pattern_gen1|er_addr[5]~5_combout ,
\pattern_gen1|er_addr[4]~4_combout ,\pattern_gen1|er_addr[3]~3_combout ,\pattern_gen1|er_addr[2]~2_combout ,\pattern_gen1|er_addr[1]~1_combout ,\pattern_gen1|er_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFEAAAAA956AABDFFFFFFFFFFFFF3FF7FFAAAAAA67D2AFF7FFFFFFFFFFFC83F3FFAAAAAAA7FCBFF7FFFFFFFFFFF2A8F3FEABBAAAA7FF7FFDFFFFFFFFFFF2AA17FEAEEEAA9FFFDFFDFFFFFFFFFFFCAA87FAABBFFA9FFFDFFDFFFFFF";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFDAFF9EABFFFFE9FFFF7FDFFFFFFFFFFFF3FFF6BFFFFFF7FFFF7FDFFFFFFFFFFFFDFFF6FFFFFFF7FFFF7FDFFFFFFFFFFFFF7FFFFFFFFFDFFFFF7FBFFFFFFFFFFFFFDFFFFFFFFFEFFFFF3F7FFFFFFFFFFFFFF7FFFFFFFFBFFFFF3F7FFFFFFFFFFFFFF5FFFFFFFDFFFFFF3EFFFFFFFFFFFFFFF2BFFFFFF7FFFFFF3DFFFFFFFFFFFFFF0ABFFFFFEFFFFFFD29FFFFFFFFFFFFF0AABFFFFFBFFFFFF5567FFFFFFFFFFF0AAAFFFFFDFFFFFFD5555FFFFFFFFFFC69ABFFFFFDFFFFFF555557FFFFFFFFF256FFFFFFFBFFFFFF555555FFFFFFFFF2FFFFFFFFF7FFFFFD5555557FFFFFFFF3FFFFFFFFF7FFFFFD5555557FFFFFFFF7FFFFFFFFF7FFFFFD5555557FFFF";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFCDFFFFFFFF7FFFFFF555555FFFFFFFFFDF7FFFFFFFBFFFFFF555555FFFFFFFFFF67FFFFFFDFFFFFFFD555557FFFFFFFFF17FFFFFFDFFFFFFFD555557FFFFFFFFF17FFFFFFDFFFFFFFF555557FFFFFFFFF37FFFFFFDFFFFFFFF5555D7FFFFFFFFF6BFFFFFFEFFFFFFFF5555DFFFFFFFFFFDFFFFFFF7FFFFFFFD5557DFFFFFFFFFFCFFFFFFF7FFFFFFFD5557FFFFFFFFFFFF3FFFFFDFFFFFFFF5555FFFFFFFFFFFFFCFFFFFBFFFFFFFD5D75FFFFFFFFFFFFFF5FFFAFFFFFFFFDFD77FFFFFFFFFFFFFFFAAAFFFFFFFFFFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFF577FFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FDFFFFFFFFF";
defparam \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N48
cyclonev_lcell_comb \pattern_gen1|green~13 (
// Equation(s):
// \pattern_gen1|green~13_combout  = ( \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout 
//  & (!\pattern_gen1|char_status~q ))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( !\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|char_status~q  & !\pattern_gen1|always0~1_combout )) ) ) ) # ( 
// \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|Equal0~0_combout  & \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|char_status~q ),
	.datac(!\pattern_gen1|Equal0~0_combout ),
	.datad(!\pattern_gen1|always0~1_combout ),
	.datae(!\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~13 .extended_lut = "off";
defparam \pattern_gen1|green~13 .lut_mask = 64'h000000F0880088F0;
defparam \pattern_gen1|green~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|dragon_addr[11]~19_combout ,\pattern_gen1|dragon_addr[10]~18_combout ,\pattern_gen1|dragon_addr[9]~17_combout ,\pattern_gen1|dragon_addr[8]~16_combout ,\pattern_gen1|dragon_addr[7]~15_combout ,\pattern_gen1|dragon_addr[6]~14_combout ,
\pattern_gen1|dragon_addr[5]~12_combout ,\pattern_gen1|dragon_addr[4]~10_combout ,\pattern_gen1|dragon_addr[3]~8_combout ,\pattern_gen1|dragon_addr[2]~6_combout ,\pattern_gen1|dragon_addr[1]~4_combout ,\pattern_gen1|dragon_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2A556AAAAAAAAFFFAAAAAAABFFDFFFF12A556AAAAAAABFFEAAAAAAABFF7FFFC92A55AAAA9AAEFFFEAAAAA42AFDFFFF292A55AAAA5ABBFFFAAAAA452AF7FFFCA75A95AAA95AEFFFFAAAA8568ABFFFC2A3CA95AAA95ABBFFEAAAA16BF5FFFF2AA7CAA6AAA56AEFFFAAAA8ABFFFFFF4AA9FD6AAAA956ABFFFAAAA6AFFFFFF5AAA8FF2AAAA956ABFFEAAA9ABFFFFF56AAA4FF2AAAA956AFFFAAAA6AFFFFF55AAA95FF5AAAA55AAFFEAAA9ABBFFF515AAA97FFCAAAA54ABFFAAA96AEFFF5F56AAA57F";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FCAAAA54ABFFAA05AABBF1FC56AAA57FFD6AAA55ABFEA156AAEFDFFC5AAA99FFFF2AA956AFFA155AABBF7FF55AAA99FFFF5AA952AFE8556AABFDFFF16AAA67FFFFCAA952AFE155AAAFF7FFF16AAA67FFFFCAA952AF9155AABFDFFFF66AA9A7FFFFD6A956BF7156AAFF7FFFFDAAA99FFFFFF2A94ABF4556ABFD7FFFFC6AA69FFFFFF6A95ABDC55AABFDFFFFFC4AA67FFFFFFCEA6ABDC55AAFF7FFFFFC5A9A7FFFFFFDBAAAF7155AAFDFFFFFFD5A99FFFFFFFF1EAAF3156ABFDFFFFFFD6A69FFFFFFFFF6AAF3156ABF7FFFFFFD6A67FFFFFFFFFD9AF155AAFF7FFFFFF569B7FFFFFFFFFF4AF155AAFDFFFFFFF1A9F7FFFFFFFFFFCAF556ABFDFFFFFFF1AADFFFFF";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFC6FC5AABF3FFFFFFF1ABDFFFFFFFFFFC02FC5AABF7FFFFFFF1AB7FFFFFFFFC0554FD6AAADFFFFFFFD6AEFFFFFFFF415554F56AAA8FFFFFFFC6ADFFFFFFFD55555515AA958FFFFFFFCABBFFFFFFF154015555AA554FFD07FFCAF7FFFFFFF505555156AA555015A9FFD9DFFFFFFFFCF555456AA950056BE9FF6BDFFFFFFFFCC15545AAA9555AFFD7FF3F7FFFFFFFFF734146AAA956BFF57FFF3F7FFFFFFFFFF77F1AAAAA6BFF5FFFFF3DFFFFFFFFFFFDFF6AAAAAABF4FFFFFF7DFFFFFFFFFFFFFCAA96AAAA45FFFFFFD7FFFFFFFFFFFFF2A9F55AA96900005FFFFFFFFFFFFFFFF2A5F46AA9AA5555A7FFFFFFFFFFFFFFCAA3C6AAAAAAFFFAA7FFFFFFFFFF";
defparam \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFCF1A916AAAAAAFFFFFDFFFFFFFFFFFFF30AA85AAAAAABFD555FFFFFFFFFFFFFF36AA8AAFEAABD57FFFFFFFFFFFFFFFFF16AA9BFFAAFD7FFFFFFFFFFFFFFFFFFC5AAAE7FABFD7FFFFFFFFFFFFFFFFFFFC6AABFEABFD7FFFFFFFFFFFFFFFFFFFFDAABFFFD7F7FFFFFFFFFFFFFFFFFFFFFD4AFFFD7D5FFFFFFFFFFFFFFFFFFFFFFF6BFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N12
cyclonev_lcell_comb \pattern_gen1|green~14 (
// Equation(s):
// \pattern_gen1|green~14_combout  = ( \pattern_gen1|green~4_combout  & ( \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|red~25_combout  & (!\pattern_gen1|green~12_combout  & !\pattern_gen1|green~13_combout )) ) ) 
// ) # ( !\pattern_gen1|green~4_combout  & ( \pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|red~25_combout  & !\pattern_gen1|green~13_combout ) ) ) ) # ( \pattern_gen1|green~4_combout  & ( 
// !\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|green~12_combout  & !\pattern_gen1|green~13_combout ) ) ) ) # ( !\pattern_gen1|green~4_combout  & ( 
// !\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\pattern_gen1|green~13_combout  ) ) )

	.dataa(!\pattern_gen1|red~25_combout ),
	.datab(!\pattern_gen1|green~12_combout ),
	.datac(!\pattern_gen1|green~13_combout ),
	.datad(gnd),
	.datae(!\pattern_gen1|green~4_combout ),
	.dataf(!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~14 .extended_lut = "off";
defparam \pattern_gen1|green~14 .lut_mask = 64'hF0F0C0C0A0A08080;
defparam \pattern_gen1|green~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N13
dffeas \pattern_gen1|green[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[6] .is_wysiwyg = "true";
defparam \pattern_gen1|green[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N36
cyclonev_lcell_comb \pattern_gen1|green~15 (
// Equation(s):
// \pattern_gen1|green~15_combout  = ( \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|red[5]~2_combout  & ( (!\pattern_gen1|red[5]~3_combout  & \pattern_gen1|always1~5_combout ) ) ) ) # ( 
// !\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|red[5]~2_combout  & ( !\pattern_gen1|red[5]~3_combout  ) ) ) # ( \pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|red[5]~2_combout  & ( 
// (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a3 )) # (\pattern_gen1|always1~5_combout  & ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a3 ))))) ) ) ) # ( 
// !\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|red[5]~2_combout  & ( (!\pattern_gen1|red[5]~3_combout  & ((!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a3 )) # 
// (\pattern_gen1|always1~5_combout  & ((!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a3 ))))) ) ) )

	.dataa(!\pattern_gen1|red[5]~3_combout ),
	.datab(!\pattern_gen1|always1~5_combout ),
	.datac(!\pattern_gen1|chg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\pattern_gen1|pkng|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\pattern_gen1|hrg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|red[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~15 .extended_lut = "off";
defparam \pattern_gen1|green~15 .lut_mask = 64'hA280A280AAAA2222;
defparam \pattern_gen1|green~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N42
cyclonev_lcell_comb \pattern_gen1|green~16 (
// Equation(s):
// \pattern_gen1|green~16_combout  = ( \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\pattern_gen1|red[5]~4_combout ) # (\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( 
// !\pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\pattern_gen1|red[5]~4_combout  & ((\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\pattern_gen1|red[5]~4_combout  & 
// (!\pattern_gen1|green~15_combout )) ) ) ) # ( \pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3  & ( (\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a3  & \pattern_gen1|red[5]~4_combout ) ) ) ) # ( 
// !\pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\pattern_gen1|red[5]~4_combout  & ((\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\pattern_gen1|red[5]~4_combout  & 
// (!\pattern_gen1|green~15_combout )) ) ) )

	.dataa(!\pattern_gen1|flmg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\pattern_gen1|red[5]~4_combout ),
	.datac(!\pattern_gen1|green~15_combout ),
	.datad(!\pattern_gen1|arg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\pattern_gen1|red[5]~9_combout ),
	.dataf(!\pattern_gen1|rrg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~16 .extended_lut = "off";
defparam \pattern_gen1|green~16 .lut_mask = 64'h30FC111130FCDDDD;
defparam \pattern_gen1|green~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N51
cyclonev_lcell_comb \pattern_gen1|green~17 (
// Equation(s):
// \pattern_gen1|green~17_combout  = ( \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  & 
// (!\pattern_gen1|char_status~q ))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( !\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|char_status~q  & !\pattern_gen1|always0~1_combout )) ) ) ) # ( \pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|char_status~q ),
	.datac(!\pattern_gen1|always0~1_combout ),
	.datad(!\pattern_gen1|Equal0~0_combout ),
	.datae(!\pattern_gen1|prg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|erg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~17 .extended_lut = "off";
defparam \pattern_gen1|green~17 .lut_mask = 64'h00000F0080808F80;
defparam \pattern_gen1|green~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N39
cyclonev_lcell_comb \pattern_gen1|green~18 (
// Equation(s):
// \pattern_gen1|green~18_combout  = ( !\pattern_gen1|green~17_combout  & ( (!\pattern_gen1|red~25_combout  & ((!\pattern_gen1|green~4_combout ) # ((!\pattern_gen1|green~16_combout )))) # (\pattern_gen1|red~25_combout  & 
// (!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a3  & ((!\pattern_gen1|green~4_combout ) # (!\pattern_gen1|green~16_combout )))) ) )

	.dataa(!\pattern_gen1|red~25_combout ),
	.datab(!\pattern_gen1|green~4_combout ),
	.datac(!\pattern_gen1|drgg|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\pattern_gen1|green~16_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|green~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|green~18 .extended_lut = "off";
defparam \pattern_gen1|green~18 .lut_mask = 64'hFAC8FAC800000000;
defparam \pattern_gen1|green~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N40
dffeas \pattern_gen1|green[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|green~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|green[7] .is_wysiwyg = "true";
defparam \pattern_gen1|green[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y79_N4
dffeas \pattern_gen1|blue[0] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|green~1_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[0] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N53
dffeas \pattern_gen1|blue[1] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|green~1_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[1] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N4
dffeas \pattern_gen1|blue[2] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pattern_gen1|green~1_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[2] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N30
cyclonev_lcell_comb \pattern_gen1|blue[3]~feeder (
// Equation(s):
// \pattern_gen1|blue[3]~feeder_combout  = ( \pattern_gen1|green~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pattern_gen1|green~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue[3]~feeder .extended_lut = "off";
defparam \pattern_gen1|blue[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pattern_gen1|blue[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N31
dffeas \pattern_gen1|blue[3] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[3] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|dragon_addr[11]~19_combout ,\pattern_gen1|dragon_addr[10]~18_combout ,\pattern_gen1|dragon_addr[9]~17_combout ,\pattern_gen1|dragon_addr[8]~16_combout ,\pattern_gen1|dragon_addr[7]~15_combout ,\pattern_gen1|dragon_addr[6]~14_combout ,
\pattern_gen1|dragon_addr[5]~12_combout ,\pattern_gen1|dragon_addr[4]~10_combout ,\pattern_gen1|dragon_addr[3]~8_combout ,\pattern_gen1|dragon_addr[2]~6_combout ,\pattern_gen1|dragon_addr[1]~4_combout ,\pattern_gen1|dragon_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4055400000000AAA00000002AA8AAAA44055400000002AA800000002AA2AAA90405500001008AAA800000140A8AAAA40405500005022AAA000001540A2AAA90310150001508AAAA0000154102AAA9407D01500015022AA80000542A1AAAA4003D0040005408AAA0000102AAAAAA1000FC4000015402AAA000000AAAAAA00001FF4000015002AA8000002AAAAA040005FF400001500AAA000000AAAAA0500004FF100005400AA80000022AAA05500007FFD00005502AA0000008AAA0F1400013F";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FD00005502AA00510022A4FD5400013FFC40005402A80454008A8FFD500000FFFF4001500AA04550022A3FF1500000FFFF1001540A81554002A8FFF5400043FFFFD001540A8555000AA3FFF5400003FFFFD001540A0555002A8FFFF0400103FFFFC401502A355400AA3FFFFC00000FFFFFF401502A155402A97FFFFD00040FFFFFF0014028D55002A8FFFFFD50007FFFFFFD800028D5500AA3FFFFFD40107FFFFFFC2000A355500A9FFFFFFC5001FFFFFFFF4800A755402A9FFFFFFC4041FFFFFFFFF000A755402A7FFFFFFD4047FFFFFFFFFC00A45500AA7FFFFFF14127FFFFFFFFFF10A45500A8FFFFFFF501A7FFFFFFFFFFD0A15402A8FFFFFFF5009FFFFF";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFD0A95002A7FFFFFFF5029FFFFFFFFFFD54A95002A3FFFFFFF5027FFFFFFFFD5155A840008FFFFFFFC408FFFFFFFF155555A140001FFFFFFFD409FFFFFFFC5555554500151FFFFFFFD023FFFFFFF55554155500555FFC53FFD0A7FFFFFFF0500005540015554501FFC19FFFFFFFFD714015400145514281FF029FFFFFFFFDD4555500015550AA97FF6A7FFFFFFFFF3514140001542AA57FFF6A7FFFFFFFFFF33F50000042AA5FFFFF69FFFFFFFFFFFCFF40000002A1FFFFFF29FFFFFFFFFFFFFD0010000015FFFFFFD7FFFFFFFFFFFFF400F140004155550FFFFFFFFFFFFFFFF401D1000100155503FFFFFFFFFFFFFFD00750000000AAA007FFFFFFFFFF";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFDF50040000000AAAAA9FFFFFFFFFFFFF7500110000002A8005FFFFFFFFFFFFFF5000100A8002957FFFFFFFFFFFFFFFFF440002AA00A97FFFFFFFFFFFFFFFFFFD500082A02A97FFFFFFFFFFFFFFFFFFFD4002A802A97FFFFFFFFFFFFFFFFFFFFC002AAA82A7FFFFFFFFFFFFFFFFFFFFFC50AAA83D5FFFFFFFFFFFFFFFFFFFFFFF02AAA3FFFFFFFFFFFFFFFFFFFFFFFFFFDAAA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDA97FFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|pr_addr[11]~11_combout ,\pattern_gen1|pr_addr[10]~10_combout ,\pattern_gen1|pr_addr[9]~9_combout ,\pattern_gen1|pr_addr[8]~8_combout ,\pattern_gen1|pr_addr[7]~7_combout ,\pattern_gen1|pr_addr[6]~6_combout ,\pattern_gen1|pr_addr[5]~5_combout ,
\pattern_gen1|pr_addr[4]~4_combout ,\pattern_gen1|pr_addr[3]~3_combout ,\pattern_gen1|pr_addr[2]~2_combout ,\pattern_gen1|pr_addr[1]~1_combout ,\pattern_gen1|pr_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFF137FFFFFFFFFFFFFFFFFFFFFFFFEFBDABEBFFFFFFFFFFFFFFFFFFFFFFFF700EACAFFFFFFFFFFFFFFFFFFFFFFFFC80000033FFFFFFFFFFFFFFFFFFFFFFFEC054550FFFFFFFFFFFFFFFFFFFFFFFCEC540D7DFFFFFFFFFFFFFFFFFFFFFFFD555C5004FFFFFFFFFFFFFFFFFFFFFFFF21415117BFFFFFFFFFFFFFFFFFFFFFD1F17551157FFFFFFFFFFFFFFFFFFFFF210D1541453FFFFFFFFFFFFFFFFFFFFF55795545453FFFFFFFFFFFFFFFFFFFFF35D55555557FFFFFFFFFFFFFFFFFFFFFE1275555573FFFFFFFFFFFFFFFFFF2497D7F5055574FFFFFFFFFFFFFFFFFC1415553405415EBFFFFFFFFF";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFB005555E405555EBFFFFFFFFFFFFFFFF50025557538554E3FFFFFFFFFFFFFFFFB000D53356B552B3FFFFFFFFFFFFFFFF00001CBF57155ABEFFFFFFFFFFFFFFFFC03437FD55554DE3FFFFFFFFFFFFFFFC3816FFC5D5762BCFFFFFFFFFFFFFFFFE51FFF5FFC4AFFFA7FFFFFFFFFFFFFFFFFFFFBB5552FFF26BFFFFFFFFFFFFFFFFFFFDBC5531A5BA48FFFFFFFFFFFFFFFFFFFF4AEC56A6A94AFFFFFFFFFFFFFFFFFFFFFD7F9AB7A8EBFFFFFFFFFFFFFFFFFFFFFFFF1A9FEEAAFFFFFFFFFFFFFFFFFFFFFFFFDA93FD2BFFFFFFFFFFFFFFFFFFFFFFFFFAABC69FFFFFFFFFFFFFFFFFFFFFFFFFEAAAA87FFFFFFFFFFFFFFFFFFFFFFFFFFC9B2FFFFFFFFFFFF";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|er_addr[11]~11_combout ,\pattern_gen1|er_addr[10]~10_combout ,\pattern_gen1|er_addr[9]~9_combout ,\pattern_gen1|er_addr[8]~8_combout ,\pattern_gen1|er_addr[7]~7_combout ,\pattern_gen1|er_addr[6]~6_combout ,\pattern_gen1|er_addr[5]~5_combout ,
\pattern_gen1|er_addr[4]~4_combout ,\pattern_gen1|er_addr[3]~3_combout ,\pattern_gen1|er_addr[2]~2_combout ,\pattern_gen1|er_addr[1]~1_combout ,\pattern_gen1|er_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5400000154003DFFFFFFFFFFFFF7FF7D500000047D40FF7FFFFFFFFFFFD17F75500000007FD3FF7FFFFFFFFFFF401F75403300007FF7FDDFFFFFFFFFFF40055540CCC001FFFDFFDFFFFFFFFFFFD001550033FF01FFFDFF5FFFFFF";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFD0FF1403FFFFC1FFFF7FDFFFFFFFFFFFF7FFF43FFFFFF7FFFF7FDFFFFFFFFFFFFDFFF4FFFFFFF7FFFF7FDFFFFFFFFFFFFF7FFFFFFFFFDFFFFF7F3FFFFFFFFFFFFFDD5FFFFFFFCFFFFF7F7FFFFFFFFFFFFFF75FFFF77F3FFFFF7F7FFFFFFFFFFFFFF5FFFFDDDDFFFFFF7CFFFFFFFFFFFFFFF43FFF7577FFFFFF7DFFFFFFFFFFFFFF503FFFD54FFFFFFC41FFFFFFFFFFFFF5003FFFD73FFFFFF0003FFFFFFFFFFF5000FFFFFDFFFFFFC0000FFFFFFFFFFD4103FFFFFDFFFFFF000003FFFFFFFFF454FFFFFFF3FFFFFF000000FFFFFFFFF4FFFFFFFFF7FFFFFC0000003FFFFFFFF7FFFFFFFFF7FFFFFC0000003FFFFFFFF7FFFFFFFFF7FFFFFC0000003FFFF";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFDDFFFFFFFF7FFFFFF000000FFFFFFFFFDD7FFFFFFF3FFFFFF000000FFFFFFFFFF77FFFFFFDFFFFFFFC000003FFFFFFFFF77FFFFFFDFFFFFFFC000003FFFFFFFFF77FFFFFFDFFFFFFFF000003FFFFFFFFF77FFFFFFDFFFFFFFF0000C3FFFFFFFFF73FFFFFFCFFFFFFFF0000CFFFFFFFFFFDFFFFFFF7FFFFFFFC0003CFFFFFFFFFFDFFF555F7FFFFFFFC0003FFFFFFFFFFFF7F55555FFFFFFFF0000FFFFFFFFFFFFFDF55553FFFFFFFC0C30FFFFFFFFFFFFFF5D550FFFFFFFFCFC33FFFFFFFFFFFFFFF000FFFFFFFFFFF0CFFFFFFFFFFFFFFFFFFFFFFFFFFFF033FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FCFFFFFFFFF";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF3FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N6
cyclonev_lcell_comb \pattern_gen1|blue~2 (
// Equation(s):
// \pattern_gen1|blue~2_combout  = ( \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  
// & ((!\pattern_gen1|char_status~q )))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( !\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|char_status~q )) ) ) ) # ( 
// \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|Equal0~0_combout ),
	.datad(!\pattern_gen1|char_status~q ),
	.datae(!\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~2 .extended_lut = "off";
defparam \pattern_gen1|blue~2 .lut_mask = 64'h000030308800B830;
defparam \pattern_gen1|blue~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|flameat_addr[11]~11_combout ,\pattern_gen1|flameat_addr[10]~10_combout ,\pattern_gen1|flameat_addr[9]~9_combout ,\pattern_gen1|flameat_addr[8]~8_combout ,\pattern_gen1|flameat_addr[7]~7_combout ,\pattern_gen1|flameat_addr[6]~6_combout ,
\pattern_gen1|flameat_addr[5]~5_combout ,\pattern_gen1|flameat_addr[4]~4_combout ,\pattern_gen1|flameat_addr[3]~3_combout ,\pattern_gen1|flameat_addr[2]~2_combout ,\pattern_gen1|flameat_addr[1]~1_combout ,\pattern_gen1|flameat_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFAEFFFFFFEAABFFFFFFFFFFFFFFFFFFFFAAAAFFFFEAAFFFCFFFFFFFFFFFFFFFFFABAAFFFFFFEFFFFFFFFFFFC3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFF0FAFC3FFFFFFFFFEEFFFFFFAABFCFFFFFA55F03FFFD515BFFFFFFD4006FFFFFFA4057FFF3F7FC06FFFFFF4FFFC7FFFFE3EFF5BFF3DEB541FFFFFDF21206FFFFDEE7707FF";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "CCA68DFFFFFFD6C3142BFF381E034EFFFC8C27EFFFFFC377EFDFEB37A6365DBFF8BBBD17FFFFDBB80923EFF66FF03CBEB87803A7FFFFD07C0C2FEBF266C873FAFCB94FA7FFFFC3BF0D7CEFF256F509FAADE44917FFFFC383E51FFFF7F53D9279FDA3F43BFFFFD37FF41FFFF8B5BC1F7AFEE2673BFFFFCAC69CDBFFFC671DFF7FFD3A410FFFFFDA1B50DFFFFC7D2888BFFCE52DDBFFFFD5A9D81FFFFC21B38CFFF8FF3C1FFFFFD9E5CD7FFFF84E2981FFF8C52F1BFFFFF07057FFFFE4B36BC1FFF91E7217FFFFF0456FFFFFE9051895FFFF6F9B5BFFFFF9E973FFFFFE5D01D5FFEFFBAFEFFFFF0DF5C3FFFFFC374C3EBFFFFECCFBFFFFDF7DCFFFFFFCFE0A46AF";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFF3CFCFFFFFCDDCD3FFFFFF3CE3F3FEFFC0CCFFFFFFF73300FFFFFC1DC0C7FFFFF7FCFFFFFFF33370FFFFFCCFFF43FFFFFCFCFFFFFFFCC403FFFFFF03138F3FEFB3FCFFFFFFFFF7CFFFFFFFFFDFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N24
cyclonev_lcell_comb \pattern_gen1|blue~0 (
// Equation(s):
// \pattern_gen1|blue~0_combout  = ( \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|red[5]~2_combout  & (((!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  
// & !\pattern_gen1|always1~5_combout )))) # (\pattern_gen1|red[5]~2_combout  & ((!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((\pattern_gen1|always1~5_combout )))) ) ) ) # ( 
// !\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\pattern_gen1|red[5]~3_combout  & ( ((!\pattern_gen1|red[5]~2_combout  & ((!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\pattern_gen1|red[5]~2_combout  & (!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\pattern_gen1|always1~5_combout ) ) ) )

	.dataa(!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\pattern_gen1|red[5]~2_combout ),
	.datad(!\pattern_gen1|always1~5_combout ),
	.datae(!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~0 .extended_lut = "off";
defparam \pattern_gen1|blue~0 .lut_mask = 64'hCAFFCA0F00000000;
defparam \pattern_gen1|blue~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N30
cyclonev_lcell_comb \pattern_gen1|blue~1 (
// Equation(s):
// \pattern_gen1|blue~1_combout  = ( \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|blue~0_combout  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\pattern_gen1|red[5]~4_combout  & 
// ((\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) ) # ( !\pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|blue~0_combout  & ( (\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// !\pattern_gen1|red[5]~4_combout ) ) ) ) # ( \pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|blue~0_combout  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\pattern_gen1|red[5]~4_combout  & ((\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) ) # ( !\pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|blue~0_combout  & ( (\pattern_gen1|red[5]~4_combout ) # 
// (\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\pattern_gen1|red[5]~9_combout ),
	.dataf(!\pattern_gen1|blue~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~1 .extended_lut = "off";
defparam \pattern_gen1|blue~1 .lut_mask = 64'h5F5F303F5050303F;
defparam \pattern_gen1|blue~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N21
cyclonev_lcell_comb \pattern_gen1|blue~3 (
// Equation(s):
// \pattern_gen1|blue~3_combout  = ( \pattern_gen1|blue~1_combout  & ( (!\pattern_gen1|blue~2_combout  & (!\pattern_gen1|green~4_combout  & ((!\pattern_gen1|red~25_combout ) # (!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))) ) ) # 
// ( !\pattern_gen1|blue~1_combout  & ( (!\pattern_gen1|blue~2_combout  & ((!\pattern_gen1|red~25_combout ) # (!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) )

	.dataa(!\pattern_gen1|red~25_combout ),
	.datab(!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\pattern_gen1|blue~2_combout ),
	.datad(!\pattern_gen1|green~4_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|blue~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~3 .extended_lut = "off";
defparam \pattern_gen1|blue~3 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \pattern_gen1|blue~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N22
dffeas \pattern_gen1|blue[4] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|blue~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[4] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N54
cyclonev_lcell_comb \pattern_gen1|blue~6 (
// Equation(s):
// \pattern_gen1|blue~6_combout  = ( \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|char_status~q  & 
// !\pattern_gen1|always0~50_combout )))) # (\pattern_gen1|always0~1_combout  & (!\pattern_gen1|Equal0~0_combout )) ) ) ) # ( !\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|char_status~q  & !\pattern_gen1|always0~50_combout )) ) ) ) # ( \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\pattern_gen1|Equal0~0_combout  & \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal0~0_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|char_status~q ),
	.datad(!\pattern_gen1|always0~50_combout ),
	.datae(!\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~6 .extended_lut = "off";
defparam \pattern_gen1|blue~6 .lut_mask = 64'h00002222C000E222;
defparam \pattern_gen1|blue~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N6
cyclonev_lcell_comb \pattern_gen1|blue~4 (
// Equation(s):
// \pattern_gen1|blue~4_combout  = ( \pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|red[5]~2_combout  & (!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a1  & 
// ((\pattern_gen1|always1~5_combout )))) # (\pattern_gen1|red[5]~2_combout  & (((!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a1 ) # (\pattern_gen1|always1~5_combout )))) ) ) ) # ( !\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|red[5]~2_combout  & ((!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a1 ) # ((!\pattern_gen1|always1~5_combout )))) # (\pattern_gen1|red[5]~2_combout  & 
// (((!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a1 ) # (\pattern_gen1|always1~5_combout )))) ) ) )

	.dataa(!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\pattern_gen1|red[5]~2_combout ),
	.datac(!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\pattern_gen1|always1~5_combout ),
	.datae(!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~4 .extended_lut = "off";
defparam \pattern_gen1|blue~4 .lut_mask = 64'hFCBB30BB00000000;
defparam \pattern_gen1|blue~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N42
cyclonev_lcell_comb \pattern_gen1|blue~5 (
// Equation(s):
// \pattern_gen1|blue~5_combout  = ( \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|blue~4_combout  & ( (!\pattern_gen1|red[5]~9_combout  & (((!\pattern_gen1|red[5]~4_combout  & 
// \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1 )))) # (\pattern_gen1|red[5]~9_combout  & (((\pattern_gen1|red[5]~4_combout )) # (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( 
// !\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1  & ( \pattern_gen1|blue~4_combout  & ( (!\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1 ))) # 
// (\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1 )))) ) ) ) # ( \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|blue~4_combout  & ( ((!\pattern_gen1|red[5]~9_combout  & 
// ((\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1 ))) # (\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1 ))) # (\pattern_gen1|red[5]~4_combout ) ) ) ) # ( 
// !\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1  & ( !\pattern_gen1|blue~4_combout  & ( (!\pattern_gen1|red[5]~9_combout  & (((\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1 ) # (\pattern_gen1|red[5]~4_combout )))) # 
// (\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1  & (!\pattern_gen1|red[5]~4_combout ))) ) ) )

	.dataa(!\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\pattern_gen1|red[5]~9_combout ),
	.datac(!\pattern_gen1|red[5]~4_combout ),
	.datad(!\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pattern_gen1|blue~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~5 .extended_lut = "off";
defparam \pattern_gen1|blue~5 .lut_mask = 64'h1CDC1FDF10D013D3;
defparam \pattern_gen1|blue~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N15
cyclonev_lcell_comb \pattern_gen1|blue~7 (
// Equation(s):
// \pattern_gen1|blue~7_combout  = ( \pattern_gen1|blue~5_combout  & ( (!\pattern_gen1|green~4_combout  & (!\pattern_gen1|blue~6_combout  & ((!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a1 ) # (!\pattern_gen1|red~25_combout )))) ) ) # ( 
// !\pattern_gen1|blue~5_combout  & ( (!\pattern_gen1|blue~6_combout  & ((!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a1 ) # (!\pattern_gen1|red~25_combout ))) ) )

	.dataa(!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\pattern_gen1|green~4_combout ),
	.datac(!\pattern_gen1|red~25_combout ),
	.datad(!\pattern_gen1|blue~6_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|blue~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~7 .extended_lut = "off";
defparam \pattern_gen1|blue~7 .lut_mask = 64'hFA00FA00C800C800;
defparam \pattern_gen1|blue~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N16
dffeas \pattern_gen1|blue[5] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|blue~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[5] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pattern_gen1|rr_addr[9]~10_combout ,\pattern_gen1|rr_addr[8]~9_combout ,\pattern_gen1|rr_addr[7]~8_combout ,\pattern_gen1|rr_addr[6]~7_combout ,\pattern_gen1|rr_addr[5]~6_combout ,\pattern_gen1|rr_addr[4]~5_combout ,\pattern_gen1|rr_addr[3]~4_combout ,
\pattern_gen1|rr_addr[2]~3_combout ,\pattern_gen1|rr_addr[1]~2_combout ,\pattern_gen1|rr_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 10;
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C030080300C0300";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "802008020080200C0300C0300C020080200C0300C020080200C0300C0300C0300C0300C0300C0300C0300C0300C0300C030080300C0300C0300C0300C0300C0300C0300802008020080100401004010040100801008020040200C0300C02008010080300C02008020080200801004010040200803004010040300C0300C0300C010040200C0300C0300C03004010040300C0300802008020080200802008010080200802004020080300C0300C03008020080200C010080200C020080200802008020040200802008020080200802004020080200C0300C0300C03004020080300C030080200802008010080200C0300C0300C02004020080300C0300C0300C0";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "200802004020080200C030080300C0300C010080200802008020080200802008020080300C0300C0300C02008020080300C0300C0300C03008020080200C0300C0300C020080200C0300C0300C0300C0200402008020080300C0300C0300C0300C0100802008020080200802008020080200C0300C0300C0300C020080200C0300C030080200402004020080300C0300C0300C010080200C0300C0300C030080100802008020080300C0300C0300C030080200802008010080200C01008020080300C0300C0300C0300C010080200C0300C030040200802008020080300C0300C03008020080200C0300C030080200802008010080200C0300C0300C03008020";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "08020080300C0100802008020080200C0300C0300C0300C03008020080200C0300C030080200802008020080300C0300C03008020040300C0300C02004020080200C010080200C030080100401008020080200C0300C0200801008020080300C0300C0300C0300C03004020080300C0300C0300C0300C020080200C0300C0300C03004020080300C03008020080200C03008020080200C0300802008020080200C0300C0300C02008020080200C0300C0300C030080200802004020080300C030080200802004010080200C0300C0300C02008020080300C03008020080300C0300C0300C0300C0300C0300C0300C0300C0300C0300C02008020080300C0300C";
defparam \pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0300C0300802008020080200802008030040200802008020080200C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300802008020080200802008020040200802008020080300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C030080200802008020080300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C02";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pattern_gen1|pika_name_addr[9]~9_combout ,\pattern_gen1|pika_name_addr[8]~8_combout ,\pattern_gen1|pika_name_addr[7]~7_combout ,\pattern_gen1|pika_name_addr[6]~6_combout ,\pattern_gen1|pika_name_addr[5]~5_combout ,\pattern_gen1|pika_name_addr[4]~4_combout ,
\pattern_gen1|pika_name_addr[3]~3_combout ,\pattern_gen1|pika_name_addr[2]~2_combout ,\pattern_gen1|pika_name_addr[1]~1_combout ,\pattern_gen1|pika_name_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 10;
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C020040200C0300C0300C010080300C03008010080300C030080200C0300C020080300C0300C0300C0100C0300C030040000C0300C010040300C030080200C0300C0300C0300C0300C0300C0300C0200000000000000100C03004000000300C030000000002000000000";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000C000000100C0300C03000000000300C02000000000300C000000100C03000000040300C0300C0300C010000000C030080000000004000000000C03000000040300C030000000802000000040100000004000000000000000000000000C0300C0300C0000000004000000300C02000000080300C0300C0300C000000100C03000000000300C020000000C030000000402008010000000C0300C0300C0300400000010000000000000000000300C0300C0300C0300000000000040300C010000000C0300C0300C0300C000000100C010000000C0300C010000000C010000000000000000000100C0300C0300C0300000004010000000C000000000C030";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "0C0300C0300C0100000000000080300C000000100C030040000000000000000300C010000000C0300C000000100C000000000401004000000200C0300C03008000000000C0200000000000000200C0300C0300C0200000000000000000C03008000000300C010000000000000000000300C000000100C0300C000000200C000000200C03004000000300C0000000000000000300C0300000000000080300C0300C030040000000008000000100C03000000000300C0000001008010000000403008000000300C030040000003004000000300C03000000040300C00000000040200C0300C03000000000200C0300C0300C010000000403008000000200C03000";
defparam \pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "000040300C0000001004010000000C03004000000300C030000000003000000040300C030080200C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C030080200C0300C020080300C020040000C0300C0100000000000000000C03000000040300C03008010080300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300801000000000100C030080300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C03";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N18
cyclonev_lcell_comb \pattern_gen1|blue~8 (
// Equation(s):
// \pattern_gen1|blue~8_combout  = ( \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a2  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a2  & 
// (!\pattern_gen1|red[5]~2_combout ))) # (\pattern_gen1|always1~5_combout  & (((!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\pattern_gen1|red[5]~2_combout )))) ) ) ) # ( 
// !\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a2  & ( !\pattern_gen1|red[5]~3_combout  & ( ((!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a2 )) # (\pattern_gen1|always1~5_combout  & 
// ((!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (\pattern_gen1|red[5]~2_combout ) ) ) )

	.dataa(!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\pattern_gen1|always1~5_combout ),
	.datac(!\pattern_gen1|red[5]~2_combout ),
	.datad(!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~8 .extended_lut = "off";
defparam \pattern_gen1|blue~8 .lut_mask = 64'hBF8FB38300000000;
defparam \pattern_gen1|blue~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|flameat_addr[11]~11_combout ,\pattern_gen1|flameat_addr[10]~10_combout ,\pattern_gen1|flameat_addr[9]~9_combout ,\pattern_gen1|flameat_addr[8]~8_combout ,\pattern_gen1|flameat_addr[7]~7_combout ,\pattern_gen1|flameat_addr[6]~6_combout ,
\pattern_gen1|flameat_addr[5]~5_combout ,\pattern_gen1|flameat_addr[4]~4_combout ,\pattern_gen1|flameat_addr[3]~3_combout ,\pattern_gen1|flameat_addr[2]~2_combout ,\pattern_gen1|flameat_addr[1]~1_combout ,\pattern_gen1|flameat_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF5D7FFFFFD557FFFFFFFFFFFFFFFFFFFF5555FFFFD55FFFE7FFFFFFFFFFFFFFFF5755FF7FFFDFFFFFFF7FFDE9FFFFFFFFFFD7FDFFFFFFFDFFFF7FFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFF5AABDFFFFFFFFDFFFFDFFFFFFD5FFFFFFFFFFFFFFFA75FEBFFFF575F5DDFFFFFF557FEFFFFD555FABFFFD5557FFFFFFD5555FFFFFF55557F5FBF40155FFFFFF500017FFFFD400057FFBD00555FFFFFD05A955FFFFD01A957FF";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "ED05650FFFFFD06AE557F5B516BE51FDDD16A90FFFFFD0AAA41FD5B416EA517DF51AAA47FFFFD1ABF95BDFF456AE917D751BFE47FFFFD6ABFA5FD7F45ABA94F5FD1BFA47FFFFD5AAFA7EDFF45AAAA4F55D1BFA47FFFFD5BEA95FFFF419A56875FD05AA47FFFFD5AAA957FFF519646475FD05A947FFFF516AA517F5FD14A51077FD40655FFFFFD155651FF5FD1556117FFD005117FFFF5506115FFFFD500511FFF500415FFFFFD505117FFFF5501515FFF5154057FFFFF54957FFFFD5045015FF755D4557FFFFD5595FFFFFD5559155FF775F5757FFFFF5D57BFFFFFD555555FFDFF7575FFFFFA5F5EBDFFFF6BB52B57F7FDDEE57FFFFE5BDEFFFFDF6BE55A957";
defparam \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFD9656FFFFFEEEEEBDFFDFDBE59DB5DDF6A665FFFFF59B9AAFFFFFEAEEAE9FD7DD9565FFFFFF9BB9AFFFFF665D7AB7FDF56565FFFFFDE6AA9F7FFF5A9A9A797DD797EFFFFFFD57B67DFFFFFDD6D7F7FDFF6FDFFFFFFFFF7DF7DFFFFD7DDD57D7DF7FDDFFFFFDDDFFF7DFFFFF5DFD77FFF77DFDFFFFFFFFF7DF7FFFDDFDFF775FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\pattern_gen1|ar_addr[10]~11_combout ,\pattern_gen1|ar_addr[9]~10_combout ,\pattern_gen1|ar_addr[8]~9_combout ,\pattern_gen1|ar_addr[7]~8_combout ,\pattern_gen1|ar_addr[6]~7_combout ,\pattern_gen1|ar_addr[5]~6_combout ,\pattern_gen1|ar_addr[4]~5_combout ,
\pattern_gen1|ar_addr[3]~4_combout ,\pattern_gen1|ar_addr[2]~3_combout ,\pattern_gen1|ar_addr[1]~2_combout ,\pattern_gen1|ar_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018C631884318C4110C631044218C63188421084210C631882108842108210886318C631042118C6318C6200000000000002000000004630800000000000431000000000000000000118C61000000044318C6000000000000000000000000020000000000000010000000000000000000000C40000000000218C4000000000000000000000000000000000000000000000000000000000000000820000000000118C2000000000000000000000000000000000000000000000000000000000000";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000400000000000018C2000000000000000000000000000000000000000000000000000000000000000000000000000118C2000000000000000000000000000000000000000000000000000000000000000000000000000218C2000000000000000000000000000000000000000000000000000000000000000000000000000318C0000000000000000000000000000000000000000000000000000000000000000000000000000318C00000000000000000000000000000000000000000000000000000000000000000000000000023188000000000000000000000000000000000000000000000000000000000000000000000000000431000000000000000";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000040000000000000000000000000630800000000000000000000000000000000000000000000000008800000000000000000000000046308000000000000000000000000000000000000000000000000080000000000000000000000000863000000000000000000000000000000000000000000000000000000000000000000000000000008630000000000000000000000000000000000000000000000000000000000000000000000000000086308000000000000000000000000000000000000000000000000000000000000000000000000000863100000000000000000000000000000000000000000000000";
defparam \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000C6318400000000000000000000021800000000000000000000000000000000000000000000000010C6318C41084210842118C410044318C4108422188000000100000000000000000000004420842218C6318C6318C6318C6318C6318C6318C6318C6318C6318C630000000000000000000010C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C631000000000000000000218C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C631880000000000000086318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C6318C62084000042218C6318C6318C6318C63";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N54
cyclonev_lcell_comb \pattern_gen1|blue~9 (
// Equation(s):
// \pattern_gen1|blue~9_combout  = ( \pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|red[5]~4_combout  & (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (\pattern_gen1|red[5]~4_combout  & ((\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ))) ) ) ) # ( !\pattern_gen1|red[5]~9_combout  & ( \pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\pattern_gen1|red[5]~4_combout ) # (!\pattern_gen1|blue~8_combout ) ) ) ) # ( \pattern_gen1|red[5]~9_combout  & ( !\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|red[5]~4_combout  & 
// (\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\pattern_gen1|red[5]~4_combout  & ((\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ))) ) ) ) # ( !\pattern_gen1|red[5]~9_combout  & ( 
// !\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\pattern_gen1|red[5]~4_combout  & !\pattern_gen1|blue~8_combout ) ) ) )

	.dataa(!\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\pattern_gen1|red[5]~4_combout ),
	.datac(!\pattern_gen1|blue~8_combout ),
	.datad(!\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\pattern_gen1|red[5]~9_combout ),
	.dataf(!\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~9 .extended_lut = "off";
defparam \pattern_gen1|blue~9 .lut_mask = 64'h30304477FCFC4477;
defparam \pattern_gen1|blue~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|pr_addr[11]~11_combout ,\pattern_gen1|pr_addr[10]~10_combout ,\pattern_gen1|pr_addr[9]~9_combout ,\pattern_gen1|pr_addr[8]~8_combout ,\pattern_gen1|pr_addr[7]~7_combout ,\pattern_gen1|pr_addr[6]~6_combout ,\pattern_gen1|pr_addr[5]~5_combout ,
\pattern_gen1|pr_addr[4]~4_combout ,\pattern_gen1|pr_addr[3]~3_combout ,\pattern_gen1|pr_addr[2]~2_combout ,\pattern_gen1|pr_addr[1]~1_combout ,\pattern_gen1|pr_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD13FFE9BFFFFFFFFFFFFFFFFFFFFFFFFD007D003FFFFFFFFFFFFFFFFFFFFFFFF8550010BFFFFFFFFFFFFFFFFFFFFFFFD15555547FFFFFFFFFFFFFFFFFFFFFFFD15555552FFFFFFFFFFFFFFFFFFFFFFE015551412FFFFFFFFFFFFFFFFFFFFFFE055155553FFFFFFFFFFFFFFFFFFFFFFF455555547FFFFFFFFFFFFFFFFFFFFFF9054555557FFFFFFFFFFFFFFFFFFFFF45515555557FFFFFFFFFFFFFFFFFFFFF55415555557FFFFFFFFFFFFFFFFFFFFFC5155555557FFFFFFFFFFFFFFFFFFFFFD558555554BFFFFFFFFFFFFFFFFFFEA541485555546FFFFFFFFFFFFFFFFFD55555545555550FFFFFFFFFF";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFCAA555505555550BFFFFFFFFFFFFFFFF9AA955545415550BFFFFFFFFFFFFFFFF5AAA55445445540BFFFFFFFFFFFFFFFF6AAA916C54955503FFFFFFFFFFFFFFFF2A955FFD555551B7FFFFFFFFFFFFFFFF555BFFF91545AFE7FFFFFFFFFFFFFFFF5BFFF900157FFF87FFFFFFFFFFFFFFFFFFFF805556FFFD03FFFFFFFFFFFFFFFFFFFF015546AA40A3FFFFFFFFFFFFFFFFFFFF9001000000E2FFFFFFFFFFFFFFFFFFFFFFFF001E01D2FFFFFFFFFFFFFFFFFFFFFFFF401F97C3FFFFFFFFFFFFFFFFFFFFFFFF400BFF47FFFFFFFFFFFFFFFFFFFFFFFFC000641FFFFFFFFFFFFFFFFFFFFFFFFFE00001BFFFFFFFFFFFFFFFFFFFFFFFFFF9005BFFFFFFFFFFF";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|er_addr[11]~11_combout ,\pattern_gen1|er_addr[10]~10_combout ,\pattern_gen1|er_addr[9]~9_combout ,\pattern_gen1|er_addr[8]~8_combout ,\pattern_gen1|er_addr[7]~7_combout ,\pattern_gen1|er_addr[6]~6_combout ,\pattern_gen1|er_addr[5]~5_combout ,
\pattern_gen1|er_addr[4]~4_combout ,\pattern_gen1|er_addr[3]~3_combout ,\pattern_gen1|er_addr[2]~2_combout ,\pattern_gen1|er_addr[1]~1_combout ,\pattern_gen1|er_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC954000000000028FFFFFFFFFFFFF3FF29500000003C000A3FFFFFFFFFFFC03F25500000003FC0023FFFFFFFFFFF000F25400000003FF0018FFFFFFFFFFF00001540000000FFFC008FFFFFFFFFFFC0001500000000FFFC004FFFFFF";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFC0000400000000FFFF000FFFFFFFFFFFF0000000000003FFFF000FFFFFFFFFFFFC000000000003FFFF000FFFFFFFFFFFFF00000000000FFFFF003FFFFFFFFFFFFFC1500000000FFFFF003FFFFFFFFFFFFFF0500004403FFFFF003FFFFFFFFFFFFFF000001110FFFFFF00FFFFFFFFFFFFFFF000004543FFFFFF00FFFFFFFFFFFFFF000000154FFFFFFC00FFFFFFFFFFFFF0000000143FFFFFF0003FFFFFFFFFFF0000000000FFFFFFC0000FFFFFFFFFFC0000000000FFFFFF000003FFFFFFFFF00000000003FFFFFF000000FFFFFFFFF00000000003FFFFFC0000003FFFFFFFF00000000003FFFFFC0000003FFFFFFFF00000000003FFFFFC0000003FFFF";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFC0000000003FFFFFF000000FFFFFFFFFC3000000003FFFFFF000000FFFFFFFFFF100000000FFFFFFFC000003FFFFFFFFF000000000FFFFFFFC000003FFFFFFFFF000000000FFFFFFFF000003FFFFFFFFF300000000FFFFFFFF0000C3FFFFFFFFF100000000FFFFFFFF0000CFFFFFFFFFFC00000003FFFFFFFC0003CFFFFFFFFFFC00055503FFFFFFFC0003FFFFFFFFFFFF0055554FFFFFFFF0000FFFFFFFFFFFFFC055553FFFFFFFC0C30FFFFFFFFFFFFFF01550FFFFFFFFCFC33FFFFFFFFFFFFFFF000FFFFFFFFFFF0CFFFFFFFFFFFFFFFFFFFFFFFFFFFF033FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FCFFFFFFFFF";
defparam \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF3FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N57
cyclonev_lcell_comb \pattern_gen1|blue~10 (
// Equation(s):
// \pattern_gen1|blue~10_combout  = ( \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|always0~1_combout  & 
// (((!\pattern_gen1|always0~50_combout  & !\pattern_gen1|char_status~q )))) # (\pattern_gen1|always0~1_combout  & (!\pattern_gen1|Equal0~0_combout )) ) ) ) # ( !\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  & !\pattern_gen1|char_status~q )) ) ) ) # ( 
// \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\pattern_gen1|Equal0~0_combout  & \pattern_gen1|always0~1_combout ) ) ) )

	.dataa(!\pattern_gen1|Equal0~0_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|always0~50_combout ),
	.datad(!\pattern_gen1|char_status~q ),
	.datae(!\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~10 .extended_lut = "off";
defparam \pattern_gen1|blue~10 .lut_mask = 64'h00002222C000E222;
defparam \pattern_gen1|blue~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\pattern_gen1|dragon_addr[11]~19_combout ,\pattern_gen1|dragon_addr[10]~18_combout ,\pattern_gen1|dragon_addr[9]~17_combout ,\pattern_gen1|dragon_addr[8]~16_combout ,\pattern_gen1|dragon_addr[7]~15_combout ,\pattern_gen1|dragon_addr[6]~14_combout ,
\pattern_gen1|dragon_addr[5]~12_combout ,\pattern_gen1|dragon_addr[4]~10_combout ,\pattern_gen1|dragon_addr[3]~8_combout ,\pattern_gen1|dragon_addr[2]~6_combout ,\pattern_gen1|dragon_addr[1]~4_combout ,\pattern_gen1|dragon_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ALTSYNCRAM";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1555555555555555555555555545555015555555555555555555555555155544155555555555555555555015545555141555555555555555555505155155545315555555555555555554554555554153C5555555555555555551555155551553C555555555555555554555555550554FC555555555555555551555555505554FF155555515555555545555555055554FF155555515555555515555550555544FF155555455555555455555501555547FFC555554555555541555550F1555513F";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FC55555455555501555550FC5555513FFC5555545555505555554FFC555544FFFF1555515555055555553FF1555544FFFF155551555455555554FFF1555553FFFFC55551555155555553FFF1555513FFFFC5555155415555554FFFF1555553FFFFC5555155315555553FFFFC55544FFFFFF1554555055555557FFFFC15554FFFFFF1554554C5555554FFFFFC45517FFFFFFC551554C5555553FFFFFC45557FFFFFFC5555531555555FFFFFFC5545FFFFFFFF0555531555555FFFFFFC5555FFFFFFFFF155531555557FFFFFFD5557FFFFFFFFFC45505555557FFFFFF15557FFFFFFFFFF0550555554FFFFFFF15557FFFFFFFFFFC551555554FFFFFFF1555FFFFF";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFC154555553FFFFFFF1555FFFFFFFFFFC0154555553FFFFFFF1557FFFFFFFFC01545455554FFFFFFFC555FFFFFFFF0155545155554FFFFFFFC555FFFFFFFC5555550555554FFFFFFFC557FFFFFFF15400155555554FFC03FFC557FFFFFFF0015541555515500555FFC55FFFFFFFFCF15545555540015555FF155FFFFFFFFCC05545555555555557FF157FFFFFFFFF33000555555555557FFF157FFFFFFFFFF33F15555555555FFFFF15FFFFFFFFFFFCFF5555555550FFFFFF15FFFFFFFFFFFFFC5551555505FFFFFFD7FFFFFFFFFFFFF154F145545500000FFFFFFFFFFFFFFFF152F0155555155553FFFFFFFFFFFFFFC553C1555555555557FFFFFFFFFF";
defparam \pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFCF15401555555555555FFFFFFFFFFFFF305541555555554005FFFFFFFFFFFFFF315545555555557FFFFFFFFFFFFFFFFF0555455555557FFFFFFFFFFFFFFFFFFC555551555557FFFFFFFFFFFFFFFFFFFC55555555557FFFFFFFFFFFFFFFFFFFFC5555554157FFFFFFFFFFFFFFFFFFFFFC4555543D5FFFFFFFFFFFFFFFFFFFFFFF155553FFFFFFFFFFFFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFD557FFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N21
cyclonev_lcell_comb \pattern_gen1|blue~11 (
// Equation(s):
// \pattern_gen1|blue~11_combout  = ( \pattern_gen1|red~25_combout  & ( (!\pattern_gen1|blue~10_combout  & (!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2~portadataout  & ((!\pattern_gen1|blue~9_combout ) # (!\pattern_gen1|green~4_combout )))) ) ) 
// # ( !\pattern_gen1|red~25_combout  & ( (!\pattern_gen1|blue~10_combout  & ((!\pattern_gen1|blue~9_combout ) # (!\pattern_gen1|green~4_combout ))) ) )

	.dataa(!\pattern_gen1|blue~9_combout ),
	.datab(!\pattern_gen1|green~4_combout ),
	.datac(!\pattern_gen1|blue~10_combout ),
	.datad(!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|red~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~11 .extended_lut = "off";
defparam \pattern_gen1|blue~11 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \pattern_gen1|blue~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N22
dffeas \pattern_gen1|blue[6] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|blue~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[6] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N42
cyclonev_lcell_comb \pattern_gen1|blue~14 (
// Equation(s):
// \pattern_gen1|blue~14_combout  = ( \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\pattern_gen1|always0~1_combout  & (!\pattern_gen1|always0~50_combout  & 
// ((!\pattern_gen1|char_status~q )))) # (\pattern_gen1|always0~1_combout  & (((!\pattern_gen1|Equal0~0_combout )))) ) ) ) # ( !\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\pattern_gen1|always0~50_combout  & (!\pattern_gen1|always0~1_combout  & !\pattern_gen1|char_status~q )) ) ) ) # ( \pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (\pattern_gen1|always0~1_combout  & !\pattern_gen1|Equal0~0_combout ) ) ) )

	.dataa(!\pattern_gen1|always0~50_combout ),
	.datab(!\pattern_gen1|always0~1_combout ),
	.datac(!\pattern_gen1|Equal0~0_combout ),
	.datad(!\pattern_gen1|char_status~q ),
	.datae(!\pattern_gen1|prb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|erb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~14 .extended_lut = "off";
defparam \pattern_gen1|blue~14 .lut_mask = 64'h000030308800B830;
defparam \pattern_gen1|blue~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N18
cyclonev_lcell_comb \pattern_gen1|blue~12 (
// Equation(s):
// \pattern_gen1|blue~12_combout  = ( \pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|red[5]~3_combout  & ( (!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a3  & 
// ((!\pattern_gen1|red[5]~2_combout )))) # (\pattern_gen1|always1~5_combout  & (((!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a3 ) # (\pattern_gen1|red[5]~2_combout )))) ) ) ) # ( !\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// !\pattern_gen1|red[5]~3_combout  & ( ((!\pattern_gen1|always1~5_combout  & (!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a3 )) # (\pattern_gen1|always1~5_combout  & ((!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a3 )))) # 
// (\pattern_gen1|red[5]~2_combout ) ) ) )

	.dataa(!\pattern_gen1|chb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\pattern_gen1|always1~5_combout ),
	.datac(!\pattern_gen1|pknb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\pattern_gen1|red[5]~2_combout ),
	.datae(!\pattern_gen1|hrb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|red[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~12 .extended_lut = "off";
defparam \pattern_gen1|blue~12 .lut_mask = 64'hB8FFB83300000000;
defparam \pattern_gen1|blue~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N54
cyclonev_lcell_comb \pattern_gen1|blue~13 (
// Equation(s):
// \pattern_gen1|blue~13_combout  = ( \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|blue~12_combout  & ( (!\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|red[5]~9_combout  & 
// (\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3 )) # (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3 ))))) # (\pattern_gen1|red[5]~4_combout  & (((\pattern_gen1|red[5]~9_combout )))) ) ) ) # ( 
// !\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3  & ( \pattern_gen1|blue~12_combout  & ( (!\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3 )) # 
// (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3 ))))) ) ) ) # ( \pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|blue~12_combout  & ( ((!\pattern_gen1|red[5]~9_combout  & 
// (\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3 )) # (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3 )))) # (\pattern_gen1|red[5]~4_combout ) ) ) ) # ( 
// !\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3  & ( !\pattern_gen1|blue~12_combout  & ( (!\pattern_gen1|red[5]~4_combout  & ((!\pattern_gen1|red[5]~9_combout  & (\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3 )) # 
// (\pattern_gen1|red[5]~9_combout  & ((\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3 ))))) # (\pattern_gen1|red[5]~4_combout  & (((!\pattern_gen1|red[5]~9_combout )))) ) ) )

	.dataa(!\pattern_gen1|red[5]~4_combout ),
	.datab(!\pattern_gen1|arb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\pattern_gen1|rrb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\pattern_gen1|red[5]~9_combout ),
	.datae(!\pattern_gen1|flmb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\pattern_gen1|blue~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~13 .extended_lut = "off";
defparam \pattern_gen1|blue~13 .lut_mask = 64'h770A775F220A225F;
defparam \pattern_gen1|blue~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N57
cyclonev_lcell_comb \pattern_gen1|blue~15 (
// Equation(s):
// \pattern_gen1|blue~15_combout  = ( \pattern_gen1|blue~13_combout  & ( (!\pattern_gen1|blue~14_combout  & (!\pattern_gen1|green~4_combout  & ((!\pattern_gen1|red~25_combout ) # (!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a3 )))) ) ) # ( 
// !\pattern_gen1|blue~13_combout  & ( (!\pattern_gen1|blue~14_combout  & ((!\pattern_gen1|red~25_combout ) # (!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a3 ))) ) )

	.dataa(!\pattern_gen1|red~25_combout ),
	.datab(!\pattern_gen1|drgb|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\pattern_gen1|blue~14_combout ),
	.datad(!\pattern_gen1|green~4_combout ),
	.datae(gnd),
	.dataf(!\pattern_gen1|blue~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pattern_gen1|blue~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pattern_gen1|blue~15 .extended_lut = "off";
defparam \pattern_gen1|blue~15 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \pattern_gen1|blue~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N58
dffeas \pattern_gen1|blue[7] (
	.clk(\vga_clock|clock_generator_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pattern_gen1|blue~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pattern_gen1|blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pattern_gen1|blue[7] .is_wysiwyg = "true";
defparam \pattern_gen1|blue[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \restart_n~input (
	.i(restart_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\restart_n~input_o ));
// synopsys translate_off
defparam \restart_n~input .bus_hold = "false";
defparam \restart_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y48_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
