- finish "type system" for mapping if it needs it
- Verify Nedelec
- There is a strange bug keeping RT1 from converging in
  FFC, but having all BDM and other RT elements converging.
  Is it my fault or Anders'?

