
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
  **** SW Build 3869133 on Jun 15 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mjung76' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-477.15.1.el8_8.x86_64) on Fri Nov 03 00:19:07 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/mjung76/resnet_rpn_fpn'
Sourcing Tcl script 'script_resnet2.tcl'
INFO: [HLS 200-1510] Running: source script_resnet2.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj 
INFO: [HLS 200-10] Opening and resetting project '/nethome/mjung76/resnet_rpn_fpn/proj'.
INFO: [HLS 200-1510] Running: set_top resnet_top_2 
INFO: [HLS 200-1510] Running: add_files ./resnet_batchnorm.cpp 
INFO: [HLS 200-10] Adding design file './resnet_batchnorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_1x1.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_1x1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_3x3.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_3x3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_7x7.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_7x7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_top2.cpp 
INFO: [HLS 200-10] Adding design file './resnet_top2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb_test_top_resnet2.cpp 
INFO: [HLS 200-10] Adding test bench file './tb_test_top_resnet2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./test_top_resnet2.cpp 
INFO: [HLS 200-10] Adding test bench file './test_top_resnet2.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/nethome/mjung76/resnet_rpn_fpn/proj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './resnet_top2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.33 seconds. CPU system time: 6.63 seconds. Elapsed time: 33.48 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,370 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,221 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,400 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<512, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<128, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<128, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<128, 128>(float (*) [3][3], float (*) [128][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<128, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<512, 128>(float*, float (*) [128], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<128, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<128, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<128, 128>(float (*) [3][3], float (*) [128][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util2.h:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util2.h:153:29)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.78 seconds. CPU system time: 1.55 seconds. Elapsed time: 9.71 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.496 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_3' (./resnet_util2.h:91) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (./resnet_batchnorm.cpp:41) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_3' (./resnet_util2.h:129) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_3' (./resnet_util2.h:129) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (./resnet_layer2.cpp:40) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' (./resnet_layer2.cpp:61) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_9' (./resnet_layer2.cpp:83) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_12' (./resnet_layer2.cpp:106) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_15' (./resnet_layer2.cpp:129) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_18' (./resnet_layer2.cpp:153) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_21' (./resnet_layer2.cpp:175) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_24' (./resnet_layer2.cpp:197) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_27' (./resnet_layer2.cpp:220) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_30' (./resnet_layer2.cpp:242) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_33' (./resnet_layer2.cpp:264) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_36' (./resnet_layer2.cpp:287) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_39' (./resnet_layer2.cpp:309) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_42' (./resnet_layer2.cpp:331) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./resnet_top2.cpp:62) in function 'resnet_top_2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' (./resnet_conv_3x3.cpp:12:34)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' (./resnet_conv_3x3.cpp:12:34)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.73 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.02 seconds; current allocated memory: 1.528 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./resnet_top2.cpp:60:26) in function 'resnet_top_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./resnet_top2.cpp:58:22) in function 'resnet_top_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_2' (./resnet_layer2.cpp:38:26) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (./resnet_layer2.cpp:36:22) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_5' (./resnet_layer2.cpp:59:26) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_4' (./resnet_layer2.cpp:57:22) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_8' (./resnet_layer2.cpp:81:26) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_7' (./resnet_layer2.cpp:79:22) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_11' (./resnet_layer2.cpp:104:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_10' (./resnet_layer2.cpp:102:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_14' (./resnet_layer2.cpp:127:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_13' (./resnet_layer2.cpp:125:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_17' (./resnet_layer2.cpp:151:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_16' (./resnet_layer2.cpp:149:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_20' (./resnet_layer2.cpp:173:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_19' (./resnet_layer2.cpp:171:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_23' (./resnet_layer2.cpp:195:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_22' (./resnet_layer2.cpp:193:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_26' (./resnet_layer2.cpp:218:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_25' (./resnet_layer2.cpp:216:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_29' (./resnet_layer2.cpp:240:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_28' (./resnet_layer2.cpp:238:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_262_32' (./resnet_layer2.cpp:262:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_260_31' (./resnet_layer2.cpp:260:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_35' (./resnet_layer2.cpp:285:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_283_34' (./resnet_layer2.cpp:283:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_307_38' (./resnet_layer2.cpp:307:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_37' (./resnet_layer2.cpp:305:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_41' (./resnet_layer2.cpp:329:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_40' (./resnet_layer2.cpp:327:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_355_5' (./resnet_util2.h:355:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_347_4' (./resnet_util2.h:347:35) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_2' (./resnet_util2.h:89:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (./resnet_util2.h:87:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (./resnet_batchnorm.cpp:39:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (./resnet_batchnorm.cpp:37:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_3' (./resnet_util2.h:345:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_340_2' (./resnet_util2.h:340:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_1' (./resnet_util2.h:338:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_2' (./resnet_util2.h:127:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (./resnet_util2.h:125:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_5' (./resnet_util2.h:297:36) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_4' (./resnet_util2.h:287:35) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_3' (./resnet_util2.h:285:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_2' (./resnet_util2.h:280:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_278_1' (./resnet_util2.h:278:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_2' (./resnet_util2.h:127:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (./resnet_util2.h:125:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_5' (./resnet_util2.h:297:36) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_4' (./resnet_util2.h:287:35) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_3' (./resnet_util2.h:285:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_2' (./resnet_util2.h:280:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_278_1' (./resnet_util2.h:278:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util2.h:237:36) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util2.h:227:35) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util2.h:225:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util2.h:220:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (./resnet_util2.h:218:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util2.h:237:36) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util2.h:227:35) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util2.h:225:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util2.h:220:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (./resnet_util2.h:218:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util2.h:237:36) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util2.h:227:35) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util2.h:225:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util2.h:220:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (./resnet_util2.h:218:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.12 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.93 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_2' ...
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' to 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' to 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' to 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' to 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' to 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.68 seconds; current allocated memory: 2.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.72 seconds; current allocated memory: 2.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.61 seconds; current allocated memory: 2.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util2.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.01 seconds; current allocated memory: 2.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.37 seconds; current allocated memory: 2.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.76 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.39 seconds; current allocated memory: 2.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_5', ./resnet_batchnorm.cpp:12->./resnet_util2.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.77 seconds; current allocated memory: 2.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.53 seconds; current allocated memory: 2.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 2.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util2.h:316) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.31 seconds; current allocated memory: 2.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.34 seconds; current allocated memory: 2.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.5 seconds; current allocated memory: 2.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_1', ./resnet_batchnorm.cpp:12->./resnet_util2.h:372) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.24 seconds; current allocated memory: 2.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.42 seconds; current allocated memory: 2.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 2.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util2.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln155) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util2.h:316) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln222) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln244) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln267) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln289) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln311) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln333) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.9 seconds; current allocated memory: 2.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.85 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.99 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s/grp_fu_398_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' pipeline 'VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.24 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s/grp_fu_398_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' pipeline 'VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_9s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' pipeline 'VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.02 seconds; current allocated memory: 2.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' pipeline 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' pipeline 'VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 2.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.18 seconds; current allocated memory: 2.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' pipeline 'VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_8s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' pipeline 'VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' pipeline 'VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' pipeline 'VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' pipeline 'VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' pipeline 'VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' pipeline 'VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' pipeline 'VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' pipeline 'VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.64 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.25 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer1_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.42 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.67 seconds. CPU system time: 1.04 seconds. Elapsed time: 13.97 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.05 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.4 seconds; current allocated memory: 2.473 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_2.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 256.11 seconds. CPU system time: 14.79 seconds. Elapsed time: 298.22 seconds; current allocated memory: 1018.391 MB.
INFO: [HLS 200-112] Total CPU user time: 262.47 seconds. Total CPU system time: 17.02 seconds. Total elapsed time: 308.74 seconds; peak allocated memory: 2.477 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Nov  3 00:24:15 2023...
