Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 10 01:44:11 2020
| Host         : DESKTOP-AN2HNRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.374        0.000                      0                  531        0.156        0.000                      0                  531        3.000        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.374        0.000                      0                  531        0.156        0.000                      0                  531       19.500        0.000                       0                   253  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.374ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_1/FF_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 1.491ns (13.280%)  route 9.736ns (86.720%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         4.042     9.399    sm/p_14_in
    SLICE_X28Y9          LUT3 (Prop_lut3_I1_O)        0.357     9.756 r  sm/FF_1_i_2__35/O
                         net (fo=1, routed)           0.524    10.280    seg0/y/ct_1/FF_1_2
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.445    38.450    seg0/y/ct_1/clk
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_1/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)       -0.265    38.654    seg0/y/ct_1/FF_1
  -------------------------------------------------------------------
                         required time                         38.654    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                 28.374    

Slack (MET) :             28.672ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_3/FF_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.023ns  (logic 1.461ns (13.254%)  route 9.562ns (86.746%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         3.885     9.242    seg0/y/ct_1/p_14_in
    SLICE_X28Y11         LUT6 (Prop_lut6_I4_O)        0.327     9.569 r  seg0/y/ct_1/FF_1_i_1__1/O
                         net (fo=4, routed)           0.506    10.075    seg0/y/ct_3/CE0
    SLICE_X30Y11         FDRE                                         r  seg0/y/ct_3/FF_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.442    38.447    seg0/y/ct_3/clk
    SLICE_X30Y11         FDRE                                         r  seg0/y/ct_3/FF_3/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X30Y11         FDRE (Setup_fdre_C_CE)      -0.169    38.747    seg0/y/ct_3/FF_3
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 28.672    

Slack (MET) :             28.691ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg3/y/ct_2/FF_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.971ns  (logic 1.461ns (13.317%)  route 9.510ns (86.683%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         3.747     9.103    seg3/y/ct_1/p_14_in
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.327     9.430 r  seg3/y/ct_1/FF_1_i_1__17/O
                         net (fo=4, routed)           0.593    10.024    seg3/y/ct_2/CE0
    SLICE_X29Y7          FDRE                                         r  seg3/y/ct_2/FF_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.446    38.451    seg3/y/ct_2/clk
    SLICE_X29Y7          FDRE                                         r  seg3/y/ct_2/FF_1/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X29Y7          FDRE (Setup_fdre_C_CE)      -0.205    38.715    seg3/y/ct_2/FF_1
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 28.691    

Slack (MET) :             28.691ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg3/y/ct_2/FF_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.971ns  (logic 1.461ns (13.317%)  route 9.510ns (86.683%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         3.747     9.103    seg3/y/ct_1/p_14_in
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.327     9.430 r  seg3/y/ct_1/FF_1_i_1__17/O
                         net (fo=4, routed)           0.593    10.024    seg3/y/ct_2/CE0
    SLICE_X29Y7          FDRE                                         r  seg3/y/ct_2/FF_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.446    38.451    seg3/y/ct_2/clk
    SLICE_X29Y7          FDRE                                         r  seg3/y/ct_2/FF_2/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X29Y7          FDRE (Setup_fdre_C_CE)      -0.205    38.715    seg3/y/ct_2/FF_2
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 28.691    

Slack (MET) :             28.742ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg3/y/ct_2/FF_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.922ns  (logic 1.461ns (13.377%)  route 9.461ns (86.623%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         3.747     9.103    seg3/y/ct_1/p_14_in
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.327     9.430 r  seg3/y/ct_1/FF_1_i_1__17/O
                         net (fo=4, routed)           0.544     9.974    seg3/y/ct_2/CE0
    SLICE_X29Y5          FDRE                                         r  seg3/y/ct_2/FF_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.447    38.452    seg3/y/ct_2/clk
    SLICE_X29Y5          FDRE                                         r  seg3/y/ct_2/FF_3/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X29Y5          FDRE (Setup_fdre_C_CE)      -0.205    38.716    seg3/y/ct_2/FF_3
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 28.742    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_3/FF_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 1.461ns (13.393%)  route 9.447ns (86.607%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         3.885     9.242    seg0/y/ct_1/p_14_in
    SLICE_X28Y11         LUT6 (Prop_lut6_I4_O)        0.327     9.569 r  seg0/y/ct_1/FF_1_i_1__1/O
                         net (fo=4, routed)           0.392     9.961    seg0/y/ct_3/CE0
    SLICE_X29Y11         FDRE                                         r  seg0/y/ct_3/FF_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.444    38.449    seg0/y/ct_3/clk
    SLICE_X29Y11         FDRE                                         r  seg0/y/ct_3/FF_1/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205    38.713    seg0/y/ct_3/FF_1
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_3/FF_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 1.461ns (13.393%)  route 9.447ns (86.607%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         3.885     9.242    seg0/y/ct_1/p_14_in
    SLICE_X28Y11         LUT6 (Prop_lut6_I4_O)        0.327     9.569 r  seg0/y/ct_1/FF_1_i_1__1/O
                         net (fo=4, routed)           0.392     9.961    seg0/y/ct_3/CE0
    SLICE_X29Y11         FDRE                                         r  seg0/y/ct_3/FF_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.444    38.449    seg0/y/ct_3/clk
    SLICE_X29Y11         FDRE                                         r  seg0/y/ct_3/FF_4/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205    38.713    seg0/y/ct_3/FF_4
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_1/FF_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 1.461ns (13.449%)  route 9.403ns (86.551%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         4.042     9.399    sm/p_14_in
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.327     9.726 r  sm/FF_1_i_1__3/O
                         net (fo=4, routed)           0.190     9.916    seg0/y/ct_1/CE0_0
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.445    38.450    seg0/y/ct_1/clk
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_1/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.205    38.714    seg0/y/ct_1/FF_1
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 28.798    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_1/FF_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 1.461ns (13.449%)  route 9.403ns (86.551%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         4.042     9.399    sm/p_14_in
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.327     9.726 r  sm/FF_1_i_1__3/O
                         net (fo=4, routed)           0.190     9.916    seg0/y/ct_1/CE0_0
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.445    38.450    seg0/y/ct_1/clk
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_2/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.205    38.714    seg0/y/ct_1/FF_2
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 28.798    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 vga/v/ct_1/FF_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg0/y/ct_1/FF_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 1.461ns (13.449%)  route 9.403ns (86.551%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.564    -0.948    vga/v/ct_1/clk
    SLICE_X12Y14         FDRE                                         r  vga/v/ct_1/FF_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  vga/v/ct_1/FF_2/Q
                         net (fo=38, routed)          1.561     1.131    vga/v/ct_2/ff1_i_5_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  vga/v/ct_2/ff1_i_7/O
                         net (fo=1, routed)           0.670     1.925    vga/v/ct_2/ff1_i_7_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     2.049 r  vga/v/ct_2/ff1_i_5/O
                         net (fo=1, routed)           0.452     2.501    vga/v/ct_2/ff1_i_5_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.625 r  vga/v/ct_2/ff1_i_2/O
                         net (fo=11, routed)          1.250     3.875    vga/h/ct_2/ff1
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.999 r  vga/h/ct_2/FF_1_i_2__32/O
                         net (fo=31, routed)          1.237     5.237    vga/h/ct_2/FF_4_14
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.120     5.357 r  vga/h/ct_2/FF_1_i_4__27/O
                         net (fo=105, routed)         4.042     9.399    sm/p_14_in
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.327     9.726 r  sm/FF_1_i_1__3/O
                         net (fo=4, routed)           0.190     9.916    seg0/y/ct_1/CE0_0
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         1.445    38.450    seg0/y/ct_1/clk
    SLICE_X28Y9          FDRE                                         r  seg0/y/ct_1/FF_3/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.205    38.714    seg0/y/ct_1/FF_3
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 28.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rndm/ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rndm/ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.046%)  route 0.090ns (38.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.564    -0.617    rndm/clk
    SLICE_X28Y1          FDRE                                         r  rndm/ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rndm/ff_0/Q
                         net (fo=9, routed)           0.090    -0.386    rndm/rnd[0]
    SLICE_X28Y1          FDRE                                         r  rndm/ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.834    -0.856    rndm/clk
    SLICE_X28Y1          FDRE                                         r  rndm/ff_1/C
                         clock pessimism              0.238    -0.617    
    SLICE_X28Y1          FDRE (Hold_fdre_C_D)         0.075    -0.542    rndm/ff_1
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rndm/ff_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rndm/ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.564    -0.617    rndm/clk
    SLICE_X29Y1          FDRE                                         r  rndm/ff_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rndm/ff_2/Q
                         net (fo=1, routed)           0.110    -0.366    rndm/ff_2_n_0
    SLICE_X29Y0          FDRE                                         r  rndm/ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.834    -0.856    rndm/clk
    SLICE_X29Y0          FDRE                                         r  rndm/ff_3/C
                         clock pessimism              0.254    -0.601    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.070    -0.531    rndm/ff_3
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/v/ct_3/FF_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/v/ct_3/FF_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.561    -0.620    vga/v/ct_3/clk
    SLICE_X9Y16          FDRE                                         r  vga/v/ct_3/FF_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/v/ct_3/FF_1/Q
                         net (fo=37, routed)          0.134    -0.346    vga/v/ct_3/FF_1_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.048    -0.298 r  vga/v/ct_3/FF_4_i_1__49/O
                         net (fo=1, routed)           0.000    -0.298    vga/v/ct_3/D_3
    SLICE_X8Y16          FDRE                                         r  vga/v/ct_3/FF_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.829    -0.861    vga/v/ct_3/clk
    SLICE_X8Y16          FDRE                                         r  vga/v/ct_3/FF_4/C
                         clock pessimism              0.253    -0.607    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.131    -0.476    vga/v/ct_3/FF_4
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/v/ct_3/FF_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/v/ct_3/FF_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.561    -0.620    vga/v/ct_3/clk
    SLICE_X9Y16          FDRE                                         r  vga/v/ct_3/FF_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/v/ct_3/FF_1/Q
                         net (fo=37, routed)          0.138    -0.342    vga/v/ct_3/FF_1_0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.048    -0.294 r  vga/v/ct_3/FF_2_i_1__48/O
                         net (fo=1, routed)           0.000    -0.294    vga/v/ct_3/D_1
    SLICE_X8Y16          FDRE                                         r  vga/v/ct_3/FF_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.829    -0.861    vga/v/ct_3/clk
    SLICE_X8Y16          FDRE                                         r  vga/v/ct_3/FF_2/C
                         clock pessimism              0.253    -0.607    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.133    -0.474    vga/v/ct_3/FF_2
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rndm/ff_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rndm/ff_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.564    -0.617    rndm/clk
    SLICE_X29Y0          FDRE                                         r  rndm/ff_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rndm/ff_4/Q
                         net (fo=1, routed)           0.110    -0.366    rndm/ff_4_n_0
    SLICE_X29Y0          FDRE                                         r  rndm/ff_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.834    -0.856    rndm/clk
    SLICE_X29Y0          FDRE                                         r  rndm/ff_5/C
                         clock pessimism              0.238    -0.617    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.070    -0.547    rndm/ff_5
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.557    -0.624    not_so_slow/slowclk/XLXI_40/I_Q0/clk_out
    SLICE_X11Y29         FDCE                                         r  not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.131    -0.352    not_so_slow/slowclk/XLXI_40/I_Q1/Q0
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.307 r  not_so_slow/slowclk/XLXI_40/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.307    not_so_slow/slowclk/XLXI_40/I_Q1/TQ
    SLICE_X10Y29         FDCE                                         r  not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.825    -0.865    not_so_slow/slowclk/XLXI_40/I_Q1/clk_out
    SLICE_X10Y29         FDCE                                         r  not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35/C
                         clock pessimism              0.253    -0.611    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.120    -0.491    not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 score/ct_1/FF_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/ct_2/FF_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.553    -0.628    score/ct_1/clk
    SLICE_X13Y24         FDRE                                         r  score/ct_1/FF_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  score/ct_1/FF_1/Q
                         net (fo=8, routed)           0.133    -0.355    score/ct_1/FF_1_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.045    -0.310 r  score/ct_1/FF_1_i_2__51/O
                         net (fo=1, routed)           0.000    -0.310    score/ct_2/FF_1_2
    SLICE_X12Y24         FDRE                                         r  score/ct_2/FF_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.820    -0.870    score/ct_2/clk
    SLICE_X12Y24         FDRE                                         r  score/ct_2/FF_1/C
                         clock pessimism              0.254    -0.615    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.120    -0.495    score/ct_2/FF_1
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/v/ct_3/FF_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/v/ct_3/FF_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.561    -0.620    vga/v/ct_3/clk
    SLICE_X9Y16          FDRE                                         r  vga/v/ct_3/FF_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga/v/ct_3/FF_1/Q
                         net (fo=37, routed)          0.134    -0.346    vga/v/ct_3/FF_1_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.045    -0.301 r  vga/v/ct_3/FF_3_i_1__46/O
                         net (fo=1, routed)           0.000    -0.301    vga/v/ct_3/D_2
    SLICE_X8Y16          FDRE                                         r  vga/v/ct_3/FF_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.829    -0.861    vga/v/ct_3/clk
    SLICE_X8Y16          FDRE                                         r  vga/v/ct_3/FF_3/C
                         clock pessimism              0.253    -0.607    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120    -0.487    vga/v/ct_3/FF_3
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rndm/ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rndm/ff_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.564    -0.617    rndm/clk
    SLICE_X29Y0          FDRE                                         r  rndm/ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rndm/ff_3/Q
                         net (fo=1, routed)           0.112    -0.364    rndm/ff_3_n_0
    SLICE_X29Y0          FDRE                                         r  rndm/ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.834    -0.856    rndm/clk
    SLICE_X29Y0          FDRE                                         r  rndm/ff_4/C
                         clock pessimism              0.238    -0.617    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.066    -0.551    rndm/ff_4
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 seg6/y/ct_1/FF_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg6/y/ct_1/FF_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.589    -0.592    seg6/y/ct_1/clk
    SLICE_X4Y13          FDRE                                         r  seg6/y/ct_1/FF_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  seg6/y/ct_1/FF_3/Q
                         net (fo=14, routed)          0.077    -0.388    seg6/y/ct_1/FF_3_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.099    -0.289 r  seg6/y/ct_1/FF_4_i_1__40/O
                         net (fo=1, routed)           0.000    -0.289    seg6/y/ct_1/D_3
    SLICE_X4Y13          FDRE                                         r  seg6/y/ct_1/FF_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=251, routed)         0.859    -0.831    seg6/y/ct_1/clk
    SLICE_X4Y13          FDRE                                         r  seg6/y/ct_1/FF_4/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092    -0.500    seg6/y/ct_1/FF_4
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y24     LED/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y24     LED/ff2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y24     LED/ff3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y24     LED/ff4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y17     ed/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      seg0/x/ct_3/FF_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y21     seg1/x/ct_2/FF_4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y2       seg2/x/ct_2/FF_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      timer/ct_2/FF_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      timer/ct_2/FF_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y24     score/ct_1/FF_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     score/ct_1/FF_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     score/ct_1/FF_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     score/ct_1/FF_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     LED/ff4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y17     ed/ff1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y17     ed/ff1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      seg0/x/ct_3/FF_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y21     seg1/x/ct_2/FF_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y2       seg2/x/ct_2/FF_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y3       seg2/x/ct_2/FF_4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



