{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679584899810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679584899811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 20:21:39 2023 " "Processing started: Thu Mar 23 20:21:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679584899811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584899811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584899811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679584900045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679584900045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Task3_fsm.sv(93) " "Verilog HDL information at Task3_fsm.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "Task3_fsm.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679584907320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Task3_fsm.sv(128) " "Verilog HDL information at Task3_fsm.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "Task3_fsm.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679584907320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Task3_fsm " "Found entity 1: Task3_fsm" {  } { { "Task3_fsm.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679584907322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584907322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679584907323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584907323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bresenham.sv 1 1 " "Found 1 design units, including 1 entities, in source file bresenham.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bresenham " "Found entity 1: bresenham" {  } { { "bresenham.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/bresenham.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679584907325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584907325 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_pll.v " "Can't analyze file -- file vga_adapter/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679584907326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_adapter.v " "Can't analyze file -- file vga_adapter/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679584907328 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_address_translator.v " "Can't analyze file -- file vga_adapter/vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679584907329 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_controller.v " "Can't analyze file -- file vga_adapter/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679584907331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679584907332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584907332 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_out vga_demo.v(51) " "Verilog HDL Implicit Net warning at vga_demo.v(51): created implicit net for \"write_out\"" {  } { { "vga_demo.v" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679584907332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_demo " "Elaborating entity \"vga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679584907358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(26) " "Verilog HDL assignment warning at vga_demo.v(26): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907359 "|vga_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(27) " "Verilog HDL assignment warning at vga_demo.v(27): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907359 "|vga_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Task3_fsm Task3_fsm:Task3_fsm_inst1 " "Elaborating entity \"Task3_fsm\" for hierarchy \"Task3_fsm:Task3_fsm_inst1\"" {  } { { "vga_demo.v" "Task3_fsm_inst1" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679584907376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Task3_fsm.sv(56) " "Verilog HDL assignment warning at Task3_fsm.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "Task3_fsm.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907377 "|vga_demo|Task3_fsm:Task3_fsm_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Task3_fsm.sv(57) " "Verilog HDL assignment warning at Task3_fsm.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "Task3_fsm.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907377 "|vga_demo|Task3_fsm:Task3_fsm_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bresenham Task3_fsm:Task3_fsm_inst1\|bresenham:bresenham_inst1 " "Elaborating entity \"bresenham\" for hierarchy \"Task3_fsm:Task3_fsm_inst1\|bresenham:bresenham_inst1\"" {  } { { "Task3_fsm.sv" "bresenham_inst1" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679584907385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bresenham.sv(28) " "Verilog HDL assignment warning at bresenham.sv(28): truncated value with size 32 to match size of target (9)" {  } { { "bresenham.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/bresenham.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907386 "|vga_demo|Task3_fsm:Task3_fsm_inst1|bresenham:bresenham_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bresenham.sv(29) " "Verilog HDL assignment warning at bresenham.sv(29): truncated value with size 32 to match size of target (9)" {  } { { "bresenham.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/bresenham.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907386 "|vga_demo|Task3_fsm:Task3_fsm_inst1|bresenham:bresenham_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Task3_fsm:Task3_fsm_inst1\|counter:counter_x " "Elaborating entity \"counter\" for hierarchy \"Task3_fsm:Task3_fsm_inst1\|counter:counter_x\"" {  } { { "Task3_fsm.sv" "counter_x" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/Task3_fsm.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679584907397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (9)" {  } { { "counter.sv" "" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679584907397 "|vga_demo|Task3_fsm:Task3_fsm_inst1|counter:counter_x"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_demo.v" "VGA" { Text "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.v" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1679584907408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.map.smsg " "Generated suppressed messages file C:/Users/qazis/Downloads/DSD Assignment 02/Assignment_2/task4/part1/vga_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584907428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679584907480 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 23 20:21:47 2023 " "Processing ended: Thu Mar 23 20:21:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679584907480 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679584907480 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679584907480 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584907480 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 13 s " "Quartus Prime Flow was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679584908082 ""}
