	component embedded_vpu is
		port (
			background_loader_conduit_pll_locked : in    std_logic                     := 'X';             -- pll_locked
			clk_clk                              : in    std_logic                     := 'X';             -- clk
			composer_conduit_pixel_out           : out   std_logic_vector(23 downto 0);                    -- pixel_out
			composer_conduit_wrfull              : in    std_logic                     := 'X';             -- wrfull
			composer_conduit_wrreq               : out   std_logic;                                        -- wrreq
			key_external_connection_export       : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n                        : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_wire_addr           : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_wire_ba             : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_wire_cas_n          : out   std_logic;                                        -- cas_n
			sdram_controller_wire_cke            : out   std_logic;                                        -- cke
			sdram_controller_wire_cs_n           : out   std_logic;                                        -- cs_n
			sdram_controller_wire_dq             : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_controller_wire_dqm            : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_controller_wire_ras_n          : out   std_logic;                                        -- ras_n
			sdram_controller_wire_we_n           : out   std_logic                                         -- we_n
		);
	end component embedded_vpu;

