<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › csp › chipcHw_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>chipcHw_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    chipcHw_reg.h</span>
<span class="cm">*</span>
<span class="cm">*  @brief   Definitions for low level chip control registers</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef CHIPCHW_REG_H</span>
<span class="cp">#define CHIPCHW_REG_H</span>

<span class="cp">#include &lt;mach/csp/mm_io.h&gt;</span>
<span class="cp">#include &lt;csp/reg.h&gt;</span>
<span class="cp">#include &lt;mach/csp/ddrcReg.h&gt;</span>

<span class="cp">#define chipcHw_BASE_ADDRESS    MM_IO_BASE_CHIPC</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">ChipId</span><span class="p">;</span>	<span class="cm">/* Chip ID */</span>
	<span class="kt">uint32_t</span> <span class="n">DDRClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 1 for DDR clock */</span>
	<span class="kt">uint32_t</span> <span class="n">ARMClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 2 for ARM clock */</span>
	<span class="kt">uint32_t</span> <span class="n">ESWClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 3 for ESW system clock */</span>
	<span class="kt">uint32_t</span> <span class="n">VPMClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 4 for VPM clock */</span>
	<span class="kt">uint32_t</span> <span class="n">ESW125Clock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 5 for ESW 125MHz clock */</span>
	<span class="kt">uint32_t</span> <span class="n">UARTClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 6 for UART clock */</span>
	<span class="kt">uint32_t</span> <span class="n">SDIO0Clock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 7 for SDIO 0 clock */</span>
	<span class="kt">uint32_t</span> <span class="n">SDIO1Clock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 8 for SDIO 1 clock */</span>
	<span class="kt">uint32_t</span> <span class="n">SPIClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 9 for SPI master Clock  */</span>
	<span class="kt">uint32_t</span> <span class="n">ETMClock</span><span class="p">;</span>	<span class="cm">/* PLL1 Channel 10 for ARM ETM Clock  */</span>

	<span class="kt">uint32_t</span> <span class="n">ACLKClock</span><span class="p">;</span>	<span class="cm">/* ACLK Clock (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">OTPClock</span><span class="p">;</span>	<span class="cm">/* OTP Clock  (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">I2CClock</span><span class="p">;</span>	<span class="cm">/* I2C Clock (CK_13m) (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">I2S0Clock</span><span class="p">;</span>	<span class="cm">/* I2S0 Clock (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">RTBUSClock</span><span class="p">;</span>	<span class="cm">/* RTBUS (DDR PHY Config.) Clock (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">pad1</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">APM100Clock</span><span class="p">;</span>	<span class="cm">/* APM 100MHz CLK Clock (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">TSCClock</span><span class="p">;</span>	<span class="cm">/* TSC Clock (Divider) */</span>
	<span class="kt">uint32_t</span> <span class="n">LEDClock</span><span class="p">;</span>	<span class="cm">/* LED Clock (Divider) */</span>

	<span class="kt">uint32_t</span> <span class="n">USBClock</span><span class="p">;</span>	<span class="cm">/* PLL2 Channel 1 for USB clock */</span>
	<span class="kt">uint32_t</span> <span class="n">LCDClock</span><span class="p">;</span>	<span class="cm">/* PLL2 Channel 2 for LCD clock */</span>
	<span class="kt">uint32_t</span> <span class="n">APMClock</span><span class="p">;</span>	<span class="cm">/* PLL2 Channel 3 for APM 200 MHz clock */</span>

	<span class="kt">uint32_t</span> <span class="n">BusIntfClock</span><span class="p">;</span>	<span class="cm">/* Bus interface clock */</span>

	<span class="kt">uint32_t</span> <span class="n">PLLStatus</span><span class="p">;</span>	<span class="cm">/* PLL status register (PLL1) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLConfig</span><span class="p">;</span>	<span class="cm">/* PLL configuration register  (PLL1) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLPreDivider</span><span class="p">;</span>	<span class="cm">/* PLL pre-divider control register (PLL1) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLDivider</span><span class="p">;</span>	<span class="cm">/* PLL divider control register (PLL1) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLControl1</span><span class="p">;</span>	<span class="cm">/* PLL analog control register #1 (PLL1) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLControl2</span><span class="p">;</span>	<span class="cm">/* PLL analog control register #2 (PLL1) */</span>

	<span class="kt">uint32_t</span> <span class="n">I2S1Clock</span><span class="p">;</span>	<span class="cm">/* I2S1 Clock  */</span>
	<span class="kt">uint32_t</span> <span class="n">AudioEnable</span><span class="p">;</span>	<span class="cm">/* Enable/ disable audio channel */</span>
	<span class="kt">uint32_t</span> <span class="n">SoftReset1</span><span class="p">;</span>	<span class="cm">/* Reset blocks */</span>
	<span class="kt">uint32_t</span> <span class="n">SoftReset2</span><span class="p">;</span>	<span class="cm">/* Reset blocks */</span>
	<span class="kt">uint32_t</span> <span class="n">Spare1</span><span class="p">;</span>	<span class="cm">/* Phase align interrupts */</span>
	<span class="kt">uint32_t</span> <span class="n">Sticky</span><span class="p">;</span>	<span class="cm">/* Sticky bits */</span>
	<span class="kt">uint32_t</span> <span class="n">MiscCtrl</span><span class="p">;</span>	<span class="cm">/* Misc. control */</span>
	<span class="kt">uint32_t</span> <span class="n">pad3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="kt">uint32_t</span> <span class="n">PLLStatus2</span><span class="p">;</span>	<span class="cm">/* PLL status register (PLL2) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLConfig2</span><span class="p">;</span>	<span class="cm">/* PLL configuration register  (PLL2) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLPreDivider2</span><span class="p">;</span>	<span class="cm">/* PLL pre-divider control register (PLL2) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLDivider2</span><span class="p">;</span>	<span class="cm">/* PLL divider control register (PLL2) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLControl12</span><span class="p">;</span>	<span class="cm">/* PLL analog control register #1 (PLL2) */</span>
	<span class="kt">uint32_t</span> <span class="n">PLLControl22</span><span class="p">;</span>	<span class="cm">/* PLL analog control register #2 (PLL2) */</span>

	<span class="kt">uint32_t</span> <span class="n">DDRPhaseCtrl1</span><span class="p">;</span>	<span class="cm">/* DDR Clock Phase Alignment control1 */</span>
	<span class="kt">uint32_t</span> <span class="n">VPMPhaseCtrl1</span><span class="p">;</span>	<span class="cm">/* VPM Clock Phase Alignment control1 */</span>
	<span class="kt">uint32_t</span> <span class="n">PhaseAlignStatus</span><span class="p">;</span>	<span class="cm">/* DDR/VPM Clock Phase Alignment Status */</span>
	<span class="kt">uint32_t</span> <span class="n">PhaseCtrlStatus</span><span class="p">;</span>	<span class="cm">/* DDR/VPM Clock HW DDR/VPM ph_ctrl and load_ch Status */</span>
	<span class="kt">uint32_t</span> <span class="n">DDRPhaseCtrl2</span><span class="p">;</span>	<span class="cm">/* DDR Clock Phase Alignment control2 */</span>
	<span class="kt">uint32_t</span> <span class="n">VPMPhaseCtrl2</span><span class="p">;</span>	<span class="cm">/* VPM Clock Phase Alignment control2 */</span>
	<span class="kt">uint32_t</span> <span class="n">pad4</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>

	<span class="kt">uint32_t</span> <span class="n">SoftOTP1</span><span class="p">;</span>	<span class="cm">/* Software OTP control */</span>
	<span class="kt">uint32_t</span> <span class="n">SoftOTP2</span><span class="p">;</span>	<span class="cm">/* Software OTP control */</span>
	<span class="kt">uint32_t</span> <span class="n">SoftStraps</span><span class="p">;</span>	<span class="cm">/* Software strap */</span>
	<span class="kt">uint32_t</span> <span class="n">PinStraps</span><span class="p">;</span>	<span class="cm">/* Pin Straps */</span>
	<span class="kt">uint32_t</span> <span class="n">DiffOscCtrl</span><span class="p">;</span>	<span class="cm">/* Diff oscillator control */</span>
	<span class="kt">uint32_t</span> <span class="n">DiagsCtrl</span><span class="p">;</span>	<span class="cm">/* Diagnostic control */</span>
	<span class="kt">uint32_t</span> <span class="n">DiagsOutputCtrl</span><span class="p">;</span>	<span class="cm">/* Diagnostic output enable */</span>
	<span class="kt">uint32_t</span> <span class="n">DiagsReadBackCtrl</span><span class="p">;</span>	<span class="cm">/* Diagnostic read back control */</span>

	<span class="kt">uint32_t</span> <span class="n">LcdPifMode</span><span class="p">;</span>	<span class="cm">/* LCD/PIF Pin Sharing MUX Mode */</span>

	<span class="kt">uint32_t</span> <span class="n">GpioMux_0_7</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX0 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_8_15</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX1 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_16_23</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX2 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_24_31</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX3 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_32_39</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX4 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_40_47</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX5 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_48_55</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX6 Control */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioMux_56_63</span><span class="p">;</span>	<span class="cm">/* Pin Sharing MUX7 Control */</span>

	<span class="kt">uint32_t</span> <span class="n">GpioSR_0_7</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 0 - 7 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_8_15</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 8 - 15 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_16_23</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 16 - 23 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_24_31</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 24 - 31 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_32_39</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 32 - 39 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_40_47</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 40 - 47 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_48_55</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 48 - 55 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioSR_56_63</span><span class="p">;</span>	<span class="cm">/* Slew rate for GPIO 56 - 63 */</span>
	<span class="kt">uint32_t</span> <span class="n">MiscSR_0_7</span><span class="p">;</span>	<span class="cm">/* Slew rate for MISC 0 - 7 */</span>
	<span class="kt">uint32_t</span> <span class="n">MiscSR_8_15</span><span class="p">;</span>	<span class="cm">/* Slew rate for MISC 8 - 15 */</span>

	<span class="kt">uint32_t</span> <span class="n">GpioPull_0_15</span><span class="p">;</span>	<span class="cm">/* Pull up registers for GPIO 0 - 15 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioPull_16_31</span><span class="p">;</span>	<span class="cm">/* Pull up registers for GPIO 16 - 31 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioPull_32_47</span><span class="p">;</span>	<span class="cm">/* Pull up registers for GPIO 32 - 47 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioPull_48_63</span><span class="p">;</span>	<span class="cm">/* Pull up registers for GPIO 48 - 63 */</span>
	<span class="kt">uint32_t</span> <span class="n">MiscPull_0_15</span><span class="p">;</span>	<span class="cm">/* Pull up registers for MISC 0 - 15 */</span>

	<span class="kt">uint32_t</span> <span class="n">GpioInput_0_31</span><span class="p">;</span>	<span class="cm">/* Input type for GPIO 0 - 31 */</span>
	<span class="kt">uint32_t</span> <span class="n">GpioInput_32_63</span><span class="p">;</span>	<span class="cm">/* Input type for GPIO 32 - 63 */</span>
	<span class="kt">uint32_t</span> <span class="n">MiscInput_0_15</span><span class="p">;</span>	<span class="cm">/* Input type for MISC 0 - 16 */</span>
<span class="p">}</span> <span class="n">chipcHw_REG_t</span><span class="p">;</span>

<span class="cp">#define pChipcHw  ((volatile chipcHw_REG_t *) chipcHw_BASE_ADDRESS)</span>
<span class="cp">#define pChipcPhysical  ((volatile chipcHw_REG_t *) MM_ADDR_IO_CHIPC)</span>

<span class="cp">#define chipcHw_REG_CHIPID_BASE_MASK                    0xFFFFF000</span>
<span class="cp">#define chipcHw_REG_CHIPID_BASE_SHIFT                   12</span>
<span class="cp">#define chipcHw_REG_CHIPID_REV_MASK                     0x00000FFF</span>
<span class="cp">#define chipcHw_REG_REV_A0                              0xA00</span>
<span class="cp">#define chipcHw_REG_REV_B0                              0x0B0</span>

<span class="cp">#define chipcHw_REG_PLL_STATUS_CONTROL_ENABLE           0x80000000	</span><span class="cm">/* Allow controlling PLL registers */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_STATUS_LOCKED                   0x00000001	</span><span class="cm">/* PLL is settled */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_D_RESET                  0x00000008	</span><span class="cm">/* Digital reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_A_RESET                  0x00000004	</span><span class="cm">/* Analog reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_BYPASS_ENABLE            0x00000020	</span><span class="cm">/* Bypass enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_OUTPUT_ENABLE            0x00000010	</span><span class="cm">/* Output enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_POWER_DOWN               0x00000001	</span><span class="cm">/* Power down */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_VCO_SPLIT_FREQ           1600000000	</span><span class="cm">/* 1.6GHz VCO split frequency */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_VCO_800_1600             0x00000000	</span><span class="cm">/* VCO range 800-1600 MHz */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_VCO_1601_3200            0x00000080	</span><span class="cm">/* VCO range 1601-3200 MHz */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_TEST_ENABLE              0x00010000	</span><span class="cm">/* PLL test output enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_TEST_SELECT_MASK         0x003E0000	</span><span class="cm">/* Mask to set test values */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CONFIG_TEST_SELECT_SHIFT        17</span>

<span class="cp">#define chipcHw_REG_PLL_CLOCK_PHASE_COMP                0x00800000	</span><span class="cm">/* Phase comparator output */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_TO_BUS_RATIO_MASK         0x00300000	</span><span class="cm">/* Clock to bus ratio mask */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_TO_BUS_RATIO_SHIFT        20	</span><span class="cm">/* Number of bits to be shifted */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_POWER_DOWN                0x00080000	</span><span class="cm">/* PLL channel power down */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_SOURCE_GPIO               0x00040000	</span><span class="cm">/* Use GPIO as source */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_BYPASS_SELECT             0x00020000	</span><span class="cm">/* Select bypass clock */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_OUTPUT_ENABLE             0x00010000	</span><span class="cm">/* Clock gated ON */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE       0x00008000	</span><span class="cm">/* Clock phase update enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT       8	</span><span class="cm">/* Number of bits to be shifted */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK        0x00003F00	</span><span class="cm">/* Phase control mask */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_CLOCK_MDIV_MASK                 0x000000FF	</span><span class="cm">/* Clock post divider mask</span>

<span class="cm">									   00000000 = divide-by-256</span>
<span class="cm">									   00000001 = divide-by-1</span>
<span class="cm">									   00000010 = divide-by-2</span>
<span class="cm">									   00000011 = divide-by-3</span>
<span class="cm">									   00000100 = divide-by-4</span>
<span class="cm">									   00000101 = divide-by-5</span>
<span class="cm">									   00000110 = divide-by-6</span>
<span class="cm">									   .</span>
<span class="cm">									   .</span>
<span class="cm">									   11111011 = divide-by-251</span>
<span class="cm">									   11111100 = divide-by-252</span>
<span class="cm">									   11111101 = divide-by-253</span>
<span class="cm">									   11111110 = divide-by-254</span>
<span class="cm">									 */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_DIV_CLOCK_SOURCE_OTHER              0x00040000	</span><span class="cm">/* NON-PLL clock source select */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DIV_CLOCK_BYPASS_SELECT             0x00020000	</span><span class="cm">/* NON-PLL clock bypass enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DIV_CLOCK_OUTPUT_ENABLE             0x00010000	</span><span class="cm">/* NON-PLL clock output enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DIV_CLOCK_DIV_MASK                  0x000000FF	</span><span class="cm">/* NON-PLL clock post-divide mask */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DIV_CLOCK_DIV_256                   0x00000000	</span><span class="cm">/* NON-PLL clock post-divide by 256 */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_P1_SHIFT             0</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_P2_SHIFT             4</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT           8</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK            0x0001FF00</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_POWER_DOWN           0x02000000</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASK       0x00700000	</span><span class="cm">/* Divider mask */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_INTEGER    0x00000000	</span><span class="cm">/* Integer-N Mode */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASH_UNIT  0x00100000	</span><span class="cm">/* MASH Sigma-Delta Modulator Unit Mode */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MFB_UNIT   0x00200000	</span><span class="cm">/* MFB Sigma-Delta Modulator Unit Mode */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASH_1_8   0x00300000	</span><span class="cm">/* MASH Sigma-Delta Modulator 1/8 Mode */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MFB_1_8    0x00400000	</span><span class="cm">/* MFB Sigma-Delta Modulator 1/8 Mode */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_NDIV_i(vco)          ((vco) / chipcHw_XTAL_FREQ_Hz)</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_P1                   1</span>
<span class="cp">#define chipcHw_REG_PLL_PREDIVIDER_P2                   1</span>

<span class="cp">#define chipcHw_REG_PLL_DIVIDER_M1DIV                   0x03000000</span>
<span class="cp">#define chipcHw_REG_PLL_DIVIDER_FRAC                    0x00FFFFFF	</span><span class="cm">/* Fractional divider */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_PLL_DIVIDER_NDIV_f_SS               (0x00FFFFFF)	</span><span class="cm">/* To attain spread with max frequency */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_PLL_DIVIDER_NDIV_f                  0	</span><span class="cm">/* ndiv_frac = chipcHw_REG_PLL_DIVIDER_NDIV_f /</span>
<span class="cm">								   chipcHw_REG_PLL_DIVIDER_FRAC</span>
<span class="cm">								   = 0, when SS is disable</span>
<span class="cm">								 */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_PLL_DIVIDER_MDIV(vco, Hz)           ((chipcHw_divide((vco), (Hz)) &gt; 255) ? 0 : chipcHw_divide((vco), (Hz)))</span>

<span class="cp">#define chipcHw_REG_ACLKClock_CLK_DIV_MASK              0x3</span>

<span class="cm">/* System booting strap options */</span>
<span class="cp">#define chipcHw_STRAPS_SOFT_OVERRIDE                    0x00000001	</span><span class="cm">/* Software Strap Override */</span><span class="cp"></span>

<span class="cp">#define chipcHw_STRAPS_BOOT_DEVICE_NAND_FLASH_8         0x00000000	</span><span class="cm">/* 8 bit NAND FLASH Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_DEVICE_NOR_FLASH_16         0x00000002	</span><span class="cm">/* 16 bit NOR FLASH Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_DEVICE_SERIAL_FLASH         0x00000004	</span><span class="cm">/* Serial FLASH Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_DEVICE_NAND_FLASH_16        0x00000006	</span><span class="cm">/* 16 bit NAND FLASH Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_DEVICE_UART                 0x00000008	</span><span class="cm">/* UART Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_DEVICE_MASK                 0x0000000E	</span><span class="cm">/* Mask */</span><span class="cp"></span>

<span class="cm">/* System boot option */</span>
<span class="cp">#define chipcHw_STRAPS_BOOT_OPTION_BROM                 0x00000000	</span><span class="cm">/* Boot from Boot ROM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_OPTION_ARAM                 0x00000020	</span><span class="cm">/* Boot from ARAM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_OPTION_NOR                  0x00000030	</span><span class="cm">/* Boot from NOR flash */</span><span class="cp"></span>

<span class="cm">/* NAND Flash page size strap options */</span>
<span class="cp">#define chipcHw_STRAPS_NAND_PAGESIZE_512                0x00000000	</span><span class="cm">/* NAND FLASH page size of 512 bytes */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_NAND_PAGESIZE_2048               0x00000040	</span><span class="cm">/* NAND FLASH page size of 2048 bytes */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_NAND_PAGESIZE_4096               0x00000080	</span><span class="cm">/* NAND FLASH page size of 4096 bytes */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_NAND_PAGESIZE_EXT                0x000000C0	</span><span class="cm">/* NAND FLASH page of extened size */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_NAND_PAGESIZE_MASK               0x000000C0	</span><span class="cm">/* Mask */</span><span class="cp"></span>

<span class="cp">#define chipcHw_STRAPS_NAND_EXTRA_CYCLE                 0x00000400	</span><span class="cm">/* NAND FLASH address cycle configuration */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_REBOOT_TO_UART                   0x00000800	</span><span class="cm">/* Reboot to UART on error */</span><span class="cp"></span>

<span class="cm">/* Secure boot mode strap options */</span>
<span class="cp">#define chipcHw_STRAPS_BOOT_MODE_NORMAL                 0x00000000	</span><span class="cm">/* Normal Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_MODE_DBG_SW                 0x00000100	</span><span class="cm">/* Software debugging Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_MODE_DBG_BOOT               0x00000200	</span><span class="cm">/* Boot rom debugging Boot */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_MODE_NORMAL_QUIET           0x00000300	</span><span class="cm">/* Normal Boot (Quiet BootRom) */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_BOOT_MODE_MASK                   0x00000300	</span><span class="cm">/* Mask */</span><span class="cp"></span>

<span class="cm">/* Slave Mode straps */</span>
<span class="cp">#define chipcHw_STRAPS_I2CS                             0x02000000	</span><span class="cm">/* I2C Slave  */</span><span class="cp"></span>
<span class="cp">#define chipcHw_STRAPS_SPIS                             0x01000000	</span><span class="cm">/* SPI Slave  */</span><span class="cp"></span>

<span class="cm">/* Strap pin options */</span>
<span class="cp">#define chipcHw_REG_SW_STRAPS                           ((pChipcHw-&gt;PinStraps &amp; 0x0000FC00) &gt;&gt; 10)</span>

<span class="cm">/* PIF/LCD pin sharing defines */</span>
<span class="cp">#define chipcHw_REG_LCD_PIN_ENABLE                      0x00000001	</span><span class="cm">/* LCD Controller is used and the pins have LCD functions */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PIF_PIN_ENABLE                      0x00000002	</span><span class="cm">/* LCD pins are used to perform PIF functions  */</span><span class="cp"></span>

<span class="cp">#define chipcHw_GPIO_COUNT                              61	</span><span class="cm">/* Number of GPIO pin accessible thorugh CHIPC */</span><span class="cp"></span>

<span class="cm">/* NOTE: Any changes to these constants will require a corresponding change to chipcHw_str.c */</span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_KEYPAD                     0x00000001	</span><span class="cm">/* GPIO mux for Keypad */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_I2CH                       0x00000002	</span><span class="cm">/* GPIO mux for I2CH */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_SPI                        0x00000003	</span><span class="cm">/* GPIO mux for SPI */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_UART                       0x00000004	</span><span class="cm">/* GPIO mux for UART */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_LEDMTXP                    0x00000005	</span><span class="cm">/* GPIO mux for LEDMTXP */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_LEDMTXS                    0x00000006	</span><span class="cm">/* GPIO mux for LEDMTXS */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_SDIO0                      0x00000007	</span><span class="cm">/* GPIO mux for SDIO0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_SDIO1                      0x00000008	</span><span class="cm">/* GPIO mux for SDIO1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_PCM                        0x00000009	</span><span class="cm">/* GPIO mux for PCM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_I2S                        0x0000000A	</span><span class="cm">/* GPIO mux for I2S */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_ETM                        0x0000000B	</span><span class="cm">/* GPIO mux for ETM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_DEBUG                      0x0000000C	</span><span class="cm">/* GPIO mux for DEBUG */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_MISC                       0x0000000D	</span><span class="cm">/* GPIO mux for MISC */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_GPIO                       0x00000000	</span><span class="cm">/* GPIO mux for GPIO */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_GPIO_MUX(pin)                       (&amp;pChipcHw-&gt;GpioMux_0_7 + ((pin) &gt;&gt; 3))</span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_POSITION(pin)              (((pin) &amp; 0x00000007) &lt;&lt; 2)</span>
<span class="cp">#define chipcHw_REG_GPIO_MUX_MASK                       0x0000000F	</span><span class="cm">/* Mask */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_SLEW_RATE_HIGH                      0x00000000	</span><span class="cm">/* High speed slew rate */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SLEW_RATE_NORMAL                    0x00000008	</span><span class="cm">/* Normal slew rate */</span><span class="cp"></span>
							<span class="cm">/* Pins beyond 42 are defined by skipping 8 bits within the register */</span>
<span class="cp">#define chipcHw_REG_SLEW_RATE(pin)                      (((pin) &gt; 42) ? (&amp;pChipcHw-&gt;GpioSR_0_7 + (((pin) + 2) &gt;&gt; 3)) : (&amp;pChipcHw-&gt;GpioSR_0_7 + ((pin) &gt;&gt; 3)))</span>
<span class="cp">#define chipcHw_REG_SLEW_RATE_POSITION(pin)             (((pin) &gt; 42) ? ((((pin) + 2) &amp; 0x00000007) &lt;&lt; 2) : (((pin) &amp; 0x00000007) &lt;&lt; 2))</span>
<span class="cp">#define chipcHw_REG_SLEW_RATE_MASK                      0x00000008	</span><span class="cm">/* Mask */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_CURRENT_STRENGTH_2mA                0x00000001	</span><span class="cm">/* Current driving strength 2 milli ampere */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_CURRENT_STRENGTH_4mA                0x00000002	</span><span class="cm">/* Current driving strength 4 milli ampere */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_CURRENT_STRENGTH_6mA                0x00000004	</span><span class="cm">/* Current driving strength 6 milli ampere */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_CURRENT_STRENGTH_8mA                0x00000005	</span><span class="cm">/* Current driving strength 8 milli ampere */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_CURRENT_STRENGTH_10mA               0x00000006	</span><span class="cm">/* Current driving strength 10 milli ampere */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_CURRENT_STRENGTH_12mA               0x00000007	</span><span class="cm">/* Current driving strength 12 milli ampere */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_CURRENT_MASK                        0x00000007	</span><span class="cm">/* Mask */</span><span class="cp"></span>
							<span class="cm">/* Pins beyond 42 are defined by skipping 8 bits */</span>
<span class="cp">#define chipcHw_REG_CURRENT(pin)                        (((pin) &gt; 42) ? (&amp;pChipcHw-&gt;GpioSR_0_7 + (((pin) + 2) &gt;&gt; 3)) : (&amp;pChipcHw-&gt;GpioSR_0_7 + ((pin) &gt;&gt; 3)))</span>
<span class="cp">#define chipcHw_REG_CURRENT_POSITION(pin)               (((pin) &gt; 42) ? ((((pin) + 2) &amp; 0x00000007) &lt;&lt; 2) : (((pin) &amp; 0x00000007) &lt;&lt; 2))</span>

<span class="cp">#define chipcHw_REG_PULL_NONE                           0x00000000	</span><span class="cm">/* No pull up register */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PULL_UP                             0x00000001	</span><span class="cm">/* Pull up register enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PULL_DOWN                           0x00000002	</span><span class="cm">/* Pull down register enable */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_PULLUP_MASK                         0x00000003	</span><span class="cm">/* Mask */</span><span class="cp"></span>
							<span class="cm">/* Pins beyond 42 are defined by skipping 4 bits */</span>
<span class="cp">#define chipcHw_REG_PULLUP(pin)                         (((pin) &gt; 42) ? (&amp;pChipcHw-&gt;GpioPull_0_15 + (((pin) + 2) &gt;&gt; 4)) : (&amp;pChipcHw-&gt;GpioPull_0_15 + ((pin) &gt;&gt; 4)))</span>
<span class="cp">#define chipcHw_REG_PULLUP_POSITION(pin)                (((pin) &gt; 42) ? ((((pin) + 2) &amp; 0x0000000F) &lt;&lt; 1) : (((pin) &amp; 0x0000000F) &lt;&lt; 1))</span>

<span class="cp">#define chipcHw_REG_INPUTTYPE_CMOS                      0x00000000	</span><span class="cm">/* Normal CMOS logic */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_INPUTTYPE_ST                        0x00000001	</span><span class="cm">/* High speed Schmitt Trigger */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_INPUTTYPE_MASK                      0x00000001	</span><span class="cm">/* Mask */</span><span class="cp"></span>
							<span class="cm">/* Pins beyond 42 are defined by skipping 2 bits */</span>
<span class="cp">#define chipcHw_REG_INPUTTYPE(pin)                      (((pin) &gt; 42) ? (&amp;pChipcHw-&gt;GpioInput_0_31 + (((pin) + 2) &gt;&gt; 5)) : (&amp;pChipcHw-&gt;GpioInput_0_31 + ((pin) &gt;&gt; 5)))</span>
<span class="cp">#define chipcHw_REG_INPUTTYPE_POSITION(pin)             (((pin) &gt; 42) ? ((((pin) + 2) &amp; 0x0000001F)) : (((pin) &amp; 0x0000001F)))</span>

<span class="cm">/* Device connected to the bus clock */</span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_ARM                       0x00000001	</span><span class="cm">/* Bus interface clock for ARM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_VDEC                      0x00000002	</span><span class="cm">/* Bus interface clock for VDEC */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_ARAM                      0x00000004	</span><span class="cm">/* Bus interface clock for ARAM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_HPM                       0x00000008	</span><span class="cm">/* Bus interface clock for HPM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_DDRC                      0x00000010	</span><span class="cm">/* Bus interface clock for DDRC */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_DMAC0                     0x00000020	</span><span class="cm">/* Bus interface clock for DMAC0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_DMAC1                     0x00000040	</span><span class="cm">/* Bus interface clock for DMAC1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_NVI                       0x00000080	</span><span class="cm">/* Bus interface clock for NVI */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_ESW                       0x00000100	</span><span class="cm">/* Bus interface clock for ESW */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_GE                        0x00000200	</span><span class="cm">/* Bus interface clock for GE */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_I2CH                      0x00000400	</span><span class="cm">/* Bus interface clock for I2CH */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_I2S0                      0x00000800	</span><span class="cm">/* Bus interface clock for I2S0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_I2S1                      0x00001000	</span><span class="cm">/* Bus interface clock for I2S1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_VRAM                      0x00002000	</span><span class="cm">/* Bus interface clock for VRAM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_CLCD                      0x00004000	</span><span class="cm">/* Bus interface clock for CLCD */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_LDK                       0x00008000	</span><span class="cm">/* Bus interface clock for LDK */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_LED                       0x00010000	</span><span class="cm">/* Bus interface clock for LED */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_OTP                       0x00020000	</span><span class="cm">/* Bus interface clock for OTP */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_PIF                       0x00040000	</span><span class="cm">/* Bus interface clock for PIF */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_SPU                       0x00080000	</span><span class="cm">/* Bus interface clock for SPU */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_SDIO0                     0x00100000	</span><span class="cm">/* Bus interface clock for SDIO0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_SDIO1                     0x00200000	</span><span class="cm">/* Bus interface clock for SDIO1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_SPIH                      0x00400000	</span><span class="cm">/* Bus interface clock for SPIH */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_SPIS                      0x00800000	</span><span class="cm">/* Bus interface clock for SPIS */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_UART0                     0x01000000	</span><span class="cm">/* Bus interface clock for UART0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_UART1                     0x02000000	</span><span class="cm">/* Bus interface clock for UART1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_BBL                       0x04000000	</span><span class="cm">/* Bus interface clock for BBL */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_I2CS                      0x08000000	</span><span class="cm">/* Bus interface clock for I2CS */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_USBH                      0x10000000	</span><span class="cm">/* Bus interface clock for USB Host */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_USBD                      0x20000000	</span><span class="cm">/* Bus interface clock for USB Device */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_BROM                      0x40000000	</span><span class="cm">/* Bus interface clock for Boot ROM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_BUS_CLOCK_TSC                       0x80000000	</span><span class="cm">/* Bus interface clock for Touch screen */</span><span class="cp"></span>

<span class="cm">/* Software resets defines */</span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_VPM_GLOBAL_HOLD          0x0000000080000000ULL	</span><span class="cm">/* Reset Global VPM and hold */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_VPM_HOLD                 0x0000000040000000ULL	</span><span class="cm">/* Reset VPM and hold */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_VPM_GLOBAL               0x0000000020000000ULL	</span><span class="cm">/* Reset Global VPM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_VPM                      0x0000000010000000ULL	</span><span class="cm">/* Reset VPM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_KEYPAD                   0x0000000008000000ULL	</span><span class="cm">/* Reset Key pad */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_LED                      0x0000000004000000ULL	</span><span class="cm">/* Reset LED */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_SPU                      0x0000000002000000ULL	</span><span class="cm">/* Reset SPU */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_RNG                      0x0000000001000000ULL	</span><span class="cm">/* Reset RNG */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_PKA                      0x0000000000800000ULL	</span><span class="cm">/* Reset PKA */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_LCD                      0x0000000000400000ULL	</span><span class="cm">/* Reset LCD */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_PIF                      0x0000000000200000ULL	</span><span class="cm">/* Reset PIF */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_I2CS                     0x0000000000100000ULL	</span><span class="cm">/* Reset I2C Slave */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_I2CH                     0x0000000000080000ULL	</span><span class="cm">/* Reset I2C Host */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_SDIO1                    0x0000000000040000ULL	</span><span class="cm">/* Reset SDIO 1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_SDIO0                    0x0000000000020000ULL	</span><span class="cm">/* Reset SDIO 0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_BBL                      0x0000000000010000ULL	</span><span class="cm">/* Reset BBL */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_I2S1                     0x0000000000008000ULL	</span><span class="cm">/* Reset I2S1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_I2S0                     0x0000000000004000ULL	</span><span class="cm">/* Reset I2S0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_SPIS                     0x0000000000002000ULL	</span><span class="cm">/* Reset SPI Slave */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_SPIH                     0x0000000000001000ULL	</span><span class="cm">/* Reset SPI Host */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_GPIO1                    0x0000000000000800ULL	</span><span class="cm">/* Reset GPIO block 1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_GPIO0                    0x0000000000000400ULL	</span><span class="cm">/* Reset GPIO block 0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_UART1                    0x0000000000000200ULL	</span><span class="cm">/* Reset UART 1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_UART0                    0x0000000000000100ULL	</span><span class="cm">/* Reset UART 0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_NVI                      0x0000000000000080ULL	</span><span class="cm">/* Reset NVI */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_WDOG                     0x0000000000000040ULL	</span><span class="cm">/* Reset Watch dog */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_TMR                      0x0000000000000020ULL	</span><span class="cm">/* Reset Timer */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_ETM                      0x0000000000000010ULL	</span><span class="cm">/* Reset ETM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_ARM_HOLD                 0x0000000000000008ULL	</span><span class="cm">/* Reset ARM and HOLD */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_ARM                      0x0000000000000004ULL	</span><span class="cm">/* Reset ARM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_CHIP_WARM                0x0000000000000002ULL	</span><span class="cm">/* Chip warm reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_CHIP_SOFT                0x0000000000000001ULL	</span><span class="cm">/* Chip soft reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_VDEC                     0x0000100000000000ULL	</span><span class="cm">/* Video decoder */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_GE                       0x0000080000000000ULL	</span><span class="cm">/* Graphics engine */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_OTP                      0x0000040000000000ULL	</span><span class="cm">/* Reset OTP */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_USB2                     0x0000020000000000ULL	</span><span class="cm">/* Reset USB2 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_USB1                     0x0000010000000000ULL	</span><span class="cm">/* Reset USB 1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_USB                      0x0000008000000000ULL	</span><span class="cm">/* Reset USB 1 and USB2 soft reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_ESW                      0x0000004000000000ULL	</span><span class="cm">/* Reset Ethernet switch */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_ESWCLK                   0x0000002000000000ULL	</span><span class="cm">/* Reset Ethernet switch clock */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_DDRPHY                   0x0000001000000000ULL	</span><span class="cm">/* Reset DDR Physical */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_DDR                      0x0000000800000000ULL	</span><span class="cm">/* Reset DDR Controller */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_TSC                      0x0000000400000000ULL	</span><span class="cm">/* Reset Touch screen */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_PCM                      0x0000000200000000ULL	</span><span class="cm">/* Reset PCM device */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_APM                      0x0000200100000000ULL	</span><span class="cm">/* Reset APM device */</span><span class="cp"></span>

<span class="cp">#define chipcHw_REG_SOFT_RESET_VPM_GLOBAL_UNHOLD        0x8000000000000000ULL	</span><span class="cm">/* Unhold Global VPM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_VPM_UNHOLD               0x4000000000000000ULL	</span><span class="cm">/* Unhold VPM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_ARM_UNHOLD               0x2000000000000000ULL	</span><span class="cm">/* Unhold ARM reset  */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SOFT_RESET_UNHOLD_MASK              0xF000000000000000ULL	</span><span class="cm">/* Mask to handle unhold request */</span><span class="cp"></span>

<span class="cm">/* Audio channel control defines */</span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_ALL            0x00000001	</span><span class="cm">/* Enable all audio channel */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_A              0x00000002	</span><span class="cm">/* Enable channel A */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_B              0x00000004	</span><span class="cm">/* Enable channel B */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_C              0x00000008	</span><span class="cm">/* Enable channel C */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_NTP_CLOCK      0x00000010	</span><span class="cm">/* Enable NTP clock */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_PCM0_CLOCK     0x00000020	</span><span class="cm">/* Enable PCM0 clock */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_PCM1_CLOCK     0x00000040	</span><span class="cm">/* Enable PCM1 clock */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_AUDIO_CHANNEL_ENABLE_APM_CLOCK      0x00000080	</span><span class="cm">/* Enable APM clock */</span><span class="cp"></span>

<span class="cm">/* Misc. chip control defines */</span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_GE_SEL                    0x00040000	</span><span class="cm">/* Select GE2/GE3 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_I2S1_CLOCK_ONCHIP         0x00000000	</span><span class="cm">/* Use on chip clock for I2S1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_I2S1_CLOCK_GPIO           0x00020000	</span><span class="cm">/* Use external clock via GPIO pin 26 for I2S1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_I2S0_CLOCK_ONCHIP         0x00000000	</span><span class="cm">/* Use on chip clock for I2S0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_I2S0_CLOCK_GPIO           0x00010000	</span><span class="cm">/* Use external clock via GPIO pin 45 for I2S0 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_ARM_CP15_DISABLE          0x00008000	</span><span class="cm">/* Disable ARM CP15 bit */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_RTC_DISABLE               0x00000008	</span><span class="cm">/* Disable RTC registers */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_BBRAM_DISABLE             0x00000004	</span><span class="cm">/* Disable Battery Backed RAM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_USB_MODE_HOST             0x00000002	</span><span class="cm">/* Set USB as host */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_USB_MODE_DEVICE           0xFFFFFFFD	</span><span class="cm">/* Set USB as device */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_USB_POWERON               0xFFFFFFFE	</span><span class="cm">/* Power up USB */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_MISC_CTRL_USB_POWEROFF              0x00000001	</span><span class="cm">/* Power down USB */</span><span class="cp"></span>

<span class="cm">/* OTP configuration defines */</span>
<span class="cp">#define chipcHw_REG_OTP_SECURITY_OFF                    0x0000020000000000ULL	</span><span class="cm">/* Security support is OFF */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_SPU_SLOW                        0x0000010000000000ULL	</span><span class="cm">/* Limited SPU throughput */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_LCD_SPEED                       0x0000000600000000ULL	</span><span class="cm">/* Set VPM speed one */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_VPM_SPEED_1                     0x0000000100000000ULL	</span><span class="cm">/* Set VPM speed one */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_VPM_SPEED_0                     0x0000000080000000ULL	</span><span class="cm">/* Set VPM speed zero */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_AXI_SPEED                       0x0000000060000000ULL	</span><span class="cm">/* Set maximum AXI bus speed */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_APM_DISABLE                     0x000000001F000000ULL	</span><span class="cm">/* Disable APM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_PIF_DISABLE                     0x0000000000200000ULL	</span><span class="cm">/* Disable PIF */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_VDEC_DISABLE                    0x0000000000100000ULL	</span><span class="cm">/* Disable Video decoder */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_BBL_DISABLE                     0x0000000000080000ULL	</span><span class="cm">/* Disable RTC and BBRAM */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_LED_DISABLE                     0x0000000000040000ULL	</span><span class="cm">/* Disable LED */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_GE_DISABLE                      0x0000000000020000ULL	</span><span class="cm">/* Disable Graphics Engine */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_LCD_DISABLE                     0x0000000000010000ULL	</span><span class="cm">/* Disable LCD */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_KEYPAD_DISABLE                  0x0000000000008000ULL	</span><span class="cm">/* Disable keypad */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_UART_DISABLE                    0x0000000000004000ULL	</span><span class="cm">/* Disable UART */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_SDIOH_DISABLE                   0x0000000000003000ULL	</span><span class="cm">/* Disable SDIO host */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_HSS_DISABLE                     0x0000000000000C00ULL	</span><span class="cm">/* Disable HSS */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_TSC_DISABLE                     0x0000000000000200ULL	</span><span class="cm">/* Disable touch screen */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_USB_DISABLE                     0x0000000000000180ULL	</span><span class="cm">/* Disable USB */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_SGMII_DISABLE                   0x0000000000000060ULL	</span><span class="cm">/* Disable SGMII */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_ETH_DISABLE                     0x0000000000000018ULL	</span><span class="cm">/* Disable gigabit ethernet */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_ETH_PHY_DISABLE                 0x0000000000000006ULL	</span><span class="cm">/* Disable ethernet PHY */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_OTP_VPM_DISABLE                     0x0000000000000001ULL	</span><span class="cm">/* Disable VPM */</span><span class="cp"></span>

<span class="cm">/* Sticky bit defines */</span>
<span class="cp">#define chipcHw_REG_STICKY_BOOT_DONE                    0x00000001	</span><span class="cm">/* Boot done */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_SOFT_RESET                   0x00000002	</span><span class="cm">/* ARM soft reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_GENERAL_1                    0x00000004	</span><span class="cm">/* General purpose bit 1 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_GENERAL_2                    0x00000008	</span><span class="cm">/* General purpose bit 2 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_GENERAL_3                    0x00000010	</span><span class="cm">/* General purpose bit 3 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_GENERAL_4                    0x00000020	</span><span class="cm">/* General purpose bit 4 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_GENERAL_5                    0x00000040	</span><span class="cm">/* General purpose bit 5 */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_POR_BROM                     0x00000080	</span><span class="cm">/* Special sticky bit for security - set in BROM to avoid other modes being entered */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_ARM_RESET                    0x00000100	</span><span class="cm">/* ARM reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_CHIP_SOFT_RESET              0x00000200	</span><span class="cm">/* Chip soft reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_CHIP_WARM_RESET              0x00000400	</span><span class="cm">/* Chip warm reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_WDOG_RESET                   0x00000800	</span><span class="cm">/* Watchdog reset */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_STICKY_OTP_RESET                    0x00001000	</span><span class="cm">/* OTP reset */</span><span class="cp"></span>

							<span class="cm">/* HW phase alignment defines *//* Spare1 register definitions */</span>
<span class="cp">#define chipcHw_REG_SPARE1_DDR_PHASE_INTR_ENABLE        0x80000000	</span><span class="cm">/* Enable DDR phase align panic interrupt */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SPARE1_VPM_PHASE_INTR_ENABLE        0x40000000	</span><span class="cm">/* Enable VPM phase align panic interrupt */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SPARE1_VPM_BUS_ACCESS_ENABLE        0x00000002	</span><span class="cm">/* Enable access to VPM using system BUS */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_SPARE1_DDR_BUS_ACCESS_ENABLE        0x00000001	</span><span class="cm">/* Enable access to DDR using system BUS */</span><span class="cp"></span>
							<span class="cm">/* DDRPhaseCtrl1 register definitions */</span>
<span class="cp">#define chipcHw_REG_DDR_SW_PHASE_CTRL_ENABLE            0x80000000	</span><span class="cm">/* Enable DDR SW phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_HW_PHASE_CTRL_ENABLE            0x40000000	</span><span class="cm">/* Enable DDR HW phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_VALUE_GE_MASK             0x0000007F	</span><span class="cm">/* DDR lower threshold for phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_VALUE_GE_SHIFT            23</span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_VALUE_LE_MASK             0x0000007F	</span><span class="cm">/* DDR upper threshold for phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_VALUE_LE_SHIFT            16</span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_ALIGN_WAIT_CYCLE_MASK     0x0000FFFF	</span><span class="cm">/* BUS Cycle to wait to run next DDR phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_ALIGN_WAIT_CYCLE_SHIFT    0</span>
							<span class="cm">/* VPMPhaseCtrl1 register definitions */</span>
<span class="cp">#define chipcHw_REG_VPM_SW_PHASE_CTRL_ENABLE            0x80000000	</span><span class="cm">/* Enable VPM SW phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_HW_PHASE_CTRL_ENABLE            0x40000000	</span><span class="cm">/* Enable VPM HW phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_VALUE_GE_MASK             0x0000007F	</span><span class="cm">/* VPM lower threshold for phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_VALUE_GE_SHIFT            23</span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_VALUE_LE_MASK             0x0000007F	</span><span class="cm">/* VPM upper threshold for phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_VALUE_LE_SHIFT            16</span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_ALIGN_WAIT_CYCLE_MASK     0x0000FFFF	</span><span class="cm">/* BUS Cycle to wait to complete the VPM phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_ALIGN_WAIT_CYCLE_SHIFT    0</span>
							<span class="cm">/* PhaseAlignStatus register definitions */</span>
<span class="cp">#define chipcHw_REG_DDR_TIMEOUT_INTR_STATUS             0x80000000	</span><span class="cm">/* DDR time out interrupt status */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_STATUS_MASK               0x0000007F	</span><span class="cm">/* DDR phase status value */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_STATUS_SHIFT              24</span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_ALIGNED                   0x00800000	</span><span class="cm">/* DDR Phase aligned status */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_LOAD                            0x00400000	</span><span class="cm">/* Load DDR phase status */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_CTRL_MASK                 0x0000003F	</span><span class="cm">/* DDR phase control value */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_CTRL_SHIFT                16</span>
<span class="cp">#define chipcHw_REG_VPM_TIMEOUT_INTR_STATUS             0x80000000	</span><span class="cm">/* VPM time out interrupt status */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_STATUS_MASK               0x0000007F	</span><span class="cm">/* VPM phase status value */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_STATUS_SHIFT              8</span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_ALIGNED                   0x00000080	</span><span class="cm">/* VPM Phase aligned status */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_LOAD                            0x00000040	</span><span class="cm">/* Load VPM phase status */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_CTRL_MASK                 0x0000003F	</span><span class="cm">/* VPM phase control value */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_CTRL_SHIFT                0</span>
							<span class="cm">/* DDRPhaseCtrl2 register definitions */</span>
<span class="cp">#define chipcHw_REG_DDR_INTR_SERVICED                   0x02000000	</span><span class="cm">/* Acknowledge that interrupt was serviced */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_TIMEOUT_INTR_ENABLE             0x01000000	</span><span class="cm">/* Enable time out interrupt */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_LOAD_COUNT_PHASE_CTRL_MASK      0x0000000F	</span><span class="cm">/* Wait before toggling load_ch */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_LOAD_COUNT_PHASE_CTRL_SHIFT     20</span>
<span class="cp">#define chipcHw_REG_DDR_TOTAL_LOAD_COUNT_CTRL_MASK      0x0000000F	</span><span class="cm">/* Total wait to settle ph_ctrl and load_ch */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_TOTAL_LOAD_COUNT_CTRL_SHIFT     16</span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_TIMEOUT_COUNT_MASK        0x0000FFFF	</span><span class="cm">/* Time out value for DDR HW phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_DDR_PHASE_TIMEOUT_COUNT_SHIFT       0</span>
							<span class="cm">/* VPMPhaseCtrl2 register definitions */</span>
<span class="cp">#define chipcHw_REG_VPM_INTR_SELECT_MASK                0x00000003	</span><span class="cm">/* Interrupt select */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_INTR_SELECT_SHIFT               26</span>
<span class="cp">#define chipcHw_REG_VPM_INTR_DISABLE                    0x00000000</span>
<span class="cp">#define chipcHw_REG_VPM_INTR_FAST                       (0x1 &lt;&lt; chipcHw_REG_VPM_INTR_SELECT_SHIFT)</span>
<span class="cp">#define chipcHw_REG_VPM_INTR_MEDIUM                     (0x2 &lt;&lt; chipcHw_REG_VPM_INTR_SELECT_SHIFT)</span>
<span class="cp">#define chipcHw_REG_VPM_INTR_SLOW                       (0x3 &lt;&lt; chipcHw_REG_VPM_INTR_SELECT_SHIFT)</span>
<span class="cp">#define chipcHw_REG_VPM_INTR_SERVICED                   0x02000000	</span><span class="cm">/* Acknowledge that interrupt was serviced */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_TIMEOUT_INTR_ENABLE             0x01000000	</span><span class="cm">/* Enable time out interrupt */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_LOAD_COUNT_PHASE_CTRL_MASK      0x0000000F	</span><span class="cm">/* Wait before toggling load_ch */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_LOAD_COUNT_PHASE_CTRL_SHIFT     20</span>
<span class="cp">#define chipcHw_REG_VPM_TOTAL_LOAD_COUNT_CTRL_MASK      0x0000000F	</span><span class="cm">/* Total wait cycle to settle ph_ctrl and load_ch */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_TOTAL_LOAD_COUNT_CTRL_SHIFT     16</span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_TIMEOUT_COUNT_MASK        0x0000FFFF	</span><span class="cm">/* Time out value for VPM HW phase alignment */</span><span class="cp"></span>
<span class="cp">#define chipcHw_REG_VPM_PHASE_TIMEOUT_COUNT_SHIFT       0</span>

<span class="cp">#endif </span><span class="cm">/* CHIPCHW_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
