Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  5 16:14:33 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopPipelining_top_timing_summary_routed.rpt -pb firConvolutionLoopPipelining_top_timing_summary_routed.pb -rpx firConvolutionLoopPipelining_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopPipelining_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.208        0.000                      0                 1009        0.165        0.000                      0                 1009        4.500        0.000                       0                   461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               4.208        0.000                      0                 1009        0.165        0.000                      0                 1009        4.500        0.000                       0                   461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        4.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 4.009ns (71.912%)  route 1.566ns (28.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.146 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/P[10]
                         net (fo=1, routed)           1.566    10.712    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_97
    SLICE_X111Y5         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.702    14.604    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X111Y5         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/C
                         clock pessimism              0.457    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X111Y5         FDRE (Setup_fdre_C_D)       -0.105    14.920    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 4.009ns (73.373%)  route 1.455ns (26.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.146 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/P[3]
                         net (fo=1, routed)           1.455    10.601    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_104
    SLICE_X111Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.702    14.604    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X111Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[3]/C
                         clock pessimism              0.457    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X111Y4         FDRE (Setup_fdre_C_D)       -0.101    14.924    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[3]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[0]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_155
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[10]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_145
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[11]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_144
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[12]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_143
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[13]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_142
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[14]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_141
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[15]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_140
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.894     5.137    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y0           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.343 r  firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/PCOUT[16]
                         net (fo=1, routed)           0.002     9.345    firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2_n_139
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.715    14.616    firConvolutionLoopPipelining_IP/U0/ap_clk
    DSP48_X4Y1           DSP48E1                                      r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
                         clock pessimism              0.495    15.111    
                         clock uncertainty           -0.035    15.076    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.676    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.642     1.508    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X113Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[4]/Q
                         net (fo=1, routed)           0.056     1.706    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[4]
    SLICE_X112Y4         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[7]_i_5/O
                         net (fo=1, routed)           0.000     1.751    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[7]_i_5_n_2
    SLICE_X112Y4         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.821 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[7]_i_1_n_9
    SLICE_X112Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.913     2.028    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X112Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[4]/C
                         clock pessimism             -0.507     1.521    
    SLICE_X112Y4         FDRE (Hold_fdre_C_D)         0.134     1.655    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.028%)  route 0.143ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.641     1.507    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X109Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y4         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[9]/Q
                         net (fo=1, routed)           0.143     1.792    firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417[9]
    SLICE_X108Y4         LUT3 (Prop_lut3_I2_O)        0.049     1.841 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[9]_i_1_n_2
    SLICE_X108Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.912     2.027    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X108Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[9]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X108Y4         FDRE (Hold_fdre_C_D)         0.131     1.651    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.252ns (73.447%)  route 0.091ns (26.553%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.641     1.507    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X113Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[21]/Q
                         net (fo=1, routed)           0.091     1.740    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[21]
    SLICE_X112Y8         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[23]_i_4/O
                         net (fo=1, routed)           0.000     1.785    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[23]_i_4_n_2
    SLICE_X112Y8         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.851 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.851    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[23]_i_1_n_8
    SLICE_X112Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.912     2.027    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X112Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[21]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X112Y8         FDRE (Hold_fdre_C_D)         0.134     1.654    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.641     1.507    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X109Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y4         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[10]/Q
                         net (fo=1, routed)           0.144     1.793    firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417[10]
    SLICE_X108Y4         LUT3 (Prop_lut3_I2_O)        0.045     1.838 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[10]_i_1/O
                         net (fo=1, routed)           0.000     1.838    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[10]_i_1_n_2
    SLICE_X108Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.912     2.027    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X108Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[10]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X108Y4         FDRE (Hold_fdre_C_D)         0.120     1.640    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.291ns (83.837%)  route 0.056ns (16.163%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.642     1.508    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X113Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[4]/Q
                         net (fo=1, routed)           0.056     1.706    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[4]
    SLICE_X112Y4         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[7]_i_5/O
                         net (fo=1, routed)           0.000     1.751    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[7]_i_5_n_2
    SLICE_X112Y4         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.856 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.856    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[7]_i_1_n_8
    SLICE_X112Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.913     2.028    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X112Y4         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[5]/C
                         clock pessimism             -0.507     1.521    
    SLICE_X112Y4         FDRE (Hold_fdre_C_D)         0.134     1.655    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.475%)  route 0.100ns (28.525%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.642     1.508    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X111Y5         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y5         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/Q
                         net (fo=1, routed)           0.100     1.750    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg_n_2_[10]
    SLICE_X112Y5         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[11]_i_3/O
                         net (fo=1, routed)           0.000     1.795    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114[11]_i_3_n_2
    SLICE_X112Y5         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.860 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[11]_i_1_n_7
    SLICE_X112Y5         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.913     2.028    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X112Y5         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[10]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X112Y5         FDRE (Hold_fdre_C_D)         0.134     1.658    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.356%)  route 0.157ns (52.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.640     1.506    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X107Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=12, routed)          0.157     1.804    firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter1
    SLICE_X106Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.911     2.026    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X106Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism             -0.507     1.519    
    SLICE_X106Y8         FDRE (Hold_fdre_C_D)         0.070     1.589    firConvolutionLoopPipelining_IP/U0/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.670%)  route 0.184ns (49.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.640     1.506    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X109Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[26]/Q
                         net (fo=1, routed)           0.184     1.831    firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417[26]
    SLICE_X113Y8         LUT3 (Prop_lut3_I2_O)        0.048     1.879 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[26]_i_1/O
                         net (fo=1, routed)           0.000     1.879    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[26]_i_1_n_2
    SLICE_X113Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.912     2.027    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X113Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[26]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X113Y8         FDRE (Hold_fdre_C_D)         0.107     1.652    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.642     1.508    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X112Y3         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[0]/Q
                         net (fo=3, routed)           0.068     1.741    firConvolutionLoopPipelining_IP/U0/outputFilter[0]
    SLICE_X112Y3         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.870 r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.870    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[3]_i_1_n_8
    SLICE_X112Y3         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.913     2.028    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X112Y3         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[1]/C
                         clock pessimism             -0.520     1.508    
    SLICE_X112Y3         FDRE (Hold_fdre_C_D)         0.134     1.642    firConvolutionLoopPipelining_IP/U0/accumulator_reg_114_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.487%)  route 0.185ns (49.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.640     1.506    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X109Y8         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417_reg[25]/Q
                         net (fo=1, routed)           0.185     1.833    firConvolutionLoopPipelining_IP/U0/tmp_2_reg_417[25]
    SLICE_X113Y9         LUT3 (Prop_lut3_I2_O)        0.048     1.881 r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[25]_i_1/O
                         net (fo=1, routed)           0.000     1.881    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138[25]_i_1_n_2
    SLICE_X113Y9         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.912     2.027    firConvolutionLoopPipelining_IP/U0/ap_clk
    SLICE_X113Y9         FDRE                                         r  firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[25]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X113Y9         FDRE (Hold_fdre_C_D)         0.107     1.652    firConvolutionLoopPipelining_IP/U0/ap_phi_reg_pp0_iter3_p_pn_reg_138_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y1      firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y0      firConvolutionLoopPipelining_IP/U0/tmp_6_fu_401_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X111Y4    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X105Y6    firConvolutionLoopPipelining_IP/U0/tmp_reg_422_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X105Y4    firConvolutionLoopPipelining_IP/U0/i_reg_127_reg[0]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X105Y4    firConvolutionLoopPipelining_IP/U0/i_reg_127_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X105Y4    firConvolutionLoopPipelining_IP/U0/i_reg_127_reg[2]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X105Y4    firConvolutionLoopPipelining_IP/U0/i_reg_127_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X105Y4    firConvolutionLoopPipelining_IP/U0/i_reg_127_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y3    firConvolutionLoopPipelining_IP/U0/shiftRegister_1_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y5    firConvolutionLoopPipelining_IP/U0/shiftRegister_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y5    firConvolutionLoopPipelining_IP/U0/shiftRegister_1_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X103Y5    firConvolutionLoopPipelining_IP/U0/shiftRegister_1_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y4    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X110Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X110Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y5    firConvolutionLoopPipelining_IP/U0/tmp_6_reg_463_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y6    firConvolutionLoopPipelining_IP/U0/tmp_reg_422_pp0_iter1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y7    firConvolutionLoopPipelining_IP/U0/tmp_reg_422_pp0_iter2_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X105Y6    firConvolutionLoopPipelining_IP/U0/tmp_reg_422_reg[0]/C



