Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May 09 23:37:45 2017
| Host         : Acer-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dateport_timing_summary_routed.rpt -rpx dateport_timing_summary_routed.rpx
| Design       : dateport
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.707        0.000                      0                40654        0.038        0.000                      0                40654        3.750        0.000                       0                 18521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.707        0.000                      0                40654        0.038        0.000                      0                40654        3.750        0.000                       0                 18521  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 2.761ns (35.797%)  route 4.952ns (64.203%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.958     9.436    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 2.761ns (35.947%)  route 4.920ns (64.053%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.926     9.404    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 2.761ns (35.947%)  route 4.920ns (64.053%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.926     9.404    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 2.761ns (35.947%)  route 4.920ns (64.053%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.926     9.404    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 2.761ns (35.988%)  route 4.911ns (64.012%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.917     9.395    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 2.761ns (36.044%)  route 4.899ns (63.956%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.905     9.383    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 2.761ns (36.044%)  route 4.899ns (63.956%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.905     9.383    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.761ns (36.054%)  route 4.897ns (63.946%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.903     9.381    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 2.761ns (36.106%)  route 4.886ns (63.894%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.892     9.370    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 2.761ns (36.106%)  route 4.886ns (63.894%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.723     1.723    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X88Y98         FDRE                                         r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.456     2.179 f  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=33, routed)          1.297     3.476    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/op_state_pcntrl[0]
    SLICE_X94Y97         LUT5 (Prop_lut5_I0_O)        0.124     3.600 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/g0_b0__0_i_2/O
                         net (fo=6, routed)           1.588     5.187    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]_4[1]
    SLICE_X97Y117        LUT5 (Prop_lut5_I1_O)        0.124     5.311 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/g0_b0__0/O
                         net (fo=1, routed)           1.110     6.421    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[0]
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      2.057     8.478 r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[10]
                         net (fo=38, routed)          0.892     9.370    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_3[10]
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18580, unset)        1.866    11.866    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X4Y53          DSP48E1                                      r  grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.014    11.880    
                         clock uncertainty           -0.035    11.844    
    DSP48_X4Y53          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701    10.143    grp_dateport_O_layer_fu_328/dateport_fexp_32ns_32ns_32_9_full_dsp_U35/dateport_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  0.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/dateport_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S2_y_U/dateport_S2_y_ram_U/ram_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.609     0.609    grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/dateport_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X103Y13        FDRE                                         r  grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/dateport_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.141     0.750 r  grp_dateport_S2_pool_fu_502/dateport_fmul_32ns_32ns_32_4_max_dsp_U9/dateport_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/Q
                         net (fo=2, routed)           0.268     1.018    S2_y_U/dateport_S2_y_ram_U/d0[23]
    RAMB36_X5Y3          RAMB36E1                                     r  S2_y_U/dateport_S2_y_ram_U/ram_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.917     0.917    S2_y_U/dateport_S2_y_ram_U/ap_clk
    RAMB36_X5Y3          RAMB36E1                                     r  S2_y_U/dateport_S2_y_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.234     0.683    
    RAMB36_X5Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.979    S2_y_U/dateport_S2_y_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 grp_dateport_update_C5_fu_490/empty_69_reg_765_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.906%)  route 0.219ns (54.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.556     0.556    grp_dateport_update_C5_fu_490/ap_clk
    SLICE_X43Y50         FDRE                                         r  grp_dateport_update_C5_fu_490/empty_69_reg_765_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  grp_dateport_update_C5_fu_490/empty_69_reg_765_reg[0]/Q
                         net (fo=1, routed)           0.219     0.916    grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/empty_69_reg_765_reg[31][0]
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.961 r  grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/din1_buf1[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.961    grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/grp_fu_257_p1[0]
    SLICE_X44Y49         FDRE                                         r  grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.829     0.829    grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/ap_clk
    SLICE_X44Y49         FDRE                                         r  grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/din1_buf1_reg[0]/C
                         clock pessimism              0.000     0.829    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     0.921    grp_dateport_update_C5_fu_490/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.442%)  route 0.214ns (56.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.548     0.548    grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/ap_clk
    SLICE_X50Y62         FDRE                                         r  grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           0.214     0.926    grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[2]
    SLICE_X47Y66         FDRE                                         r  grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.817     0.817    grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X47Y66         FDRE                                         r  grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.070     0.882    grp_dateport_DC5_layer_fu_476/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 C1_bias_U/dateport_C1_bias_ram_U/q0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.974%)  route 0.230ns (62.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.553     0.553    C1_bias_U/dateport_C1_bias_ram_U/ap_clk
    SLICE_X47Y30         FDRE                                         r  C1_bias_U/dateport_C1_bias_ram_U/q0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  C1_bias_U/dateport_C1_bias_ram_U/q0_reg[23]/Q
                         net (fo=3, routed)           0.230     0.924    grp_dateport_upadteall_fu_416/C1_bias_q0[23]
    SLICE_X51Y30         FDRE                                         r  grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.815     0.815    grp_dateport_upadteall_fu_416/ap_clk
    SLICE_X51Y30         FDRE                                         r  grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[23]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.070     0.880    grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 C1_bias_U/dateport_C1_bias_ram_U/q0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.840%)  route 0.232ns (62.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.553     0.553    C1_bias_U/dateport_C1_bias_ram_U/ap_clk
    SLICE_X44Y30         FDRE                                         r  C1_bias_U/dateport_C1_bias_ram_U/q0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  C1_bias_U/dateport_C1_bias_ram_U/q0_reg[17]/Q
                         net (fo=3, routed)           0.232     0.926    grp_dateport_upadteall_fu_416/C1_bias_q0[17]
    SLICE_X51Y29         FDRE                                         r  grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.814     0.814    grp_dateport_upadteall_fu_416/ap_clk
    SLICE_X51Y29         FDRE                                         r  grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[17]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.070     0.879    grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 grp_dateport_DS4_layer_fu_452/i_12_reg_719_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_DS4_layer_fu_452/i_reg_195_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.886%)  route 0.241ns (63.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.583     0.583    grp_dateport_DS4_layer_fu_452/ap_clk
    SLICE_X57Y49         FDRE                                         r  grp_dateport_DS4_layer_fu_452/i_12_reg_719_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  grp_dateport_DS4_layer_fu_452/i_12_reg_719_reg[0]/Q
                         net (fo=1, routed)           0.241     0.965    grp_dateport_DS4_layer_fu_452/i_12_reg_719[0]
    SLICE_X57Y50         FDRE                                         r  grp_dateport_DS4_layer_fu_452/i_reg_195_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.848     0.848    grp_dateport_DS4_layer_fu_452/ap_clk
    SLICE_X57Y50         FDRE                                         r  grp_dateport_DS4_layer_fu_452/i_reg_195_reg[0]/C
                         clock pessimism              0.000     0.848    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.070     0.918    grp_dateport_DS4_layer_fu_452/i_reg_195_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/din1_buf1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.135%)  route 0.239ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.558     0.558    grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/ap_clk
    SLICE_X53Y2          FDRE                                         r  grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/din1_buf1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/din1_buf1_reg[18]/Q
                         net (fo=4, routed)           0.239     0.938    grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[18]
    SLICE_X44Y2          FDRE                                         r  grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.829     0.829    grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X44Y2          FDRE                                         r  grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X44Y2          FDRE (Hold_fdre_C_D)         0.066     0.890    grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.861%)  route 0.228ns (52.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.613     0.613    grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X94Y48         FDRE                                         r  grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.164     0.777 r  grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=4, routed)           0.228     1.005    grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/a_mant_is_zero
    SLICE_X96Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.050 r  grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.050    grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/D[1]
    SLICE_X96Y51         FDRE                                         r  grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.878     0.878    grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X96Y51         FDRE                                         r  grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     0.878    
    SLICE_X96Y51         FDRE (Hold_fdre_C_D)         0.121     0.999    grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 C1_bias_U/dateport_C1_bias_ram_U/q0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.310%)  route 0.237ns (62.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.552     0.552    C1_bias_U/dateport_C1_bias_ram_U/ap_clk
    SLICE_X47Y29         FDRE                                         r  C1_bias_U/dateport_C1_bias_ram_U/q0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  C1_bias_U/dateport_C1_bias_ram_U/q0_reg[10]/Q
                         net (fo=3, routed)           0.237     0.930    grp_dateport_upadteall_fu_416/C1_bias_q0[10]
    SLICE_X51Y29         FDRE                                         r  grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.814     0.814    grp_dateport_upadteall_fu_416/ap_clk
    SLICE_X51Y29         FDRE                                         r  grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[10]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.070     0.879    grp_dateport_upadteall_fu_416/C1_bias_load_reg_1034_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 grp_dateport_update_C5_fu_490/reg_267_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/din1_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.555     0.555    grp_dateport_update_C5_fu_490/ap_clk
    SLICE_X41Y53         FDRE                                         r  grp_dateport_update_C5_fu_490/reg_267_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  grp_dateport_update_C5_fu_490/reg_267_reg[2]/Q
                         net (fo=2, routed)           0.249     0.945    grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/Q[2]
    SLICE_X38Y48         FDRE                                         r  grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/din1_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18580, unset)        0.829     0.829    grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/ap_clk
    SLICE_X38Y48         FDRE                                         r  grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/din1_buf1_reg[2]/C
                         clock pessimism              0.000     0.829    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.063     0.892    grp_dateport_update_C5_fu_490/dateport_fmul_32ns_32ns_32_4_max_dsp_U94/din1_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   C1_d_U/dateport_C1_d_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   C1_d_U/dateport_C1_d_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   C1_d_U/dateport_C1_d_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   C1_d_U/dateport_C1_d_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   C1_d_U/dateport_C1_d_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   C1_d_U/dateport_C1_d_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   C1_d_U/dateport_C1_d_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   C1_d_U/dateport_C1_d_ram_U/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   C1_d_U/dateport_C1_d_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   C1_d_U/dateport_C1_d_ram_U/ram_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y30  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y30  C1_bias_U/dateport_C1_bias_ram_U/ram_reg_0_7_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y23  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y23  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y23  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y23  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y22  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y22  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y22  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y22  C1_dbias_U/dateport_C1_bias_ram_U/ram_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44  C5_bias_U/dateport_C5_v_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  C5_bias_U/dateport_C5_v_ram_U/ram_reg_0_15_0_0__0/SP/CLK



