$date
	Sun Oct 23 09:22:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#386044
b1100 !
1"
#386046
b1100 &
b1100 %
1$
#386047
0"
#386050
b110 &
b110 %
#386054
b11 &
b11 %
#386058
b1010 &
b1010 %
#386062
b101 &
b101 %
#386066
b10000 &
b10000 %
#386070
b1000 &
b1000 %
#386074
b100 &
b100 %
#386078
b10 &
b10 %
#386082
b1 &
b1 %
1#
#386086
b0 &
0#
b0 %
0$
#1346305
b1000 !
1"
#1346306
b1000 &
b1000 %
1$
#1346307
0"
#1346310
b100 &
b100 %
#1346314
b10 &
b10 %
#1346318
b1 &
1#
b1 %
#1346322
b0 &
b0 %
0#
0$
#2362585
b1011 !
1"
#2362586
b1011 &
b1011 %
1$
#2362587
0"
#2362590
b100010 &
b100010 %
#2362594
b10001 &
b10001 %
#2362598
b110100 &
b110100 %
#2362602
b11010 &
b11010 %
#2362606
b1101 &
b1101 %
#2362610
b101000 &
b101000 %
#2362614
b10100 &
b10100 %
#2362618
b1010 &
b1010 %
#2362622
b101 &
b101 %
#2362626
b10000 &
b10000 %
#2362630
b1000 &
b1000 %
#2362634
b100 &
b100 %
#2362638
b10 &
b10 %
#2362642
b1 &
b1 %
1#
#2362646
b0 &
0#
b0 %
0$
#4500012
