INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConV1
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:95]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:99]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:103]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:107]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:111]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:112]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:128]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:129]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:130]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:131]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:132]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:139]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:140]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:141]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:145]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:146]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:147]
WARNING: [VRFC 10-3380] identifier 'Conv_1_weight_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:151]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:152]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:153]
WARNING: [VRFC 10-3380] identifier 'Conv_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:157]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:158]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:159]
WARNING: [VRFC 10-3380] identifier 'write_output_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:163]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:164]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:165]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:166]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:167]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:168]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:169]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:170]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:180]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:181]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:182]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:183]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:184]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:301]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConV2
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:90]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:95]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:99]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:103]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:107]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:108]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:125]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:126]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:127]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:128]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:129]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:136]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:138]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:142]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:143]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:144]
WARNING: [VRFC 10-3380] identifier 'Conv_1_weight_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:148]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:149]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:150]
WARNING: [VRFC 10-3380] identifier 'Conv_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:154]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:156]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:160]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:161]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:162]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:163]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:164]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:165]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:166]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:167]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:197]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:230]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:236]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConV3
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:90]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:95]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:99]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:103]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:107]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:108]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:125]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:126]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:127]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:128]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:129]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:136]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:138]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:142]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:143]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:144]
WARNING: [VRFC 10-3380] identifier 'Conv_1_weight_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:148]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:149]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:150]
WARNING: [VRFC 10-3380] identifier 'Conv_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:154]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:156]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:160]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:161]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:162]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:163]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:164]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:165]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:166]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:167]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:189]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:239]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:245]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:298]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC1
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:90]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:95]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:99]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:100]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:104]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:124]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:125]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:126]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:127]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:128]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:135]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:136]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:141]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:142]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:143]
WARNING: [VRFC 10-3380] identifier 'FC_1_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:147]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:148]
WARNING: [VRFC 10-3380] identifier 'Counter' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:149]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:150]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:152]
WARNING: [VRFC 10-3380] identifier 'FC_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:156]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:157]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:158]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:162]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:163]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:164]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:165]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:223]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:243]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC2
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:90]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:95]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:99]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:104]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:124]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:125]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:126]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:127]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:128]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:135]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:136]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:141]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:142]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:143]
WARNING: [VRFC 10-3380] identifier 'FC_1_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:147]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:148]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:149]
WARNING: [VRFC 10-3380] identifier 'FC_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:153]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:154]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:159]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:160]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:161]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:162]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:226]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC3
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:91]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:96]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:100]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:105]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:110]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:125]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:126]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:127]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:128]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:129]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:136]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:138]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:142]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:143]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:144]
WARNING: [VRFC 10-3380] identifier 'FC_1_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:148]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:149]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:150]
WARNING: [VRFC 10-3380] identifier 'FC_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:154]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:156]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:160]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:161]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:162]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:163]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:227]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP1
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:67]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:72]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:77]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:82]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:98]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:99]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:100]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:101]
WARNING: [VRFC 10-3380] identifier 'read_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:108]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:109]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:110]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:114]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:115]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:118]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:119]
WARNING: [VRFC 10-3380] identifier 'wire_ram_c' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:122]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:123]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:125]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:135]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:136]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:137]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP2
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:78]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:83]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:88]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:93]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:110]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:111]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:112]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:113]
WARNING: [VRFC 10-3380] identifier 'read_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:120]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:121]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:122]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:126]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:127]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:130]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:131]
WARNING: [VRFC 10-3380] identifier 'wire_ram_c' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:134]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:135]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:137]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:147]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:148]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:149]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/MUX_mem_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_mem_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/NN_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_0_0/sim/NN_bd_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_1_0/sim/NN_bd_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_2_0/sim/NN_bd_blk_mem_gen_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_0_1/sim/NN_bd_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_NN_Top_0_0/sim/NN_bd_NN_Top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_NN_Top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/sim/NN_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/hdl/NN_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sim_1/new/NN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
