	component PLL_complete is
		port (
			altpll_0_locked_conduit_export : out std_logic;        -- export
			clk_clk                        : in  std_logic := 'X'; -- clk
			reset_reset_n                  : in  std_logic := 'X'; -- reset_n
			to_outside_led                 : out std_logic;        -- led
			to_outside_1_led               : out std_logic;        -- led
			to_outside_2_led               : out std_logic         -- led
		);
	end component PLL_complete;

