[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

# REFERENCES

## I. General Related Documentation

### [Ashe90]

* Peter J. Ashenden
* *The VHDL Cookbook, First Edition*
* Department of Computer Science
* University of Adelaide, South  Australia. July, 1990.
* [3.6](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#36-vhdl),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)

### [Bind91]

* Ashok Bindra
* "MCM Repair System Designed to MCC Specs"
* *Electronic Engineering Times*
* CMP Publications, Inc., Manhasset, New York. February 25, 1991. pg. 133.
* [5.5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#552-design-issues)

### [BrBu92]

* Darren M Brewer and Lesley P Burnette
* "MCM Designs Require Exhaustive Thermal Analysis"
* *Electronic Data News*
* December 24, 1992.  pp. 96-104.
* [5.5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#552-design-issues)

### [CaWa91]

* Raul Camposano and Robert A. Walker, Editors
* *A Survey of High-Level Synthesis Systems*
* Kluwer Academic Publishers, Boston, Massachusetts. 1991
* [3.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#341-high-level-hdl-applications-and-benefits),
  [4.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#44-synthesis-system),
  [4.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#442-benefits-of-high-level-synthesis-systems)

### [CaWo91]

* Raul Camposano and Wayne Wolf, Editors
* *High-Level VLSI Synthesis*
* Kluwer Academic Publishers, Boston, Massachusetts. 1991,
* [4.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#44-synthesis-system)

### [Chin93]

* Spencer Chin
* "Multichip Modules Stride Towards Greater Acceptance"
* *Electronic Products*
* February, 1993. pp. 15-19.
* [5.5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#552-design-issues)

### [Cost92]

* Terry Costlow
* "Intel Rolls Dice for MCM Makers"
* *Electronic Engineering Times, Issue 693*
* CMP Publications, Inc., Manhasset, New York. May 4, 1992.
* [5.5.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#551-a-new-technology)

### [Dasg89a]

* Subrata Dasgupta
* *Computer Architecture, A Modern Synthesis. Volume 1: Foundations*
* John Wiley & Sons, Inc., New York, New York. 1989.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Dasg89b]

* Subrata Dasgupta
* *Computer Architecture, A Modern Synthesis. Volume 2: Advanced Topics*
* John Wiley & Sons, Inc., New York, New York. 1989.
* [3.6](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#36-vhdl),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models),
  [3.6.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#363-vhdl-library-design-units)

### [Davi91]

* Robert K. Davis
* *Boundary Scan Implementation of a Wave/Particle Correlator*
* Department of Electrical and Computer Engineering
* University of New Hampshire, Durham, New Hampshire. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Deco91a]

* Jeffry A. DeCola
* *VLSI 2-micron CMOS Design and Fabrication of a Parallel-to-Serial and
  Serial-to-Parallel Converter using a Manhattan Design Circuit Layout Editor*
* Department of Electrical and Computer Engineering
* EE796 - VLSI Systems Course
* University of New Hampshire, Durham, New Hampshire. May, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#53-all-mask-asics)

### [Deco91b]

* Jeffry A. DeCola
* *A Stand-Alone Speaker Dependent Limited Command Isolated Speech Recognition
  System: Using the TMS320E15 DSP Chip in a Real-Time Environment*
* Department of Electrical and Computer Engineering
* EE712 - Advanced Digital Systems Design Course
* University of New Hampshire, Durham, New Hampshire. May, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [Deco92]

* Jeffry A. DeCola
* *Using VHDL to Model, Simulated and Synthesis a Simple Programmable
  8-bit Microprocessor for a Xilinx FPGA*
* Department of Electrical and Computer Engineering
* EE 980 - Computer Architecture Course
* University of New Hampshire, Durham, New Hampshire. May, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#53-all-mask-asics)

### [DeSB86]

* William F. DeCamp, George A. Sporzynski and Henry C. Burbank
* "Gate Array and Standard Cell Approach"
* Satoshi Goto, Editor
* *Advances in CAD for VLSI, Volume 6: Design Methodologies*
* Elsevier Science Publishing Company, Inc., New York, New  York. 1986. pp. 43-82.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#53-all-mask-asics),
  [5.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#541-gate-arrays)

### [DGLW92]

* Nikil Dutt, Daniel Gajski, Steve Lin and Allen Wu
* *High-Level Synthesis: Introduction to Chip and System Design*
* Kluwer Academic Publishers, Boston, Massachusetts. 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [2.1.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#212-vhdl-view-of-the-design-domain),
  [3.2.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#321-domains-of-the-abstraction-levels),
  [3.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#34-hardware-description-languages-and-simulation),
  [3.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#341-high-level-hdl-applications-and-benefits),
  [3.5](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#35-multi-level-description-environment-and-multi-level-simulation),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models),
  [4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#41-synthesis),
  [4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#42-types-of-synthesis),
  [4.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#44-synthesis-system),
  [4.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#441-design-automation),
  [4.4.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#443-limitations-of-high-level-synthesis-systems),
  [4.5.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#451-modeling-for-the-synthesis-system-using-vhdl)

### [Donl92]

* Mike Donlin
* "MCMs Push Design and Test Tools to the Limit"
* *Computer Design, Volume 31, Number 81*
* Penn Well Publishing Company, Tulsa, Oklahoma. August, 1992. pp. 59-65.
* [5.5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#552-design-issues)

### [EBCH86]

* Charles K Erdelyi, Roland A. Bechade, Michael P. Concannon and William K. Hoffman
* "Custom and Semi-Custom Design"
* Satoshi Goto, Editor
* *Advances in CAD for VLSI, Volume 6: Design Methodologies*
* Elsevier Science Publishing Company, Inc., New York, New York. 1986. pp. 3-41.
* [5.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#51-technology-breakdown)

### [Gajs91]

* Daniel D. Gajski
* "Essential Issues and Possible Solutions in High-Level Synthesis"
* Raul Camposano and Wayne Wolf, Editors
* *High-Level VLSI Synthesis*
* Kluwer Academic Publishers, Boston, Massachusetts. 1991. PPÂ· 1-26
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [2.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#21-design-domain),
  [3.5](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#35-multi-level-description-environment-and-multi-level-simulation),
  [4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#42-types-of-synthesis),
  [4.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#44-synthesis-system),
  [4.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#442-benefits-of-high-level-synthesis-systems),
  [4.5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#452-modeling-for-the-target-technology-using-vhdl)

### [Hart87a]

* R. W. Hartenstein
* "Introduction"
* R. W. Hartenstein, Editor
* *Advances in CAD for VLSI, Volume 7: Hardware Description Languages*
* Elsevier Science Publishing Company, Inc., New York, New York. 1987. pp. 3-12.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [2.1.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#212-vhdl-view-of-the-design-domain),
  [3.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#34-hardware-description-languages-and-simulation),
  [3.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#341-high-level-hdl-applications-and-benefits),
  [3.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#342-limitations---industry-view-of-an-hdl),
  [3.5](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#35-multi-level-description-environment-and-multi-level-simulation),
  [5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#53-all-mask-asics)

### [Hart87b]

* Reiner. W. Hartenstein
* "The Classification of Hardware Description Languages"
* R. W. Hartenstein, Editor
* *Advances in CAD for VLSI, Volume 7: Hardware Description Languages*
* Elsevier Science Publishing Company, Inc., New York, New York. 1987. pp. 15-47.
* [3.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#31-five-levels-of-abstraction),
  [3.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#31-five-levels-of-abstraction),
  [3.2.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#321-domains-of-the-abstraction-levels),
  [3.2.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#322-classes-of-the-abstraction-levels),
  [3.4.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#343-the-language-tree),
  [3.4.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#344-classification-of-common-languages)

### [IEEE88]

* IEEE Standard VHDL Language Reference Manual
* IEEE Standard 1076-1987
* IEEE Publications, New York, New York. March, 1988.
* [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)

### [JoTB91]

* R. Wayne Johnson, Robert K. F. Teng and John W. Balde, Editors
* *Multichip Modules: System Advantages, Major Constructions,
  and Materials Technologies*
* IEEE Press, Piscataway, New Jersey. 1991.
* [5.5](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#55-multichip-modules-mcms),
  [5.5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#553-multichip-module-assemblies)

### [LaMc86]

* Marc H. Lang and Peter E. McCormick
* "Hierarchical Design Methodologies: A VLSI Necessity"
* Satoshi Goto, Editor
* *Advances in CAD for VLSI, Volume 6: Design Methodologies*
* Elsevier Science Publishing Company, Inc., New York, New York. 1986. pp. 123-149.
* [6.1.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-6/chapter-6.md#613-general-low-level-steps),
  [6.2.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-6/chapter-6.md#621-goals-of-a-design-methodology),
  [7.1.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-7/chapter-7.md#711-top-down-modeling)

### [Nava91]

* Zainalabedin Navabi
* *Elements of VHDL for Description of Hardware: A Tutorial View*
* Department of Electrical and Computer Engineering
* Northeastern University, Boston, Massachusetts. 1991.
* [3.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#34-hardware-description-languages-and-simulation),
  [3.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#341-high-level-hdl-applications-and-benefits),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)

### [Nies86]

* C. Niessen
* "Abstraction Requirements in Hierarchical Design Methods"
* Satoshi Goto, Editor
* *Advances in CAD for VLSI, Volume 6: Design Methodologies*
* Elsevier Science Publishing Company, Inc., New York, New York. 1986. pp. 151-182.
* [6.1.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-6/chapter-6.md#613-general-low-level-steps)

### [ObCD86]

* Monika Obrebska, Samual Chuquillanqui and Henry Derantonian
* "PLA and Custom Design"
* Satoshi Goto, Editor
* *Advances in CAD for VLSI, Volume 6: Design Methodologies*
* Elsevier Science Publishing Company, Inc., New York, New York. 1986. pp. 83-122.
* [5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#52-standard-parts-and-plds)

### [PoGa92]

* Tom Powell and Dudly Gage
* "Military Multichip Modules Need 'Perfect' Die"
* *Electronic Products*
* October, 1992. pp. 41-51.
* [5.5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#552-design-issues)

### [Seid88]

* Robert B. Seidensticker
* *The Well-Tempered Digital Design*
* Addison-Wesley Publishing Company, Inc., Reading, Massachusetts. 1988.
* [5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#52-standard-parts-and-plds),
  [5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#53-all-mask-asics)

### [SeFi91]

* Bruce Segee and John Field
* *Microprogramming and Computer Architecture*
* John Wiley and Sons, Inc., New York, New York. 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [Wake90]

* John F. Wakerly
* *Digital Design Principles and Practices*
* Prentice Hall, Englewood Cliffs, New Jersey. 1990.
* [3.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#33-schematic-capture-and-simulation),
  [3.4](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#34-hardware-description-languages-and-simulation),
  [5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#52-standard-parts-and-plds),
  [5.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#53-all-mask-asics),
  [5.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#541-gate-arrays),
  [6.1.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-6/chapter-6.md#613-general-low-level-steps)

## II. Alternative System Concepts and CAD Language Systems, Inc. Related Documentation

### [CLSI91]

* *Designing with VHDL: A Practical Guide to IEEE Std 1076-1987,
  The VHSIC Hardware Description Language*
* Open Solutions, Inc., Rockville, Maryland. 1991.
* [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)

### [Stoe92a]

* Casper Stoel
* *FRITS, A Customized Design Framework for Digital Systems*
* Master's Thesis: Department of Electrical and Computer Engineering
* Intelligent Structures Group
* University of New Hampshire, Durham, New Hampshire. September, 1992.

### [Stoe92b]

* Casper Stoel
* "FRITS: FRamework Including Test Systems, Version 0.5 Developer's Guide"
* Alternative System Concepts, Inc., Durham, New Hampshire. August, 1992.  

### [Stoe92c]

* Casper Stoel
* "VBIT: VHDL Built-In Test, Version 1.0 Release Guide"
* Alternative System Concepts, Inc., Durham, New Hampshire. November, 1992.  

### [Stoe92d]

* Casper Stoel
* "VBIT: VHDL  Built-In Test, Version 1.0 User's Guide"
* Alternative System Concepts, Inc., Durham, New Hampshire. September, 1992.  

### [Stoe92e]

* Casper Stoel
* *ABIT: Automatic BIST Insertion Tool, Version 1.0 User's Guide*
* Alternative System Concepts, Inc., Durham, New Hampshire. December, 1992.  

### [Stoe92f]

* Casper Stoel
* *ABSIT: Automatic Boundary Scan Insertion Tool, Version 1.0, User's Guide*
* Alternative System Concepts, Inc., Durham, New Hampshire. November, 1992.  

## III. Mentor Graphics Related Documentation

### [ment92]

* *V8 Design Architect for New Users Personal Learning Program Training
  Workbook, Version 8.0_5*
* Mentor Graphics. Wilsonville, Oregon. 1992.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [ment91a]

* *V8 Quicksim II for New Users, Version 8.0_5*
* Mentor Graphics. Wilsonville, Oregon. 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [ment91b]

* *V8.0 Board Station for Experienced Users, Version 8.0_2*
* Mentor Graphics. Wilsonville, Oregon. June, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [ment91c]

* *Getting Started with System-1076 Training Workbook, Version 8.0_l*
* Mentor Graphics. Wilsonville, Oregon. September, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl)

### [ment91d]

* *Getting Started with Falcon Framework, Version 8.0_5*
* Mentor Graphics. Wilsonville, Oregon. December, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [ment91e]

* *Mentor Graphics Introduction to VHDL*
* Mentor Graphics. Wilsonville, Oregon. December, 1991.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)

### [ment91f]

* *Mentor Graphics VHDL Reference Manual*
* Mentor Graphics. Wilsonville, Oregon. 1990.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)

### [ment90a]

* *A Guide to Design Creation and Configuration, Version 8.0_5*
* Mentor Graphics. Wilsonville, Oregon. 1990.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

### [ment90b]

* *MCM Station Overview*
* Mentor Graphics. Wilsonville, Oregon. 1992.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface)

## IV. Texas Instruments and Actel Related Documentation

### [Acte92]

* *ACT Family Field Programmable Gate Array Data Book*
* Actel Corporation, Sunnyvale, California. April, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [RuHl93]

* Andrzej Rucinski and Frank Hludik
* *Introduction to FPGA-Based Microsystem Design*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [3.6.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models),
  [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [RuHl92]

* Andrzej Rucinski and Frank Hludik
* *The Texas Instruments TGC1OO Gate Array Technology Laboratory Manual*
* Department of Electrical and Computer Engineering
* Intelligent Structures Group
* University of New Hampshire, Durham, New Hampshire. 1992.
* [5.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#541-gate-arrays)

### [Texa93a]

* "Integrate Logic with New Integration Tool"
* Janelle Richards, Editor
* *Integration, Volume 10, Number 1*
* Texas Instruments, Inc., Dallas, Texas. January, 1993. pg. 3.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [5.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#561-the-logic-integration-tool-lit)

### [Texa93b]

* *TI-ALS User's Guide, Release 2.2*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa93c]

* *PC CAE User's Manual, Release 2.2*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa93d]

* *FPGA Applications Handbook*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [5.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#561-the-logic-integration-tool-lit)

### [Texa93e]

* *FPGA Macro Library Summary, Release 2.2*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa93f]

* *FPGA Data Manual*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [Texa93g]

* *The Programmable Logic Data Book*
* Texas Instruments, Inc., Dallas, Texas. 1993.
* [5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#52-standard-parts-and-plds)

### [Texa92a]

* *Logic Integration Tool, Version 1.0 Software User's Guide*
* Texas Instruments, Inc., Dallas, Texas. 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [5.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#561-the-logic-integration-tool-lit)

### [Texa92b]

* *TI-ALS Release 2.11 User's Guide for TPC10 and TPC12 Series FPGA*
* Texas Instruments, Inc., Dallas, Texas. 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa92c]

* *TI-ALS Release 2.11 Installation Guide for the PC Environment, for
  TPC10 and TPC12 Series FPGA*
* Texas Instruments, Inc., Dallas, Texas. July, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa92d]

* *TI-ALS Release 2.11 Release Notes for the PC Environment,
  for TPC1O and TPC12 Series FPGA*
* Texas Instruments, Inc., Dallas, Texas. July, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa92e]

* *TPC10 and TCP12 Series FPGA APS2/Activator 2
  User's Guide for PC, for Release 2.11*
* Texas Instruments, Inc., Dallas, Texas. July, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa92f]

* *TPC10 and TCP12 Series FPGA Actionprobe
  User's Guide for PC, for Release 2.11*
* Texas Instruments, Inc., Dallas, Texas. July, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa92g]

* *TPC10 Series FPGA Macro Selection Guide, for Release 2.11*
* Texas Instruments, Inc., Dallas, Texas. July, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa92h]

* *TPC12 Series FPGA Macro Selection Guide, for Release 2.11*
* Texas Instruments, Inc., Dallas, Texas. July, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Texa91]

* *Field Programmable Gate Array Development Systems Summary*
* Texas Instruments, Inc., Dallas, Texas. 1991.

### [Texa88]

* *CMOS Gate Array Design Manual*
* Texas Instruments, Inc., Dallas, Texas. 198
* [5.4.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#541-gate-arrays)

### [Texa85]

* *TTL Data Book, Volume 2*
* Texas Instruments, Inc., Dallas, Texas. 1985
* [5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#52-standard-parts-and-plds)

## V. Viewlogic Related Documentation

### [Keny92]

* Paul Kenyon
* *A Tutorial for XILINX FPGA Design Using Viewlogic Schematic Capture and Simulation*
* University of New Hampshire, Durham, New Hampshire. November, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View93]

* "VHDL Logic Synthesis"
* *Workview Customer Training*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. 1993.
* [Preface](https://github.com/JeffDeCola/my-masters-thesis/blob/master/preface/preface.md#preface),
  [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction),
  [3.6.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#361-benefits-and-limitations-of-vhdl),
  [4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#42-types-of-synthesis),
  [4.4.3](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#443-limitations-of-high-level-synthesis-systems),
  [4.5.1](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#451-modeling-for-the-synthesis-system-using-vhdl)

### [View92a]

* "VHDL Designer User's Guide and Tutorial, Version F"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. January, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View92b]

* "VHDL Reference Manual for Synthesis, Version A""
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. January, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View92c]

* *Workview 4.1 Manual for use with Action Logic System*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1992.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View92d]

* "EDIF 2 O O Netlister Reference Manual, Version D"
* *Workview Series I: for Workview 4.1.2*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1992.

### [View91a]

* "Master Index (DOS-Type Platforms), Version C"
* *Workview Series I: Volume 1 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91b]

* "Workview Installation Manual (DOS-Type Platforms), Version B"
* *Workview Series I: Volume 1 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91c]

* "Workview Reference Manual (DOS-Type Platforms), Version B"
* *Workview Series I: Volume 1 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91d]

* "Viewsys Reference Manual, Version B"
* *Workview Series I: Volume 1 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91e]

* "Plotting Reference Manual, Version C"
* *Workview Series I: Volume 1 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91f]

* "EDIF 2 O O Schematic Interface Reference Manual, Version B"
* *Workview Series I: Volume 1 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91g]

* "Schematic Design User's Guide, Version C"
* *Workview Series I: Volume 2 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91h]

* "PCB User's Guide, Version C"
* *Workview Series I: Volume 2 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91i]

* "Viewdraw Reference Guide, Version C"
* *Workview Series I: Volume 3 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91j]

* "Workview Utilities Manual, Version B"
* *Workview Series I: Volume 3 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91k]

* "Viewsim/SD User's Guide, Version A"
* *Workview Series I: Volume 4 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91l]

* "Viewsim/SD Reference Manual, Version C"
* *Workview Series I: Volume 4 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91m]

* "Workview Menu Guide, Version C"
* *Workview Series I: Volume 5 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91n]

* "Viewwave Reference Manual, Version B"
* *Workview Series I: Volume 5 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91o]

* "Viewfile Reference Manual, Version B"
* *Workview Series I: Volume 5 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91p]

* "Viewtext Reference Manual, Version B"
* *Workview Series I: Volume 5 for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91q]

* "VHDL User's Guide, Version B"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91r]

* "VHDL Tutorial, Version B"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91s]

* "VHDL Reference Manual, Version B"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91t]

* "Design Capture Tutorial"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91u]

* "Simulation Tutorial""
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91v]

* "Viewmail Reference Manual, Version B"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91w]

* "Viewterm Reference Manual, Version B"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [View91x]

* "Viewgen Reference Manual, Version C"
* *Workview Series I: for Workview 4.1*
* Viewlogic Systems, Inc., Marlboro, Massachusetts. May, 1991.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Xili91a]

* Using Viewdraw for LCA Designs"
* *XILINX User Guide and Tutorial*
* XILINX, Inc., San Jose, California. 1991. pp. 249-337.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

### [Xili91b]

* "Design Simulation with Viewsim"
* *XILINX User Guide and Tutorial*
* XILINX, Inc., San Jose, California. 1991. pp. 416-459.
* [Introduction](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-1/chapter-1.md#introduction)

## VI. Xilinx Related Documentation

### [Tall90]

* Kent Tallyn
* "Reprogrammable Missile: How an FPGA Adds Flexibility to the Navy's Tomahawk"
* *Military & Aerospace Electronics*
* Sentry Publishing Company, Inc., Westborough, Massachusetts. April, 1990.
* [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [Xili92a]

* *XC2000/XC3000 Design Implementation Reference Guide*
* Xilinx, Inc., San Jose, California. March, 1992.

### [Xili92b]

* *The Programmable Gate Array Data Book*
* Xilinx, Inc., San Jose, California. 1992.

### [Xili92c]

* *XC3100 Logic Cell Array Family Technical Data*
* Xilinx, Inc., San Jose, California. December, 1992.
* [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [Xili92d]

* *The XC4000 Databook*
* Xilinx, Inc., San Jose, California. August, 1992.
* [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [Xili92e]

* *The EPLD Databook*
* Xilinx, Inc., San Jose, California. 1992.
* [5.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#52-standard-parts-and-plds)

### [Xili91a] *(sic)*

* *XILINX User Guide and Tutorials*
* Xilinx, Inc., San Jose, California. 1991.

### [Xili91b] *(sic)*

* *XACT Development System Design Interface User Guide*
* Xilinx, Inc., San Jose, California. August, 1991.

### [Xili91c]

* *XACT 4000 Development System Design Interface User Guide*
* Xilinx, Inc., San Jose, California. August, 1991.
* [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [Xili91d]

* *XC4000 Design Implementation Reference Manual*
* Xilinx, Inc., San Jose, California. August, 1991.
* [5.4.2](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#542-fpga-architectures-and-programming)

### [Xili91e]

* *The XACT Design Interface Macro Libraries*
* Xilinx, Inc., San Jose, California. August, 1991.

## VII. Other Related Documentation

### [BoFa87]

* Dominique Bonione and Claude Le Faou
* "Implementation Techniques for Multi-Level Hardware Description Languages"
* R. W. Hartenstein, Editor
* *Advances in CAD for VLSI, Volume 7: Hardware Description Languages*
* Elsevier Science Publishing Company, Inc., New York, New York. 1987. pp. 409-437.

### [Bout92]

* Daniel R. Boutin 
* "CASE Technology: A Software Perspective"
* *Proceedings of the Atlantic Test Workshop '92*
* University of New Hampshire, Durham, New Hampshire. May, 1992. pg. 2.4a.

### [GiGG87]

* Guglielmo Girardi, Silvano Giorcelli and Giuseppe Giandonato
* "The HDL Subsystem of an Integrated CAD System"
* R. W. Hartenstein, Editor
* *Advances in CAD for VLSI, Volume 7: Hardware Description Languages*
* Elsevier Science Publishing Company, Inc., New York, New York. 1987. pp. 375-406.

### [Kerb92]

* Galen Kerber
* *Rapid Prototyping of Testable Systems using FPGAs*
* Master's Thesis: Department of Electrical and Computer Engineering
* University of New Hampshire, Durham, New Hampshire. September, 1992.

### [Liu92]

* Hsi-Ho Liu
* "Software Issues in Hardware Development"
* C.H. Chen, Editor
* *Computer Engineering Handbook*
* McGraw-Hill, Inc., New York, New York. 1992. pp. 2.1-2.13.

### [Mano88]

* M. Morris Mano
* *Computer Engineering, Hardware Design*
* Prentice Hall, Englewood Cliffs, New Jersey. 1988.

### [Mass88]

* *Massachusetts Microelectronics Center:
  A University-Industry-State Partnership in Technology Education*
* Massachusetts Microelectronics Center, Westborough, Massachusetts. 1988.

### [Mode91]

* *V-System/PC User's Manual: VHDL for IBM Compatible PCs*
* Model Technology, Beaverton, Oregon. 1991.

### [Murp90]

* Erin E. Murphy
* "Reconsiling Conflicting Design-Automation Standard"
* *IEEE Spectrum, Voilume 27, Number 3*
* IEEE Press, Piscataway, New Jersey. March, 1990. pp. 44-45.

### [Thom86]

* Donald E. Thomas
* "Automatic Data Path Synthesis"
* Satoshi Goto, Editor
* *Advances in CAD for VLSI, Volume 6: Design Methodologies*
* Elsevier Science Publishing Company, Inc., New York, New York. 1986. pp. 401-439.

### [Turi91]

* Jon Turino
* "Concurrent Engineering: Making it Work Calls for Input from Everyone"
* Alfred Rosenblatt and George F. Watson, Editors
* *IEEE Spectrum, Volume 28, Number 7*
* IEEE Press, Piscataway, New Jersey. July, 1991. pp. 30-32.

### [Welt871]

* Udo Welters
* "Graphic Hardware Description Languages"
* R. W. Hartenstein, Editor
* *Advances in CAD for VLSI, Volume 7: Hardware Description Languages*
* Elsevier Science Publishing Company, Inc., New York, New York. 1987. pp. 137-161.
