
---------- Begin Simulation Statistics ----------
final_tick                               270776498331000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45037                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804416                       # Number of bytes of host memory used
host_op_rate                                    75210                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   222.04                       # Real time elapsed on the host
host_tick_rate                               41516019                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009218                       # Number of seconds simulated
sim_ticks                                  9218277250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        339012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1218331                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60798                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1261918                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       945177                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1218331                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       273154                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1333802                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35843                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12844                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6152407                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4093005                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60860                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373375                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2232621                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18090058                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.923138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.286231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14603471     80.73%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       948699      5.24%     85.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       121443      0.67%     86.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190251      1.05%     87.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480405      2.66%     90.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254786      1.41%     91.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68656      0.38%     92.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48972      0.27%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373375      7.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18090058                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.843653                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.843653                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14562390                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19675856                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1009022                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1893691                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          61057                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        879362                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3022464                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10901                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287936                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1333802                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1498745                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16797157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12427367                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1926                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          122114                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072346                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1545327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       981020                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.674062                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18405523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.131992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.553544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14859353     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312833      1.70%     82.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           190087      1.03%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215648      1.17%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           330870      1.80%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           278889      1.52%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431639      2.35%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           102431      0.56%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1683773      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18405523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16020645                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9303004                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        68040                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1089833                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.985248                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3350856                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287927                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7543469                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3076639                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4829                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       324755                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18930062                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3062929                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110547                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18164563                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          81085                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        750863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          61057                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        881654                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        22617                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38401                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       425528                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        66233                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        20296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23663453                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17924724                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589803                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13956769                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.972239                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17950652                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15450759                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7213249                       # number of integer regfile writes
system.switch_cpus.ipc                       0.542401                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.542401                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35455      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8014881     43.86%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           31      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899290      4.92%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537369      8.41%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41344      0.23%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394929      7.63%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20120      0.11%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498942      8.20%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436107      7.86%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1092421      5.98%     87.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228441      1.25%     88.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2011588     11.01%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64104      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18275116                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9748182                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19315083                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9415484                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10143588                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              313406                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017149                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          103049     32.88%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52149     16.64%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71253     22.74%     72.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19453      6.21%     78.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4183      1.33%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22421      7.15%     86.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4683      1.49%     88.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36162     11.54%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           53      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8804885                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35992364                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8509240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11016981                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18930062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18275116                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2230302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        38292                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3342442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18405523                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.992915                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.864462                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12752943     69.29%     69.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1463319      7.95%     77.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1074080      5.84%     83.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       877423      4.77%     87.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       773169      4.20%     92.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       521514      2.83%     94.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453822      2.47%     97.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       305834      1.66%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183419      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18405523                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.991245                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1499005                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   296                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43808                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16338                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3076639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       324755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5621876                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18436534                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11697938                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1531696                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1365918                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         435642                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        151746                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47055324                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19383195                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22340717                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2358577                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         678586                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          61057                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2922032                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3213620                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16840388                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17069460                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4590161                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35648932                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38180755                       # The number of ROB writes
system.switch_cpus.timesIdled                     348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        47913                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          47913                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             159114                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16214                       # Transaction distribution
system.membus.trans_dist::CleanEvict           152120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11563                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11563                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        159115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       509689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       509689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 509689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11961024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11961024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11961024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            170678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  170678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              170678                       # Request fanout histogram
system.membus.reqLayer2.occupancy           437235500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          912206000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9218277250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        35808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          322862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           453                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13061376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13100800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175204                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1037696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           360148                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.339615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 312235     86.70%     86.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47913     13.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             360148                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          204041000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276730999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            676500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           16                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14250                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14266                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           16                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14250                       # number of overall hits
system.l2.overall_hits::total                   14266                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          435                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       170238                       # number of demand (read+write) misses
system.l2.demand_misses::total                 170678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          435                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       170238                       # number of overall misses
system.l2.overall_misses::total                170678                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     40767500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14022354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14063121500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     40767500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14022354000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14063121500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184488                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184944                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184488                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184944                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.964523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.922759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.964523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.922759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93718.390805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82369.118528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82395.630954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93718.390805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82369.118528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82395.630954                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16214                       # number of writebacks
system.l2.writebacks::total                     16214                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       170238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            170673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       170238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           170673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     36417500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12319984000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12356401500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     36417500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12319984000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12356401500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.964523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.922759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.964523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.922759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83718.390805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72369.177269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72398.103391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83718.390805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72369.177269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72398.103391                       # average overall mshr miss latency
system.l2.replacements                         175204                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19594                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19594                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19594                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19594                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        41043                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         41043                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   770                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11563                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    928506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     928506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.937561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80306.694344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80299.749200                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    812886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    812886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.937561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70306.694344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70306.694344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     40767500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40767500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.964523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93718.390805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93289.473684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     36417500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36417500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.964523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83718.390805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83718.390805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       158676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          158678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13093848000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13093848000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.921699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82519.398019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82518.357932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       158676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       158676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11507098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11507098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.921699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72519.461040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72519.461040                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.113485                       # Cycle average of tags in use
system.l2.tags.total_refs                      324453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    175204                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.851858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.481353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.014221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.022045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.817512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1969.778354                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.961806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994684                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3125836                       # Number of tag accesses
system.l2.tags.data_accesses                  3125836                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10895232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10923392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1037696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1037696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       170238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              170678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16214                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16214                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3020087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1181916285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1184971086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3020087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3033973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112569407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112569407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112569407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3020087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1181916285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1297540492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    169963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000679998500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              347380                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      170673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16214                       # Number of write requests accepted
system.mem_ctrls.readBursts                    170673                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2125355250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  851990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5320317750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12472.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31222.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12062                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                170673                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.725963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.635057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.858013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19256     43.34%     43.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10309     23.20%     66.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4251      9.57%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2531      5.70%     81.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1405      3.16%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1175      2.64%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          979      2.20%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      1.32%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3941      8.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     172.267206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.459399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    384.194424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           801     81.07%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           55      5.57%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           96      9.72%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      1.42%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      0.61%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           12      1.21%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.367779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              814     82.39%     82.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      2.33%     84.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               97      9.82%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      4.96%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.30%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10905472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1036416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10923072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1037696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1183.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1184.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9218156500                       # Total gap between requests
system.mem_ctrls.avgGap                      49324.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10877632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1036416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3020087.077550200745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1180007034.394631624222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112430552.031834363937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       170238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     18500250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5301817500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 220807411250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42529.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31143.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13618318.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133325220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70860240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           549130260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           36158940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     727119120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4011242760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        161664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5689500540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.197811                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    385578500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    307580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8525108500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            183962100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             97759200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           667511460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48373740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     727119120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4014841170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        158871360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5898438150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        639.863392                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    375346500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    307580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8535340500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9218267000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1498130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1498137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1498130                       # number of overall hits
system.cpu.icache.overall_hits::total         1498137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          615                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            617                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          615                       # number of overall misses
system.cpu.icache.overall_misses::total           617                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     52005000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52005000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     52005000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52005000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1498745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1498754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1498745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1498754                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000412                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000412                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84560.975610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84286.871961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84560.975610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84286.871961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41616500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41616500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92276.053215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92276.053215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92276.053215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92276.053215                       # average overall mshr miss latency
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1498130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1498137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          615                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           617                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     52005000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52005000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1498745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1498754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84560.975610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84286.871961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41616500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41616500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92276.053215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92276.053215                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008806                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              307272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1885.104294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2997961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2997961                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2464553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2464556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2464553                       # number of overall hits
system.cpu.dcache.overall_hits::total         2464556                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       770304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         770307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       770304                       # number of overall misses
system.cpu.dcache.overall_misses::total        770307                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52991480895                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52991480895                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52991480895                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52991480895                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3234857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3234863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3234857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3234863                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.238126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.238127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.238126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.238127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68792.945246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68792.677329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68792.945246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68792.677329                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1082037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23668                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.717298                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19594                       # number of writebacks
system.cpu.dcache.writebacks::total             19594                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       585814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       585814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       585814                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       585814                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14458364396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14458364396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14458364396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14458364396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78369.366340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78369.366340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78369.366340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78369.366340                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2218411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2218414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       757922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        757924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52021206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52021206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2976333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2976338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254650                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254650                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68636.622238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68636.441121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       585764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       585764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13502909500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13502909500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78433.238653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78433.238653                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    970274895                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    970274895                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78361.726296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78355.398126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    955454896                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    955454896                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77477.691859                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77477.691859                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776498331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034739                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2569715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183466                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.006492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6654216                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6654216                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270804309653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57502                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815156                       # Number of bytes of host memory used
host_op_rate                                    96316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   695.63                       # Real time elapsed on the host
host_tick_rate                               39980218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027811                       # Number of seconds simulated
sim_ticks                                 27811322000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       518545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1037258                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3812446                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197805                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3911231                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2906880                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3812446                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       905566                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4157354                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          121073                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47706                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18629968                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12753630                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197845                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4183061                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7572250                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54452649                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.923746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.294399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44060232     80.91%     80.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2719372      4.99%     85.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       446192      0.82%     86.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       631682      1.16%     87.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1306405      2.40%     90.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       702231      1.29%     91.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231972      0.43%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       171502      0.31%     92.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4183061      7.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54452649                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.854088                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.854088                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43430770                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60375036                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3296854                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6075863                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201264                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2511424                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9288904                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35160                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1184562                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1823                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4157354                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4818290                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50317694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               38000379                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          312                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402528                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074742                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4996845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3027953                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.683182                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55516175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.154994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.569703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44617153     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           876157      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           614033      1.11%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           681616      1.23%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           986883      1.78%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           969795      1.75%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1336306      2.41%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316435      0.57%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5117797      9.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55516175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46290968                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27199179                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221462                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3332665                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.997509                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10676753                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1184505                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22703692                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9476054                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          204                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        20085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1321889                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57925696                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9492248                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       362765                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55484072                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         242661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2008517                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201264                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2396132                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78601                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       136555                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          740                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          731                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          162                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1428110                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       330859                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          731                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70651863                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54642662                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594609                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          42010206                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.982382                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54756025                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48965775                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22824063                       # number of integer regfile writes
system.switch_cpus.ipc                       0.539349                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.539349                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143438      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      25009721     44.78%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          228      0.00%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           354      0.00%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2831019      5.07%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4385462      7.85%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127933      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085865      7.32%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52374      0.09%     65.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233851      7.58%     73.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8474      0.02%     73.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148897      7.43%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3572383      6.40%     87.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       850711      1.52%     88.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6043755     10.82%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351199      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55846838                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28759430                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56923707                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27699940                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30040991                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1017887                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018226                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          306671     30.13%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165384     16.25%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       228043     22.40%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63580      6.25%     75.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11971      1.18%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          85587      8.41%     84.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22833      2.24%     87.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127978     12.57%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3919      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27961857                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    111443005                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26942722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35510657                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57925081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55846838                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7625265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       138975                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10632922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55516175                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.005956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.885112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38389649     69.15%     69.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4436014      7.99%     77.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3182507      5.73%     82.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2627917      4.73%     87.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2335451      4.21%     91.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1622608      2.92%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1370061      2.47%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       928895      1.67%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       623073      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55516175                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.004031                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4818339                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    76                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       160754                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        67531                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9476054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1321889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17695249                       # number of misc regfile reads
system.switch_cpus.numCycles                 55622644                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35253565                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4342263                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4332797                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1444116                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        464745                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143680809                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59403135                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68408665                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7375008                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1769496                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201264                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8352877                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10790912                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48701610                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54241581                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          664                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           71                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13240923                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108106109                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116810415                       # The number of ROB writes
system.switch_cpus.timesIdled                    1875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       145848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146335                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         145848                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             488282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47219                       # Transaction distribution
system.membus.trans_dist::CleanEvict           471325                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30433                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        488281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1555973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1555973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1555973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36219776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36219776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36219776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            518714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  518714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              518714                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1328170000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2775942000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27811322000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1003626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33956                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536184                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1719587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       387392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40196288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40583680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          538630                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3022016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1111882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337590                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 966033     86.88%     86.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 145849     13.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1111882                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634035500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855211999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4668496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1560                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        52978                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54538                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1560                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        52978                       # number of overall hits
system.l2.overall_hits::total                   54538                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1551                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       517163                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518714                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1551                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       517163                       # number of overall misses
system.l2.overall_misses::total                518714                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    137755000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  43120008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43257763000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    137755000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  43120008000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43257763000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573252                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573252                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.498554                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.907079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.904862                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.498554                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.907079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.904862                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88816.892328                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83377.983344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83394.246155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88816.892328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83377.983344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83394.246155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47219                       # number of writebacks
system.l2.writebacks::total                     47219                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       517163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518714                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       517163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518714                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    122245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37948368000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38070613000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    122245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37948368000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38070613000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.498554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.907079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.904862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.498554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.907079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.904862                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78816.892328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73377.964007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73394.226876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78816.892328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73377.964007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73394.226876                       # average overall mshr miss latency
system.l2.replacements                         538630                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        57926                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            57926                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        57926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        57926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2942                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2942                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       125764                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        125764                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3524                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        30433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2483822000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2483822000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.896222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81616.074656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81616.074656                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        30433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2179492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2179492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.896222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71616.074656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71616.074656                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    137755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    137755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.498554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.498554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88816.892328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88816.892328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    122245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.498554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.498554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78816.892328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78816.892328                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        49454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       486730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          486730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40636186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40636186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.907767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907767                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83488.147433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83488.147433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       486730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       486730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  35768876000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35768876000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.907767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73488.126888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73488.126888                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1023647                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.893265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.106265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.774931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1973.118804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.963437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9709302                       # Number of tag accesses
system.l2.tags.data_accesses                  9709302                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27811322000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        99264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33098432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33197696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3022016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3022016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       517163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              518714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47219                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3569194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1190106389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1193675583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3569194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3569194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108661357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108661357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108661357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3569194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1190106389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1302336940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    516428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000699656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2888                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2888                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1047975                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      518714                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47219                       # Number of write requests accepted
system.mem_ctrls.readBursts                    518714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    735                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1975                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6957697000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2589895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16669803250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13432.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32182.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   385056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                518714                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  292388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.342528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.111668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.588146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65162     44.56%     44.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35331     24.16%     68.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14512      9.92%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8518      5.82%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4412      3.02%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3577      2.45%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2757      1.89%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1704      1.17%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10272      7.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.213643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.736398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    361.609787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2324     80.47%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          151      5.23%     85.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          262      9.07%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           67      2.32%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           42      1.45%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           25      0.87%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            5      0.17%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.07%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.03%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.03%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2888                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.327410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.861277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2436     84.35%     84.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      1.77%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              271      9.38%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              114      3.95%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.42%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2888                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33150656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3021696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33197696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3022016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1191.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1193.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27811288000                       # Total gap between requests
system.mem_ctrls.avgGap                      49142.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        99264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     33051392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3021696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3569193.870036095381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1188414991.563507795334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108649851.308758363128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       517163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     58290750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16611512500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 676733153750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37582.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32120.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14331797.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            437275020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            232409595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1665133680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          110215080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2195494080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12159409860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        440044800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17239982115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.890781                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1036955500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    928720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25845646500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            606914280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            322590180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2033236380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          136242000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2195494080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12105387540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        485537280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17885401740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.097863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1152051750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    928720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25730550250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37029589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6312695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6312702                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6312695                       # number of overall hits
system.cpu.icache.overall_hits::total         6312702                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4340                       # number of overall misses
system.cpu.icache.overall_misses::total          4342                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    244916500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    244916500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    244916500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    244916500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6317035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6317044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6317035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6317044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56432.373272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56406.379549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56432.373272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56406.379549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          688                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3105                       # number of writebacks
system.cpu.icache.writebacks::total              3105                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          778                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          778                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          778                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          778                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3562                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3562                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3562                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3562                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    200512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    200512000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200512000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000564                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000564                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56291.970803                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56291.970803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56291.970803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56291.970803                       # average overall mshr miss latency
system.cpu.icache.replacements                   3105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6312695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6312702                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4342                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    244916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    244916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6317035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6317044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56432.373272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56406.379549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          778                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          778                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    200512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56291.970803                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56291.970803                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.050541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6316266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1772.240741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.050429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12637652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12637652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10267609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10267612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10283766                       # number of overall hits
system.cpu.dcache.overall_hits::total        10283769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3064899                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3064902                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3065154                       # number of overall misses
system.cpu.dcache.overall_misses::total       3065157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211463113241                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211463113241                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211463113241                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211463113241                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13332508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13332514                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13348920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13348926                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229618                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229618                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68995.132708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68995.065174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68989.392781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68989.325258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4790302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.105572                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        77520                       # number of writebacks
system.cpu.dcache.writebacks::total             77520                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2310426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2310426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2310426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2310426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754629                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59017491244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59017491244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59024520744                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59024520744                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056531                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78223.463588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78223.463588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78216.608087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78216.608087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9064544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9064547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3018371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3018373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 207877822500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 207877822500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12082915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12082920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68870.865278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68870.819644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2310182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2310182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       708189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  55489443000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55489443000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78354.002957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78354.002957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46528                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3585290741                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3585290741                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77056.626999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77054.970900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3528048244                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3528048244                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76226.087719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76226.087719                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          255                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          255                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015537                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015537                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7029500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7029500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009505                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009505                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 45060.897436                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45060.897436                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270804309653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.139900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11038400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.627546                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.139897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27452483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27452483                       # Number of data accesses

---------- End Simulation Statistics   ----------
