--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 11
-n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o top_ml410.twr top_ml410.pcf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.353ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_38 (SLICE_X19Y210.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_38 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y175.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    SLICE_X19Y210.BY     net (fanout=1)        1.705   u1_plasma_top/u2_ddr/u2_ddr/data_write2<22>
    SLICE_X19Y210.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_38
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.536ns logic, 1.705ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X19Y210.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y175.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    SLICE_X19Y210.BX     net (fanout=1)        1.692   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
    SLICE_X19Y210.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.526ns logic, 1.692ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4 (SLICE_X22Y220.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4 (FF)
  Requirement:          6.005ns
  Data Path Delay:      1.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2 to u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y205.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2
    SLICE_X22Y220.BY     net (fanout=1)        1.272   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>
    SLICE_X22Y220.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.541ns logic, 1.272ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (SLICE_X26Y212.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.940 - 0.956)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y219.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X25Y218.F4     net (fanout=5)        0.301   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X25Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y212.CE     net (fanout=8)        0.523   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y212.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.418ns logic, 0.824ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.940 - 0.956)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y218.F1     net (fanout=6)        0.474   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y212.CE     net (fanout=8)        0.523   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y212.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.433ns logic, 0.997ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (1.890 - 2.005)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y230.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y218.F2     net (fanout=7)        1.026   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y212.CE     net (fanout=8)        0.523   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y212.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.418ns logic, 1.549ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (SLICE_X26Y212.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.940 - 0.956)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y219.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X25Y218.F4     net (fanout=5)        0.301   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X25Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y212.CE     net (fanout=8)        0.523   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y212.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.418ns logic, 0.824ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.940 - 0.956)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y218.F1     net (fanout=6)        0.474   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y212.CE     net (fanout=8)        0.523   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y212.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.433ns logic, 0.997ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (1.890 - 2.005)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y230.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y218.F2     net (fanout=7)        1.026   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y212.CE     net (fanout=8)        0.523   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y212.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.418ns logic, 1.549ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (SLICE_X27Y214.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.246ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.942 - 0.956)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y219.F4     net (fanout=6)        0.294   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X27Y214.CE     net (fanout=8)        0.499   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X27Y214.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.453ns logic, 0.793ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.418ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.942 - 0.956)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y219.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X25Y219.F1     net (fanout=5)        0.481   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X27Y214.CE     net (fanout=8)        0.499   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X27Y214.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (0.438ns logic, 0.980ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.873ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (1.892 - 2.005)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y230.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y219.F3     net (fanout=7)        0.936   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X27Y214.CE     net (fanout=8)        0.499   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X27Y214.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.438ns logic, 1.435ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X35Y221.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X35Y221.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X35Y199.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29309343 paths analyzed, 6067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.190ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (SLICE_X48Y151.F3), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.221ns (Levels of Logic = 4)
  Clock Path Skew:      -4.450ns (-0.048 - 4.402)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_0 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y201.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_0
    SLICE_X30Y204.F1     net (fanout=67)       1.277   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<0>
    SLICE_X30Y204.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X28Y202.G1     net (fanout=1)        0.513   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X28Y202.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X39Y147.F1     net (fanout=8)        3.522   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X39Y147.X      Tilo                  0.165   u1_plasma_top/data_write<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<17>1
    SLICE_X48Y151.F3     net (fanout=4)        0.897   u1_plasma_top/data_write<17>
    SLICE_X48Y151.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (1.012ns logic, 6.209ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.949ns (Levels of Logic = 4)
  Clock Path Skew:      -4.439ns (-0.048 - 4.391)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y203.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_1
    SLICE_X30Y204.F2     net (fanout=67)       1.005   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<1>
    SLICE_X30Y204.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X28Y202.G1     net (fanout=1)        0.513   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X28Y202.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X39Y147.F1     net (fanout=8)        3.522   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X39Y147.X      Tilo                  0.165   u1_plasma_top/data_write<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<17>1
    SLICE_X48Y151.F3     net (fanout=4)        0.897   u1_plasma_top/data_write<17>
    SLICE_X48Y151.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (1.012ns logic, 5.937ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.946ns (Levels of Logic = 3)
  Clock Path Skew:      -4.427ns (-0.048 - 4.379)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F to u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y204.X      Tshcko                1.459   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.WE
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X28Y202.G1     net (fanout=1)        0.513   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X28Y202.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X39Y147.F1     net (fanout=8)        3.522   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X39Y147.X      Tilo                  0.165   u1_plasma_top/data_write<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<17>1
    SLICE_X48Y151.F3     net (fanout=4)        0.897   u1_plasma_top/data_write<17>
    SLICE_X48Y151.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (2.014ns logic, 4.932ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (SLICE_X49Y151.F1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.853ns (Levels of Logic = 3)
  Clock Path Skew:      -4.450ns (-0.048 - 4.402)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_0 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y201.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_0
    SLICE_X30Y204.F1     net (fanout=67)       1.277   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<0>
    SLICE_X30Y204.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X28Y202.G1     net (fanout=1)        0.513   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X28Y202.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X49Y151.F1     net (fanout=8)        4.198   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X49Y151.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<1>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.853ns (0.865ns logic, 5.988ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.581ns (Levels of Logic = 3)
  Clock Path Skew:      -4.439ns (-0.048 - 4.391)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y203.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg_1
    SLICE_X30Y204.F2     net (fanout=67)       1.005   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_reg<1>
    SLICE_X30Y204.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X28Y202.G1     net (fanout=1)        0.513   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X28Y202.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X49Y151.F1     net (fanout=8)        4.198   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X49Y151.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<1>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (0.865ns logic, 5.716ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.578ns (Levels of Logic = 2)
  Clock Path Skew:      -4.427ns (-0.048 - 4.379)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F to u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y204.X      Tshcko                1.459   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.WE
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2a.SLICEM_F
    SLICE_X28Y202.G1     net (fanout=1)        0.513   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<1>
    SLICE_X28Y202.Y      Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X49Y151.F1     net (fanout=8)        4.198   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X49Y151.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<1>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (1.867ns logic, 4.711ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (SLICE_X28Y201.F4), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.146ns (Levels of Logic = 3)
  Clock Path Skew:      -3.958ns (0.279 - 4.237)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_2 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y177.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_2
    SLICE_X39Y157.G3     net (fanout=42)       1.510   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg<2>
    SLICE_X39Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N61
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X19Y190.G2     net (fanout=24)       2.963   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N53
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>_f5
    SLICE_X28Y201.F4     net (fanout=4)        1.489   u1_plasma_top/data_write<27>
    SLICE_X28Y201.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (1.184ns logic, 5.962ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.146ns (Levels of Logic = 3)
  Clock Path Skew:      -3.958ns (0.279 - 4.237)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_2 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y177.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_2
    SLICE_X39Y157.G3     net (fanout=42)       1.510   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg<2>
    SLICE_X39Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N61
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X19Y190.F2     net (fanout=24)       2.969   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N53
    SLICE_X19Y190.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>_f5
    SLICE_X28Y201.F4     net (fanout=4)        1.489   u1_plasma_top/data_write<27>
    SLICE_X28Y201.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (1.178ns logic, 5.968ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.819ns (Levels of Logic = 3)
  Clock Path Skew:      -4.029ns (0.279 - 4.308)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_3 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y165.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg_3
    SLICE_X39Y157.G1     net (fanout=27)       1.199   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out_reg<3>
    SLICE_X39Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N61
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X19Y190.F2     net (fanout=24)       2.969   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N53
    SLICE_X19Y190.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>_f5
    SLICE_X28Y201.F4     net (fanout=4)        1.489   u1_plasma_top/data_write<27>
    SLICE_X28Y201.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (1.162ns logic, 5.657ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_25 (SLICE_X54Y51.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_7_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_7_1 to u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.XQ      Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_7_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_7_1
    SLICE_X54Y51.F4      net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_7_1
    SLICE_X54Y51.CLK     Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/_mux0006<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_25
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_17 (SLICE_X58Y51.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_5_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_5_1 to u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y50.XQ      Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_5_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_5_1
    SLICE_X58Y51.F4      net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_5_1
    SLICE_X58Y51.CLK     Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/_mux0004<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_17
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_6 (SLICE_X62Y50.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_2_2 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_2_2 to u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y51.YQ      Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_2_3
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_2_2
    SLICE_X62Y50.G4      net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/vResult_2_2
    SLICE_X62Y50.CLK     Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/_mux0001<2>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u8_mult/CUSTUM_MULT/oResultL_6
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X3Y25.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X3Y21.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.575ns|            0|            0|            0|     29309460|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.353ns|     12.095ns|            0|            0|          117|     29309343|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.190ns|          N/A|            0|            0|     29309343|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.268|         |    5.593|    2.545|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29309460 paths, 0 nets, and 18217 connections

Design statistics:
   Minimum period:  24.190ns{1}   (Maximum frequency:  41.339MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep  5 16:24:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 639 MB



