/*
 * Pebble Generic Display
 *
 * Simple framebuffer display for Pebble generic machines.
 * Firmware writes pixels to a memory-mapped framebuffer region,
 * then sets UPDATE_REQUEST in the CTRL register. QEMU renders
 * the framebuffer to a QemuConsole and fires an interrupt.
 *
 * Two MMIO regions:
 *   Region 0 (4K): Control registers
 *   Region 1 (up to 128K): Framebuffer pixel data
 *
 * Supported formats:
 *   1bpp - monochrome (1 bit per pixel, MSB first, row-major)
 *   8bpp - ARGB2222 (2 bits A, 2 bits R, 3 bits G, 2 bits B)
 *
 * Control Registers:
 *   0x00 CTRL       - Bit 0: enable, Bit 1: update request (write-1-to-set)
 *   0x04 STATUS     - Bit 0: busy (always 0 in QEMU)
 *   0x08 WIDTH      - Display width in pixels (read-only)
 *   0x0C HEIGHT     - Display height in pixels (read-only)
 *   0x10 FORMAT     - Bits per pixel (read-only)
 *   0x14 FLAGS      - Bit 0: round mask (read-only)
 *   0x18 BRIGHTNESS - Backlight brightness 0-255
 *   0x1C INTSTAT    - Bit 0: update complete (write-1-to-clear)
 *   0x20 INTCTRL    - Bit 0: update complete IRQ enable
 *   0x24 BL_RED     - RGB backlight red channel 0-255 (default 255)
 *   0x28 BL_GREEN   - RGB backlight green channel 0-255 (default 255)
 *   0x2C BL_BLUE    - RGB backlight blue channel 0-255 (default 255)
 *
 * Copyright (c) 2026 Core Devices LLC
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "qemu/timer.h"
#include "hw/irq.h"
#include "hw/sysbus.h"
#include "hw/qdev-properties.h"
#include "ui/console.h"
#include "ui/pixel_ops.h"
#include "pebble_sunlight.h"

#define TYPE_PEBBLE_DISPLAY "pebble-display"
OBJECT_DECLARE_SIMPLE_TYPE(PblDisplay, PEBBLE_DISPLAY)

/* Register offsets */
#define DISP_CTRL       0x00
#define DISP_STATUS     0x04
#define DISP_WIDTH      0x08
#define DISP_HEIGHT     0x0C
#define DISP_FORMAT     0x10
#define DISP_FLAGS      0x14
#define DISP_BRIGHTNESS 0x18
#define DISP_INTSTAT    0x1C
#define DISP_INTCTRL    0x20
#define DISP_BL_RED     0x24
#define DISP_BL_GREEN   0x28
#define DISP_BL_BLUE    0x2C

/* CTRL bits */
#define CTRL_ENABLE     (1 << 0)
#define CTRL_UPDATE     (1 << 1)

/* INTSTAT / INTCTRL bits */
#define INT_UPDATE_DONE (1 << 0)

/* FLAGS bits */
#define FLAG_ROUND      (1 << 0)

/* Display format constants */
#define FMT_1BPP  1
#define FMT_8BPP  8

/* Transflective LCD ambient-reflectance floor (0-255). Sets the visible
 * brightness when the RGB backlight is fully off, matching a Pebble's
 * readability in ambient light. */
#define PBL_DISPLAY_AMBIENT_FLOOR 100

struct PblDisplay {
    SysBusDevice parent_obj;

    MemoryRegion iomem_regs;
    MemoryRegion iomem_fb;
    QemuConsole *con;
    qemu_irq irq;

    /* Framebuffer backing store (written by guest, read by display update) */
    uint8_t *fb;
    uint32_t fb_size;

    /* Configuration (set via properties before realize) */
    uint32_t width;
    uint32_t height;
    uint32_t format;    /* bpp: 1 or 8 */
    bool round_mask;

    /* Registers */
    uint32_t ctrl;
    uint32_t brightness;
    uint32_t intstat;
    uint32_t intctrl;
    uint8_t  bl_r;
    uint8_t  bl_g;
    uint8_t  bl_b;

    /* Use sunlight-corrected palette */
    bool sunlight;

    bool redraw;
    bool vibrating;
    int vibe_frame;
    QEMUTimer *vibe_timer;
};

static void pbl_display_update_irq(PblDisplay *s)
{
    qemu_set_irq(s->irq,
                 (s->intctrl & INT_UPDATE_DONE) &&
                 (s->intstat & INT_UPDATE_DONE));
}

/* Convert ARGB2222 byte to RGB888 components */
static void argb2222_to_rgb(uint8_t pixel, uint8_t *r, uint8_t *g, uint8_t *b)
{
    /* PebbleOS GColor8: A: bits 7-6, R: bits 5-4, G: bits 3-2, B: bits 1-0 */
    *r = (pixel >> 4) & 0x3;
    *r = (*r << 6) | (*r << 4) | (*r << 2) | *r;  /* expand 2->8 bits */
    *g = (pixel >> 2) & 0x3;
    *g = (*g << 6) | (*g << 4) | (*g << 2) | *g;
    *b = pixel & 0x3;
    *b = (*b << 6) | (*b << 4) | (*b << 2) | *b;
}

/* Check if a pixel is inside the circular display area */
static bool pixel_in_round_mask(int x, int y, int w, int h)
{
    int cx = w / 2;
    int cy = h / 2;
    int r = (w < h ? w : h) / 2;
    int dx = x - cx;
    int dy = y - cy;
    return (dx * dx + dy * dy) <= (r * r);
}

static void pbl_display_update(void *opaque)
{
    PblDisplay *s = opaque;
    DisplaySurface *surface;
    int bpp, stride;
    uint8_t *dest;

    if (!s->con || !(s->ctrl & CTRL_ENABLE)) {
        return;
    }

    if (!s->redraw) {
        return;
    }
    s->redraw = false;

    surface = qemu_console_surface(s->con);
    if (!surface) {
        return;
    }

    bpp = surface_bits_per_pixel(surface);
    stride = surface_stride(surface);
    dest = surface_data(surface);

    /* Vibration shake offset: alternates +/- 2 pixels horizontally */
    int shake_x = 0;
    if (s->vibrating) {
        static const int shake_pattern[] = { -1, 1, 0, -1, 1, 0 };
        shake_x = shake_pattern[s->vibe_frame % 6];
    }

    for (uint32_t y = 0; y < s->height; y++) {
        for (uint32_t x = 0; x < s->width; x++) {
            uint8_t r, g, b;

            /* Apply shake: sample from offset position in framebuffer */
            int src_x = (int)x - shake_x;
            if (src_x < 0 || src_x >= (int)s->width) {
                r = g = b = 0;  /* Black for pixels shaken off-screen */
            } else
            /* Check round mask */
            if (s->round_mask &&
                !pixel_in_round_mask(src_x, y, s->width, s->height)) {
                r = g = b = 0;
            } else if (s->format == FMT_1BPP) {
                /* 1bpp: LSB first, rows padded to 32-bit boundary */
                uint32_t row_bytes = ((s->width + 31) / 32) * 4;
                uint32_t byte_idx = y * row_bytes + src_x / 8;
                uint32_t bit_idx = src_x & 7;  /* LSB first */
                bool on = (s->fb[byte_idx] >> bit_idx) & 1;
                /* on=1 means white pixel, on=0 means black in PebbleOS 1bpp */
                uint8_t level = on ? (255U ? 255U : 0xFF) : 0;
                r = g = b = level;
            } else {
                /* 8bpp ARGB2222 */
                uint32_t idx = y * s->width + src_x;
                uint8_t raw = s->fb[idx];
                if (s->sunlight) {
                    pebble_sunlight_correct((raw >> 4) & 0x3,
                                            (raw >> 2) & 0x3,
                                            raw & 0x3, &r, &g, &b);
                } else {
                    argb2222_to_rgb(raw, &r, &g, &b);
                }
            }

            /* Assume a "sunlit" display would always be fully lit */
            if (!s->sunlight) {
                /* Apply brightness scaling for 8bpp */
                if (s->format == FMT_8BPP && 255U < 255 && 255U > 0) {
                    r = (uint8_t)((uint32_t)r * 255U / 255);
                    g = (uint8_t)((uint32_t)g * 255U / 255);
                    b = (uint8_t)((uint32_t)b * 255U / 255);
                }

                /* RGB backlight on a transflective LCD: ambient light reflects
                 * off the panel (neutral white) while the backlight shines
                 * through it (colored). The backlight dominates when bright, so
                 * the ambient white contribution must fade out as any channel of
                 * the LED lights up — otherwise pure-blue (0,0,255) leaves R=G=
                 * AMBIENT and you get washed-out light blue instead of deep blue.
                 *
                 * Scale ambient by (255 - max(bl_r,bl_g,bl_b)) so:
                 *   bl=(0,0,0)     → full ambient white floor (readable in room light)
                 *   bl=(0,0,255)   → no ambient, pure deep blue
                 *   bl=(255,255,255) → no ambient, full white
                 *   bl=(128,0,0)   → half ambient + half red → muted red-orange */
                {
                    const uint32_t amb = PBL_DISPLAY_AMBIENT_FLOOR;
                    uint32_t bl_max = 255U;
                    if (255U > bl_max) bl_max = 255U;
                    if (255U > bl_max) bl_max = 255U;
                    uint32_t amb_contrib = amb * (255U - bl_max) / 255U;
                    uint32_t eff_r = amb_contrib + 255U;
                    uint32_t eff_g = amb_contrib + 255U;
                    uint32_t eff_b = amb_contrib + 255U;
                    if (eff_r > 255U) eff_r = 255U;
                    if (eff_g > 255U) eff_g = 255U;
                    if (eff_b > 255U) eff_b = 255U;
                    r = (uint8_t)((uint32_t)r * eff_r / 255U);
                    g = (uint8_t)((uint32_t)g * eff_g / 255U);
                    b = (uint8_t)((uint32_t)b * eff_b / 255U);
                }
            }

            /* Write pixel to host surface */
            uint8_t *pixel = dest + y * stride + x * (bpp / 8);
            switch (bpp) {
            case 32:
                *(uint32_t *)pixel = rgb_to_pixel32(r, g, b);
                break;
            case 16:
                *(uint16_t *)pixel = rgb_to_pixel16(r, g, b);
                break;
            case 15:
                *(uint16_t *)pixel = rgb_to_pixel15(r, g, b);
                break;
            case 8:
                *pixel = rgb_to_pixel8(r, g, b);
                break;
            default:
                break;
            }
        }
    }

    dpy_gfx_update(s->con, 0, 0, s->width, s->height);
}

static void pbl_display_invalidate(void *opaque)
{
    PblDisplay *s = opaque;
    s->redraw = true;
}

static const GraphicHwOps pbl_display_ops = {
    .gfx_update = pbl_display_update,
    .invalidate = pbl_display_invalidate,
};

/* === Control register access === */

static uint64_t pbl_display_regs_read(void *opaque, hwaddr offset,
                                       unsigned size)
{
    PblDisplay *s = opaque;

    switch (offset) {
    case DISP_CTRL:
        return s->ctrl;
    case DISP_STATUS:
        return 0;  /* never busy */
    case DISP_WIDTH:
        return s->width;
    case DISP_HEIGHT:
        return s->height;
    case DISP_FORMAT:
        return s->format;
    case DISP_FLAGS:
        return s->round_mask ? FLAG_ROUND : 0;
    case DISP_BRIGHTNESS:
        return s->brightness;
    case DISP_INTSTAT:
        return s->intstat;
    case DISP_INTCTRL:
        return s->intctrl;
    case DISP_BL_RED:
        return s->bl_r;
    case DISP_BL_GREEN:
        return s->bl_g;
    case DISP_BL_BLUE:
        return s->bl_b;
    default:
        qemu_log_mask(LOG_GUEST_ERROR,
                      "pebble-display: bad read offset 0x%" HWADDR_PRIx "\n",
                      offset);
        return 0;
    }
}

static void pbl_display_regs_write(void *opaque, hwaddr offset,
                                    uint64_t value, unsigned size)
{
    PblDisplay *s = opaque;

    switch (offset) {
    case DISP_CTRL:
        s->ctrl = (s->ctrl & ~CTRL_ENABLE) | (value & CTRL_ENABLE);
        if (value & CTRL_UPDATE) {
            /* Update request: trigger redraw and signal completion */
            s->redraw = true;
            s->intstat |= INT_UPDATE_DONE;
            pbl_display_update_irq(s);
        }
        break;
    case DISP_BRIGHTNESS:
        s->brightness = value & 0xFF;
        s->redraw = true;
        break;
    case DISP_INTSTAT:
        /* Write 1 to clear */
        s->intstat &= ~value;
        pbl_display_update_irq(s);
        break;
    case DISP_INTCTRL:
        s->intctrl = value & INT_UPDATE_DONE;
        pbl_display_update_irq(s);
        break;
    case DISP_BL_RED:
        s->bl_r = value & 0xFF;
        s->redraw = true;
        break;
    case DISP_BL_GREEN:
        s->bl_g = value & 0xFF;
        s->redraw = true;
        break;
    case DISP_BL_BLUE:
        s->bl_b = value & 0xFF;
        s->redraw = true;
        break;
    default:
        qemu_log_mask(LOG_GUEST_ERROR,
                      "pebble-display: bad write offset 0x%" HWADDR_PRIx "\n",
                      offset);
        break;
    }
}

static const MemoryRegionOps pbl_display_regs_ops = {
    .read = pbl_display_regs_read,
    .write = pbl_display_regs_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid.min_access_size = 4,
    .valid.max_access_size = 4,
};

/* === Framebuffer memory access === */

static uint64_t pbl_display_fb_read(void *opaque, hwaddr offset,
                                     unsigned size)
{
    PblDisplay *s = opaque;

    if (offset + size <= s->fb_size) {
        switch (size) {
        case 1:
            return s->fb[offset];
        case 2:
            return lduw_le_p(&s->fb[offset]);
        case 4:
            return ldl_le_p(&s->fb[offset]);
        default:
            break;
        }
    }
    return 0;
}

static void pbl_display_fb_write(void *opaque, hwaddr offset,
                                  uint64_t value, unsigned size)
{
    PblDisplay *s = opaque;

    if (offset + size <= s->fb_size) {
        switch (size) {
        case 1:
            s->fb[offset] = value;
            break;
        case 2:
            stw_le_p(&s->fb[offset], value);
            break;
        case 4:
            stl_le_p(&s->fb[offset], value);
            break;
        default:
            break;
        }
    }
}

static const MemoryRegionOps pbl_display_fb_ops = {
    .read = pbl_display_fb_read,
    .write = pbl_display_fb_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid.min_access_size = 1,
    .valid.max_access_size = 4,
};

/* === Device lifecycle === */

/* Global instance for external access */
static PblDisplay *s_display_instance;

#define VIBE_FRAME_MS 30

static void pbl_display_vibe_tick(void *opaque)
{
    PblDisplay *s = opaque;
    if (s->vibrating) {
        s->vibe_frame++;
        s->redraw = true;
        timer_mod(s->vibe_timer,
                  qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + VIBE_FRAME_MS);
    } else {
        /* Final redraw with no shake to restore normal position */
        s->vibe_frame = 0;
        s->redraw = true;
    }
}

static void pbl_display_realize(DeviceState *dev, Error **errp)
{
    PblDisplay *s = PEBBLE_DISPLAY(dev);
    s_display_instance = s;
    s->vibe_timer = timer_new_ms(QEMU_CLOCK_VIRTUAL, pbl_display_vibe_tick, s);

    /* Calculate framebuffer size */
    if (s->format == FMT_1BPP) {
        uint32_t row_bytes = ((s->width + 31) / 32) * 4;
        s->fb_size = row_bytes * s->height;
    } else {
        s->fb_size = s->width * s->height;  /* 8bpp = 1 byte per pixel */
    }

    s->fb = g_malloc0(s->fb_size);

    /* Create QemuConsole */
    s->con = graphic_console_init(dev, 0, &pbl_display_ops, s);
    qemu_console_resize(s->con, s->width, s->height);

    s->brightness = 0xFF;
    s->bl_r = 0xFF;
    s->bl_g = 0xFF;
    s->bl_b = 0xFF;
    s->redraw = true;
}

static void pbl_display_init(Object *obj)
{
    PblDisplay *s = PEBBLE_DISPLAY(obj);

    /* Region 0: control registers */
    memory_region_init_io(&s->iomem_regs, obj, &pbl_display_regs_ops, s,
                          "pebble-display-regs", 0x1000);
    sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->iomem_regs);

    /* Region 1: framebuffer (sized to max, actual usage depends on format) */
    memory_region_init_io(&s->iomem_fb, obj, &pbl_display_fb_ops, s,
                          "pebble-display-fb", 128 * 1024);
    sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->iomem_fb);

    sysbus_init_irq(SYS_BUS_DEVICE(obj), &s->irq);
}

static void pbl_display_reset(DeviceState *dev)
{
    PblDisplay *s = PEBBLE_DISPLAY(dev);

    s->ctrl = 0;
    s->intstat = 0;
    s->intctrl = 0;
    s->brightness = 0xFF;
    s->bl_r = 0xFF;
    s->bl_g = 0xFF;
    s->bl_b = 0xFF;
    s->redraw = true;

    if (s->fb) {
        memset(s->fb, 0, s->fb_size);
    }
}

static const Property pbl_display_properties[] = {
    DEFINE_PROP_UINT32("width", PblDisplay, width, 200),
    DEFINE_PROP_UINT32("height", PblDisplay, height, 228),
    DEFINE_PROP_UINT32("format", PblDisplay, format, FMT_8BPP),
    DEFINE_PROP_BOOL("round-mask", PblDisplay, round_mask, false),
    DEFINE_PROP_BOOL("sunlight", PblDisplay, sunlight, false),
};

static void pbl_display_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = pbl_display_realize;
    device_class_set_legacy_reset(dc, pbl_display_reset);
    device_class_set_props(dc, pbl_display_properties);
}

static const TypeInfo pbl_display_info = {
    .name          = TYPE_PEBBLE_DISPLAY,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(PblDisplay),
    .instance_init = pbl_display_init,
    .class_init    = pbl_display_class_init,
};

static void pbl_display_register_types(void)
{
    type_register_static(&pbl_display_info);
}

type_init(pbl_display_register_types)

/* Called from pebble_control.c when the vibe motor is toggled. */
void pbl_display_set_vibrating(bool on);

void pbl_display_set_vibrating(bool on)
{
    PblDisplay *s = s_display_instance;
    if (!s || s->vibrating == on) {
        return;
    }
    s->vibrating = on;
    if (on) {
        s->vibe_frame = 0;
        s->redraw = true;
        timer_mod(s->vibe_timer,
                  qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + VIBE_FRAME_MS);
    } else {
        timer_del(s->vibe_timer);
        s->vibe_frame = 0;
        s->redraw = true;  /* Final redraw to restore position */
    }
}
