WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2501168 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5002221 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6252749 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6252749 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9648234 heartbeat IPC: 2.152 cumulative IPC: 1.473 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 16406241 heartbeat IPC: 1.48 cumulative IPC: 1.477 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 23238785 heartbeat IPC: 1.464 cumulative IPC: 1.472 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 30038727 heartbeat IPC: 1.471 cumulative IPC: 1.471 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 36851566 heartbeat IPC: 1.468 cumulative IPC: 1.471 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 43660374 heartbeat IPC: 1.469 cumulative IPC: 1.47 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 50476966 heartbeat IPC: 1.467 cumulative IPC: 1.47 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 57294339 heartbeat IPC: 1.467 cumulative IPC: 1.469 (Simulation time: 00 hr 04 min 59 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_321.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 64088552 heartbeat IPC: 1.472 cumulative IPC: 1.47 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 70813499 heartbeat IPC: 1.487 cumulative IPC: 1.471 (Simulation time: 00 hr 06 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 67904422 cumulative IPC: 1.473 (Simulation time: 00 hr 06 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 67904422 cumulative IPC: 1.473 (Simulation time: 00 hr 06 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_321.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.473 instructions: 100000000 cycles: 67904422
CPU 0 Branch Prediction Accuracy: 81.69% MPKI: 27.38 Average ROB Occupancy at Mispredict: 11.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.87
BRANCH_CONDITIONAL: 24.5
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0.00067
BRANCH_RETURN: 6e-05

L1D TOTAL        ACCESS:   26698544 HIT:   26136065 MISS:     562479
L1D LOAD         ACCESS:   21310861 HIT:   20807876 MISS:     502985
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    5387560 HIT:    5328187 MISS:      59373
L1D TRANSLATION  ACCESS:        123 HIT:          2 MISS:        121
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 4.507 cycles
L1I TOTAL        ACCESS:    3581700 HIT:    3578739 MISS:       2961
L1I LOAD         ACCESS:    3581700 HIT:    3578739 MISS:       2961
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.855 cycles
L2C TOTAL        ACCESS:     314544 HIT:     312295 MISS:       2249
L2C LOAD         ACCESS:     262837 HIT:     260749 MISS:       2088
L2C RFO          ACCESS:      18097 HIT:      18021 MISS:         76
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      33489 HIT:      33459 MISS:         30
L2C TRANSLATION  ACCESS:        121 HIT:         66 MISS:         55
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 81.59 cycles
LLC TOTAL        ACCESS:       2452 HIT:       1578 MISS:        874
LLC LOAD         ACCESS:       2088 HIT:       1261 MISS:        827
LLC RFO          ACCESS:         76 HIT:         75 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        233 HIT:        233 MISS:          0
LLC TRANSLATION  ACCESS:         55 HIT:          9 MISS:         46
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 158.2 cycles
cpu0_DTLB TOTAL        ACCESS:   20921144 HIT:   20849526 MISS:      71618
cpu0_DTLB LOAD         ACCESS:   20921144 HIT:   20849526 MISS:      71618
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.117 cycles
cpu0_ITLB TOTAL        ACCESS:    3225326 HIT:    3224994 MISS:        332
cpu0_ITLB LOAD         ACCESS:    3225326 HIT:    3224994 MISS:        332
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.506 cycles
cpu0_STLB TOTAL        ACCESS:      46628 HIT:      46505 MISS:        123
cpu0_STLB LOAD         ACCESS:      46628 HIT:      46505 MISS:        123
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 287.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         57
  ROW_BUFFER_MISS:        817
 AVG DBUS CONGESTED CYCLE: 3.719
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
