// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "10/30/2017 18:58:05"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g07_lab2 (
	P_EN,
	clock,
	N,
	segment,
	mode,
	code);
output 	[51:0] P_EN;
input 	clock;
input 	[5:0] N;
output 	[6:0] segment;
input 	mode;
input 	[3:0] code;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \inst|Mux0~0_combout ;
wire \mode~combout ;
wire \inst|Mux0~1_combout ;
wire \inst|Mux0~2_combout ;
wire \inst|Mux1~0_combout ;
wire \inst|Mux1~1_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux2~1_combout ;
wire \inst|Mux2~2_combout ;
wire \inst|Mux3~0_combout ;
wire \inst|Mux3~1_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|Mux4~0_combout ;
wire \inst|Mux4~1_combout ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux5~1_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Mux6~1_combout ;
wire \inst|Mux6~2_combout ;
wire [3:0] \code~combout ;
wire [5:0] \N~combout ;
wire [51:0] \inst1|lut1|altsyncram_component|auto_generated|q_a ;

wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [51] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [50] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [49] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [48] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [47] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [46] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [45] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [44] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [43] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [42] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [41] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [40] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [39] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [38] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [37] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [36] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [35] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [34] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [33] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [32] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [31] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [30] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [29] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [28] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [27] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [26] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [25] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [24] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [23] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [22] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [21] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [20] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [19] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [18] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [17] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [16] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [15] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [14] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [13] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [12] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [11] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [10] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [9] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [8] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [7] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [6] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [5] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [4] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [3] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [2] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [1] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|lut1|altsyncram_component|auto_generated|q_a [0] = \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \N[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[0]));
// synopsys translate_off
defparam \N[0]~I .input_async_reset = "none";
defparam \N[0]~I .input_power_up = "low";
defparam \N[0]~I .input_register_mode = "none";
defparam \N[0]~I .input_sync_reset = "none";
defparam \N[0]~I .oe_async_reset = "none";
defparam \N[0]~I .oe_power_up = "low";
defparam \N[0]~I .oe_register_mode = "none";
defparam \N[0]~I .oe_sync_reset = "none";
defparam \N[0]~I .operation_mode = "input";
defparam \N[0]~I .output_async_reset = "none";
defparam \N[0]~I .output_power_up = "low";
defparam \N[0]~I .output_register_mode = "none";
defparam \N[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \N[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[1]));
// synopsys translate_off
defparam \N[1]~I .input_async_reset = "none";
defparam \N[1]~I .input_power_up = "low";
defparam \N[1]~I .input_register_mode = "none";
defparam \N[1]~I .input_sync_reset = "none";
defparam \N[1]~I .oe_async_reset = "none";
defparam \N[1]~I .oe_power_up = "low";
defparam \N[1]~I .oe_register_mode = "none";
defparam \N[1]~I .oe_sync_reset = "none";
defparam \N[1]~I .operation_mode = "input";
defparam \N[1]~I .output_async_reset = "none";
defparam \N[1]~I .output_power_up = "low";
defparam \N[1]~I .output_register_mode = "none";
defparam \N[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \N[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[2]));
// synopsys translate_off
defparam \N[2]~I .input_async_reset = "none";
defparam \N[2]~I .input_power_up = "low";
defparam \N[2]~I .input_register_mode = "none";
defparam \N[2]~I .input_sync_reset = "none";
defparam \N[2]~I .oe_async_reset = "none";
defparam \N[2]~I .oe_power_up = "low";
defparam \N[2]~I .oe_register_mode = "none";
defparam \N[2]~I .oe_sync_reset = "none";
defparam \N[2]~I .operation_mode = "input";
defparam \N[2]~I .output_async_reset = "none";
defparam \N[2]~I .output_power_up = "low";
defparam \N[2]~I .output_register_mode = "none";
defparam \N[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \N[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[3]));
// synopsys translate_off
defparam \N[3]~I .input_async_reset = "none";
defparam \N[3]~I .input_power_up = "low";
defparam \N[3]~I .input_register_mode = "none";
defparam \N[3]~I .input_sync_reset = "none";
defparam \N[3]~I .oe_async_reset = "none";
defparam \N[3]~I .oe_power_up = "low";
defparam \N[3]~I .oe_register_mode = "none";
defparam \N[3]~I .oe_sync_reset = "none";
defparam \N[3]~I .operation_mode = "input";
defparam \N[3]~I .output_async_reset = "none";
defparam \N[3]~I .output_power_up = "low";
defparam \N[3]~I .output_register_mode = "none";
defparam \N[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \N[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[4]));
// synopsys translate_off
defparam \N[4]~I .input_async_reset = "none";
defparam \N[4]~I .input_power_up = "low";
defparam \N[4]~I .input_register_mode = "none";
defparam \N[4]~I .input_sync_reset = "none";
defparam \N[4]~I .oe_async_reset = "none";
defparam \N[4]~I .oe_power_up = "low";
defparam \N[4]~I .oe_register_mode = "none";
defparam \N[4]~I .oe_sync_reset = "none";
defparam \N[4]~I .operation_mode = "input";
defparam \N[4]~I .output_async_reset = "none";
defparam \N[4]~I .output_power_up = "low";
defparam \N[4]~I .output_register_mode = "none";
defparam \N[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \N[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N[5]));
// synopsys translate_off
defparam \N[5]~I .input_async_reset = "none";
defparam \N[5]~I .input_power_up = "low";
defparam \N[5]~I .input_register_mode = "none";
defparam \N[5]~I .input_sync_reset = "none";
defparam \N[5]~I .oe_async_reset = "none";
defparam \N[5]~I .oe_power_up = "low";
defparam \N[5]~I .oe_register_mode = "none";
defparam \N[5]~I .oe_sync_reset = "none";
defparam \N[5]~I .operation_mode = "input";
defparam \N[5]~I .output_async_reset = "none";
defparam \N[5]~I .output_power_up = "low";
defparam \N[5]~I .output_register_mode = "none";
defparam \N[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 64'h000FFFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 64'h0007FFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 64'h0003FFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 64'h0001FFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 64'h0000FFFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 64'h00007FFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 64'h00003FFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 64'h00001FFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 64'h00000FFFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 64'h000007FFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 64'h000003FFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 64'h000001FFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 64'h000000FFFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 64'h0000007FFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 64'h0000003FFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 64'h0000001FFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 64'h0000000FFFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 64'h00000007FFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 64'h00000003FFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 64'h00000001FFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 64'h00000000FFFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 64'h000000007FFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 64'h000000003FFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 64'h000000001FFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 64'h000000000FFFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 64'h0000000007FFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 64'h0000000003FFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 64'h0000000001FFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 64'h0000000000FFFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 64'h00000000007FFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 64'h00000000003FFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 64'h00000000001FFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 64'h00000000000FFFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 64'h000000000007FFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 64'h000000000003FFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 64'h000000000001FFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 64'h000000000000FFFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 64'h0000000000007FFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 64'h0000000000003FFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 64'h0000000000001FFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 64'h0000000000000FFF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 64'h00000000000007FF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 64'h00000000000003FF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 64'h00000000000001FF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 64'h00000000000000FF;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 64'h000000000000007F;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 64'h000000000000003F;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 64'h000000000000001F;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 64'h000000000000000F;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 64'h0000000000000007;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 64'h0000000000000003;
// synopsys translate_on

cycloneii_ram_block \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\N~combout [5],\N~combout [4],\N~combout [3],\N~combout [2],\N~combout [1],\N~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|lut1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "g07_LUT.mif";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "g07_pop_enable:inst1|LUT:lut1|altsyncram:altsyncram_component|altsyncram_7q71:auto_generated|ALTSYNCRAM";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 52;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst1|lut1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 64'h0000000000000001;
// synopsys translate_on

cycloneii_io \code[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[1]));
// synopsys translate_off
defparam \code[1]~I .input_async_reset = "none";
defparam \code[1]~I .input_power_up = "low";
defparam \code[1]~I .input_register_mode = "none";
defparam \code[1]~I .input_sync_reset = "none";
defparam \code[1]~I .oe_async_reset = "none";
defparam \code[1]~I .oe_power_up = "low";
defparam \code[1]~I .oe_register_mode = "none";
defparam \code[1]~I .oe_sync_reset = "none";
defparam \code[1]~I .operation_mode = "input";
defparam \code[1]~I .output_async_reset = "none";
defparam \code[1]~I .output_power_up = "low";
defparam \code[1]~I .output_register_mode = "none";
defparam \code[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \code[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[2]));
// synopsys translate_off
defparam \code[2]~I .input_async_reset = "none";
defparam \code[2]~I .input_power_up = "low";
defparam \code[2]~I .input_register_mode = "none";
defparam \code[2]~I .input_sync_reset = "none";
defparam \code[2]~I .oe_async_reset = "none";
defparam \code[2]~I .oe_power_up = "low";
defparam \code[2]~I .oe_register_mode = "none";
defparam \code[2]~I .oe_sync_reset = "none";
defparam \code[2]~I .operation_mode = "input";
defparam \code[2]~I .output_async_reset = "none";
defparam \code[2]~I .output_power_up = "low";
defparam \code[2]~I .output_register_mode = "none";
defparam \code[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \code[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[3]));
// synopsys translate_off
defparam \code[3]~I .input_async_reset = "none";
defparam \code[3]~I .input_power_up = "low";
defparam \code[3]~I .input_register_mode = "none";
defparam \code[3]~I .input_sync_reset = "none";
defparam \code[3]~I .oe_async_reset = "none";
defparam \code[3]~I .oe_power_up = "low";
defparam \code[3]~I .oe_register_mode = "none";
defparam \code[3]~I .oe_sync_reset = "none";
defparam \code[3]~I .operation_mode = "input";
defparam \code[3]~I .output_async_reset = "none";
defparam \code[3]~I .output_power_up = "low";
defparam \code[3]~I .output_register_mode = "none";
defparam \code[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\code~combout [0] & (!\code~combout [1] & (!\code~combout [2] & \code~combout [3]))) # (!\code~combout [0] & (\code~combout [1] & (\code~combout [2] $ (\code~combout [3]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h0640;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \mode~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\mode~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mode));
// synopsys translate_off
defparam \mode~I .input_async_reset = "none";
defparam \mode~I .input_power_up = "low";
defparam \mode~I .input_register_mode = "none";
defparam \mode~I .input_sync_reset = "none";
defparam \mode~I .oe_async_reset = "none";
defparam \mode~I .oe_power_up = "low";
defparam \mode~I .oe_register_mode = "none";
defparam \mode~I .oe_sync_reset = "none";
defparam \mode~I .operation_mode = "input";
defparam \mode~I .output_async_reset = "none";
defparam \mode~I .output_power_up = "low";
defparam \mode~I .output_register_mode = "none";
defparam \mode~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux0~1 (
// Equation(s):
// \inst|Mux0~1_combout  = (\code~combout [0] & ((\code~combout [3]) # (\code~combout [1] $ (\code~combout [2])))) # (!\code~combout [0] & ((\code~combout [1]) # (\code~combout [2] $ (\code~combout [3]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~1 .lut_mask = 16'hEF7C;
defparam \inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (\mode~combout  & (\inst|Mux0~0_combout )) # (!\mode~combout  & ((!\inst|Mux0~1_combout )))

	.dataa(\inst|Mux0~0_combout ),
	.datab(\mode~combout ),
	.datac(vcc),
	.datad(\inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'h88BB;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \code[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[0]));
// synopsys translate_off
defparam \code[0]~I .input_async_reset = "none";
defparam \code[0]~I .input_power_up = "low";
defparam \code[0]~I .input_register_mode = "none";
defparam \code[0]~I .input_sync_reset = "none";
defparam \code[0]~I .oe_async_reset = "none";
defparam \code[0]~I .oe_power_up = "low";
defparam \code[0]~I .oe_register_mode = "none";
defparam \code[0]~I .oe_sync_reset = "none";
defparam \code[0]~I .operation_mode = "input";
defparam \code[0]~I .output_async_reset = "none";
defparam \code[0]~I .output_power_up = "low";
defparam \code[0]~I .output_register_mode = "none";
defparam \code[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (\code~combout [1] & ((\code~combout [0] & ((!\mode~combout ))) # (!\code~combout [0] & ((\mode~combout ) # (!\code~combout [2]))))) # (!\code~combout [1] & (\code~combout [0] & (!\code~combout [2])))

	.dataa(\code~combout [1]),
	.datab(\code~combout [0]),
	.datac(\code~combout [2]),
	.datad(\mode~combout ),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h268E;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux1~1 (
// Equation(s):
// \inst|Mux1~1_combout  = (\code~combout [0] & (\code~combout [3] $ (((\inst|Mux1~0_combout ))))) # (!\code~combout [0] & (\inst|Mux1~0_combout  & ((\mode~combout ) # (!\code~combout [3]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [3]),
	.datac(\mode~combout ),
	.datad(\inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~1 .lut_mask = 16'h7388;
defparam \inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\code~combout [2] & (\mode~combout  & ((\code~combout [0]) # (\code~combout [1])))) # (!\code~combout [2] & (!\code~combout [1] & (\code~combout [0] $ (\mode~combout ))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\mode~combout ),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'hE102;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = (\code~combout [0] & (((\code~combout [1] & !\code~combout [2])) # (!\mode~combout ))) # (!\code~combout [0] & ((\code~combout [1] & ((\mode~combout ))) # (!\code~combout [1] & (\code~combout [2]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\mode~combout ),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'h5CBA;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\code~combout [3] & (\inst|Mux2~0_combout )) # (!\code~combout [3] & ((\inst|Mux2~1_combout )))

	.dataa(\inst|Mux2~0_combout ),
	.datab(\inst|Mux2~1_combout ),
	.datac(vcc),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hAACC;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (\code~combout [0] & (!\code~combout [3] & (\code~combout [1] $ (!\mode~combout )))) # (!\code~combout [0] & ((\code~combout [1] & (!\mode~combout  & \code~combout [3])) # (!\code~combout [1] & (\mode~combout  & !\code~combout 
// [3]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\mode~combout ),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'h0492;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux3~1 (
// Equation(s):
// \inst|Mux3~1_combout  = (\code~combout [0] & ((\mode~combout  & ((!\code~combout [3]))) # (!\mode~combout  & (!\code~combout [1])))) # (!\code~combout [0] & (\mode~combout  $ (((\code~combout [1]) # (\code~combout [3])))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\mode~combout ),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~1 .lut_mask = 16'h07B6;
defparam \inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\code~combout [2] & ((!\inst|Mux3~1_combout ))) # (!\code~combout [2] & (\inst|Mux3~0_combout ))

	.dataa(\inst|Mux3~0_combout ),
	.datab(vcc),
	.datac(\code~combout [2]),
	.datad(\inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'h0AFA;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\code~combout [0] & (!\code~combout [1] & (\mode~combout  $ (\code~combout [3])))) # (!\code~combout [0] & ((\code~combout [1] & (!\mode~combout  & !\code~combout [3])) # (!\code~combout [1] & (\mode~combout  & \code~combout 
// [3]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\mode~combout ),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'h1224;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux4~1 (
// Equation(s):
// \inst|Mux4~1_combout  = (\code~combout [2] & (\code~combout [3] & !\inst|Mux4~0_combout )) # (!\code~combout [2] & (!\code~combout [3] & \inst|Mux4~0_combout ))

	.dataa(\code~combout [2]),
	.datab(\code~combout [3]),
	.datac(\inst|Mux4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~1 .lut_mask = 16'h1818;
defparam \inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (\code~combout [3] & (\code~combout [0] $ (((!\code~combout [1] & !\mode~combout ))))) # (!\code~combout [3] & (\code~combout [1] $ (((\mode~combout ) # (\code~combout [0])))))

	.dataa(\code~combout [3]),
	.datab(\code~combout [1]),
	.datac(\mode~combout ),
	.datad(\code~combout [0]),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'hB916;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux5~1 (
// Equation(s):
// \inst|Mux5~1_combout  = (\inst|Mux5~0_combout  & ((\code~combout [2]) # ((\code~combout [3] & \code~combout [1])))) # (!\inst|Mux5~0_combout  & (\code~combout [3] & (\code~combout [1] & \code~combout [2])))

	.dataa(\code~combout [3]),
	.datab(\inst|Mux5~0_combout ),
	.datac(\code~combout [1]),
	.datad(\code~combout [2]),
	.cin(gnd),
	.combout(\inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~1 .lut_mask = 16'hEC80;
defparam \inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\mode~combout  & (((\code~combout [1]) # (\code~combout [2])))) # (!\mode~combout  & (\code~combout [0] & (\code~combout [1] $ (\code~combout [2]))))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\mode~combout ),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'hFC28;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux6~1 (
// Equation(s):
// \inst|Mux6~1_combout  = (\code~combout [0] & (!\code~combout [2] & (\code~combout [1] $ (!\mode~combout )))) # (!\code~combout [0] & (!\code~combout [1] & (\code~combout [2] & !\mode~combout )))

	.dataa(\code~combout [0]),
	.datab(\code~combout [1]),
	.datac(\code~combout [2]),
	.datad(\mode~combout ),
	.cin(gnd),
	.combout(\inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~1 .lut_mask = 16'h0812;
defparam \inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\code~combout [3] & (\inst|Mux6~0_combout )) # (!\code~combout [3] & ((\inst|Mux6~1_combout )))

	.dataa(\inst|Mux6~0_combout ),
	.datab(\inst|Mux6~1_combout ),
	.datac(vcc),
	.datad(\code~combout [3]),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'hAACC;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \P_EN[51]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [51]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[51]));
// synopsys translate_off
defparam \P_EN[51]~I .input_async_reset = "none";
defparam \P_EN[51]~I .input_power_up = "low";
defparam \P_EN[51]~I .input_register_mode = "none";
defparam \P_EN[51]~I .input_sync_reset = "none";
defparam \P_EN[51]~I .oe_async_reset = "none";
defparam \P_EN[51]~I .oe_power_up = "low";
defparam \P_EN[51]~I .oe_register_mode = "none";
defparam \P_EN[51]~I .oe_sync_reset = "none";
defparam \P_EN[51]~I .operation_mode = "output";
defparam \P_EN[51]~I .output_async_reset = "none";
defparam \P_EN[51]~I .output_power_up = "low";
defparam \P_EN[51]~I .output_register_mode = "none";
defparam \P_EN[51]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[50]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [50]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[50]));
// synopsys translate_off
defparam \P_EN[50]~I .input_async_reset = "none";
defparam \P_EN[50]~I .input_power_up = "low";
defparam \P_EN[50]~I .input_register_mode = "none";
defparam \P_EN[50]~I .input_sync_reset = "none";
defparam \P_EN[50]~I .oe_async_reset = "none";
defparam \P_EN[50]~I .oe_power_up = "low";
defparam \P_EN[50]~I .oe_register_mode = "none";
defparam \P_EN[50]~I .oe_sync_reset = "none";
defparam \P_EN[50]~I .operation_mode = "output";
defparam \P_EN[50]~I .output_async_reset = "none";
defparam \P_EN[50]~I .output_power_up = "low";
defparam \P_EN[50]~I .output_register_mode = "none";
defparam \P_EN[50]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[49]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [49]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[49]));
// synopsys translate_off
defparam \P_EN[49]~I .input_async_reset = "none";
defparam \P_EN[49]~I .input_power_up = "low";
defparam \P_EN[49]~I .input_register_mode = "none";
defparam \P_EN[49]~I .input_sync_reset = "none";
defparam \P_EN[49]~I .oe_async_reset = "none";
defparam \P_EN[49]~I .oe_power_up = "low";
defparam \P_EN[49]~I .oe_register_mode = "none";
defparam \P_EN[49]~I .oe_sync_reset = "none";
defparam \P_EN[49]~I .operation_mode = "output";
defparam \P_EN[49]~I .output_async_reset = "none";
defparam \P_EN[49]~I .output_power_up = "low";
defparam \P_EN[49]~I .output_register_mode = "none";
defparam \P_EN[49]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[48]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [48]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[48]));
// synopsys translate_off
defparam \P_EN[48]~I .input_async_reset = "none";
defparam \P_EN[48]~I .input_power_up = "low";
defparam \P_EN[48]~I .input_register_mode = "none";
defparam \P_EN[48]~I .input_sync_reset = "none";
defparam \P_EN[48]~I .oe_async_reset = "none";
defparam \P_EN[48]~I .oe_power_up = "low";
defparam \P_EN[48]~I .oe_register_mode = "none";
defparam \P_EN[48]~I .oe_sync_reset = "none";
defparam \P_EN[48]~I .operation_mode = "output";
defparam \P_EN[48]~I .output_async_reset = "none";
defparam \P_EN[48]~I .output_power_up = "low";
defparam \P_EN[48]~I .output_register_mode = "none";
defparam \P_EN[48]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[47]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [47]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[47]));
// synopsys translate_off
defparam \P_EN[47]~I .input_async_reset = "none";
defparam \P_EN[47]~I .input_power_up = "low";
defparam \P_EN[47]~I .input_register_mode = "none";
defparam \P_EN[47]~I .input_sync_reset = "none";
defparam \P_EN[47]~I .oe_async_reset = "none";
defparam \P_EN[47]~I .oe_power_up = "low";
defparam \P_EN[47]~I .oe_register_mode = "none";
defparam \P_EN[47]~I .oe_sync_reset = "none";
defparam \P_EN[47]~I .operation_mode = "output";
defparam \P_EN[47]~I .output_async_reset = "none";
defparam \P_EN[47]~I .output_power_up = "low";
defparam \P_EN[47]~I .output_register_mode = "none";
defparam \P_EN[47]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[46]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [46]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[46]));
// synopsys translate_off
defparam \P_EN[46]~I .input_async_reset = "none";
defparam \P_EN[46]~I .input_power_up = "low";
defparam \P_EN[46]~I .input_register_mode = "none";
defparam \P_EN[46]~I .input_sync_reset = "none";
defparam \P_EN[46]~I .oe_async_reset = "none";
defparam \P_EN[46]~I .oe_power_up = "low";
defparam \P_EN[46]~I .oe_register_mode = "none";
defparam \P_EN[46]~I .oe_sync_reset = "none";
defparam \P_EN[46]~I .operation_mode = "output";
defparam \P_EN[46]~I .output_async_reset = "none";
defparam \P_EN[46]~I .output_power_up = "low";
defparam \P_EN[46]~I .output_register_mode = "none";
defparam \P_EN[46]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[45]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [45]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[45]));
// synopsys translate_off
defparam \P_EN[45]~I .input_async_reset = "none";
defparam \P_EN[45]~I .input_power_up = "low";
defparam \P_EN[45]~I .input_register_mode = "none";
defparam \P_EN[45]~I .input_sync_reset = "none";
defparam \P_EN[45]~I .oe_async_reset = "none";
defparam \P_EN[45]~I .oe_power_up = "low";
defparam \P_EN[45]~I .oe_register_mode = "none";
defparam \P_EN[45]~I .oe_sync_reset = "none";
defparam \P_EN[45]~I .operation_mode = "output";
defparam \P_EN[45]~I .output_async_reset = "none";
defparam \P_EN[45]~I .output_power_up = "low";
defparam \P_EN[45]~I .output_register_mode = "none";
defparam \P_EN[45]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[44]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [44]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[44]));
// synopsys translate_off
defparam \P_EN[44]~I .input_async_reset = "none";
defparam \P_EN[44]~I .input_power_up = "low";
defparam \P_EN[44]~I .input_register_mode = "none";
defparam \P_EN[44]~I .input_sync_reset = "none";
defparam \P_EN[44]~I .oe_async_reset = "none";
defparam \P_EN[44]~I .oe_power_up = "low";
defparam \P_EN[44]~I .oe_register_mode = "none";
defparam \P_EN[44]~I .oe_sync_reset = "none";
defparam \P_EN[44]~I .operation_mode = "output";
defparam \P_EN[44]~I .output_async_reset = "none";
defparam \P_EN[44]~I .output_power_up = "low";
defparam \P_EN[44]~I .output_register_mode = "none";
defparam \P_EN[44]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[43]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [43]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[43]));
// synopsys translate_off
defparam \P_EN[43]~I .input_async_reset = "none";
defparam \P_EN[43]~I .input_power_up = "low";
defparam \P_EN[43]~I .input_register_mode = "none";
defparam \P_EN[43]~I .input_sync_reset = "none";
defparam \P_EN[43]~I .oe_async_reset = "none";
defparam \P_EN[43]~I .oe_power_up = "low";
defparam \P_EN[43]~I .oe_register_mode = "none";
defparam \P_EN[43]~I .oe_sync_reset = "none";
defparam \P_EN[43]~I .operation_mode = "output";
defparam \P_EN[43]~I .output_async_reset = "none";
defparam \P_EN[43]~I .output_power_up = "low";
defparam \P_EN[43]~I .output_register_mode = "none";
defparam \P_EN[43]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[42]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [42]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[42]));
// synopsys translate_off
defparam \P_EN[42]~I .input_async_reset = "none";
defparam \P_EN[42]~I .input_power_up = "low";
defparam \P_EN[42]~I .input_register_mode = "none";
defparam \P_EN[42]~I .input_sync_reset = "none";
defparam \P_EN[42]~I .oe_async_reset = "none";
defparam \P_EN[42]~I .oe_power_up = "low";
defparam \P_EN[42]~I .oe_register_mode = "none";
defparam \P_EN[42]~I .oe_sync_reset = "none";
defparam \P_EN[42]~I .operation_mode = "output";
defparam \P_EN[42]~I .output_async_reset = "none";
defparam \P_EN[42]~I .output_power_up = "low";
defparam \P_EN[42]~I .output_register_mode = "none";
defparam \P_EN[42]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[41]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [41]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[41]));
// synopsys translate_off
defparam \P_EN[41]~I .input_async_reset = "none";
defparam \P_EN[41]~I .input_power_up = "low";
defparam \P_EN[41]~I .input_register_mode = "none";
defparam \P_EN[41]~I .input_sync_reset = "none";
defparam \P_EN[41]~I .oe_async_reset = "none";
defparam \P_EN[41]~I .oe_power_up = "low";
defparam \P_EN[41]~I .oe_register_mode = "none";
defparam \P_EN[41]~I .oe_sync_reset = "none";
defparam \P_EN[41]~I .operation_mode = "output";
defparam \P_EN[41]~I .output_async_reset = "none";
defparam \P_EN[41]~I .output_power_up = "low";
defparam \P_EN[41]~I .output_register_mode = "none";
defparam \P_EN[41]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[40]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [40]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[40]));
// synopsys translate_off
defparam \P_EN[40]~I .input_async_reset = "none";
defparam \P_EN[40]~I .input_power_up = "low";
defparam \P_EN[40]~I .input_register_mode = "none";
defparam \P_EN[40]~I .input_sync_reset = "none";
defparam \P_EN[40]~I .oe_async_reset = "none";
defparam \P_EN[40]~I .oe_power_up = "low";
defparam \P_EN[40]~I .oe_register_mode = "none";
defparam \P_EN[40]~I .oe_sync_reset = "none";
defparam \P_EN[40]~I .operation_mode = "output";
defparam \P_EN[40]~I .output_async_reset = "none";
defparam \P_EN[40]~I .output_power_up = "low";
defparam \P_EN[40]~I .output_register_mode = "none";
defparam \P_EN[40]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[39]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [39]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[39]));
// synopsys translate_off
defparam \P_EN[39]~I .input_async_reset = "none";
defparam \P_EN[39]~I .input_power_up = "low";
defparam \P_EN[39]~I .input_register_mode = "none";
defparam \P_EN[39]~I .input_sync_reset = "none";
defparam \P_EN[39]~I .oe_async_reset = "none";
defparam \P_EN[39]~I .oe_power_up = "low";
defparam \P_EN[39]~I .oe_register_mode = "none";
defparam \P_EN[39]~I .oe_sync_reset = "none";
defparam \P_EN[39]~I .operation_mode = "output";
defparam \P_EN[39]~I .output_async_reset = "none";
defparam \P_EN[39]~I .output_power_up = "low";
defparam \P_EN[39]~I .output_register_mode = "none";
defparam \P_EN[39]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[38]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [38]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[38]));
// synopsys translate_off
defparam \P_EN[38]~I .input_async_reset = "none";
defparam \P_EN[38]~I .input_power_up = "low";
defparam \P_EN[38]~I .input_register_mode = "none";
defparam \P_EN[38]~I .input_sync_reset = "none";
defparam \P_EN[38]~I .oe_async_reset = "none";
defparam \P_EN[38]~I .oe_power_up = "low";
defparam \P_EN[38]~I .oe_register_mode = "none";
defparam \P_EN[38]~I .oe_sync_reset = "none";
defparam \P_EN[38]~I .operation_mode = "output";
defparam \P_EN[38]~I .output_async_reset = "none";
defparam \P_EN[38]~I .output_power_up = "low";
defparam \P_EN[38]~I .output_register_mode = "none";
defparam \P_EN[38]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[37]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [37]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[37]));
// synopsys translate_off
defparam \P_EN[37]~I .input_async_reset = "none";
defparam \P_EN[37]~I .input_power_up = "low";
defparam \P_EN[37]~I .input_register_mode = "none";
defparam \P_EN[37]~I .input_sync_reset = "none";
defparam \P_EN[37]~I .oe_async_reset = "none";
defparam \P_EN[37]~I .oe_power_up = "low";
defparam \P_EN[37]~I .oe_register_mode = "none";
defparam \P_EN[37]~I .oe_sync_reset = "none";
defparam \P_EN[37]~I .operation_mode = "output";
defparam \P_EN[37]~I .output_async_reset = "none";
defparam \P_EN[37]~I .output_power_up = "low";
defparam \P_EN[37]~I .output_register_mode = "none";
defparam \P_EN[37]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[36]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [36]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[36]));
// synopsys translate_off
defparam \P_EN[36]~I .input_async_reset = "none";
defparam \P_EN[36]~I .input_power_up = "low";
defparam \P_EN[36]~I .input_register_mode = "none";
defparam \P_EN[36]~I .input_sync_reset = "none";
defparam \P_EN[36]~I .oe_async_reset = "none";
defparam \P_EN[36]~I .oe_power_up = "low";
defparam \P_EN[36]~I .oe_register_mode = "none";
defparam \P_EN[36]~I .oe_sync_reset = "none";
defparam \P_EN[36]~I .operation_mode = "output";
defparam \P_EN[36]~I .output_async_reset = "none";
defparam \P_EN[36]~I .output_power_up = "low";
defparam \P_EN[36]~I .output_register_mode = "none";
defparam \P_EN[36]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[35]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[35]));
// synopsys translate_off
defparam \P_EN[35]~I .input_async_reset = "none";
defparam \P_EN[35]~I .input_power_up = "low";
defparam \P_EN[35]~I .input_register_mode = "none";
defparam \P_EN[35]~I .input_sync_reset = "none";
defparam \P_EN[35]~I .oe_async_reset = "none";
defparam \P_EN[35]~I .oe_power_up = "low";
defparam \P_EN[35]~I .oe_register_mode = "none";
defparam \P_EN[35]~I .oe_sync_reset = "none";
defparam \P_EN[35]~I .operation_mode = "output";
defparam \P_EN[35]~I .output_async_reset = "none";
defparam \P_EN[35]~I .output_power_up = "low";
defparam \P_EN[35]~I .output_register_mode = "none";
defparam \P_EN[35]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[34]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[34]));
// synopsys translate_off
defparam \P_EN[34]~I .input_async_reset = "none";
defparam \P_EN[34]~I .input_power_up = "low";
defparam \P_EN[34]~I .input_register_mode = "none";
defparam \P_EN[34]~I .input_sync_reset = "none";
defparam \P_EN[34]~I .oe_async_reset = "none";
defparam \P_EN[34]~I .oe_power_up = "low";
defparam \P_EN[34]~I .oe_register_mode = "none";
defparam \P_EN[34]~I .oe_sync_reset = "none";
defparam \P_EN[34]~I .operation_mode = "output";
defparam \P_EN[34]~I .output_async_reset = "none";
defparam \P_EN[34]~I .output_power_up = "low";
defparam \P_EN[34]~I .output_register_mode = "none";
defparam \P_EN[34]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[33]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[33]));
// synopsys translate_off
defparam \P_EN[33]~I .input_async_reset = "none";
defparam \P_EN[33]~I .input_power_up = "low";
defparam \P_EN[33]~I .input_register_mode = "none";
defparam \P_EN[33]~I .input_sync_reset = "none";
defparam \P_EN[33]~I .oe_async_reset = "none";
defparam \P_EN[33]~I .oe_power_up = "low";
defparam \P_EN[33]~I .oe_register_mode = "none";
defparam \P_EN[33]~I .oe_sync_reset = "none";
defparam \P_EN[33]~I .operation_mode = "output";
defparam \P_EN[33]~I .output_async_reset = "none";
defparam \P_EN[33]~I .output_power_up = "low";
defparam \P_EN[33]~I .output_register_mode = "none";
defparam \P_EN[33]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[32]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[32]));
// synopsys translate_off
defparam \P_EN[32]~I .input_async_reset = "none";
defparam \P_EN[32]~I .input_power_up = "low";
defparam \P_EN[32]~I .input_register_mode = "none";
defparam \P_EN[32]~I .input_sync_reset = "none";
defparam \P_EN[32]~I .oe_async_reset = "none";
defparam \P_EN[32]~I .oe_power_up = "low";
defparam \P_EN[32]~I .oe_register_mode = "none";
defparam \P_EN[32]~I .oe_sync_reset = "none";
defparam \P_EN[32]~I .operation_mode = "output";
defparam \P_EN[32]~I .output_async_reset = "none";
defparam \P_EN[32]~I .output_power_up = "low";
defparam \P_EN[32]~I .output_register_mode = "none";
defparam \P_EN[32]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[31]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[31]));
// synopsys translate_off
defparam \P_EN[31]~I .input_async_reset = "none";
defparam \P_EN[31]~I .input_power_up = "low";
defparam \P_EN[31]~I .input_register_mode = "none";
defparam \P_EN[31]~I .input_sync_reset = "none";
defparam \P_EN[31]~I .oe_async_reset = "none";
defparam \P_EN[31]~I .oe_power_up = "low";
defparam \P_EN[31]~I .oe_register_mode = "none";
defparam \P_EN[31]~I .oe_sync_reset = "none";
defparam \P_EN[31]~I .operation_mode = "output";
defparam \P_EN[31]~I .output_async_reset = "none";
defparam \P_EN[31]~I .output_power_up = "low";
defparam \P_EN[31]~I .output_register_mode = "none";
defparam \P_EN[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[30]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[30]));
// synopsys translate_off
defparam \P_EN[30]~I .input_async_reset = "none";
defparam \P_EN[30]~I .input_power_up = "low";
defparam \P_EN[30]~I .input_register_mode = "none";
defparam \P_EN[30]~I .input_sync_reset = "none";
defparam \P_EN[30]~I .oe_async_reset = "none";
defparam \P_EN[30]~I .oe_power_up = "low";
defparam \P_EN[30]~I .oe_register_mode = "none";
defparam \P_EN[30]~I .oe_sync_reset = "none";
defparam \P_EN[30]~I .operation_mode = "output";
defparam \P_EN[30]~I .output_async_reset = "none";
defparam \P_EN[30]~I .output_power_up = "low";
defparam \P_EN[30]~I .output_register_mode = "none";
defparam \P_EN[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[29]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[29]));
// synopsys translate_off
defparam \P_EN[29]~I .input_async_reset = "none";
defparam \P_EN[29]~I .input_power_up = "low";
defparam \P_EN[29]~I .input_register_mode = "none";
defparam \P_EN[29]~I .input_sync_reset = "none";
defparam \P_EN[29]~I .oe_async_reset = "none";
defparam \P_EN[29]~I .oe_power_up = "low";
defparam \P_EN[29]~I .oe_register_mode = "none";
defparam \P_EN[29]~I .oe_sync_reset = "none";
defparam \P_EN[29]~I .operation_mode = "output";
defparam \P_EN[29]~I .output_async_reset = "none";
defparam \P_EN[29]~I .output_power_up = "low";
defparam \P_EN[29]~I .output_register_mode = "none";
defparam \P_EN[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[28]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[28]));
// synopsys translate_off
defparam \P_EN[28]~I .input_async_reset = "none";
defparam \P_EN[28]~I .input_power_up = "low";
defparam \P_EN[28]~I .input_register_mode = "none";
defparam \P_EN[28]~I .input_sync_reset = "none";
defparam \P_EN[28]~I .oe_async_reset = "none";
defparam \P_EN[28]~I .oe_power_up = "low";
defparam \P_EN[28]~I .oe_register_mode = "none";
defparam \P_EN[28]~I .oe_sync_reset = "none";
defparam \P_EN[28]~I .operation_mode = "output";
defparam \P_EN[28]~I .output_async_reset = "none";
defparam \P_EN[28]~I .output_power_up = "low";
defparam \P_EN[28]~I .output_register_mode = "none";
defparam \P_EN[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[27]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[27]));
// synopsys translate_off
defparam \P_EN[27]~I .input_async_reset = "none";
defparam \P_EN[27]~I .input_power_up = "low";
defparam \P_EN[27]~I .input_register_mode = "none";
defparam \P_EN[27]~I .input_sync_reset = "none";
defparam \P_EN[27]~I .oe_async_reset = "none";
defparam \P_EN[27]~I .oe_power_up = "low";
defparam \P_EN[27]~I .oe_register_mode = "none";
defparam \P_EN[27]~I .oe_sync_reset = "none";
defparam \P_EN[27]~I .operation_mode = "output";
defparam \P_EN[27]~I .output_async_reset = "none";
defparam \P_EN[27]~I .output_power_up = "low";
defparam \P_EN[27]~I .output_register_mode = "none";
defparam \P_EN[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[26]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[26]));
// synopsys translate_off
defparam \P_EN[26]~I .input_async_reset = "none";
defparam \P_EN[26]~I .input_power_up = "low";
defparam \P_EN[26]~I .input_register_mode = "none";
defparam \P_EN[26]~I .input_sync_reset = "none";
defparam \P_EN[26]~I .oe_async_reset = "none";
defparam \P_EN[26]~I .oe_power_up = "low";
defparam \P_EN[26]~I .oe_register_mode = "none";
defparam \P_EN[26]~I .oe_sync_reset = "none";
defparam \P_EN[26]~I .operation_mode = "output";
defparam \P_EN[26]~I .output_async_reset = "none";
defparam \P_EN[26]~I .output_power_up = "low";
defparam \P_EN[26]~I .output_register_mode = "none";
defparam \P_EN[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[25]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[25]));
// synopsys translate_off
defparam \P_EN[25]~I .input_async_reset = "none";
defparam \P_EN[25]~I .input_power_up = "low";
defparam \P_EN[25]~I .input_register_mode = "none";
defparam \P_EN[25]~I .input_sync_reset = "none";
defparam \P_EN[25]~I .oe_async_reset = "none";
defparam \P_EN[25]~I .oe_power_up = "low";
defparam \P_EN[25]~I .oe_register_mode = "none";
defparam \P_EN[25]~I .oe_sync_reset = "none";
defparam \P_EN[25]~I .operation_mode = "output";
defparam \P_EN[25]~I .output_async_reset = "none";
defparam \P_EN[25]~I .output_power_up = "low";
defparam \P_EN[25]~I .output_register_mode = "none";
defparam \P_EN[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[24]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[24]));
// synopsys translate_off
defparam \P_EN[24]~I .input_async_reset = "none";
defparam \P_EN[24]~I .input_power_up = "low";
defparam \P_EN[24]~I .input_register_mode = "none";
defparam \P_EN[24]~I .input_sync_reset = "none";
defparam \P_EN[24]~I .oe_async_reset = "none";
defparam \P_EN[24]~I .oe_power_up = "low";
defparam \P_EN[24]~I .oe_register_mode = "none";
defparam \P_EN[24]~I .oe_sync_reset = "none";
defparam \P_EN[24]~I .operation_mode = "output";
defparam \P_EN[24]~I .output_async_reset = "none";
defparam \P_EN[24]~I .output_power_up = "low";
defparam \P_EN[24]~I .output_register_mode = "none";
defparam \P_EN[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[23]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[23]));
// synopsys translate_off
defparam \P_EN[23]~I .input_async_reset = "none";
defparam \P_EN[23]~I .input_power_up = "low";
defparam \P_EN[23]~I .input_register_mode = "none";
defparam \P_EN[23]~I .input_sync_reset = "none";
defparam \P_EN[23]~I .oe_async_reset = "none";
defparam \P_EN[23]~I .oe_power_up = "low";
defparam \P_EN[23]~I .oe_register_mode = "none";
defparam \P_EN[23]~I .oe_sync_reset = "none";
defparam \P_EN[23]~I .operation_mode = "output";
defparam \P_EN[23]~I .output_async_reset = "none";
defparam \P_EN[23]~I .output_power_up = "low";
defparam \P_EN[23]~I .output_register_mode = "none";
defparam \P_EN[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[22]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[22]));
// synopsys translate_off
defparam \P_EN[22]~I .input_async_reset = "none";
defparam \P_EN[22]~I .input_power_up = "low";
defparam \P_EN[22]~I .input_register_mode = "none";
defparam \P_EN[22]~I .input_sync_reset = "none";
defparam \P_EN[22]~I .oe_async_reset = "none";
defparam \P_EN[22]~I .oe_power_up = "low";
defparam \P_EN[22]~I .oe_register_mode = "none";
defparam \P_EN[22]~I .oe_sync_reset = "none";
defparam \P_EN[22]~I .operation_mode = "output";
defparam \P_EN[22]~I .output_async_reset = "none";
defparam \P_EN[22]~I .output_power_up = "low";
defparam \P_EN[22]~I .output_register_mode = "none";
defparam \P_EN[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[21]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[21]));
// synopsys translate_off
defparam \P_EN[21]~I .input_async_reset = "none";
defparam \P_EN[21]~I .input_power_up = "low";
defparam \P_EN[21]~I .input_register_mode = "none";
defparam \P_EN[21]~I .input_sync_reset = "none";
defparam \P_EN[21]~I .oe_async_reset = "none";
defparam \P_EN[21]~I .oe_power_up = "low";
defparam \P_EN[21]~I .oe_register_mode = "none";
defparam \P_EN[21]~I .oe_sync_reset = "none";
defparam \P_EN[21]~I .operation_mode = "output";
defparam \P_EN[21]~I .output_async_reset = "none";
defparam \P_EN[21]~I .output_power_up = "low";
defparam \P_EN[21]~I .output_register_mode = "none";
defparam \P_EN[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[20]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[20]));
// synopsys translate_off
defparam \P_EN[20]~I .input_async_reset = "none";
defparam \P_EN[20]~I .input_power_up = "low";
defparam \P_EN[20]~I .input_register_mode = "none";
defparam \P_EN[20]~I .input_sync_reset = "none";
defparam \P_EN[20]~I .oe_async_reset = "none";
defparam \P_EN[20]~I .oe_power_up = "low";
defparam \P_EN[20]~I .oe_register_mode = "none";
defparam \P_EN[20]~I .oe_sync_reset = "none";
defparam \P_EN[20]~I .operation_mode = "output";
defparam \P_EN[20]~I .output_async_reset = "none";
defparam \P_EN[20]~I .output_power_up = "low";
defparam \P_EN[20]~I .output_register_mode = "none";
defparam \P_EN[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[19]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[19]));
// synopsys translate_off
defparam \P_EN[19]~I .input_async_reset = "none";
defparam \P_EN[19]~I .input_power_up = "low";
defparam \P_EN[19]~I .input_register_mode = "none";
defparam \P_EN[19]~I .input_sync_reset = "none";
defparam \P_EN[19]~I .oe_async_reset = "none";
defparam \P_EN[19]~I .oe_power_up = "low";
defparam \P_EN[19]~I .oe_register_mode = "none";
defparam \P_EN[19]~I .oe_sync_reset = "none";
defparam \P_EN[19]~I .operation_mode = "output";
defparam \P_EN[19]~I .output_async_reset = "none";
defparam \P_EN[19]~I .output_power_up = "low";
defparam \P_EN[19]~I .output_register_mode = "none";
defparam \P_EN[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[18]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[18]));
// synopsys translate_off
defparam \P_EN[18]~I .input_async_reset = "none";
defparam \P_EN[18]~I .input_power_up = "low";
defparam \P_EN[18]~I .input_register_mode = "none";
defparam \P_EN[18]~I .input_sync_reset = "none";
defparam \P_EN[18]~I .oe_async_reset = "none";
defparam \P_EN[18]~I .oe_power_up = "low";
defparam \P_EN[18]~I .oe_register_mode = "none";
defparam \P_EN[18]~I .oe_sync_reset = "none";
defparam \P_EN[18]~I .operation_mode = "output";
defparam \P_EN[18]~I .output_async_reset = "none";
defparam \P_EN[18]~I .output_power_up = "low";
defparam \P_EN[18]~I .output_register_mode = "none";
defparam \P_EN[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[17]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[17]));
// synopsys translate_off
defparam \P_EN[17]~I .input_async_reset = "none";
defparam \P_EN[17]~I .input_power_up = "low";
defparam \P_EN[17]~I .input_register_mode = "none";
defparam \P_EN[17]~I .input_sync_reset = "none";
defparam \P_EN[17]~I .oe_async_reset = "none";
defparam \P_EN[17]~I .oe_power_up = "low";
defparam \P_EN[17]~I .oe_register_mode = "none";
defparam \P_EN[17]~I .oe_sync_reset = "none";
defparam \P_EN[17]~I .operation_mode = "output";
defparam \P_EN[17]~I .output_async_reset = "none";
defparam \P_EN[17]~I .output_power_up = "low";
defparam \P_EN[17]~I .output_register_mode = "none";
defparam \P_EN[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[16]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[16]));
// synopsys translate_off
defparam \P_EN[16]~I .input_async_reset = "none";
defparam \P_EN[16]~I .input_power_up = "low";
defparam \P_EN[16]~I .input_register_mode = "none";
defparam \P_EN[16]~I .input_sync_reset = "none";
defparam \P_EN[16]~I .oe_async_reset = "none";
defparam \P_EN[16]~I .oe_power_up = "low";
defparam \P_EN[16]~I .oe_register_mode = "none";
defparam \P_EN[16]~I .oe_sync_reset = "none";
defparam \P_EN[16]~I .operation_mode = "output";
defparam \P_EN[16]~I .output_async_reset = "none";
defparam \P_EN[16]~I .output_power_up = "low";
defparam \P_EN[16]~I .output_register_mode = "none";
defparam \P_EN[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[15]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[15]));
// synopsys translate_off
defparam \P_EN[15]~I .input_async_reset = "none";
defparam \P_EN[15]~I .input_power_up = "low";
defparam \P_EN[15]~I .input_register_mode = "none";
defparam \P_EN[15]~I .input_sync_reset = "none";
defparam \P_EN[15]~I .oe_async_reset = "none";
defparam \P_EN[15]~I .oe_power_up = "low";
defparam \P_EN[15]~I .oe_register_mode = "none";
defparam \P_EN[15]~I .oe_sync_reset = "none";
defparam \P_EN[15]~I .operation_mode = "output";
defparam \P_EN[15]~I .output_async_reset = "none";
defparam \P_EN[15]~I .output_power_up = "low";
defparam \P_EN[15]~I .output_register_mode = "none";
defparam \P_EN[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[14]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[14]));
// synopsys translate_off
defparam \P_EN[14]~I .input_async_reset = "none";
defparam \P_EN[14]~I .input_power_up = "low";
defparam \P_EN[14]~I .input_register_mode = "none";
defparam \P_EN[14]~I .input_sync_reset = "none";
defparam \P_EN[14]~I .oe_async_reset = "none";
defparam \P_EN[14]~I .oe_power_up = "low";
defparam \P_EN[14]~I .oe_register_mode = "none";
defparam \P_EN[14]~I .oe_sync_reset = "none";
defparam \P_EN[14]~I .operation_mode = "output";
defparam \P_EN[14]~I .output_async_reset = "none";
defparam \P_EN[14]~I .output_power_up = "low";
defparam \P_EN[14]~I .output_register_mode = "none";
defparam \P_EN[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[13]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[13]));
// synopsys translate_off
defparam \P_EN[13]~I .input_async_reset = "none";
defparam \P_EN[13]~I .input_power_up = "low";
defparam \P_EN[13]~I .input_register_mode = "none";
defparam \P_EN[13]~I .input_sync_reset = "none";
defparam \P_EN[13]~I .oe_async_reset = "none";
defparam \P_EN[13]~I .oe_power_up = "low";
defparam \P_EN[13]~I .oe_register_mode = "none";
defparam \P_EN[13]~I .oe_sync_reset = "none";
defparam \P_EN[13]~I .operation_mode = "output";
defparam \P_EN[13]~I .output_async_reset = "none";
defparam \P_EN[13]~I .output_power_up = "low";
defparam \P_EN[13]~I .output_register_mode = "none";
defparam \P_EN[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[12]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[12]));
// synopsys translate_off
defparam \P_EN[12]~I .input_async_reset = "none";
defparam \P_EN[12]~I .input_power_up = "low";
defparam \P_EN[12]~I .input_register_mode = "none";
defparam \P_EN[12]~I .input_sync_reset = "none";
defparam \P_EN[12]~I .oe_async_reset = "none";
defparam \P_EN[12]~I .oe_power_up = "low";
defparam \P_EN[12]~I .oe_register_mode = "none";
defparam \P_EN[12]~I .oe_sync_reset = "none";
defparam \P_EN[12]~I .operation_mode = "output";
defparam \P_EN[12]~I .output_async_reset = "none";
defparam \P_EN[12]~I .output_power_up = "low";
defparam \P_EN[12]~I .output_register_mode = "none";
defparam \P_EN[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[11]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[11]));
// synopsys translate_off
defparam \P_EN[11]~I .input_async_reset = "none";
defparam \P_EN[11]~I .input_power_up = "low";
defparam \P_EN[11]~I .input_register_mode = "none";
defparam \P_EN[11]~I .input_sync_reset = "none";
defparam \P_EN[11]~I .oe_async_reset = "none";
defparam \P_EN[11]~I .oe_power_up = "low";
defparam \P_EN[11]~I .oe_register_mode = "none";
defparam \P_EN[11]~I .oe_sync_reset = "none";
defparam \P_EN[11]~I .operation_mode = "output";
defparam \P_EN[11]~I .output_async_reset = "none";
defparam \P_EN[11]~I .output_power_up = "low";
defparam \P_EN[11]~I .output_register_mode = "none";
defparam \P_EN[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[10]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[10]));
// synopsys translate_off
defparam \P_EN[10]~I .input_async_reset = "none";
defparam \P_EN[10]~I .input_power_up = "low";
defparam \P_EN[10]~I .input_register_mode = "none";
defparam \P_EN[10]~I .input_sync_reset = "none";
defparam \P_EN[10]~I .oe_async_reset = "none";
defparam \P_EN[10]~I .oe_power_up = "low";
defparam \P_EN[10]~I .oe_register_mode = "none";
defparam \P_EN[10]~I .oe_sync_reset = "none";
defparam \P_EN[10]~I .operation_mode = "output";
defparam \P_EN[10]~I .output_async_reset = "none";
defparam \P_EN[10]~I .output_power_up = "low";
defparam \P_EN[10]~I .output_register_mode = "none";
defparam \P_EN[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[9]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[9]));
// synopsys translate_off
defparam \P_EN[9]~I .input_async_reset = "none";
defparam \P_EN[9]~I .input_power_up = "low";
defparam \P_EN[9]~I .input_register_mode = "none";
defparam \P_EN[9]~I .input_sync_reset = "none";
defparam \P_EN[9]~I .oe_async_reset = "none";
defparam \P_EN[9]~I .oe_power_up = "low";
defparam \P_EN[9]~I .oe_register_mode = "none";
defparam \P_EN[9]~I .oe_sync_reset = "none";
defparam \P_EN[9]~I .operation_mode = "output";
defparam \P_EN[9]~I .output_async_reset = "none";
defparam \P_EN[9]~I .output_power_up = "low";
defparam \P_EN[9]~I .output_register_mode = "none";
defparam \P_EN[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[8]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[8]));
// synopsys translate_off
defparam \P_EN[8]~I .input_async_reset = "none";
defparam \P_EN[8]~I .input_power_up = "low";
defparam \P_EN[8]~I .input_register_mode = "none";
defparam \P_EN[8]~I .input_sync_reset = "none";
defparam \P_EN[8]~I .oe_async_reset = "none";
defparam \P_EN[8]~I .oe_power_up = "low";
defparam \P_EN[8]~I .oe_register_mode = "none";
defparam \P_EN[8]~I .oe_sync_reset = "none";
defparam \P_EN[8]~I .operation_mode = "output";
defparam \P_EN[8]~I .output_async_reset = "none";
defparam \P_EN[8]~I .output_power_up = "low";
defparam \P_EN[8]~I .output_register_mode = "none";
defparam \P_EN[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[7]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[7]));
// synopsys translate_off
defparam \P_EN[7]~I .input_async_reset = "none";
defparam \P_EN[7]~I .input_power_up = "low";
defparam \P_EN[7]~I .input_register_mode = "none";
defparam \P_EN[7]~I .input_sync_reset = "none";
defparam \P_EN[7]~I .oe_async_reset = "none";
defparam \P_EN[7]~I .oe_power_up = "low";
defparam \P_EN[7]~I .oe_register_mode = "none";
defparam \P_EN[7]~I .oe_sync_reset = "none";
defparam \P_EN[7]~I .operation_mode = "output";
defparam \P_EN[7]~I .output_async_reset = "none";
defparam \P_EN[7]~I .output_power_up = "low";
defparam \P_EN[7]~I .output_register_mode = "none";
defparam \P_EN[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[6]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[6]));
// synopsys translate_off
defparam \P_EN[6]~I .input_async_reset = "none";
defparam \P_EN[6]~I .input_power_up = "low";
defparam \P_EN[6]~I .input_register_mode = "none";
defparam \P_EN[6]~I .input_sync_reset = "none";
defparam \P_EN[6]~I .oe_async_reset = "none";
defparam \P_EN[6]~I .oe_power_up = "low";
defparam \P_EN[6]~I .oe_register_mode = "none";
defparam \P_EN[6]~I .oe_sync_reset = "none";
defparam \P_EN[6]~I .operation_mode = "output";
defparam \P_EN[6]~I .output_async_reset = "none";
defparam \P_EN[6]~I .output_power_up = "low";
defparam \P_EN[6]~I .output_register_mode = "none";
defparam \P_EN[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[5]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[5]));
// synopsys translate_off
defparam \P_EN[5]~I .input_async_reset = "none";
defparam \P_EN[5]~I .input_power_up = "low";
defparam \P_EN[5]~I .input_register_mode = "none";
defparam \P_EN[5]~I .input_sync_reset = "none";
defparam \P_EN[5]~I .oe_async_reset = "none";
defparam \P_EN[5]~I .oe_power_up = "low";
defparam \P_EN[5]~I .oe_register_mode = "none";
defparam \P_EN[5]~I .oe_sync_reset = "none";
defparam \P_EN[5]~I .operation_mode = "output";
defparam \P_EN[5]~I .output_async_reset = "none";
defparam \P_EN[5]~I .output_power_up = "low";
defparam \P_EN[5]~I .output_register_mode = "none";
defparam \P_EN[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[4]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[4]));
// synopsys translate_off
defparam \P_EN[4]~I .input_async_reset = "none";
defparam \P_EN[4]~I .input_power_up = "low";
defparam \P_EN[4]~I .input_register_mode = "none";
defparam \P_EN[4]~I .input_sync_reset = "none";
defparam \P_EN[4]~I .oe_async_reset = "none";
defparam \P_EN[4]~I .oe_power_up = "low";
defparam \P_EN[4]~I .oe_register_mode = "none";
defparam \P_EN[4]~I .oe_sync_reset = "none";
defparam \P_EN[4]~I .operation_mode = "output";
defparam \P_EN[4]~I .output_async_reset = "none";
defparam \P_EN[4]~I .output_power_up = "low";
defparam \P_EN[4]~I .output_register_mode = "none";
defparam \P_EN[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[3]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[3]));
// synopsys translate_off
defparam \P_EN[3]~I .input_async_reset = "none";
defparam \P_EN[3]~I .input_power_up = "low";
defparam \P_EN[3]~I .input_register_mode = "none";
defparam \P_EN[3]~I .input_sync_reset = "none";
defparam \P_EN[3]~I .oe_async_reset = "none";
defparam \P_EN[3]~I .oe_power_up = "low";
defparam \P_EN[3]~I .oe_register_mode = "none";
defparam \P_EN[3]~I .oe_sync_reset = "none";
defparam \P_EN[3]~I .operation_mode = "output";
defparam \P_EN[3]~I .output_async_reset = "none";
defparam \P_EN[3]~I .output_power_up = "low";
defparam \P_EN[3]~I .output_register_mode = "none";
defparam \P_EN[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[2]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[2]));
// synopsys translate_off
defparam \P_EN[2]~I .input_async_reset = "none";
defparam \P_EN[2]~I .input_power_up = "low";
defparam \P_EN[2]~I .input_register_mode = "none";
defparam \P_EN[2]~I .input_sync_reset = "none";
defparam \P_EN[2]~I .oe_async_reset = "none";
defparam \P_EN[2]~I .oe_power_up = "low";
defparam \P_EN[2]~I .oe_register_mode = "none";
defparam \P_EN[2]~I .oe_sync_reset = "none";
defparam \P_EN[2]~I .operation_mode = "output";
defparam \P_EN[2]~I .output_async_reset = "none";
defparam \P_EN[2]~I .output_power_up = "low";
defparam \P_EN[2]~I .output_register_mode = "none";
defparam \P_EN[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[1]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[1]));
// synopsys translate_off
defparam \P_EN[1]~I .input_async_reset = "none";
defparam \P_EN[1]~I .input_power_up = "low";
defparam \P_EN[1]~I .input_register_mode = "none";
defparam \P_EN[1]~I .input_sync_reset = "none";
defparam \P_EN[1]~I .oe_async_reset = "none";
defparam \P_EN[1]~I .oe_power_up = "low";
defparam \P_EN[1]~I .oe_register_mode = "none";
defparam \P_EN[1]~I .oe_sync_reset = "none";
defparam \P_EN[1]~I .operation_mode = "output";
defparam \P_EN[1]~I .output_async_reset = "none";
defparam \P_EN[1]~I .output_power_up = "low";
defparam \P_EN[1]~I .output_register_mode = "none";
defparam \P_EN[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \P_EN[0]~I (
	.datain(\inst1|lut1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(P_EN[0]));
// synopsys translate_off
defparam \P_EN[0]~I .input_async_reset = "none";
defparam \P_EN[0]~I .input_power_up = "low";
defparam \P_EN[0]~I .input_register_mode = "none";
defparam \P_EN[0]~I .input_sync_reset = "none";
defparam \P_EN[0]~I .oe_async_reset = "none";
defparam \P_EN[0]~I .oe_power_up = "low";
defparam \P_EN[0]~I .oe_register_mode = "none";
defparam \P_EN[0]~I .oe_sync_reset = "none";
defparam \P_EN[0]~I .operation_mode = "output";
defparam \P_EN[0]~I .output_async_reset = "none";
defparam \P_EN[0]~I .output_power_up = "low";
defparam \P_EN[0]~I .output_register_mode = "none";
defparam \P_EN[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[6]~I (
	.datain(\inst|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[6]));
// synopsys translate_off
defparam \segment[6]~I .input_async_reset = "none";
defparam \segment[6]~I .input_power_up = "low";
defparam \segment[6]~I .input_register_mode = "none";
defparam \segment[6]~I .input_sync_reset = "none";
defparam \segment[6]~I .oe_async_reset = "none";
defparam \segment[6]~I .oe_power_up = "low";
defparam \segment[6]~I .oe_register_mode = "none";
defparam \segment[6]~I .oe_sync_reset = "none";
defparam \segment[6]~I .operation_mode = "output";
defparam \segment[6]~I .output_async_reset = "none";
defparam \segment[6]~I .output_power_up = "low";
defparam \segment[6]~I .output_register_mode = "none";
defparam \segment[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[5]~I (
	.datain(\inst|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[5]));
// synopsys translate_off
defparam \segment[5]~I .input_async_reset = "none";
defparam \segment[5]~I .input_power_up = "low";
defparam \segment[5]~I .input_register_mode = "none";
defparam \segment[5]~I .input_sync_reset = "none";
defparam \segment[5]~I .oe_async_reset = "none";
defparam \segment[5]~I .oe_power_up = "low";
defparam \segment[5]~I .oe_register_mode = "none";
defparam \segment[5]~I .oe_sync_reset = "none";
defparam \segment[5]~I .operation_mode = "output";
defparam \segment[5]~I .output_async_reset = "none";
defparam \segment[5]~I .output_power_up = "low";
defparam \segment[5]~I .output_register_mode = "none";
defparam \segment[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[4]~I (
	.datain(\inst|Mux2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[4]));
// synopsys translate_off
defparam \segment[4]~I .input_async_reset = "none";
defparam \segment[4]~I .input_power_up = "low";
defparam \segment[4]~I .input_register_mode = "none";
defparam \segment[4]~I .input_sync_reset = "none";
defparam \segment[4]~I .oe_async_reset = "none";
defparam \segment[4]~I .oe_power_up = "low";
defparam \segment[4]~I .oe_register_mode = "none";
defparam \segment[4]~I .oe_sync_reset = "none";
defparam \segment[4]~I .operation_mode = "output";
defparam \segment[4]~I .output_async_reset = "none";
defparam \segment[4]~I .output_power_up = "low";
defparam \segment[4]~I .output_register_mode = "none";
defparam \segment[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[3]~I (
	.datain(\inst|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[3]));
// synopsys translate_off
defparam \segment[3]~I .input_async_reset = "none";
defparam \segment[3]~I .input_power_up = "low";
defparam \segment[3]~I .input_register_mode = "none";
defparam \segment[3]~I .input_sync_reset = "none";
defparam \segment[3]~I .oe_async_reset = "none";
defparam \segment[3]~I .oe_power_up = "low";
defparam \segment[3]~I .oe_register_mode = "none";
defparam \segment[3]~I .oe_sync_reset = "none";
defparam \segment[3]~I .operation_mode = "output";
defparam \segment[3]~I .output_async_reset = "none";
defparam \segment[3]~I .output_power_up = "low";
defparam \segment[3]~I .output_register_mode = "none";
defparam \segment[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[2]~I (
	.datain(\inst|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[2]));
// synopsys translate_off
defparam \segment[2]~I .input_async_reset = "none";
defparam \segment[2]~I .input_power_up = "low";
defparam \segment[2]~I .input_register_mode = "none";
defparam \segment[2]~I .input_sync_reset = "none";
defparam \segment[2]~I .oe_async_reset = "none";
defparam \segment[2]~I .oe_power_up = "low";
defparam \segment[2]~I .oe_register_mode = "none";
defparam \segment[2]~I .oe_sync_reset = "none";
defparam \segment[2]~I .operation_mode = "output";
defparam \segment[2]~I .output_async_reset = "none";
defparam \segment[2]~I .output_power_up = "low";
defparam \segment[2]~I .output_register_mode = "none";
defparam \segment[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[1]~I (
	.datain(\inst|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[1]));
// synopsys translate_off
defparam \segment[1]~I .input_async_reset = "none";
defparam \segment[1]~I .input_power_up = "low";
defparam \segment[1]~I .input_register_mode = "none";
defparam \segment[1]~I .input_sync_reset = "none";
defparam \segment[1]~I .oe_async_reset = "none";
defparam \segment[1]~I .oe_power_up = "low";
defparam \segment[1]~I .oe_register_mode = "none";
defparam \segment[1]~I .oe_sync_reset = "none";
defparam \segment[1]~I .operation_mode = "output";
defparam \segment[1]~I .output_async_reset = "none";
defparam \segment[1]~I .output_power_up = "low";
defparam \segment[1]~I .output_register_mode = "none";
defparam \segment[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \segment[0]~I (
	.datain(\inst|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(segment[0]));
// synopsys translate_off
defparam \segment[0]~I .input_async_reset = "none";
defparam \segment[0]~I .input_power_up = "low";
defparam \segment[0]~I .input_register_mode = "none";
defparam \segment[0]~I .input_sync_reset = "none";
defparam \segment[0]~I .oe_async_reset = "none";
defparam \segment[0]~I .oe_power_up = "low";
defparam \segment[0]~I .oe_register_mode = "none";
defparam \segment[0]~I .oe_sync_reset = "none";
defparam \segment[0]~I .operation_mode = "output";
defparam \segment[0]~I .output_async_reset = "none";
defparam \segment[0]~I .output_power_up = "low";
defparam \segment[0]~I .output_register_mode = "none";
defparam \segment[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
