{"design__instance__count": 635, "design__instance__area": 5217.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 7.98020264483057e-05, "power__switching__total": 3.3723645174177364e-05, "power__leakage__total": 5.267969616085111e-09, "power__total": 0.00011353094305377454, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.6069941387994204, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.3043682059206196, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.23609237455506424, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.2443973981256549, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.236092, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.244397, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.845761706830281, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.5406781841946646, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6643773497177091, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.11060797035793259, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.664377, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.110608, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.9218152058148155, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.615385426701464, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.08974689301302213, "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.6010789813792279, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.089747, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.601079, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 133, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.9135952253303163, "clock__skew__worst_setup": -2.5590799093036583, "timing__hold__ws": 0.07628488334719817, "timing__setup__ws": 0.08819545343674542, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.076285, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 0.088195, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 108.465 119.185", "design__core__bbox": "5.52 10.88 102.58 106.08", "design__io": 19, "design__die__area": 12927.4, "design__core__area": 9240.11, "design__instance__count__stdcell": 635, "design__instance__area__stdcell": 5217.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.564658, "design__instance__utilization__stdcell": 0.564658, "design__instance__count__class:buffer": 9, "design__instance__count__class:inverter": 32, "design__instance__count__class:sequential_cell": 136, "design__instance__count__class:multi_input_combinational_cell": 152, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 627, "design__instance__count__class:tap_cell": 129, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 17, "design__io__hpwl": 758010, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 2.72, "design__instance__displacement__mean": 0.003, "design__instance__displacement__max": 2.72, "route__wirelength__estimated": 5154.64, "design__violations": 0, "design__instance__count__class:clock_buffer": 1, "design__instance__count__class:timing_repair_buffer": 32, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 144, "route__net": 375, "route__net__special": 2, "route__drc_errors__iter:1": 109, "route__wirelength__iter:1": 6079, "route__drc_errors__iter:2": 9, "route__wirelength__iter:2": 5983, "route__drc_errors__iter:3": 7, "route__wirelength__iter:3": 5998, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 6006, "route__drc_errors": 0, "route__wirelength": 6006, "route__vias": 2500, "route__vias__singlecut": 2500, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 619.085, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.5953315786628006, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.2927265179774534, "timing__hold__ws__corner:min_tt_025C_1v80": 0.23917268842400397, "timing__setup__ws__corner:min_tt_025C_1v80": 1.2579994069188434, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.239173, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.257999, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.824688785048493, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.5196310195877762, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6719250346306327, "timing__setup__ws__corner:min_ss_100C_1v60": 0.1335234183234988, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.671925, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.133523, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.9135952253303163, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.6072487129461668, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.09339805582179321, "timing__setup__ws__corner:min_ff_n40C_1v95": 1.609156853312556, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.093398, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.609157, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.6180885977982722, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.3154373518337943, "timing__hold__ws__corner:max_tt_025C_1v80": 0.22329003167355357, "timing__setup__ws__corner:max_tt_025C_1v80": 1.231343062366003, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.22329, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.231343, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.864163876028497, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.5590799093036583, "timing__hold__ws__corner:max_ss_100C_1v60": 0.6473405328337921, "timing__setup__ws__corner:max_ss_100C_1v60": 0.08819545343674542, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.647341, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.088195, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.9301773503616385, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.6236949466754315, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.07628488334719817, "timing__setup__ws__corner:max_ff_n40C_1v95": 1.5934437553783367, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.076285, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.593444, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.79998, "design_powergrid__drop__average__net:vccd1__corner:nom_ff_n40C_1v95": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_ff_n40C_1v95": 2.23407e-05, "design_powergrid__voltage__worst__net:vssd1__corner:nom_ff_n40C_1v95": 2.64311e-05, "design_powergrid__drop__average__net:vssd1__corner:nom_ff_n40C_1v95": 3.18237e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_ff_n40C_1v95": 2.64311e-05, "design_powergrid__voltage__worst": 2.64311e-05, "design_powergrid__voltage__worst__net:vccd1": 1.79998, "design_powergrid__drop__worst": 2.64311e-05, "design_powergrid__drop__worst__net:vccd1": 2.23407e-05, "design_powergrid__voltage__worst__net:vssd1": 2.64311e-05, "design_powergrid__drop__worst__net:vssd1": 2.64311e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.83e-06, "ir__drop__worst": 2.23e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}