// Seed: 4048529977
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    output uwire id_7,
    output tri0 id_8,
    output wand id_9
);
  assign #(1) id_9 = (1);
endmodule
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    output tri1 module_1,
    input tri id_12,
    output wor id_13,
    input tri id_14
    , id_17,
    input supply1 id_15
);
  assign id_17 = 1;
  module_0(
      id_6, id_9, id_2, id_5, id_1, id_3, id_5, id_13, id_13, id_13
  );
endmodule
