===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.0944 seconds

  ----Wall Time----  ----Name----
    3.3489 ( 13.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    2.8011 ( 11.2%)    Parse modules
    0.5163 (  2.1%)    Verify circuit
   18.9178 ( 75.4%)  'firrtl.circuit' Pipeline
    0.4966 (  2.0%)    LowerFIRRTLAnnotations
    1.6805 (  6.7%)    'firrtl.module' Pipeline
    0.5364 (  2.1%)      DropName
    1.1441 (  4.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0570 (  0.2%)    'firrtl.module' Pipeline
    0.0570 (  0.2%)      LowerCHIRRTLPass
    0.0961 (  0.4%)    InferWidths
    0.4669 (  1.9%)    MemToRegOfVec
    0.6482 (  2.6%)    InferResets
    0.0484 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0715 (  0.3%)    WireDFT
    0.4066 (  1.6%)    'firrtl.module' Pipeline
    0.4066 (  1.6%)      FlattenMemory
    0.5896 (  2.3%)    LowerFIRRTLTypes
    0.6254 (  2.5%)    'firrtl.module' Pipeline
    0.5985 (  2.4%)      ExpandWhens
    0.0269 (  0.1%)      SFCCompat
    0.5786 (  2.3%)    Inliner
    0.6284 (  2.5%)    'firrtl.module' Pipeline
    0.6284 (  2.5%)      RandomizeRegisterInit
    0.3231 (  1.3%)    CheckCombCycles
    0.0486 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.2946 ( 21.1%)    'firrtl.module' Pipeline
    4.9972 ( 19.9%)      Canonicalizer
    0.2974 (  1.2%)      InferReadWrite
    0.1138 (  0.5%)    PrefixModules
    0.0501 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9592 (  3.8%)    IMConstProp
    0.0447 (  0.2%)    AddSeqMemPorts
    0.0447 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3064 (  1.2%)    CreateSiFiveMetadata
    0.0220 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0286 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4137 (  1.6%)    SymbolDCE
    0.0468 (  0.2%)    BlackBoxReader
    0.0468 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.7229 ( 14.8%)    'firrtl.module' Pipeline
    0.2525 (  1.0%)      DropName
    3.4703 ( 13.8%)      Canonicalizer
    0.4403 (  1.8%)    IMDeadCodeElim
    0.0473 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0241 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1234 (  0.5%)    LowerXMR
    0.0184 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4186 (  1.7%)  LowerFIRRTLToHW
    0.0094 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.6547 (  2.6%)  'hw.module' Pipeline
    0.1003 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1614 (  0.6%)    Canonicalizer
    0.0798 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3133 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.5574 (  2.2%)  'hw.module' Pipeline
    0.1648 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2052 (  0.8%)    Canonicalizer
    0.0872 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1002 (  0.4%)    HWCleanup
    0.1402 (  0.6%)  'hw.module' Pipeline
    0.0157 (  0.1%)    HWLegalizeModules
    0.1245 (  0.5%)    PrettifyVerilog
    0.1115 (  0.4%)  StripDebugInfoWithPred
    0.8967 (  3.6%)  ExportVerilog
    0.2493 (  1.0%)  'builtin.module' Pipeline
    0.2312 (  0.9%)    'hw.module' Pipeline
    0.2312 (  0.9%)      PrepareForEmission
   -0.2467 ( -1.0%)  Rest
   25.0944 (100.0%)  Total

{
  totalTime: 25.119,
  maxMemory: 604459008
}
