INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/UARTReciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTReciever
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/UARTRecieverTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTRecieverTestBench
