

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17'
================================================================
* Date:           Fri Nov 18 15:03:37 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.861 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  41.020 us|  41.020 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_16_VITIS_LOOP_244_17  |     4100|     4100|         6|          1|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      95|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     253|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     253|     281|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U96  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U97  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  18|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln243_1_fu_205_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln243_fu_179_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln244_fu_257_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln243_fu_173_p2               |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln244_fu_191_p2               |      icmp|   0|  0|  11|           7|           8|
    |select_ln250_1_fu_211_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln250_fu_197_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  95|          54|          39|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_80                                 |   9|          2|    7|         14|
    |indvar_flatten27_fu_84                  |   9|          2|   13|         26|
    |j_fu_76                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_80                           |   7|   0|    7|          0|
    |indvar_flatten27_fu_84            |  13|   0|   13|          0|
    |j_fu_76                           |   7|   0|    7|          0|
    |reg_file_2_0_addr_reg_323         |  11|   0|   11|          0|
    |reg_file_2_1_addr_reg_329         |  11|   0|   11|          0|
    |trunc_ln250_1_reg_335             |   1|   0|    1|          0|
    |reg_file_2_0_addr_reg_323         |  64|  32|   11|          0|
    |reg_file_2_1_addr_reg_329         |  64|  32|   11|          0|
    |trunc_ln250_1_reg_335             |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 253|  96|   84|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_288_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_288_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_288_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_288_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                                          reg_file_2_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten27"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i13 %indvar_flatten27" [correlation-max-sharing/src/correlation.cpp:243]   --->   Operation 20 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%icmp_ln243 = icmp_eq  i13 %indvar_flatten27_load, i13 4096" [correlation-max-sharing/src/correlation.cpp:243]   --->   Operation 21 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.82ns)   --->   "%add_ln243 = add i13 %indvar_flatten27_load, i13 1" [correlation-max-sharing/src/correlation.cpp:243]   --->   Operation 22 'add' 'add_ln243' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %fpga_resource_limit_hint.for.inc194.13_begin, void %for.inc210.preheader.exitStub" [correlation-max-sharing/src/correlation.cpp:243]   --->   Operation 23 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [correlation-max-sharing/src/correlation.cpp:243]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.81ns)   --->   "%icmp_ln244 = icmp_eq  i7 %j_load, i7 64" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 26 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln250 = select i1 %icmp_ln244, i7 0, i7 %j_load" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 27 'select' 'select_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln243_1 = add i7 %i_load, i7 1" [correlation-max-sharing/src/correlation.cpp:243]   --->   Operation 28 'add' 'add_ln243_1' <Predicate = (!icmp_ln243)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln250_1 = select i1 %icmp_ln244, i7 %add_ln243_1, i7 %i_load" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 29 'select' 'select_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 30 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 31 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 32 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln250, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 34 'zext' 'zext_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i7 %select_ln250_1" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 35 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln250, i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 36 'bitconcatenate' 'add_ln4' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i11 %add_ln4" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 37 'zext' 'zext_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln250_1" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 38 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln250_1" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 39 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln250_1 = trunc i7 %select_ln250" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 40 'trunc' 'trunc_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 41 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 42 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln250" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 43 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln250" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 44 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 45 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 46 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %trunc_ln250_1, void %arrayidx184919.case.0, void %arrayidx184919.case.1" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 47 'br' 'br_ln252' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:253]   --->   Operation 48 'specresourcelimit' 'specresourcelimit_ln253' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin8" [correlation-max-sharing/src/correlation.cpp:253]   --->   Operation 49 'specregionend' 'rend52' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:253]   --->   Operation 50 'specresourcelimit' 'specresourcelimit_ln253' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7" [correlation-max-sharing/src/correlation.cpp:253]   --->   Operation 51 'specregionend' 'rend50' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:253]   --->   Operation 52 'specresourcelimit' 'specresourcelimit_ln253' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin" [correlation-max-sharing/src/correlation.cpp:253]   --->   Operation 53 'specregionend' 'rend48' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln244 = add i7 %select_ln250, i7 1" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 54 'add' 'add_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln244 = store i13 %add_ln243, i13 %indvar_flatten27" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 55 'store' 'store_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln244 = store i7 %select_ln250_1, i7 %i" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 56 'store' 'store_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln244 = store i7 %add_ln244, i7 %j" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 57 'store' 'store_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln244 = br void %for.inc194" [correlation-max-sharing/src/correlation.cpp:244]   --->   Operation 58 'br' 'br_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 59 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 60 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln250_1" [correlation-max-sharing/src/correlation.cpp:250]   --->   Operation 61 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 62 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 63 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln250_1" [correlation-max-sharing/src/correlation.cpp:251]   --->   Operation 64 'mux' 'val2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [5/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 65 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 66 [4/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 66 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 67 [3/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 67 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.19>
ST_5 : Operation 68 [2/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 68 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_243_16_VITIS_LOOP_244_17_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [correlation-max-sharing/src/correlation.cpp:249]   --->   Operation 71 'specpipeline' 'specpipeline_ln249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 72 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 73 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln252 = store i16 %div2, i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 74 'store' 'store_ln252' <Predicate = (!trunc_ln250_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln252 = br void %fpga_resource_limit_hint.for.inc194.15_end" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 75 'br' 'br_ln252' <Predicate = (!trunc_ln250_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln252 = store i16 %div2, i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 76 'store' 'store_ln252' <Predicate = (trunc_ln250_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln252 = br void %fpga_resource_limit_hint.for.inc194.15_end" [correlation-max-sharing/src/correlation.cpp:252]   --->   Operation 77 'br' 'br_ln252' <Predicate = (trunc_ln250_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0100000]
i                       (alloca           ) [ 0100000]
indvar_flatten27        (alloca           ) [ 0100000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
indvar_flatten27_load   (load             ) [ 0000000]
icmp_ln243              (icmp             ) [ 0111110]
add_ln243               (add              ) [ 0000000]
br_ln243                (br               ) [ 0000000]
j_load                  (load             ) [ 0000000]
i_load                  (load             ) [ 0000000]
icmp_ln244              (icmp             ) [ 0000000]
select_ln250            (select           ) [ 0000000]
add_ln243_1             (add              ) [ 0000000]
select_ln250_1          (select           ) [ 0000000]
rbegin                  (specregionbegin  ) [ 0000000]
rbegin7                 (specregionbegin  ) [ 0000000]
rbegin8                 (specregionbegin  ) [ 0000000]
lshr_ln                 (partselect       ) [ 0000000]
zext_ln250              (zext             ) [ 0000000]
trunc_ln250             (trunc            ) [ 0000000]
add_ln4                 (bitconcatenate   ) [ 0000000]
zext_ln250_1            (zext             ) [ 0000000]
reg_file_2_0_addr       (getelementptr    ) [ 0111111]
reg_file_2_1_addr       (getelementptr    ) [ 0111111]
trunc_ln250_1           (trunc            ) [ 0111111]
reg_file_6_0_addr       (getelementptr    ) [ 0110000]
reg_file_6_1_addr       (getelementptr    ) [ 0110000]
br_ln252                (br               ) [ 0000000]
specresourcelimit_ln253 (specresourcelimit) [ 0000000]
rend52                  (specregionend    ) [ 0000000]
specresourcelimit_ln253 (specresourcelimit) [ 0000000]
rend50                  (specregionend    ) [ 0000000]
specresourcelimit_ln253 (specresourcelimit) [ 0000000]
rend48                  (specregionend    ) [ 0000000]
add_ln244               (add              ) [ 0000000]
store_ln244             (store            ) [ 0000000]
store_ln244             (store            ) [ 0000000]
store_ln244             (store            ) [ 0000000]
br_ln244                (br               ) [ 0000000]
reg_file_2_0_load       (load             ) [ 0000000]
reg_file_2_1_load       (load             ) [ 0000000]
val1                    (mux              ) [ 0101111]
reg_file_6_0_load       (load             ) [ 0000000]
reg_file_6_1_load       (load             ) [ 0000000]
val2                    (mux              ) [ 0101111]
specloopname_ln0        (specloopname     ) [ 0000000]
empty                   (speclooptripcount) [ 0000000]
specpipeline_ln249      (specpipeline     ) [ 0000000]
specloopname_ln132      (specloopname     ) [ 0000000]
div2                    (hdiv             ) [ 0000000]
store_ln252             (store            ) [ 0000000]
br_ln252                (br               ) [ 0000000]
store_ln252             (store            ) [ 0000000]
br_ln252                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_243_16_VITIS_LOOP_244_17_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten27_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten27/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reg_file_2_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="reg_file_2_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="5"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="110" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_2_0_load/1 store_ln252/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="5"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="120" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_2_1_load/1 store_ln252/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reg_file_6_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="reg_file_6_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_0_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_1_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="13" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten27_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten27_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln243_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln243_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln244_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln250_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="7" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln250/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln243_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln250_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln250_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="lshr_ln_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="4" slack="0"/>
<pin id="224" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln250_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln250_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln4/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln250_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln250_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln244_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln244_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln244_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln244_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="val1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="0" index="3" bw="1" slack="1"/>
<pin id="283" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="val2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="1"/>
<pin id="293" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val2/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten27_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten27 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln243_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="4"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_file_2_0_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_file_2_1_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="trunc_ln250_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln250_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_file_6_0_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="1"/>
<pin id="343" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_file_6_1_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="val1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="val2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="111"><net_src comp="88" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="121"><net_src comp="95" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="129" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="149" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="185" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="191" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="188" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="197" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="238"><net_src comp="211" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="219" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="256"><net_src comp="197" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="197" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="179" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="211" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="257" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="102" pin="7"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="112" pin="7"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="278" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="136" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="142" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="288" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="301"><net_src comp="76" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="308"><net_src comp="80" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="315"><net_src comp="84" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="322"><net_src comp="173" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="88" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="332"><net_src comp="95" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="338"><net_src comp="253" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="344"><net_src comp="122" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="349"><net_src comp="129" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="354"><net_src comp="278" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="359"><net_src comp="288" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_1 | {}
	Port: reg_file_6_0 | {}
	Port: reg_file_2_1 | {6 }
	Port: reg_file_2_0 | {6 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 : reg_file_6_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 : reg_file_6_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17 : reg_file_2_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten27_load : 1
		icmp_ln243 : 2
		add_ln243 : 2
		br_ln243 : 3
		j_load : 1
		i_load : 1
		icmp_ln244 : 2
		select_ln250 : 3
		add_ln243_1 : 2
		select_ln250_1 : 3
		lshr_ln : 4
		zext_ln250 : 5
		trunc_ln250 : 4
		add_ln4 : 5
		zext_ln250_1 : 6
		reg_file_2_0_addr : 7
		reg_file_2_1_addr : 7
		trunc_ln250_1 : 4
		reg_file_2_0_load : 8
		reg_file_2_1_load : 8
		reg_file_6_0_addr : 6
		reg_file_6_1_addr : 6
		reg_file_6_0_load : 7
		reg_file_6_1_load : 7
		br_ln252 : 5
		rend52 : 1
		rend50 : 1
		rend48 : 1
		add_ln244 : 4
		store_ln244 : 3
		store_ln244 : 4
		store_ln244 : 5
	State 2
		val1 : 1
		val2 : 1
		div2 : 2
	State 3
	State 4
	State 5
	State 6
		store_ln252 : 1
		store_ln252 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln243_fu_179   |    0    |    20   |
|    add   |   add_ln243_1_fu_205  |    0    |    14   |
|          |    add_ln244_fu_257   |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln243_fu_173   |    0    |    12   |
|          |   icmp_ln244_fu_191   |    0    |    10   |
|----------|-----------------------|---------|---------|
|    mux   |      val1_fu_278      |    0    |    9    |
|          |      val2_fu_288      |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln250_fu_197  |    0    |    7    |
|          | select_ln250_1_fu_211 |    0    |    7    |
|----------|-----------------------|---------|---------|
|   hdiv   |       grp_fu_149      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_219    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln250_fu_229   |    0    |    0    |
|          |  zext_ln250_1_fu_247  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln250_fu_235  |    0    |    0    |
|          |  trunc_ln250_1_fu_253 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     add_ln4_fu_239    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   102   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_305        |    7   |
|    icmp_ln243_reg_319   |    1   |
| indvar_flatten27_reg_312|   13   |
|        j_reg_298        |    7   |
|reg_file_2_0_addr_reg_323|   11   |
|reg_file_2_1_addr_reg_329|   11   |
|reg_file_6_0_addr_reg_341|   11   |
|reg_file_6_1_addr_reg_346|   11   |
|  trunc_ln250_1_reg_335  |    1   |
|       val1_reg_351      |   16   |
|       val2_reg_356      |   16   |
+-------------------------+--------+
|          Total          |   105  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_149    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_149    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   105  |   156  |
+-----------+--------+--------+--------+
