
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.13.0.56.2

// ldbanno -n Verilog -o FipsyBaseline_Implementation_mapvo.vo -w -neg -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation_map.ncd 
// Netlist created on Tue Feb 25 16:23:53 2025
// Netlist written on Tue Feb 25 16:23:57 2025
// Design is for device LCMXO2-1200HC
// Design is for package QFN32
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module Fipsy_Top ( PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN17, 
                   PIN18, PIN19, PIN20, LEDn );
  input  PIN7, PIN8, PIN9, PIN10;
  output PIN11, PIN12, PIN13, PIN14, PIN17, PIN18, PIN19, PIN20, LEDn;
  wire   \vga_inst/column_2 , \vga_inst/column_1 , \vga_inst/n53 , 
         \vga_inst/n54 , \vga_inst/n1340 , clk, \vga_inst/n2819 , 
         \vga_inst/n2820 , PIN10_c, \vga_inst/n3601 , 
         \vga_inst/paddle_right_y_9 , \vga_inst/paddle_right_y_1 , 
         \vga_inst/paddle_right_y_9__N_392 , PIN9_c, \vga_inst/n2937 , 
         \vga_inst/paddle_right_y_0 , \vga_inst/paddle_right_y_9_N_158_1 , 
         \vga_inst/paddle_right_y_9_N_158_0 , \vga_inst/led_count_5 , 
         \vga_inst/n2785 , \vga_inst/n2786 , PIN8_c, 
         \vga_inst/paddle_left_y_9 , \vga_inst/n2365 , \vga_inst/n3617 , 
         \vga_inst/n2799 , \vga_inst/column_0 , \vga_inst/n55 , 
         \vga_inst/ball_dx_6 , \vga_inst/ball_dx_5 , \vga_inst/n646 , 
         \vga_inst/n647 , \vga_inst/led_count_6__N_32_enable_14 , 
         \vga_inst/led_count_6 , \vga_inst/n2759 , \vga_inst/n2760 , 
         \vga_inst/column_8 , \vga_inst/column_7 , \vga_inst/palette_8_N_47_8 , 
         \vga_inst/palette_8_N_47_7 , \vga_inst/n2817 , \vga_inst/palette_7 , 
         \vga_inst/palette_8 , \vga_inst/ball_dx_2 , \vga_inst/ball_dx_1 , 
         \vga_inst/n650 , \vga_inst/n651 , \vga_inst/n2757 , \vga_inst/n2758 , 
         \vga_inst/ball_y_2 , \vga_inst/game_state_0 , \vga_inst/ball_dy_2 , 
         \vga_inst/ball_y_1 , \vga_inst/ball_dy_1 , \vga_inst/n2772 , 
         \vga_inst/n602 , \vga_inst/n601 , \vga_inst/n2773 , 
         \vga_inst/ball_y_0 , \vga_inst/ball_dy_0 , \vga_inst/n603 , 
         \vga_inst/n1336 , \vga_inst/fipsy_offset_7 , 
         \vga_inst/fipsy_offset_6 , \vga_inst/column_6 , 
         \vga_inst/fipsy_rom_addr_3_N_176_7 , 
         \vga_inst/fipsy_rom_addr_3_N_176_6 , \vga_inst/n2770 , 
         \vga_inst/fipsy_rom_addr_2 , \vga_inst/fipsy_rom_addr_3 , 
         \vga_inst/n2359 , \vga_inst/n3611 , \vga_inst/red_1_N_62_0 , 
         \vga_inst/red_1_N_73_0 , \vga_inst/n2810 , \vga_inst/fipsy_offset_5 , 
         \vga_inst/column_5 , \vga_inst/fipsy_offset_4 , \vga_inst/column_4 , 
         \vga_inst/fipsy_rom_addr_3_N_176_5 , 
         \vga_inst/fipsy_rom_addr_3_N_176_4 , \vga_inst/n2769 , 
         \vga_inst/fipsy_rom_addr_0 , \vga_inst/fipsy_rom_addr_1 , 
         \vga_inst/n606 , \vga_inst/n607 , \vga_inst/n2808 , \vga_inst/n17 , 
         \vga_inst/n19 , \vga_inst/ball_x_9 , \vga_inst/ball_dx_9 , 
         \vga_inst/n2781 , \vga_inst/n583 , \vga_inst/palette_8_N_47_6 , 
         \vga_inst/palette_8_N_47_5 , \vga_inst/n2816 , \vga_inst/palette_5 , 
         \vga_inst/palette_6 , \vga_inst/column_3 , 
         \vga_inst/palette_8_N_47_4 , \vga_inst/palette_8_N_47_3 , 
         \vga_inst/n2815 , \vga_inst/palette_3 , \vga_inst/palette_4 , 
         \vga_inst/n608 , \vga_inst/n609 , \vga_inst/n2807 , \vga_inst/n13 , 
         \vga_inst/n15 , \vga_inst/n3616 , \vga_inst/ball_x_8 , 
         \vga_inst/ball_dx_8 , \vga_inst/ball_x_7 , \vga_inst/ball_dx_7 , 
         \vga_inst/n584 , \vga_inst/n585 , \vga_inst/n2780 , \vga_inst/n610 , 
         \vga_inst/n611 , \vga_inst/n2806 , \vga_inst/n283 , \vga_inst/n11 , 
         \vga_inst/n643 , \vga_inst/n2761 , \vga_inst/n612 , \vga_inst/n613 , 
         \vga_inst/n2805 , \vga_inst/n285 , \vga_inst/n284 , \vga_inst/n721 , 
         \vga_inst/n722 , \vga_inst/n2886 , \vga_inst/n17_adj_417 , 
         \vga_inst/n19_adj_418 , \vga_inst/n723 , \vga_inst/n724 , 
         \vga_inst/n2885 , \vga_inst/n13_adj_419 , \vga_inst/n15_adj_420 , 
         \vga_inst/n725 , \vga_inst/n726 , \vga_inst/n2884 , \vga_inst/n294 , 
         \vga_inst/n11_adj_422 , \vga_inst/ball_x_6 , \vga_inst/ball_x_5 , 
         \vga_inst/n2779 , \vga_inst/n587 , \vga_inst/n586 , 
         \vga_inst/ball_x_4 , \vga_inst/ball_dx_4 , \vga_inst/ball_x_3 , 
         \vga_inst/ball_dx_3 , \vga_inst/n2778 , \vga_inst/n589 , 
         \vga_inst/n588 , \vga_inst/ball_x_2 , \vga_inst/ball_x_1 , 
         \vga_inst/n2777 , \vga_inst/n591 , \vga_inst/n590 , 
         \vga_inst/fipsy_offset_3 , \vga_inst/fipsy_offset_2 , 
         \vga_inst/fipsy_rom_addr_3_N_176_3 , 
         \vga_inst/fipsy_rom_addr_3_N_176_2 , \vga_inst/n2768 , 
         \vga_inst/fipsy_bit_addr_1 , \vga_inst/fipsy_bit_addr_2 , 
         \vga_inst/red_1_N_85_9 , \vga_inst/n2795 , \vga_inst/red_1_N_96_9 , 
         \vga_inst/fipsy_offset_1 , \vga_inst/fipsy_offset_0 , 
         \vga_inst/fipsy_rom_addr_3_N_176_1 , \vga_inst/fipsy_bit_addr_0 , 
         \vga_inst/red_1_N_85_8 , \vga_inst/red_1_N_85_7 , \vga_inst/n2794 , 
         \vga_inst/red_1_N_96_7 , \vga_inst/red_1_N_96_8 , \vga_inst/n644 , 
         \vga_inst/n645 , \vga_inst/n727 , \vga_inst/n728 , \vga_inst/n2883 , 
         \vga_inst/n296 , \vga_inst/n295 , \vga_inst/n729 , \vga_inst/n730 , 
         \vga_inst/n297 , \vga_inst/n142 , \vga_inst/n143 , \vga_inst/n2881 , 
         \vga_inst/n17_adj_429 , \vga_inst/n19_adj_430 , \vga_inst/n144 , 
         \vga_inst/n145 , \vga_inst/n2880 , \vga_inst/n13_adj_431 , 
         \vga_inst/n15_adj_432 , \vga_inst/red_1_N_62_9 , \vga_inst/n2814 , 
         \vga_inst/red_1_N_73_9 , \vga_inst/red_1_N_62_8 , 
         \vga_inst/red_1_N_62_7 , \vga_inst/n2813 , \vga_inst/red_1_N_73_7 , 
         \vga_inst/red_1_N_73_8 , \vga_inst/n614 , \vga_inst/n615 , 
         \vga_inst/n286 , \vga_inst/red_1_N_85_6 , \vga_inst/red_1_N_85_5 , 
         \vga_inst/n2793 , \vga_inst/red_1_N_96_5 , \vga_inst/red_1_N_96_6 , 
         \vga_inst/red_1_N_85_4 , \vga_inst/red_1_N_85_3 , \vga_inst/n2792 , 
         \vga_inst/red_1_N_96_3 , \vga_inst/red_1_N_96_4 , 
         \vga_inst/red_1_N_85_2 , \vga_inst/red_1_N_85_1 , \vga_inst/n2791 , 
         \vga_inst/red_1_N_96_1 , \vga_inst/red_1_N_96_2 , \vga_inst/ball_x_0 , 
         \vga_inst/ball_dx_0 , \vga_inst/n592 , \vga_inst/n146 , 
         \vga_inst/n147 , \vga_inst/n2879 , \vga_inst/n261 , 
         \vga_inst/n11_adj_435 , \vga_inst/n148 , \vga_inst/n149 , 
         \vga_inst/n2878 , \vga_inst/n263 , \vga_inst/n262 , \vga_inst/n150 , 
         \vga_inst/n151 , \vga_inst/n264 , \vga_inst/n648 , \vga_inst/n649 , 
         \vga_inst/ball_y_9 , \vga_inst/n2877 , \vga_inst/paddle_left_y_8 , 
         \vga_inst/ball_y_8 , \vga_inst/paddle_left_y_7 , \vga_inst/ball_y_7 , 
         \vga_inst/n2876 , \vga_inst/red_1_N_62_6 , \vga_inst/red_1_N_62_5 , 
         \vga_inst/n2812 , \vga_inst/red_1_N_73_5 , \vga_inst/red_1_N_73_6 , 
         \vga_inst/paddle_left_y_6 , \vga_inst/ball_y_6 , 
         \vga_inst/paddle_left_y_5 , \vga_inst/ball_y_5 , \vga_inst/n2875 , 
         \vga_inst/n3595 , \vga_inst/n3600 , 
         \vga_inst/paddle_left_y_9_N_146_9 , 
         \vga_inst/paddle_left_y_9_N_146_8 , \vga_inst/n2803 , 
         \vga_inst/ball_dy_9 , \vga_inst/n594 , \vga_inst/n2776 , 
         \vga_inst/fipsy_rom_data_mem_0 , \vga_inst/fipsy_rom_data_0 , 
         \vga_inst/fipsy_rom_data_mem_1 , \vga_inst/fipsy_rom_data_1 , 
         \vga_inst/n2683 , \vga_inst/n447 , \vga_inst/paddle_left_y_4 , 
         \vga_inst/ball_y_4 , \vga_inst/paddle_left_y_3 , \vga_inst/ball_y_3 , 
         \vga_inst/n2874 , \vga_inst/paddle_left_y_2 , 
         \vga_inst/paddle_left_y_1 , \vga_inst/n2873 , 
         \vga_inst/paddle_left_y_0 , \vga_inst/n2872 , \vga_inst/ball_dy_8 , 
         \vga_inst/ball_dy_7 , \vga_inst/n2775 , \vga_inst/n596 , 
         \vga_inst/n595 , \vga_inst/paddle_right_y_8 , 
         \vga_inst/paddle_right_y_7 , \vga_inst/n2871 , 
         \vga_inst/paddle_right_y_6 , \vga_inst/paddle_right_y_5 , 
         \vga_inst/n2870 , \vga_inst/paddle_right_y_4 , 
         \vga_inst/paddle_right_y_3 , \vga_inst/n2869 , 
         \vga_inst/red_1_N_62_4 , \vga_inst/red_1_N_62_3 , \vga_inst/n2811 , 
         \vga_inst/red_1_N_73_3 , \vga_inst/red_1_N_73_4 , 
         \vga_inst/paddle_left_y_9_N_146_7 , 
         \vga_inst/paddle_left_y_9_N_146_6 , \vga_inst/n2802 , 
         \vga_inst/paddle_right_y_2 , \vga_inst/n2868 , \vga_inst/row_9 , 
         \vga_inst/n2867 , \vga_inst/n169 , \vga_inst/ball_dy_9_N_340_0 , 
         \vga_inst/led_count_6__N_32_enable_23 , \vga_inst/n2762 , 
         \vga_inst/row_8 , \vga_inst/row_7 , \vga_inst/n2866 , \vga_inst/n171 , 
         \vga_inst/n170 , \vga_inst/n652 , \vga_inst/ball_dy_9_N_340_2 , 
         \vga_inst/ball_dy_9_N_340_1 , \vga_inst/n2763 , \vga_inst/row_6 , 
         \vga_inst/row_5 , \vga_inst/n2865 , \vga_inst/n173 , \vga_inst/n172 , 
         \vga_inst/red_1_N_85_0 , \vga_inst/red_1_N_96_0 , 
         \vga_inst/paddle_left_y_9_N_146_5 , 
         \vga_inst/paddle_left_y_9_N_146_4 , \vga_inst/n2801 , 
         \vga_inst/row_4 , \vga_inst/row_3 , \vga_inst/n2864 , \vga_inst/n175 , 
         \vga_inst/n174 , \vga_inst/row_2 , \vga_inst/row_1 , \vga_inst/n2863 , 
         \vga_inst/n177 , \vga_inst/n176 , \vga_inst/row_0 , \vga_inst/n178 , 
         \vga_inst/n2862 , \vga_inst/n2861 , \vga_inst/n2860 , 
         \vga_inst/paddle_left_y_9_N_146_3 , 
         \vga_inst/paddle_left_y_9_N_146_2 , \vga_inst/n2800 , 
         \vga_inst/n2859 , \vga_inst/paddle_left_y_9__N_370 , PIN7_c, 
         \vga_inst/n2941 , \vga_inst/paddle_left_y_9_N_146_1 , 
         \vga_inst/paddle_left_y_9_N_146_0 , \vga_inst/n2858 , 
         \vga_inst/ball_dy_9_N_340_9 , \vga_inst/n2766 , \vga_inst/line_cycle , 
         \vga_inst/n2857 , \vga_inst/n2856 , \vga_inst/n2855 , 
         \vga_inst/n2854 , \vga_inst/n2853 , \vga_inst/n2852 , 
         \vga_inst/n2851 , \vga_inst/n2850 , \vga_inst/ball_dy_6 , 
         \vga_inst/ball_dy_5 , \vga_inst/n598 , \vga_inst/n2774 , 
         \vga_inst/n597 , \vga_inst/ball_dy_9_N_340_8 , 
         \vga_inst/ball_dy_9_N_340_7 , \vga_inst/n2765 , \vga_inst/n2849 , 
         \vga_inst/red_1_N_62_2 , \vga_inst/red_1_N_62_1 , 
         \vga_inst/red_1_N_73_1 , \vga_inst/red_1_N_73_2 , \vga_inst/n2848 , 
         \vga_inst/n38 , \vga_inst/line_cycle_N_16_enable_8 , \vga_inst/n2847 , 
         \vga_inst/n39 , \vga_inst/n40 , \vga_inst/n2846 , \vga_inst/n41 , 
         \vga_inst/n42 , \vga_inst/n2845 , \vga_inst/n43 , \vga_inst/n44 , 
         \vga_inst/n2844 , \vga_inst/n45 , LEDn_c_13, \vga_inst/n62 , 
         \vga_inst/n2843 , \vga_inst/n2 , \vga_inst/n3 , \vga_inst/n63 , 
         \vga_inst/n64 , \vga_inst/n2842 , \vga_inst/n4_adj_433 , 
         \vga_inst/led_count_9 , \vga_inst/n65 , \vga_inst/n66 , 
         \vga_inst/n2841 , \vga_inst/led_count_8 , \vga_inst/led_count_7 , 
         \vga_inst/n67 , \vga_inst/n68 , \vga_inst/n2840 , \vga_inst/n69 , 
         \vga_inst/n70 , \vga_inst/n2839 , \vga_inst/led_count_4 , 
         \vga_inst/led_count_3 , \vga_inst/n71 , \vga_inst/n72 , 
         \vga_inst/n2838 , \vga_inst/led_count_2 , \vga_inst/led_count_1 , 
         \vga_inst/n73 , \vga_inst/n74 , \vga_inst/n2837 , 
         \vga_inst/led_count_0 , \vga_inst/n75 , \vga_inst/n46_adj_453 , 
         \vga_inst/n1335 , \vga_inst/n2836 , \vga_inst/n47 , \vga_inst/n48 , 
         \vga_inst/n2835 , \vga_inst/n49 , \vga_inst/n50 , \vga_inst/n2834 , 
         \vga_inst/n51 , \vga_inst/n52 , \vga_inst/n2833 , 
         \vga_inst/n53_adj_411 , \vga_inst/n54_adj_412 , \vga_inst/n2832 , 
         \vga_inst/ball_dy_9_N_340_6 , \vga_inst/ball_dy_9_N_340_5 , 
         \vga_inst/n2764 , \vga_inst/n55_adj_454 , \vga_inst/n2831 , 
         \vga_inst/n19_adj_473 , \vga_inst/n2830 , \vga_inst/n15_adj_474 , 
         \vga_inst/n17_adj_475 , \vga_inst/n2829 , \vga_inst/n11_adj_476 , 
         \vga_inst/n13_adj_477 , \vga_inst/n2828 , \vga_inst/n273 , 
         \vga_inst/n272 , \vga_inst/n2827 , \vga_inst/n275 , \vga_inst/n274 , 
         \vga_inst/n3593 , \vga_inst/paddle_right_y_9_N_158_9 , 
         \vga_inst/paddle_right_y_9_N_158_8 , \vga_inst/n2789 , 
         \vga_inst/ball_dy_4 , \vga_inst/ball_dy_3 , \vga_inst/n600 , 
         \vga_inst/n599 , \vga_inst/paddle_right_y_9_N_158_7 , 
         \vga_inst/paddle_right_y_9_N_158_6 , \vga_inst/n2788 , 
         \vga_inst/ball_dy_9_N_340_4 , \vga_inst/ball_dy_9_N_340_3 , 
         \vga_inst/n46 , \vga_inst/n2823 , \vga_inst/n47_adj_421 , 
         \vga_inst/n48_adj_423 , \vga_inst/n2822 , 
         \vga_inst/paddle_right_y_9_N_158_5 , 
         \vga_inst/paddle_right_y_9_N_158_4 , \vga_inst/n2787 , 
         \vga_inst/paddle_right_y_9_N_158_3 , 
         \vga_inst/paddle_right_y_9_N_158_2 , \vga_inst/n49_adj_424 , 
         \vga_inst/n50_adj_425 , \vga_inst/n2821 , 
         \vga_inst/fipsy_rom_data_mem_2 , \vga_inst/fipsy_rom_data_2 , 
         \vga_inst/fipsy_rom_data_mem_3 , \vga_inst/fipsy_rom_data_3 , 
         \vga_inst/fipsy_rom_data_mem_4 , \vga_inst/fipsy_rom_data_4 , 
         \vga_inst/fipsy_rom_data_mem_5 , \vga_inst/fipsy_rom_data_5 , 
         \vga_inst/n2682 , \vga_inst/fipsy_rom_data_mem_6 , 
         \vga_inst/fipsy_rom_data_6 , \vga_inst/fipsy_rom_data_mem_7 , 
         \vga_inst/fipsy_rom_data_7 , \vga_inst/n51_adj_426 , 
         \vga_inst/n52_adj_427 , \vga_inst/n3599 , \vga_inst/n2462 , 
         \vga_inst/ball_x_9_N_266_2 , \vga_inst/ball_x_9_N_266_1 , 
         \vga_inst/n3591 , \vga_inst/ball_x_9_N_266_4 , 
         \vga_inst/ball_x_9_N_266_3 , \vga_inst/ball_x_9_N_266_6 , 
         \vga_inst/ball_x_9_N_266_5 , \vga_inst/ball_x_9_N_266_9 , 
         \vga_inst/n18 , \vga_inst/n3607 , \vga_inst/ball_y_9_N_319_2 , 
         \vga_inst/ball_y_9_N_319_1 , \vga_inst/n1337 , 
         \vga_inst/ball_y_9_N_319_4 , \vga_inst/ball_y_9_N_319_3 , 
         \vga_inst/ball_y_9_N_319_7 , \vga_inst/ball_y_9_N_319_6 , 
         \vga_inst/n3211 , \vga_inst/ball_y_9_N_319_8 , 
         \vga_inst/fipsy_rom_addr_8_N_171_4 , 
         \vga_inst/fipsy_rom_addr_8_N_171_3 , \vga_inst/fipsy_rom_addr_6 , 
         \vga_inst/fipsy_rom_addr_7 , \vga_inst/fipsy_rom_addr_8_N_171_5 , 
         \vga_inst/fipsy_rom_addr_8 , \vga_inst/n4_adj_460 , 
         \vga_inst/fipsy_rom_addr_4 , \vga_inst/n10_adj_479 , 
         \vga_inst/fipsy_rom_data_mem_7__N_232 , \vga_inst/n2958 , 
         \vga_inst/n3199 , \vga_inst/n13_adj_448 , \vga_inst/n15_adj_439 , 
         \vga_inst/n12_adj_450 , \vga_inst/fipsy_rom_addr_3_N_176_0 , 
         \vga_inst/fipsy_tot_ofs_0 , \vga_inst/n17_adj_428 , \vga_inst/n2464 , 
         \vga_inst/n1253 , \vga_inst/n3597 , \vga_inst/n3589 , 
         \vga_inst/led_count_6__N_32_enable_5 , \vga_inst/left_digit_0 , 
         \vga_inst/left_digit_1 , \vga_inst/n24 , \vga_inst/n25_adj_438 , 
         \vga_inst/led_count_6__N_32_enable_29 , \vga_inst/n1345 , 
         \vga_inst/left_digit_3 , \vga_inst/left_digit_2 , \vga_inst/n22 , 
         \vga_inst/n23 , \vga_inst/right_digit_0 , \vga_inst/right_digit_1 , 
         \vga_inst/n24_adj_436 , \vga_inst/n25 , 
         \vga_inst/led_count_6__N_32_enable_28 , \vga_inst/n1342 , 
         \vga_inst/right_digit_3 , \vga_inst/right_digit_2 , 
         \vga_inst/n22_adj_452 , \vga_inst/n23_adj_451 , \vga_inst/rom_data_1 , 
         \vga_inst/rom_data_0 , \vga_inst/rom_data_5 , \vga_inst/rom_data_4 , 
         \vga_inst/n3536 , \vga_inst/n3539 , \vga_inst/digit_bit , 
         \vga_inst/n3604 , \vga_inst/n3610 , \vga_inst/n196 , \vga_inst/n194 , 
         \vga_inst/n58 , \vga_inst/n76 , \vga_inst/red_1__N_214 , 
         \vga_inst/n19_adj_415 , \vga_inst/n3235 , \vga_inst/n1427 , 
         \vga_inst/n3603 , \vga_inst/n12 , \vga_inst/n3596 , \vga_inst/n3528 , 
         \vga_inst/n3381 , \vga_inst/n3383 , \vga_inst/n3609 , 
         \vga_inst/n3615 , \vga_inst/n26 , \vga_inst/n3546 , \vga_inst/n3543 , 
         \vga_inst/fipsy_digit_bit , \vga_inst/rom_data_3 , 
         \vga_inst/rom_data_2 , \vga_inst/rom_data_7 , \vga_inst/rom_data_6 , 
         \vga_inst/n3618 , \vga_inst/n3175 , \vga_inst/n16_adj_434 , 
         \vga_inst/n226 , \vga_inst/n202 , \vga_inst/n2942 , 
         \vga_inst/red_1__N_218 , \vga_inst/n2329 , \vga_inst/n3608 , 
         \vga_inst/n3155 , \vga_inst/n20_adj_472 , \vga_inst/n6 , 
         \vga_inst/n6_adj_413 , \vga_inst/n3010 , \vga_inst/n3003 , 
         \vga_inst/n155 , \vga_inst/n6_adj_470 , \vga_inst/n10_adj_463 , 
         \vga_inst/n2959 , \vga_inst/n14 , \vga_inst/n6_adj_416 , 
         \vga_inst/n3613 , \vga_inst/rom_addr_7__N_170 , \vga_inst/n3270 , 
         \vga_inst/n3594 , \vga_inst/n36 , PIN12_c, \vga_inst/n2400 , 
         \vga_inst/n10_adj_456 , \vga_inst/n3207 , \vga_inst/n79 , 
         \vga_inst/n1801 , \vga_inst/n3605 , \vga_inst/n4 , \vga_inst/n3227 , 
         \vga_inst/n3268 , \vga_inst/n16 , \vga_inst/n3173 , \vga_inst/n1282 , 
         \vga_inst/n2440 , \vga_inst/fipsy_rom_addr_5 , \vga_inst/n3612 , 
         \vga_inst/n3614 , \vga_inst/n3602 , \vga_inst/n3161 , PIN19_c, 
         \vga_inst/n10 , \vga_inst/n2930 , \vga_inst/n3606 , \vga_inst/n3598 , 
         PIN18_c, \vga_inst/n16_adj_441 , \vga_inst/n2925 , 
         \vga_inst/n15_adj_440 , PIN13_c, \vga_inst/n7 , \vga_inst/n9 , 
         \vga_inst/n14_adj_444 , \vga_inst/n13_adj_443 , \vga_inst/n2949 , 
         \vga_inst/n15_adj_442 , \vga_inst/n3619 , \vga_inst/n10_adj_447 , 
         \vga_inst/n13_adj_446 , \vga_inst/n15_adj_445 , \vga_inst/n2361 , 
         \vga_inst/n29 , \vga_inst/n16_adj_449 , \vga_inst/n5 , 
         \vga_inst/n10_adj_455 , \vga_inst/n68_adj_457 , \vga_inst/n2373 , 
         \vga_inst/n2917 , \vga_inst/n2918 , \vga_inst/red_1_N_53_3 , PIN17_c, 
         \vga_inst/n2916 , \vga_inst/n3590 , \vga_inst/n3592 , 
         \vga_inst/n10_adj_462 , \vga_inst/n14_adj_461 , \vga_inst/n8 , 
         \vga_inst/n7_adj_458 , \vga_inst/n8_adj_459 , \vga_inst/n2896 , 
         \vga_inst/n2962 , \vga_inst/n3209 , \vga_inst/n8_adj_465 , 
         \vga_inst/n7_adj_464 , \vga_inst/n2894 , \vga_inst/n6_adj_466 , 
         \vga_inst/n8_adj_468 , \vga_inst/n7_adj_467 , \vga_inst/n8_adj_469 , 
         \vga_inst/n12_adj_471 , \vga_inst/n10_adj_478 , \vga_inst/n2420 , 
         \vga_inst/n2915 , PIN14_c, PIN11_c, PIN20_c, \vga_inst/rom_addr_4 , 
         \vga_inst/rom_addr_7 , \vga_inst/rom_addr_5 , \vga_inst/rom_addr_6 , 
         INTERNAL_OSC, VCCI;

  vga_inst_SLICE_0 \vga_inst/SLICE_0 ( .A1(\vga_inst/column_2 ), 
    .A0(\vga_inst/column_1 ), .DI1(\vga_inst/n53 ), .DI0(\vga_inst/n54 ), 
    .LSR(\vga_inst/n1340 ), .CLK(clk), .FCI(\vga_inst/n2819 ), 
    .F0(\vga_inst/n54 ), .Q0(\vga_inst/column_1 ), .F1(\vga_inst/n53 ), 
    .Q1(\vga_inst/column_2 ), .FCO(\vga_inst/n2820 ));
  vga_inst_SLICE_1 \vga_inst/SLICE_1 ( .D1(PIN10_c), .C1(\vga_inst/n3601 ), 
    .B1(\vga_inst/paddle_right_y_9 ), .A1(\vga_inst/paddle_right_y_1 ), 
    .D0(\vga_inst/paddle_right_y_9__N_392 ), .C0(PIN9_c), 
    .B0(\vga_inst/n2937 ), .A0(\vga_inst/paddle_right_y_0 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_158_1 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_158_0 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2785 ), .F0(\vga_inst/paddle_right_y_9_N_158_0 ), 
    .Q0(\vga_inst/paddle_right_y_0 ), .F1(\vga_inst/paddle_right_y_9_N_158_1 ), 
    .Q1(\vga_inst/paddle_right_y_1 ), .FCO(\vga_inst/n2786 ));
  vga_inst_SLICE_2 \vga_inst/SLICE_2 ( .D1(PIN8_c), 
    .C1(\vga_inst/paddle_left_y_9 ), .B1(\vga_inst/n2365 ), 
    .A1(\vga_inst/n3617 ), .FCO(\vga_inst/n2799 ));
  vga_inst_SLICE_3 \vga_inst/SLICE_3 ( .A1(\vga_inst/column_0 ), 
    .DI1(\vga_inst/n55 ), .LSR(\vga_inst/n1340 ), .CLK(clk), 
    .F1(\vga_inst/n55 ), .Q1(\vga_inst/column_0 ), .FCO(\vga_inst/n2819 ));
  vga_inst_SLICE_4 \vga_inst/SLICE_4 ( .A1(\vga_inst/ball_dx_6 ), 
    .A0(\vga_inst/ball_dx_5 ), .DI1(\vga_inst/n646 ), .DI0(\vga_inst/n647 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_14 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2759 ), .F0(\vga_inst/n647 ), .Q0(\vga_inst/ball_dx_5 ), 
    .F1(\vga_inst/n646 ), .Q1(\vga_inst/ball_dx_6 ), .FCO(\vga_inst/n2760 ));
  vga_inst_SLICE_5 \vga_inst/SLICE_5 ( .A1(\vga_inst/column_8 ), 
    .A0(\vga_inst/column_7 ), .DI1(\vga_inst/palette_8_N_47_8 ), 
    .DI0(\vga_inst/palette_8_N_47_7 ), .CLK(clk), .FCI(\vga_inst/n2817 ), 
    .F0(\vga_inst/palette_8_N_47_7 ), .Q0(\vga_inst/palette_7 ), 
    .F1(\vga_inst/palette_8_N_47_8 ), .Q1(\vga_inst/palette_8 ));
  vga_inst_SLICE_6 \vga_inst/SLICE_6 ( .A1(\vga_inst/ball_dx_2 ), 
    .A0(\vga_inst/ball_dx_1 ), .DI1(\vga_inst/n650 ), .DI0(\vga_inst/n651 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_14 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2757 ), .F0(\vga_inst/n651 ), .Q0(\vga_inst/ball_dx_1 ), 
    .F1(\vga_inst/n650 ), .Q1(\vga_inst/ball_dx_2 ), .FCO(\vga_inst/n2758 ));
  vga_inst_SLICE_7 \vga_inst/SLICE_7 ( .C1(\vga_inst/ball_y_2 ), 
    .B1(\vga_inst/game_state_0 ), .A1(\vga_inst/ball_dy_2 ), 
    .C0(\vga_inst/ball_y_1 ), .B0(\vga_inst/game_state_0 ), 
    .A0(\vga_inst/ball_dy_1 ), .FCI(\vga_inst/n2772 ), .F0(\vga_inst/n602 ), 
    .F1(\vga_inst/n601 ), .FCO(\vga_inst/n2773 ));
  vga_inst_SLICE_8 \vga_inst/SLICE_8 ( .C1(\vga_inst/ball_y_0 ), 
    .B1(\vga_inst/game_state_0 ), .A1(\vga_inst/ball_dy_0 ), 
    .DI1(\vga_inst/n603 ), .LSR(\vga_inst/n1336 ), 
    .CLK(\vga_inst/led_count_6 ), .F1(\vga_inst/n603 ), 
    .Q1(\vga_inst/ball_y_0 ), .FCO(\vga_inst/n2772 ));
  vga_inst_SLICE_9 \vga_inst/SLICE_9 ( .B1(\vga_inst/fipsy_offset_7 ), 
    .A1(\vga_inst/column_7 ), .B0(\vga_inst/fipsy_offset_6 ), 
    .A0(\vga_inst/column_6 ), .DI1(\vga_inst/fipsy_rom_addr_3_N_176_7 ), 
    .DI0(\vga_inst/fipsy_rom_addr_3_N_176_6 ), .CLK(clk), 
    .FCI(\vga_inst/n2770 ), .F0(\vga_inst/fipsy_rom_addr_3_N_176_6 ), 
    .Q0(\vga_inst/fipsy_rom_addr_2 ), .F1(\vga_inst/fipsy_rom_addr_3_N_176_7 ), 
    .Q1(\vga_inst/fipsy_rom_addr_3 ));
  vga_inst_SLICE_10 \vga_inst/SLICE_10 ( .D1(PIN10_c), 
    .C1(\vga_inst/paddle_right_y_9 ), .B1(\vga_inst/n2359 ), 
    .A1(\vga_inst/n3611 ), .FCO(\vga_inst/n2785 ));
  vga_inst_SLICE_11 \vga_inst/SLICE_11 ( .A1(\vga_inst/red_1_N_62_0 ), 
    .F1(\vga_inst/red_1_N_73_0 ), .FCO(\vga_inst/n2810 ));
  vga_inst_SLICE_12 \vga_inst/SLICE_12 ( .B1(\vga_inst/fipsy_offset_5 ), 
    .A1(\vga_inst/column_5 ), .B0(\vga_inst/fipsy_offset_4 ), 
    .A0(\vga_inst/column_4 ), .DI1(\vga_inst/fipsy_rom_addr_3_N_176_5 ), 
    .DI0(\vga_inst/fipsy_rom_addr_3_N_176_4 ), .CLK(clk), 
    .FCI(\vga_inst/n2769 ), .F0(\vga_inst/fipsy_rom_addr_3_N_176_4 ), 
    .Q0(\vga_inst/fipsy_rom_addr_0 ), .F1(\vga_inst/fipsy_rom_addr_3_N_176_5 ), 
    .Q1(\vga_inst/fipsy_rom_addr_1 ), .FCO(\vga_inst/n2770 ));
  vga_inst_SLICE_13 \vga_inst/SLICE_13 ( .A1(\vga_inst/n606 ), 
    .A0(\vga_inst/n607 ), .FCI(\vga_inst/n2808 ), .F0(\vga_inst/n17 ), 
    .F1(\vga_inst/n19 ));
  vga_inst_SLICE_14 \vga_inst/SLICE_14 ( .C0(\vga_inst/ball_x_9 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dx_9 ), 
    .FCI(\vga_inst/n2781 ), .F0(\vga_inst/n583 ));
  vga_inst_SLICE_15 \vga_inst/SLICE_15 ( .A1(\vga_inst/column_6 ), 
    .A0(\vga_inst/column_5 ), .DI1(\vga_inst/palette_8_N_47_6 ), 
    .DI0(\vga_inst/palette_8_N_47_5 ), .CLK(clk), .FCI(\vga_inst/n2816 ), 
    .F0(\vga_inst/palette_8_N_47_5 ), .Q0(\vga_inst/palette_5 ), 
    .F1(\vga_inst/palette_8_N_47_6 ), .Q1(\vga_inst/palette_6 ), 
    .FCO(\vga_inst/n2817 ));
  vga_inst_SLICE_16 \vga_inst/SLICE_16 ( .A1(\vga_inst/column_4 ), 
    .A0(\vga_inst/column_3 ), .DI1(\vga_inst/palette_8_N_47_4 ), 
    .DI0(\vga_inst/palette_8_N_47_3 ), .CLK(clk), .FCI(\vga_inst/n2815 ), 
    .F0(\vga_inst/palette_8_N_47_3 ), .Q0(\vga_inst/palette_3 ), 
    .F1(\vga_inst/palette_8_N_47_4 ), .Q1(\vga_inst/palette_4 ), 
    .FCO(\vga_inst/n2816 ));
  vga_inst_SLICE_17 \vga_inst/SLICE_17 ( .A1(\vga_inst/n608 ), 
    .A0(\vga_inst/n609 ), .FCI(\vga_inst/n2807 ), .F0(\vga_inst/n13 ), 
    .F1(\vga_inst/n15 ), .FCO(\vga_inst/n2808 ));
  vga_inst_SLICE_18 \vga_inst/SLICE_18 ( .D1(\vga_inst/n3616 ), 
    .C1(\vga_inst/ball_x_8 ), .B1(\vga_inst/game_state_0 ), 
    .A1(\vga_inst/ball_dx_8 ), .C0(\vga_inst/ball_x_7 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dx_7 ), 
    .DI1(\vga_inst/n584 ), .DI0(\vga_inst/n585 ), 
    .LSR(\vga_inst/led_count_6__N_32_enable_14 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2780 ), .F0(\vga_inst/n585 ), .Q0(\vga_inst/ball_x_7 ), 
    .F1(\vga_inst/n584 ), .Q1(\vga_inst/ball_x_8 ), .FCO(\vga_inst/n2781 ));
  vga_inst_SLICE_19 \vga_inst/SLICE_19 ( .A1(\vga_inst/n610 ), 
    .A0(\vga_inst/n611 ), .FCI(\vga_inst/n2806 ), .F0(\vga_inst/n283 ), 
    .F1(\vga_inst/n11 ), .FCO(\vga_inst/n2807 ));
  vga_inst_SLICE_20 \vga_inst/SLICE_20 ( .A0(\vga_inst/ball_dx_9 ), 
    .DI0(\vga_inst/n643 ), .CE(\vga_inst/led_count_6__N_32_enable_14 ), 
    .CLK(\vga_inst/led_count_6 ), .FCI(\vga_inst/n2761 ), .F0(\vga_inst/n643 ), 
    .Q0(\vga_inst/ball_dx_9 ));
  vga_inst_SLICE_21 \vga_inst/SLICE_21 ( .A1(\vga_inst/n612 ), 
    .A0(\vga_inst/n613 ), .FCI(\vga_inst/n2805 ), .F0(\vga_inst/n285 ), 
    .F1(\vga_inst/n284 ), .FCO(\vga_inst/n2806 ));
  vga_inst_SLICE_22 \vga_inst/SLICE_22 ( .A1(\vga_inst/n721 ), 
    .A0(\vga_inst/n722 ), .FCI(\vga_inst/n2886 ), .F0(\vga_inst/n17_adj_417 ), 
    .F1(\vga_inst/n19_adj_418 ));
  vga_inst_SLICE_23 \vga_inst/SLICE_23 ( .A1(\vga_inst/n723 ), 
    .A0(\vga_inst/n724 ), .FCI(\vga_inst/n2885 ), .F0(\vga_inst/n13_adj_419 ), 
    .F1(\vga_inst/n15_adj_420 ), .FCO(\vga_inst/n2886 ));
  vga_inst_SLICE_24 \vga_inst/SLICE_24 ( .A1(\vga_inst/n725 ), 
    .A0(\vga_inst/n726 ), .FCI(\vga_inst/n2884 ), .F0(\vga_inst/n294 ), 
    .F1(\vga_inst/n11_adj_422 ), .FCO(\vga_inst/n2885 ));
  vga_inst_SLICE_25 \vga_inst/SLICE_25 ( .D1(\vga_inst/n3616 ), 
    .C1(\vga_inst/ball_x_6 ), .B1(\vga_inst/game_state_0 ), 
    .A1(\vga_inst/ball_dx_6 ), .C0(\vga_inst/ball_x_5 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dx_5 ), 
    .FCI(\vga_inst/n2779 ), .F0(\vga_inst/n587 ), .F1(\vga_inst/n586 ), 
    .FCO(\vga_inst/n2780 ));
  vga_inst_SLICE_26 \vga_inst/SLICE_26 ( .C1(\vga_inst/ball_x_4 ), 
    .B1(\vga_inst/game_state_0 ), .A1(\vga_inst/ball_dx_4 ), 
    .C0(\vga_inst/ball_x_3 ), .B0(\vga_inst/game_state_0 ), 
    .A0(\vga_inst/ball_dx_3 ), .FCI(\vga_inst/n2778 ), .F0(\vga_inst/n589 ), 
    .F1(\vga_inst/n588 ), .FCO(\vga_inst/n2779 ));
  vga_inst_SLICE_27 \vga_inst/SLICE_27 ( .A1(\vga_inst/column_2 ), 
    .B0(\vga_inst/column_0 ), .A0(\vga_inst/column_1 ), .FCO(\vga_inst/n2815 ));
  vga_inst_SLICE_28 \vga_inst/SLICE_28 ( .C1(\vga_inst/ball_x_2 ), 
    .B1(\vga_inst/game_state_0 ), .A1(\vga_inst/ball_dx_2 ), 
    .C0(\vga_inst/ball_x_1 ), .B0(\vga_inst/game_state_0 ), 
    .A0(\vga_inst/ball_dx_1 ), .FCI(\vga_inst/n2777 ), .F0(\vga_inst/n591 ), 
    .F1(\vga_inst/n590 ), .FCO(\vga_inst/n2778 ));
  vga_inst_SLICE_29 \vga_inst/SLICE_29 ( .B1(\vga_inst/fipsy_offset_3 ), 
    .A1(\vga_inst/column_3 ), .B0(\vga_inst/fipsy_offset_2 ), 
    .A0(\vga_inst/column_2 ), .DI1(\vga_inst/fipsy_rom_addr_3_N_176_3 ), 
    .DI0(\vga_inst/fipsy_rom_addr_3_N_176_2 ), .CLK(clk), 
    .FCI(\vga_inst/n2768 ), .F0(\vga_inst/fipsy_rom_addr_3_N_176_2 ), 
    .Q0(\vga_inst/fipsy_bit_addr_1 ), .F1(\vga_inst/fipsy_rom_addr_3_N_176_3 ), 
    .Q1(\vga_inst/fipsy_bit_addr_2 ), .FCO(\vga_inst/n2769 ));
  vga_inst_SLICE_30 \vga_inst/SLICE_30 ( .A0(\vga_inst/red_1_N_85_9 ), 
    .FCI(\vga_inst/n2795 ), .F0(\vga_inst/red_1_N_96_9 ));
  vga_inst_SLICE_31 \vga_inst/SLICE_31 ( .B1(\vga_inst/fipsy_offset_1 ), 
    .A1(\vga_inst/column_1 ), .B0(\vga_inst/fipsy_offset_0 ), 
    .A0(\vga_inst/column_0 ), .DI1(\vga_inst/fipsy_rom_addr_3_N_176_1 ), 
    .CLK(clk), .F1(\vga_inst/fipsy_rom_addr_3_N_176_1 ), 
    .Q1(\vga_inst/fipsy_bit_addr_0 ), .FCO(\vga_inst/n2768 ));
  vga_inst_SLICE_32 \vga_inst/SLICE_32 ( .A1(\vga_inst/red_1_N_85_8 ), 
    .A0(\vga_inst/red_1_N_85_7 ), .FCI(\vga_inst/n2794 ), 
    .F0(\vga_inst/red_1_N_96_7 ), .F1(\vga_inst/red_1_N_96_8 ), 
    .FCO(\vga_inst/n2795 ));
  vga_inst_SLICE_33 \vga_inst/SLICE_33 ( .A1(\vga_inst/ball_dx_8 ), 
    .A0(\vga_inst/ball_dx_7 ), .DI1(\vga_inst/n644 ), .DI0(\vga_inst/n645 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_14 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2760 ), .F0(\vga_inst/n645 ), .Q0(\vga_inst/ball_dx_7 ), 
    .F1(\vga_inst/n644 ), .Q1(\vga_inst/ball_dx_8 ), .FCO(\vga_inst/n2761 ));
  vga_inst_SLICE_34 \vga_inst/SLICE_34 ( .A1(\vga_inst/n727 ), 
    .A0(\vga_inst/n728 ), .FCI(\vga_inst/n2883 ), .F0(\vga_inst/n296 ), 
    .F1(\vga_inst/n295 ), .FCO(\vga_inst/n2884 ));
  vga_inst_SLICE_35 \vga_inst/SLICE_35 ( .B1(\vga_inst/n729 ), 
    .A1(\vga_inst/n730 ), .F1(\vga_inst/n297 ), .FCO(\vga_inst/n2883 ));
  vga_inst_SLICE_36 \vga_inst/SLICE_36 ( .A1(\vga_inst/n142 ), 
    .A0(\vga_inst/n143 ), .FCI(\vga_inst/n2881 ), .F0(\vga_inst/n17_adj_429 ), 
    .F1(\vga_inst/n19_adj_430 ));
  vga_inst_SLICE_37 \vga_inst/SLICE_37 ( .A1(\vga_inst/n144 ), 
    .A0(\vga_inst/n145 ), .FCI(\vga_inst/n2880 ), .F0(\vga_inst/n13_adj_431 ), 
    .F1(\vga_inst/n15_adj_432 ), .FCO(\vga_inst/n2881 ));
  vga_inst_SLICE_38 \vga_inst/SLICE_38 ( .A0(\vga_inst/red_1_N_62_9 ), 
    .FCI(\vga_inst/n2814 ), .F0(\vga_inst/red_1_N_73_9 ));
  vga_inst_SLICE_39 \vga_inst/SLICE_39 ( .A1(\vga_inst/red_1_N_62_8 ), 
    .A0(\vga_inst/red_1_N_62_7 ), .FCI(\vga_inst/n2813 ), 
    .F0(\vga_inst/red_1_N_73_7 ), .F1(\vga_inst/red_1_N_73_8 ), 
    .FCO(\vga_inst/n2814 ));
  vga_inst_SLICE_40 \vga_inst/SLICE_40 ( .B1(\vga_inst/n614 ), 
    .A1(\vga_inst/n615 ), .F1(\vga_inst/n286 ), .FCO(\vga_inst/n2805 ));
  vga_inst_SLICE_41 \vga_inst/SLICE_41 ( .A1(\vga_inst/red_1_N_85_6 ), 
    .A0(\vga_inst/red_1_N_85_5 ), .FCI(\vga_inst/n2793 ), 
    .F0(\vga_inst/red_1_N_96_5 ), .F1(\vga_inst/red_1_N_96_6 ), 
    .FCO(\vga_inst/n2794 ));
  vga_inst_SLICE_42 \vga_inst/SLICE_42 ( .A1(\vga_inst/red_1_N_85_4 ), 
    .A0(\vga_inst/red_1_N_85_3 ), .FCI(\vga_inst/n2792 ), 
    .F0(\vga_inst/red_1_N_96_3 ), .F1(\vga_inst/red_1_N_96_4 ), 
    .FCO(\vga_inst/n2793 ));
  vga_inst_SLICE_43 \vga_inst/SLICE_43 ( .A1(\vga_inst/red_1_N_85_2 ), 
    .A0(\vga_inst/red_1_N_85_1 ), .FCI(\vga_inst/n2791 ), 
    .F0(\vga_inst/red_1_N_96_1 ), .F1(\vga_inst/red_1_N_96_2 ), 
    .FCO(\vga_inst/n2792 ));
  vga_inst_SLICE_44 \vga_inst/SLICE_44 ( .C1(\vga_inst/ball_x_0 ), 
    .B1(\vga_inst/game_state_0 ), .A1(\vga_inst/ball_dx_0 ), 
    .DI1(\vga_inst/n592 ), .LSR(\vga_inst/led_count_6__N_32_enable_14 ), 
    .CLK(\vga_inst/led_count_6 ), .F1(\vga_inst/n592 ), 
    .Q1(\vga_inst/ball_x_0 ), .FCO(\vga_inst/n2777 ));
  vga_inst_SLICE_45 \vga_inst/SLICE_45 ( .A1(\vga_inst/n146 ), 
    .A0(\vga_inst/n147 ), .FCI(\vga_inst/n2879 ), .F0(\vga_inst/n261 ), 
    .F1(\vga_inst/n11_adj_435 ), .FCO(\vga_inst/n2880 ));
  vga_inst_SLICE_46 \vga_inst/SLICE_46 ( .A1(\vga_inst/n148 ), 
    .A0(\vga_inst/n149 ), .FCI(\vga_inst/n2878 ), .F0(\vga_inst/n263 ), 
    .F1(\vga_inst/n262 ), .FCO(\vga_inst/n2879 ));
  vga_inst_SLICE_47 \vga_inst/SLICE_47 ( .B1(\vga_inst/n150 ), 
    .A1(\vga_inst/n151 ), .F1(\vga_inst/n264 ), .FCO(\vga_inst/n2878 ));
  vga_inst_SLICE_48 \vga_inst/SLICE_48 ( .A1(\vga_inst/ball_dx_4 ), 
    .A0(\vga_inst/ball_dx_3 ), .DI1(\vga_inst/n648 ), .DI0(\vga_inst/n649 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_14 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2758 ), .F0(\vga_inst/n649 ), .Q0(\vga_inst/ball_dx_3 ), 
    .F1(\vga_inst/n648 ), .Q1(\vga_inst/ball_dx_4 ), .FCO(\vga_inst/n2759 ));
  vga_inst_SLICE_49 \vga_inst/SLICE_49 ( .B0(\vga_inst/paddle_left_y_9 ), 
    .A0(\vga_inst/ball_y_9 ), .FCI(\vga_inst/n2877 ), .F0(\vga_inst/n721 ));
  vga_inst_SLICE_50 \vga_inst/SLICE_50 ( .B1(\vga_inst/paddle_left_y_8 ), 
    .A1(\vga_inst/ball_y_8 ), .B0(\vga_inst/paddle_left_y_7 ), 
    .A0(\vga_inst/ball_y_7 ), .FCI(\vga_inst/n2876 ), .F0(\vga_inst/n723 ), 
    .F1(\vga_inst/n722 ), .FCO(\vga_inst/n2877 ));
  vga_inst_SLICE_51 \vga_inst/SLICE_51 ( .A1(\vga_inst/red_1_N_62_6 ), 
    .A0(\vga_inst/red_1_N_62_5 ), .FCI(\vga_inst/n2812 ), 
    .F0(\vga_inst/red_1_N_73_5 ), .F1(\vga_inst/red_1_N_73_6 ), 
    .FCO(\vga_inst/n2813 ));
  vga_inst_SLICE_52 \vga_inst/SLICE_52 ( .B1(\vga_inst/paddle_left_y_6 ), 
    .A1(\vga_inst/ball_y_6 ), .B0(\vga_inst/paddle_left_y_5 ), 
    .A0(\vga_inst/ball_y_5 ), .FCI(\vga_inst/n2875 ), .F0(\vga_inst/n725 ), 
    .F1(\vga_inst/n724 ), .FCO(\vga_inst/n2876 ));
  vga_inst_SLICE_53 \vga_inst/SLICE_53 ( .C1(\vga_inst/paddle_left_y_9 ), 
    .B1(\vga_inst/n3595 ), .A1(PIN8_c), .D0(PIN8_c), .C0(\vga_inst/n3600 ), 
    .B0(\vga_inst/paddle_left_y_9 ), .A0(\vga_inst/paddle_left_y_8 ), 
    .DI1(\vga_inst/paddle_left_y_9_N_146_9 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_146_8 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2803 ), .F0(\vga_inst/paddle_left_y_9_N_146_8 ), 
    .Q0(\vga_inst/paddle_left_y_8 ), .F1(\vga_inst/paddle_left_y_9_N_146_9 ), 
    .Q1(\vga_inst/paddle_left_y_9 ));
  vga_inst_SLICE_54 \vga_inst/SLICE_54 ( .C0(\vga_inst/ball_y_9 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dy_9 ), 
    .DI0(\vga_inst/n594 ), .LSR(\vga_inst/n1336 ), 
    .CLK(\vga_inst/led_count_6 ), .FCI(\vga_inst/n2776 ), .F0(\vga_inst/n594 ), 
    .Q0(\vga_inst/ball_y_9 ));
  vga_inst_SLICE_55 \vga_inst/SLICE_55 ( .D0(\vga_inst/fipsy_rom_data_mem_0 ), 
    .C0(\vga_inst/fipsy_rom_data_0 ), .B0(\vga_inst/fipsy_rom_data_mem_1 ), 
    .A0(\vga_inst/fipsy_rom_data_1 ), .FCI(\vga_inst/n2683 ), 
    .F1(\vga_inst/n447 ));
  vga_inst_SLICE_56 \vga_inst/SLICE_56 ( .B1(\vga_inst/paddle_left_y_4 ), 
    .A1(\vga_inst/ball_y_4 ), .B0(\vga_inst/paddle_left_y_3 ), 
    .A0(\vga_inst/ball_y_3 ), .FCI(\vga_inst/n2874 ), .F0(\vga_inst/n727 ), 
    .F1(\vga_inst/n726 ), .FCO(\vga_inst/n2875 ));
  vga_inst_SLICE_57 \vga_inst/SLICE_57 ( .B1(\vga_inst/paddle_left_y_2 ), 
    .A1(\vga_inst/ball_y_2 ), .B0(\vga_inst/paddle_left_y_1 ), 
    .A0(\vga_inst/ball_y_1 ), .FCI(\vga_inst/n2873 ), .F0(\vga_inst/n729 ), 
    .F1(\vga_inst/n728 ), .FCO(\vga_inst/n2874 ));
  vga_inst_SLICE_58 \vga_inst/SLICE_58 ( .B1(\vga_inst/paddle_left_y_0 ), 
    .A1(\vga_inst/ball_y_0 ), .F1(\vga_inst/n730 ), .FCO(\vga_inst/n2873 ));
  vga_inst_SLICE_59 \vga_inst/SLICE_59 ( .B0(\vga_inst/paddle_right_y_9 ), 
    .A0(\vga_inst/ball_y_9 ), .FCI(\vga_inst/n2872 ), .F0(\vga_inst/n606 ));
  vga_inst_SLICE_60 \vga_inst/SLICE_60 ( .C1(\vga_inst/ball_y_8 ), 
    .B1(\vga_inst/game_state_0 ), .A1(\vga_inst/ball_dy_8 ), 
    .D0(\vga_inst/n3616 ), .C0(\vga_inst/ball_y_7 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dy_7 ), 
    .FCI(\vga_inst/n2775 ), .F0(\vga_inst/n596 ), .F1(\vga_inst/n595 ), 
    .FCO(\vga_inst/n2776 ));
  vga_inst_SLICE_61 \vga_inst/SLICE_61 ( .B1(\vga_inst/paddle_right_y_8 ), 
    .A1(\vga_inst/ball_y_8 ), .B0(\vga_inst/paddle_right_y_7 ), 
    .A0(\vga_inst/ball_y_7 ), .FCI(\vga_inst/n2871 ), .F0(\vga_inst/n608 ), 
    .F1(\vga_inst/n607 ), .FCO(\vga_inst/n2872 ));
  vga_inst_SLICE_62 \vga_inst/SLICE_62 ( .B1(\vga_inst/paddle_right_y_6 ), 
    .A1(\vga_inst/ball_y_6 ), .B0(\vga_inst/paddle_right_y_5 ), 
    .A0(\vga_inst/ball_y_5 ), .FCI(\vga_inst/n2870 ), .F0(\vga_inst/n610 ), 
    .F1(\vga_inst/n609 ), .FCO(\vga_inst/n2871 ));
  vga_inst_SLICE_63 \vga_inst/SLICE_63 ( .B1(\vga_inst/paddle_right_y_4 ), 
    .A1(\vga_inst/ball_y_4 ), .B0(\vga_inst/paddle_right_y_3 ), 
    .A0(\vga_inst/ball_y_3 ), .FCI(\vga_inst/n2869 ), .F0(\vga_inst/n612 ), 
    .F1(\vga_inst/n611 ), .FCO(\vga_inst/n2870 ));
  vga_inst_SLICE_64 \vga_inst/SLICE_64 ( .A1(\vga_inst/red_1_N_62_4 ), 
    .A0(\vga_inst/red_1_N_62_3 ), .FCI(\vga_inst/n2811 ), 
    .F0(\vga_inst/red_1_N_73_3 ), .F1(\vga_inst/red_1_N_73_4 ), 
    .FCO(\vga_inst/n2812 ));
  vga_inst_SLICE_65 \vga_inst/SLICE_65 ( .D1(PIN8_c), .C1(\vga_inst/n3600 ), 
    .B1(\vga_inst/paddle_left_y_9 ), .A1(\vga_inst/paddle_left_y_7 ), 
    .D0(PIN8_c), .C0(\vga_inst/n3600 ), .B0(\vga_inst/paddle_left_y_9 ), 
    .A0(\vga_inst/paddle_left_y_6 ), .DI1(\vga_inst/paddle_left_y_9_N_146_7 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_146_6 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2802 ), .F0(\vga_inst/paddle_left_y_9_N_146_6 ), 
    .Q0(\vga_inst/paddle_left_y_6 ), .F1(\vga_inst/paddle_left_y_9_N_146_7 ), 
    .Q1(\vga_inst/paddle_left_y_7 ), .FCO(\vga_inst/n2803 ));
  vga_inst_SLICE_66 \vga_inst/SLICE_66 ( .B1(\vga_inst/paddle_right_y_2 ), 
    .A1(\vga_inst/ball_y_2 ), .B0(\vga_inst/paddle_right_y_1 ), 
    .A0(\vga_inst/ball_y_1 ), .FCI(\vga_inst/n2868 ), .F0(\vga_inst/n614 ), 
    .F1(\vga_inst/n613 ), .FCO(\vga_inst/n2869 ));
  vga_inst_SLICE_67 \vga_inst/SLICE_67 ( .B1(\vga_inst/paddle_right_y_0 ), 
    .A1(\vga_inst/ball_y_0 ), .F1(\vga_inst/n615 ), .FCO(\vga_inst/n2868 ));
  vga_inst_SLICE_68 \vga_inst/SLICE_68 ( .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/paddle_right_y_9 ), .FCI(\vga_inst/n2867 ), 
    .F0(\vga_inst/n169 ));
  vga_inst_SLICE_69 \vga_inst/SLICE_69 ( .A1(\vga_inst/ball_dy_0 ), 
    .DI1(\vga_inst/ball_dy_9_N_340_0 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_23 ), .CLK(\vga_inst/led_count_6 ), 
    .F1(\vga_inst/ball_dy_9_N_340_0 ), .Q1(\vga_inst/ball_dy_0 ), 
    .FCO(\vga_inst/n2762 ));
  vga_inst_SLICE_70 \vga_inst/SLICE_70 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/paddle_right_y_8 ), .B0(\vga_inst/row_7 ), 
    .A0(\vga_inst/paddle_right_y_7 ), .FCI(\vga_inst/n2866 ), 
    .F0(\vga_inst/n171 ), .F1(\vga_inst/n170 ), .FCO(\vga_inst/n2867 ));
  vga_inst_SLICE_71 \vga_inst/SLICE_71 ( .A1(\vga_inst/ball_dx_0 ), 
    .DI1(\vga_inst/n652 ), .CE(\vga_inst/led_count_6__N_32_enable_14 ), 
    .CLK(\vga_inst/led_count_6 ), .F1(\vga_inst/n652 ), 
    .Q1(\vga_inst/ball_dx_0 ), .FCO(\vga_inst/n2757 ));
  vga_inst_SLICE_72 \vga_inst/SLICE_72 ( .A1(\vga_inst/ball_dy_2 ), 
    .A0(\vga_inst/ball_dy_1 ), .DI1(\vga_inst/ball_dy_9_N_340_2 ), 
    .DI0(\vga_inst/ball_dy_9_N_340_1 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_23 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2762 ), .F0(\vga_inst/ball_dy_9_N_340_1 ), 
    .Q0(\vga_inst/ball_dy_1 ), .F1(\vga_inst/ball_dy_9_N_340_2 ), 
    .Q1(\vga_inst/ball_dy_2 ), .FCO(\vga_inst/n2763 ));
  vga_inst_SLICE_73 \vga_inst/SLICE_73 ( .B1(\vga_inst/row_6 ), 
    .A1(\vga_inst/paddle_right_y_6 ), .B0(\vga_inst/row_5 ), 
    .A0(\vga_inst/paddle_right_y_5 ), .FCI(\vga_inst/n2865 ), 
    .F0(\vga_inst/n173 ), .F1(\vga_inst/n172 ), .FCO(\vga_inst/n2866 ));
  vga_inst_SLICE_74 \vga_inst/SLICE_74 ( .A1(\vga_inst/red_1_N_85_0 ), 
    .F1(\vga_inst/red_1_N_96_0 ), .FCO(\vga_inst/n2791 ));
  vga_inst_SLICE_75 \vga_inst/SLICE_75 ( .D1(PIN8_c), .C1(\vga_inst/n3600 ), 
    .B1(\vga_inst/paddle_left_y_9 ), .A1(\vga_inst/paddle_left_y_5 ), 
    .D0(PIN8_c), .C0(\vga_inst/n3600 ), .B0(\vga_inst/paddle_left_y_9 ), 
    .A0(\vga_inst/paddle_left_y_4 ), .DI1(\vga_inst/paddle_left_y_9_N_146_5 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_146_4 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2801 ), .F0(\vga_inst/paddle_left_y_9_N_146_4 ), 
    .Q0(\vga_inst/paddle_left_y_4 ), .F1(\vga_inst/paddle_left_y_9_N_146_5 ), 
    .Q1(\vga_inst/paddle_left_y_5 ), .FCO(\vga_inst/n2802 ));
  vga_inst_SLICE_76 \vga_inst/SLICE_76 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/paddle_right_y_4 ), .B0(\vga_inst/row_3 ), 
    .A0(\vga_inst/paddle_right_y_3 ), .FCI(\vga_inst/n2864 ), 
    .F0(\vga_inst/n175 ), .F1(\vga_inst/n174 ), .FCO(\vga_inst/n2865 ));
  vga_inst_SLICE_77 \vga_inst/SLICE_77 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/paddle_right_y_2 ), .B0(\vga_inst/row_1 ), 
    .A0(\vga_inst/paddle_right_y_1 ), .FCI(\vga_inst/n2863 ), 
    .F0(\vga_inst/n177 ), .F1(\vga_inst/n176 ), .FCO(\vga_inst/n2864 ));
  vga_inst_SLICE_78 \vga_inst/SLICE_78 ( .B1(\vga_inst/row_0 ), 
    .A1(\vga_inst/paddle_right_y_0 ), .F1(\vga_inst/n178 ), 
    .FCO(\vga_inst/n2863 ));
  vga_inst_SLICE_79 \vga_inst/SLICE_79 ( .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/paddle_left_y_9 ), .FCI(\vga_inst/n2862 ), 
    .F0(\vga_inst/n142 ));
  vga_inst_SLICE_80 \vga_inst/SLICE_80 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/paddle_left_y_8 ), .B0(\vga_inst/row_7 ), 
    .A0(\vga_inst/paddle_left_y_7 ), .FCI(\vga_inst/n2861 ), 
    .F0(\vga_inst/n144 ), .F1(\vga_inst/n143 ), .FCO(\vga_inst/n2862 ));
  vga_inst_SLICE_81 \vga_inst/SLICE_81 ( .B1(\vga_inst/row_6 ), 
    .A1(\vga_inst/paddle_left_y_6 ), .B0(\vga_inst/row_5 ), 
    .A0(\vga_inst/paddle_left_y_5 ), .FCI(\vga_inst/n2860 ), 
    .F0(\vga_inst/n146 ), .F1(\vga_inst/n145 ), .FCO(\vga_inst/n2861 ));
  vga_inst_SLICE_82 \vga_inst/SLICE_82 ( .D1(PIN8_c), .C1(\vga_inst/n3600 ), 
    .B1(\vga_inst/paddle_left_y_9 ), .A1(\vga_inst/paddle_left_y_3 ), 
    .D0(PIN8_c), .C0(\vga_inst/n3600 ), .B0(\vga_inst/paddle_left_y_9 ), 
    .A0(\vga_inst/paddle_left_y_2 ), .DI1(\vga_inst/paddle_left_y_9_N_146_3 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_146_2 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2800 ), .F0(\vga_inst/paddle_left_y_9_N_146_2 ), 
    .Q0(\vga_inst/paddle_left_y_2 ), .F1(\vga_inst/paddle_left_y_9_N_146_3 ), 
    .Q1(\vga_inst/paddle_left_y_3 ), .FCO(\vga_inst/n2801 ));
  vga_inst_SLICE_83 \vga_inst/SLICE_83 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/paddle_left_y_4 ), .B0(\vga_inst/row_3 ), 
    .A0(\vga_inst/paddle_left_y_3 ), .FCI(\vga_inst/n2859 ), 
    .F0(\vga_inst/n148 ), .F1(\vga_inst/n147 ), .FCO(\vga_inst/n2860 ));
  vga_inst_SLICE_84 \vga_inst/SLICE_84 ( .D1(PIN8_c), .C1(\vga_inst/n3600 ), 
    .B1(\vga_inst/paddle_left_y_9 ), .A1(\vga_inst/paddle_left_y_1 ), 
    .D0(\vga_inst/paddle_left_y_9__N_370 ), .C0(PIN7_c), .B0(\vga_inst/n2941 ), 
    .A0(\vga_inst/paddle_left_y_0 ), .DI1(\vga_inst/paddle_left_y_9_N_146_1 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_146_0 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2799 ), .F0(\vga_inst/paddle_left_y_9_N_146_0 ), 
    .Q0(\vga_inst/paddle_left_y_0 ), .F1(\vga_inst/paddle_left_y_9_N_146_1 ), 
    .Q1(\vga_inst/paddle_left_y_1 ), .FCO(\vga_inst/n2800 ));
  vga_inst_SLICE_85 \vga_inst/SLICE_85 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/paddle_left_y_2 ), .B0(\vga_inst/row_1 ), 
    .A0(\vga_inst/paddle_left_y_1 ), .FCI(\vga_inst/n2858 ), 
    .F0(\vga_inst/n150 ), .F1(\vga_inst/n149 ), .FCO(\vga_inst/n2859 ));
  vga_inst_SLICE_86 \vga_inst/SLICE_86 ( .A0(\vga_inst/ball_dy_9 ), 
    .DI0(\vga_inst/ball_dy_9_N_340_9 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_23 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2766 ), .F0(\vga_inst/ball_dy_9_N_340_9 ), 
    .Q0(\vga_inst/ball_dy_9 ));
  vga_inst_SLICE_87 \vga_inst/SLICE_87 ( .B1(\vga_inst/row_0 ), 
    .A1(\vga_inst/paddle_left_y_0 ), .F1(\vga_inst/n151 ), 
    .FCO(\vga_inst/n2858 ));
  vga_inst_SLICE_88 \vga_inst/SLICE_88 ( .B0(\vga_inst/line_cycle ), 
    .A0(\vga_inst/ball_x_9 ), .FCI(\vga_inst/n2857 ), 
    .F0(\vga_inst/red_1_N_85_9 ));
  vga_inst_SLICE_89 \vga_inst/SLICE_89 ( .B1(\vga_inst/column_8 ), 
    .A1(\vga_inst/ball_x_8 ), .B0(\vga_inst/column_7 ), 
    .A0(\vga_inst/ball_x_7 ), .FCI(\vga_inst/n2856 ), 
    .F0(\vga_inst/red_1_N_85_7 ), .F1(\vga_inst/red_1_N_85_8 ), 
    .FCO(\vga_inst/n2857 ));
  vga_inst_SLICE_90 \vga_inst/SLICE_90 ( .B1(\vga_inst/column_6 ), 
    .A1(\vga_inst/ball_x_6 ), .B0(\vga_inst/column_5 ), 
    .A0(\vga_inst/ball_x_5 ), .FCI(\vga_inst/n2855 ), 
    .F0(\vga_inst/red_1_N_85_5 ), .F1(\vga_inst/red_1_N_85_6 ), 
    .FCO(\vga_inst/n2856 ));
  vga_inst_SLICE_91 \vga_inst/SLICE_91 ( .B1(\vga_inst/column_4 ), 
    .A1(\vga_inst/ball_x_4 ), .B0(\vga_inst/column_3 ), 
    .A0(\vga_inst/ball_x_3 ), .FCI(\vga_inst/n2854 ), 
    .F0(\vga_inst/red_1_N_85_3 ), .F1(\vga_inst/red_1_N_85_4 ), 
    .FCO(\vga_inst/n2855 ));
  vga_inst_SLICE_92 \vga_inst/SLICE_92 ( .B1(\vga_inst/column_2 ), 
    .A1(\vga_inst/ball_x_2 ), .B0(\vga_inst/column_1 ), 
    .A0(\vga_inst/ball_x_1 ), .FCI(\vga_inst/n2853 ), 
    .F0(\vga_inst/red_1_N_85_1 ), .F1(\vga_inst/red_1_N_85_2 ), 
    .FCO(\vga_inst/n2854 ));
  vga_inst_SLICE_93 \vga_inst/SLICE_93 ( .B1(\vga_inst/column_0 ), 
    .A1(\vga_inst/ball_x_0 ), .F1(\vga_inst/red_1_N_85_0 ), 
    .FCO(\vga_inst/n2853 ));
  vga_inst_SLICE_94 \vga_inst/SLICE_94 ( .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/ball_y_9 ), .FCI(\vga_inst/n2852 ), 
    .F0(\vga_inst/red_1_N_62_9 ));
  vga_inst_SLICE_95 \vga_inst/SLICE_95 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/ball_y_8 ), .B0(\vga_inst/row_7 ), .A0(\vga_inst/ball_y_7 ), 
    .FCI(\vga_inst/n2851 ), .F0(\vga_inst/red_1_N_62_7 ), 
    .F1(\vga_inst/red_1_N_62_8 ), .FCO(\vga_inst/n2852 ));
  vga_inst_SLICE_96 \vga_inst/SLICE_96 ( .B1(\vga_inst/row_6 ), 
    .A1(\vga_inst/ball_y_6 ), .B0(\vga_inst/row_5 ), .A0(\vga_inst/ball_y_5 ), 
    .FCI(\vga_inst/n2850 ), .F0(\vga_inst/red_1_N_62_5 ), 
    .F1(\vga_inst/red_1_N_62_6 ), .FCO(\vga_inst/n2851 ));
  vga_inst_SLICE_97 \vga_inst/SLICE_97 ( .D1(\vga_inst/n3616 ), 
    .C1(\vga_inst/ball_y_6 ), .B1(\vga_inst/game_state_0 ), 
    .A1(\vga_inst/ball_dy_6 ), .D0(\vga_inst/n3616 ), .C0(\vga_inst/ball_y_5 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dy_5 ), 
    .DI0(\vga_inst/n598 ), .LSR(\vga_inst/n1336 ), 
    .CLK(\vga_inst/led_count_6 ), .FCI(\vga_inst/n2774 ), .F0(\vga_inst/n598 ), 
    .Q0(\vga_inst/ball_y_5 ), .F1(\vga_inst/n597 ), .FCO(\vga_inst/n2775 ));
  vga_inst_SLICE_98 \vga_inst/SLICE_98 ( .A1(\vga_inst/ball_dy_8 ), 
    .A0(\vga_inst/ball_dy_7 ), .DI1(\vga_inst/ball_dy_9_N_340_8 ), 
    .DI0(\vga_inst/ball_dy_9_N_340_7 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_23 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2765 ), .F0(\vga_inst/ball_dy_9_N_340_7 ), 
    .Q0(\vga_inst/ball_dy_7 ), .F1(\vga_inst/ball_dy_9_N_340_8 ), 
    .Q1(\vga_inst/ball_dy_8 ), .FCO(\vga_inst/n2766 ));
  vga_inst_SLICE_99 \vga_inst/SLICE_99 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/ball_y_4 ), .B0(\vga_inst/row_3 ), .A0(\vga_inst/ball_y_3 ), 
    .FCI(\vga_inst/n2849 ), .F0(\vga_inst/red_1_N_62_3 ), 
    .F1(\vga_inst/red_1_N_62_4 ), .FCO(\vga_inst/n2850 ));
  vga_inst_SLICE_100 \vga_inst/SLICE_100 ( .A1(\vga_inst/red_1_N_62_2 ), 
    .A0(\vga_inst/red_1_N_62_1 ), .FCI(\vga_inst/n2810 ), 
    .F0(\vga_inst/red_1_N_73_1 ), .F1(\vga_inst/red_1_N_73_2 ), 
    .FCO(\vga_inst/n2811 ));
  vga_inst_SLICE_101 \vga_inst/SLICE_101 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/ball_y_2 ), .B0(\vga_inst/row_1 ), .A0(\vga_inst/ball_y_1 ), 
    .FCI(\vga_inst/n2848 ), .F0(\vga_inst/red_1_N_62_1 ), 
    .F1(\vga_inst/red_1_N_62_2 ), .FCO(\vga_inst/n2849 ));
  vga_inst_SLICE_102 \vga_inst/SLICE_102 ( .B1(\vga_inst/row_0 ), 
    .A1(\vga_inst/ball_y_0 ), .F1(\vga_inst/red_1_N_62_0 ), 
    .FCO(\vga_inst/n2848 ));
  vga_inst_SLICE_103 \vga_inst/SLICE_103 ( .A0(\vga_inst/fipsy_offset_7 ), 
    .DI0(\vga_inst/n38 ), .CE(\vga_inst/line_cycle_N_16_enable_8 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2847 ), .F0(\vga_inst/n38 ), 
    .Q0(\vga_inst/fipsy_offset_7 ));
  vga_inst_SLICE_104 \vga_inst/SLICE_104 ( .A1(\vga_inst/fipsy_offset_6 ), 
    .A0(\vga_inst/fipsy_offset_5 ), .DI1(\vga_inst/n39 ), .DI0(\vga_inst/n40 ), 
    .CE(\vga_inst/line_cycle_N_16_enable_8 ), .CLK(\vga_inst/line_cycle ), 
    .FCI(\vga_inst/n2846 ), .F0(\vga_inst/n40 ), 
    .Q0(\vga_inst/fipsy_offset_5 ), .F1(\vga_inst/n39 ), 
    .Q1(\vga_inst/fipsy_offset_6 ), .FCO(\vga_inst/n2847 ));
  vga_inst_SLICE_105 \vga_inst/SLICE_105 ( .A1(\vga_inst/fipsy_offset_4 ), 
    .A0(\vga_inst/fipsy_offset_3 ), .DI1(\vga_inst/n41 ), .DI0(\vga_inst/n42 ), 
    .CE(\vga_inst/line_cycle_N_16_enable_8 ), .CLK(\vga_inst/line_cycle ), 
    .FCI(\vga_inst/n2845 ), .F0(\vga_inst/n42 ), 
    .Q0(\vga_inst/fipsy_offset_3 ), .F1(\vga_inst/n41 ), 
    .Q1(\vga_inst/fipsy_offset_4 ), .FCO(\vga_inst/n2846 ));
  vga_inst_SLICE_106 \vga_inst/SLICE_106 ( .A1(\vga_inst/fipsy_offset_2 ), 
    .A0(\vga_inst/fipsy_offset_1 ), .DI1(\vga_inst/n43 ), .DI0(\vga_inst/n44 ), 
    .CE(\vga_inst/line_cycle_N_16_enable_8 ), .CLK(\vga_inst/line_cycle ), 
    .FCI(\vga_inst/n2844 ), .F0(\vga_inst/n44 ), 
    .Q0(\vga_inst/fipsy_offset_1 ), .F1(\vga_inst/n43 ), 
    .Q1(\vga_inst/fipsy_offset_2 ), .FCO(\vga_inst/n2845 ));
  vga_inst_SLICE_107 \vga_inst/SLICE_107 ( .A1(\vga_inst/fipsy_offset_0 ), 
    .DI1(\vga_inst/n45 ), .CE(\vga_inst/line_cycle_N_16_enable_8 ), 
    .CLK(\vga_inst/line_cycle ), .F1(\vga_inst/n45 ), 
    .Q1(\vga_inst/fipsy_offset_0 ), .FCO(\vga_inst/n2844 ));
  vga_inst_SLICE_108 \vga_inst/SLICE_108 ( .A0(LEDn_c_13), 
    .DI0(\vga_inst/n62 ), .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2843 ), 
    .F0(\vga_inst/n62 ), .Q0(LEDn_c_13));
  vga_inst_SLICE_109 \vga_inst/SLICE_109 ( .A1(\vga_inst/n2 ), 
    .A0(\vga_inst/n3 ), .DI1(\vga_inst/n63 ), .DI0(\vga_inst/n64 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2842 ), .F0(\vga_inst/n64 ), 
    .Q0(\vga_inst/n3 ), .F1(\vga_inst/n63 ), .Q1(\vga_inst/n2 ), 
    .FCO(\vga_inst/n2843 ));
  vga_inst_SLICE_110 \vga_inst/SLICE_110 ( .A1(\vga_inst/n4_adj_433 ), 
    .A0(\vga_inst/led_count_9 ), .DI1(\vga_inst/n65 ), .DI0(\vga_inst/n66 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2841 ), .F0(\vga_inst/n66 ), 
    .Q0(\vga_inst/led_count_9 ), .F1(\vga_inst/n65 ), 
    .Q1(\vga_inst/n4_adj_433 ), .FCO(\vga_inst/n2842 ));
  vga_inst_SLICE_111 \vga_inst/SLICE_111 ( .A1(\vga_inst/led_count_8 ), 
    .A0(\vga_inst/led_count_7 ), .DI1(\vga_inst/n67 ), .DI0(\vga_inst/n68 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2840 ), .F0(\vga_inst/n68 ), 
    .Q0(\vga_inst/led_count_7 ), .F1(\vga_inst/n67 ), 
    .Q1(\vga_inst/led_count_8 ), .FCO(\vga_inst/n2841 ));
  vga_inst_SLICE_112 \vga_inst/SLICE_112 ( .A1(\vga_inst/led_count_6 ), 
    .A0(\vga_inst/led_count_5 ), .DI1(\vga_inst/n69 ), .DI0(\vga_inst/n70 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2839 ), .F0(\vga_inst/n70 ), 
    .Q0(\vga_inst/led_count_5 ), .F1(\vga_inst/n69 ), 
    .Q1(\vga_inst/led_count_6 ), .FCO(\vga_inst/n2840 ));
  vga_inst_SLICE_113 \vga_inst/SLICE_113 ( .A1(\vga_inst/led_count_4 ), 
    .A0(\vga_inst/led_count_3 ), .DI1(\vga_inst/n71 ), .DI0(\vga_inst/n72 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2838 ), .F0(\vga_inst/n72 ), 
    .Q0(\vga_inst/led_count_3 ), .F1(\vga_inst/n71 ), 
    .Q1(\vga_inst/led_count_4 ), .FCO(\vga_inst/n2839 ));
  vga_inst_SLICE_114 \vga_inst/SLICE_114 ( .A1(\vga_inst/led_count_2 ), 
    .A0(\vga_inst/led_count_1 ), .DI1(\vga_inst/n73 ), .DI0(\vga_inst/n74 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2837 ), .F0(\vga_inst/n74 ), 
    .Q0(\vga_inst/led_count_1 ), .F1(\vga_inst/n73 ), 
    .Q1(\vga_inst/led_count_2 ), .FCO(\vga_inst/n2838 ));
  vga_inst_SLICE_115 \vga_inst/SLICE_115 ( .A1(\vga_inst/led_count_0 ), 
    .DI1(\vga_inst/n75 ), .CLK(\vga_inst/line_cycle ), .F1(\vga_inst/n75 ), 
    .Q1(\vga_inst/led_count_0 ), .FCO(\vga_inst/n2837 ));
  vga_inst_SLICE_116 \vga_inst/SLICE_116 ( .A0(\vga_inst/row_9 ), 
    .DI0(\vga_inst/n46_adj_453 ), .LSR(\vga_inst/n1335 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2836 ), 
    .F0(\vga_inst/n46_adj_453 ), .Q0(\vga_inst/row_9 ));
  vga_inst_SLICE_117 \vga_inst/SLICE_117 ( .A1(\vga_inst/row_8 ), 
    .A0(\vga_inst/row_7 ), .DI1(\vga_inst/n47 ), .DI0(\vga_inst/n48 ), 
    .LSR(\vga_inst/n1335 ), .CLK(\vga_inst/line_cycle ), 
    .FCI(\vga_inst/n2835 ), .F0(\vga_inst/n48 ), .Q0(\vga_inst/row_7 ), 
    .F1(\vga_inst/n47 ), .Q1(\vga_inst/row_8 ), .FCO(\vga_inst/n2836 ));
  vga_inst_SLICE_118 \vga_inst/SLICE_118 ( .A1(\vga_inst/row_6 ), 
    .A0(\vga_inst/row_5 ), .DI1(\vga_inst/n49 ), .DI0(\vga_inst/n50 ), 
    .LSR(\vga_inst/n1335 ), .CLK(\vga_inst/line_cycle ), 
    .FCI(\vga_inst/n2834 ), .F0(\vga_inst/n50 ), .Q0(\vga_inst/row_5 ), 
    .F1(\vga_inst/n49 ), .Q1(\vga_inst/row_6 ), .FCO(\vga_inst/n2835 ));
  vga_inst_SLICE_119 \vga_inst/SLICE_119 ( .A1(\vga_inst/row_4 ), 
    .A0(\vga_inst/row_3 ), .DI1(\vga_inst/n51 ), .DI0(\vga_inst/n52 ), 
    .LSR(\vga_inst/n1335 ), .CLK(\vga_inst/line_cycle ), 
    .FCI(\vga_inst/n2833 ), .F0(\vga_inst/n52 ), .Q0(\vga_inst/row_3 ), 
    .F1(\vga_inst/n51 ), .Q1(\vga_inst/row_4 ), .FCO(\vga_inst/n2834 ));
  vga_inst_SLICE_120 \vga_inst/SLICE_120 ( .A1(\vga_inst/row_2 ), 
    .A0(\vga_inst/row_1 ), .DI1(\vga_inst/n53_adj_411 ), 
    .DI0(\vga_inst/n54_adj_412 ), .LSR(\vga_inst/n1335 ), 
    .CLK(\vga_inst/line_cycle ), .FCI(\vga_inst/n2832 ), 
    .F0(\vga_inst/n54_adj_412 ), .Q0(\vga_inst/row_1 ), 
    .F1(\vga_inst/n53_adj_411 ), .Q1(\vga_inst/row_2 ), .FCO(\vga_inst/n2833 ));
  vga_inst_SLICE_121 \vga_inst/SLICE_121 ( .A1(\vga_inst/ball_dy_6 ), 
    .A0(\vga_inst/ball_dy_5 ), .DI1(\vga_inst/ball_dy_9_N_340_6 ), 
    .DI0(\vga_inst/ball_dy_9_N_340_5 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_23 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2764 ), .F0(\vga_inst/ball_dy_9_N_340_5 ), 
    .Q0(\vga_inst/ball_dy_5 ), .F1(\vga_inst/ball_dy_9_N_340_6 ), 
    .Q1(\vga_inst/ball_dy_6 ), .FCO(\vga_inst/n2765 ));
  vga_inst_SLICE_122 \vga_inst/SLICE_122 ( .A1(\vga_inst/row_0 ), 
    .DI1(\vga_inst/n55_adj_454 ), .LSR(\vga_inst/n1335 ), 
    .CLK(\vga_inst/line_cycle ), .F1(\vga_inst/n55_adj_454 ), 
    .Q1(\vga_inst/row_0 ), .FCO(\vga_inst/n2832 ));
  vga_inst_SLICE_123 \vga_inst/SLICE_123 ( .A0(\vga_inst/n169 ), 
    .FCI(\vga_inst/n2831 ), .F0(\vga_inst/n19_adj_473 ));
  vga_inst_SLICE_124 \vga_inst/SLICE_124 ( .A1(\vga_inst/n170 ), 
    .A0(\vga_inst/n171 ), .FCI(\vga_inst/n2830 ), .F0(\vga_inst/n15_adj_474 ), 
    .F1(\vga_inst/n17_adj_475 ), .FCO(\vga_inst/n2831 ));
  vga_inst_SLICE_125 \vga_inst/SLICE_125 ( .A1(\vga_inst/n172 ), 
    .A0(\vga_inst/n173 ), .FCI(\vga_inst/n2829 ), .F0(\vga_inst/n11_adj_476 ), 
    .F1(\vga_inst/n13_adj_477 ), .FCO(\vga_inst/n2830 ));
  vga_inst_SLICE_126 \vga_inst/SLICE_126 ( .A1(\vga_inst/n174 ), 
    .A0(\vga_inst/n175 ), .FCI(\vga_inst/n2828 ), .F0(\vga_inst/n273 ), 
    .F1(\vga_inst/n272 ), .FCO(\vga_inst/n2829 ));
  vga_inst_SLICE_127 \vga_inst/SLICE_127 ( .A1(\vga_inst/n176 ), 
    .A0(\vga_inst/n177 ), .FCI(\vga_inst/n2827 ), .F0(\vga_inst/n275 ), 
    .F1(\vga_inst/n274 ), .FCO(\vga_inst/n2828 ));
  vga_inst_SLICE_128 \vga_inst/SLICE_128 ( .A1(\vga_inst/n178 ), 
    .FCO(\vga_inst/n2827 ));
  vga_inst_SLICE_129 \vga_inst/SLICE_129 ( .C1(\vga_inst/paddle_right_y_9 ), 
    .B1(\vga_inst/n3593 ), .A1(PIN10_c), .D0(PIN10_c), .C0(\vga_inst/n3601 ), 
    .B0(\vga_inst/paddle_right_y_9 ), .A0(\vga_inst/paddle_right_y_8 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_158_9 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_158_8 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2789 ), .F0(\vga_inst/paddle_right_y_9_N_158_8 ), 
    .Q0(\vga_inst/paddle_right_y_8 ), .F1(\vga_inst/paddle_right_y_9_N_158_9 ), 
    .Q1(\vga_inst/paddle_right_y_9 ));
  vga_inst_SLICE_130 \vga_inst/SLICE_130 ( .D1(\vga_inst/n3616 ), 
    .C1(\vga_inst/ball_y_4 ), .B1(\vga_inst/game_state_0 ), 
    .A1(\vga_inst/ball_dy_4 ), .C0(\vga_inst/ball_y_3 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_dy_3 ), 
    .FCI(\vga_inst/n2773 ), .F0(\vga_inst/n600 ), .F1(\vga_inst/n599 ), 
    .FCO(\vga_inst/n2774 ));
  vga_inst_SLICE_131 \vga_inst/SLICE_131 ( .D1(PIN10_c), .C1(\vga_inst/n3601 ), 
    .B1(\vga_inst/paddle_right_y_9 ), .A1(\vga_inst/paddle_right_y_7 ), 
    .D0(PIN10_c), .C0(\vga_inst/n3601 ), .B0(\vga_inst/paddle_right_y_9 ), 
    .A0(\vga_inst/paddle_right_y_6 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_158_7 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_158_6 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2788 ), .F0(\vga_inst/paddle_right_y_9_N_158_6 ), 
    .Q0(\vga_inst/paddle_right_y_6 ), .F1(\vga_inst/paddle_right_y_9_N_158_7 ), 
    .Q1(\vga_inst/paddle_right_y_7 ), .FCO(\vga_inst/n2789 ));
  vga_inst_SLICE_132 \vga_inst/SLICE_132 ( .A1(\vga_inst/ball_dy_4 ), 
    .A0(\vga_inst/ball_dy_3 ), .DI1(\vga_inst/ball_dy_9_N_340_4 ), 
    .DI0(\vga_inst/ball_dy_9_N_340_3 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_23 ), .CLK(\vga_inst/led_count_6 ), 
    .FCI(\vga_inst/n2763 ), .F0(\vga_inst/ball_dy_9_N_340_3 ), 
    .Q0(\vga_inst/ball_dy_3 ), .F1(\vga_inst/ball_dy_9_N_340_4 ), 
    .Q1(\vga_inst/ball_dy_4 ), .FCO(\vga_inst/n2764 ));
  vga_inst_SLICE_133 \vga_inst/SLICE_133 ( .A0(\vga_inst/line_cycle ), 
    .DI0(\vga_inst/n46 ), .LSR(\vga_inst/n1340 ), .CLK(clk), 
    .FCI(\vga_inst/n2823 ), .F0(\vga_inst/n46 ), .Q0(\vga_inst/line_cycle ));
  vga_inst_SLICE_134 \vga_inst/SLICE_134 ( .A1(\vga_inst/column_8 ), 
    .A0(\vga_inst/column_7 ), .DI1(\vga_inst/n47_adj_421 ), 
    .DI0(\vga_inst/n48_adj_423 ), .LSR(\vga_inst/n1340 ), .CLK(clk), 
    .FCI(\vga_inst/n2822 ), .F0(\vga_inst/n48_adj_423 ), 
    .Q0(\vga_inst/column_7 ), .F1(\vga_inst/n47_adj_421 ), 
    .Q1(\vga_inst/column_8 ), .FCO(\vga_inst/n2823 ));
  vga_inst_SLICE_135 \vga_inst/SLICE_135 ( .D1(PIN10_c), .C1(\vga_inst/n3601 ), 
    .B1(\vga_inst/paddle_right_y_9 ), .A1(\vga_inst/paddle_right_y_5 ), 
    .D0(PIN10_c), .C0(\vga_inst/n3601 ), .B0(\vga_inst/paddle_right_y_9 ), 
    .A0(\vga_inst/paddle_right_y_4 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_158_5 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_158_4 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2787 ), .F0(\vga_inst/paddle_right_y_9_N_158_4 ), 
    .Q0(\vga_inst/paddle_right_y_4 ), .F1(\vga_inst/paddle_right_y_9_N_158_5 ), 
    .Q1(\vga_inst/paddle_right_y_5 ), .FCO(\vga_inst/n2788 ));
  vga_inst_SLICE_136 \vga_inst/SLICE_136 ( .D1(PIN10_c), .C1(\vga_inst/n3601 ), 
    .B1(\vga_inst/paddle_right_y_9 ), .A1(\vga_inst/paddle_right_y_3 ), 
    .D0(PIN10_c), .C0(\vga_inst/n3601 ), .B0(\vga_inst/paddle_right_y_9 ), 
    .A0(\vga_inst/paddle_right_y_2 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_158_3 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_158_2 ), .CLK(\vga_inst/led_count_5 ), 
    .FCI(\vga_inst/n2786 ), .F0(\vga_inst/paddle_right_y_9_N_158_2 ), 
    .Q0(\vga_inst/paddle_right_y_2 ), .F1(\vga_inst/paddle_right_y_9_N_158_3 ), 
    .Q1(\vga_inst/paddle_right_y_3 ), .FCO(\vga_inst/n2787 ));
  vga_inst_SLICE_137 \vga_inst/SLICE_137 ( .A1(\vga_inst/column_6 ), 
    .A0(\vga_inst/column_5 ), .DI1(\vga_inst/n49_adj_424 ), 
    .DI0(\vga_inst/n50_adj_425 ), .LSR(\vga_inst/n1340 ), .CLK(clk), 
    .FCI(\vga_inst/n2821 ), .F0(\vga_inst/n50_adj_425 ), 
    .Q0(\vga_inst/column_5 ), .F1(\vga_inst/n49_adj_424 ), 
    .Q1(\vga_inst/column_6 ), .FCO(\vga_inst/n2822 ));
  vga_inst_SLICE_138 \vga_inst/SLICE_138 ( 
    .D1(\vga_inst/fipsy_rom_data_mem_2 ), .C1(\vga_inst/fipsy_rom_data_2 ), 
    .B1(\vga_inst/fipsy_rom_data_mem_3 ), .A1(\vga_inst/fipsy_rom_data_3 ), 
    .D0(\vga_inst/fipsy_rom_data_mem_4 ), .C0(\vga_inst/fipsy_rom_data_4 ), 
    .B0(\vga_inst/fipsy_rom_data_mem_5 ), .A0(\vga_inst/fipsy_rom_data_5 ), 
    .FCI(\vga_inst/n2682 ), .FCO(\vga_inst/n2683 ));
  vga_inst_SLICE_139 \vga_inst/SLICE_139 ( 
    .D1(\vga_inst/fipsy_rom_data_mem_6 ), .C1(\vga_inst/fipsy_rom_data_6 ), 
    .B1(\vga_inst/fipsy_rom_data_mem_7 ), .A1(\vga_inst/fipsy_rom_data_7 ), 
    .FCO(\vga_inst/n2682 ));
  vga_inst_SLICE_140 \vga_inst/SLICE_140 ( .A1(\vga_inst/column_4 ), 
    .A0(\vga_inst/column_3 ), .DI1(\vga_inst/n51_adj_426 ), 
    .DI0(\vga_inst/n52_adj_427 ), .LSR(\vga_inst/n1340 ), .CLK(clk), 
    .FCI(\vga_inst/n2820 ), .F0(\vga_inst/n52_adj_427 ), 
    .Q0(\vga_inst/column_3 ), .F1(\vga_inst/n51_adj_426 ), 
    .Q1(\vga_inst/column_4 ), .FCO(\vga_inst/n2821 ));
  vga_inst_SLICE_141 \vga_inst/SLICE_141 ( .C1(\vga_inst/n590 ), 
    .B1(\vga_inst/n3599 ), .A1(\vga_inst/n2462 ), .C0(\vga_inst/n591 ), 
    .B0(\vga_inst/n3599 ), .A0(\vga_inst/n2462 ), 
    .DI1(\vga_inst/ball_x_9_N_266_2 ), .DI0(\vga_inst/ball_x_9_N_266_1 ), 
    .LSR(\vga_inst/n3591 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/ball_x_9_N_266_1 ), .Q0(\vga_inst/ball_x_1 ), 
    .F1(\vga_inst/ball_x_9_N_266_2 ), .Q1(\vga_inst/ball_x_2 ));
  vga_inst_SLICE_142 \vga_inst/SLICE_142 ( .C1(\vga_inst/n588 ), 
    .B1(\vga_inst/n3599 ), .A1(\vga_inst/n2462 ), .C0(\vga_inst/n589 ), 
    .B0(\vga_inst/n3599 ), .A0(\vga_inst/n2462 ), 
    .DI1(\vga_inst/ball_x_9_N_266_4 ), .DI0(\vga_inst/ball_x_9_N_266_3 ), 
    .LSR(\vga_inst/n3591 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/ball_x_9_N_266_3 ), .Q0(\vga_inst/ball_x_3 ), 
    .F1(\vga_inst/ball_x_9_N_266_4 ), .Q1(\vga_inst/ball_x_4 ));
  vga_inst_SLICE_143 \vga_inst/SLICE_143 ( .C1(\vga_inst/n586 ), 
    .B1(\vga_inst/n3599 ), .A1(\vga_inst/n2462 ), .C0(\vga_inst/n587 ), 
    .B0(\vga_inst/n3599 ), .A0(\vga_inst/n2462 ), 
    .DI1(\vga_inst/ball_x_9_N_266_6 ), .DI0(\vga_inst/ball_x_9_N_266_5 ), 
    .LSR(\vga_inst/n3591 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/ball_x_9_N_266_5 ), .Q0(\vga_inst/ball_x_5 ), 
    .F1(\vga_inst/ball_x_9_N_266_6 ), .Q1(\vga_inst/ball_x_6 ));
  vga_inst_SLICE_144 \vga_inst/SLICE_144 ( .C0(\vga_inst/n583 ), 
    .B0(\vga_inst/n3599 ), .A0(\vga_inst/n2462 ), 
    .DI0(\vga_inst/ball_x_9_N_266_9 ), .LSR(\vga_inst/n3591 ), 
    .CLK(\vga_inst/led_count_6 ), .F0(\vga_inst/ball_x_9_N_266_9 ), 
    .Q0(\vga_inst/ball_x_9 ));
  vga_inst_SLICE_145 \vga_inst/SLICE_145 ( .C1(\vga_inst/n601 ), 
    .B1(\vga_inst/n18 ), .A1(\vga_inst/n3607 ), .C0(\vga_inst/n602 ), 
    .B0(\vga_inst/n18 ), .A0(\vga_inst/n3607 ), 
    .DI1(\vga_inst/ball_y_9_N_319_2 ), .DI0(\vga_inst/ball_y_9_N_319_1 ), 
    .LSR(\vga_inst/n1337 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/ball_y_9_N_319_1 ), .Q0(\vga_inst/ball_y_1 ), 
    .F1(\vga_inst/ball_y_9_N_319_2 ), .Q1(\vga_inst/ball_y_2 ));
  vga_inst_SLICE_146 \vga_inst/SLICE_146 ( .C1(\vga_inst/n599 ), 
    .B1(\vga_inst/n18 ), .A1(\vga_inst/n3607 ), .C0(\vga_inst/n600 ), 
    .B0(\vga_inst/n18 ), .A0(\vga_inst/n3607 ), 
    .DI1(\vga_inst/ball_y_9_N_319_4 ), .DI0(\vga_inst/ball_y_9_N_319_3 ), 
    .LSR(\vga_inst/n1337 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/ball_y_9_N_319_3 ), .Q0(\vga_inst/ball_y_3 ), 
    .F1(\vga_inst/ball_y_9_N_319_4 ), .Q1(\vga_inst/ball_y_4 ));
  vga_inst_SLICE_147 \vga_inst/SLICE_147 ( .C1(\vga_inst/n596 ), 
    .B1(\vga_inst/n18 ), .A1(\vga_inst/n3607 ), .C0(\vga_inst/n597 ), 
    .B0(\vga_inst/n18 ), .A0(\vga_inst/n3607 ), 
    .DI1(\vga_inst/ball_y_9_N_319_7 ), .DI0(\vga_inst/ball_y_9_N_319_6 ), 
    .LSR(\vga_inst/n1337 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/ball_y_9_N_319_6 ), .Q0(\vga_inst/ball_y_6 ), 
    .F1(\vga_inst/ball_y_9_N_319_7 ), .Q1(\vga_inst/ball_y_7 ));
  vga_inst_SLICE_148 \vga_inst/SLICE_148 ( .D1(\vga_inst/ball_y_8 ), 
    .C1(\vga_inst/ball_y_7 ), .B1(\vga_inst/n3211 ), .A1(\vga_inst/ball_y_9 ), 
    .C0(\vga_inst/n595 ), .B0(\vga_inst/n18 ), .A0(\vga_inst/n3607 ), 
    .DI0(\vga_inst/ball_y_9_N_319_8 ), .LSR(\vga_inst/n1337 ), 
    .CLK(\vga_inst/led_count_6 ), .F0(\vga_inst/ball_y_9_N_319_8 ), 
    .Q0(\vga_inst/ball_y_8 ), .F1(\vga_inst/n18 ));
  vga_inst_SLICE_150 \vga_inst/SLICE_150 ( .B1(\vga_inst/row_3 ), 
    .A1(\vga_inst/row_4 ), .A0(\vga_inst/row_3 ), 
    .DI1(\vga_inst/fipsy_rom_addr_8_N_171_4 ), 
    .DI0(\vga_inst/fipsy_rom_addr_8_N_171_3 ), .CLK(\vga_inst/line_cycle ), 
    .F0(\vga_inst/fipsy_rom_addr_8_N_171_3 ), .Q0(\vga_inst/fipsy_rom_addr_6 ), 
    .F1(\vga_inst/fipsy_rom_addr_8_N_171_4 ), .Q1(\vga_inst/fipsy_rom_addr_7 ));
  vga_inst_SLICE_151 \vga_inst/SLICE_151 ( .D1(\vga_inst/row_4 ), 
    .C1(\vga_inst/row_5 ), .B1(\vga_inst/row_8 ), .A1(\vga_inst/row_3 ), 
    .C0(\vga_inst/row_3 ), .B0(\vga_inst/row_4 ), .A0(\vga_inst/row_5 ), 
    .DI0(\vga_inst/fipsy_rom_addr_8_N_171_5 ), .M1(\vga_inst/row_1 ), 
    .CLK(\vga_inst/line_cycle ), .F0(\vga_inst/fipsy_rom_addr_8_N_171_5 ), 
    .Q0(\vga_inst/fipsy_rom_addr_8 ), .F1(\vga_inst/n4_adj_460 ), 
    .Q1(\vga_inst/fipsy_rom_addr_4 ));
  vga_inst_SLICE_153 \vga_inst/SLICE_153 ( .C0(\vga_inst/n19_adj_473 ), 
    .B0(\vga_inst/n10_adj_479 ), .A0(\vga_inst/n11_adj_476 ), 
    .M1(\vga_inst/fipsy_rom_data_3 ), .M0(\vga_inst/fipsy_rom_data_2 ), 
    .CE(\vga_inst/fipsy_rom_data_mem_7__N_232 ), .CLK(clk), 
    .F0(\vga_inst/n2958 ), .Q0(\vga_inst/fipsy_rom_data_mem_2 ), 
    .Q1(\vga_inst/fipsy_rom_data_mem_3 ));
  vga_inst_SLICE_154 \vga_inst/SLICE_154 ( .B1(\vga_inst/red_1_N_62_7 ), 
    .A1(\vga_inst/red_1_N_62_5 ), .D0(\vga_inst/n262 ), .C0(\vga_inst/n263 ), 
    .B0(\vga_inst/n264 ), .A0(\vga_inst/n261 ), 
    .M1(\vga_inst/fipsy_rom_data_5 ), .M0(\vga_inst/fipsy_rom_data_4 ), 
    .CE(\vga_inst/fipsy_rom_data_mem_7__N_232 ), .CLK(clk), 
    .F0(\vga_inst/n3199 ), .Q0(\vga_inst/fipsy_rom_data_mem_4 ), 
    .F1(\vga_inst/n13_adj_448 ), .Q1(\vga_inst/fipsy_rom_data_mem_5 ));
  vga_inst_SLICE_155 \vga_inst/SLICE_155 ( .B1(\vga_inst/red_1_N_96_7 ), 
    .A1(\vga_inst/red_1_N_96_5 ), .D0(\vga_inst/red_1_N_62_4 ), 
    .C0(\vga_inst/red_1_N_62_8 ), .B0(\vga_inst/red_1_N_62_9 ), 
    .A0(\vga_inst/red_1_N_62_6 ), .M1(\vga_inst/fipsy_rom_data_7 ), 
    .M0(\vga_inst/fipsy_rom_data_6 ), 
    .CE(\vga_inst/fipsy_rom_data_mem_7__N_232 ), .CLK(clk), 
    .F0(\vga_inst/n15_adj_439 ), .Q0(\vga_inst/fipsy_rom_data_mem_6 ), 
    .F1(\vga_inst/n12_adj_450 ), .Q1(\vga_inst/fipsy_rom_data_mem_7 ));
  vga_inst_SLICE_156 \vga_inst/SLICE_156 ( .D1(\vga_inst/led_count_2 ), 
    .C1(\vga_inst/led_count_9 ), .B1(\vga_inst/led_count_8 ), 
    .A1(\vga_inst/led_count_0 ), .B0(\vga_inst/fipsy_offset_0 ), 
    .A0(\vga_inst/column_0 ), .DI0(\vga_inst/fipsy_rom_addr_3_N_176_0 ), 
    .CLK(clk), .F0(\vga_inst/fipsy_rom_addr_3_N_176_0 ), 
    .Q0(\vga_inst/fipsy_tot_ofs_0 ), .F1(\vga_inst/n17_adj_428 ));
  vga_inst_SLICE_157 \vga_inst/SLICE_157 ( .D1(\vga_inst/n2464 ), 
    .C1(\vga_inst/n1253 ), .B1(\vga_inst/ball_x_9 ), .A1(\vga_inst/ball_x_7 ), 
    .D0(\vga_inst/n2464 ), .C0(\vga_inst/n3597 ), .B0(\vga_inst/n3599 ), 
    .A0(\vga_inst/n2462 ), .DI0(\vga_inst/n3589 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_5 ), .CLK(\vga_inst/led_count_6 ), 
    .F0(\vga_inst/n3589 ), .Q0(\vga_inst/game_state_0 ), .F1(\vga_inst/n3591 ));
  vga_inst_SLICE_158 \vga_inst/SLICE_158 ( .B1(\vga_inst/left_digit_0 ), 
    .A1(\vga_inst/left_digit_1 ), .A0(\vga_inst/left_digit_0 ), 
    .DI1(\vga_inst/n24 ), .DI0(\vga_inst/n25_adj_438 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_29 ), .LSR(\vga_inst/n1345 ), 
    .CLK(\vga_inst/led_count_6 ), .F0(\vga_inst/n25_adj_438 ), 
    .Q0(\vga_inst/left_digit_0 ), .F1(\vga_inst/n24 ), 
    .Q1(\vga_inst/left_digit_1 ));
  vga_inst_SLICE_159 \vga_inst/SLICE_159 ( .D1(\vga_inst/left_digit_3 ), 
    .C1(\vga_inst/left_digit_2 ), .B1(\vga_inst/left_digit_0 ), 
    .A1(\vga_inst/left_digit_1 ), .C0(\vga_inst/left_digit_2 ), 
    .B0(\vga_inst/left_digit_0 ), .A0(\vga_inst/left_digit_1 ), 
    .DI1(\vga_inst/n22 ), .DI0(\vga_inst/n23 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_29 ), .LSR(\vga_inst/n1345 ), 
    .CLK(\vga_inst/led_count_6 ), .F0(\vga_inst/n23 ), 
    .Q0(\vga_inst/left_digit_2 ), .F1(\vga_inst/n22 ), 
    .Q1(\vga_inst/left_digit_3 ));
  vga_inst_SLICE_160 \vga_inst/SLICE_160 ( .B1(\vga_inst/right_digit_0 ), 
    .A1(\vga_inst/right_digit_1 ), .A0(\vga_inst/right_digit_0 ), 
    .DI1(\vga_inst/n24_adj_436 ), .DI0(\vga_inst/n25 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_28 ), .LSR(\vga_inst/n1342 ), 
    .CLK(\vga_inst/led_count_6 ), .F0(\vga_inst/n25 ), 
    .Q0(\vga_inst/right_digit_0 ), .F1(\vga_inst/n24_adj_436 ), 
    .Q1(\vga_inst/right_digit_1 ));
  vga_inst_SLICE_161 \vga_inst/SLICE_161 ( .D1(\vga_inst/right_digit_3 ), 
    .C1(\vga_inst/right_digit_2 ), .B1(\vga_inst/right_digit_0 ), 
    .A1(\vga_inst/right_digit_1 ), .C0(\vga_inst/right_digit_2 ), 
    .B0(\vga_inst/right_digit_0 ), .A0(\vga_inst/right_digit_1 ), 
    .DI1(\vga_inst/n22_adj_452 ), .DI0(\vga_inst/n23_adj_451 ), 
    .CE(\vga_inst/led_count_6__N_32_enable_28 ), .LSR(\vga_inst/n1342 ), 
    .CLK(\vga_inst/led_count_6 ), .F0(\vga_inst/n23_adj_451 ), 
    .Q0(\vga_inst/right_digit_2 ), .F1(\vga_inst/n22_adj_452 ), 
    .Q1(\vga_inst/right_digit_3 ));
  vga_inst_i2967_SLICE_162 \vga_inst/i2967/SLICE_162 ( 
    .C1(\vga_inst/rom_data_1 ), .B1(\vga_inst/rom_data_0 ), 
    .A1(\vga_inst/column_0 ), .C0(\vga_inst/rom_data_5 ), 
    .B0(\vga_inst/rom_data_4 ), .A0(\vga_inst/column_0 ), 
    .M1(\vga_inst/column_1 ), .M0(\vga_inst/column_2 ), .FXB(\vga_inst/n3536 ), 
    .FXA(\vga_inst/n3539 ), .OFX0(\vga_inst/n3536 ), 
    .OFX1(\vga_inst/digit_bit ));
  vga_inst_i26_SLICE_163 \vga_inst/i26/SLICE_163 ( .D1(\vga_inst/palette_4 ), 
    .C1(\vga_inst/n3604 ), .B1(\vga_inst/row_3 ), .A1(\vga_inst/n3610 ), 
    .D0(\vga_inst/n196 ), .C0(\vga_inst/n194 ), .B0(\vga_inst/n58 ), 
    .A0(\vga_inst/n76 ), .M0(\vga_inst/red_1__N_214 ), 
    .OFX0(\vga_inst/n19_adj_415 ));
  vga_inst_i26_adj_21_SLICE_164 \vga_inst/i26_adj_21/SLICE_164 ( 
    .D1(\vga_inst/palette_3 ), .C1(\vga_inst/n3604 ), .B1(\vga_inst/row_3 ), 
    .A1(\vga_inst/n3610 ), .D0(\vga_inst/n194 ), .C0(\vga_inst/n3235 ), 
    .B0(\vga_inst/n1427 ), .A0(\vga_inst/n3603 ), .M0(\vga_inst/red_1__N_214 ), 
    .OFX0(\vga_inst/n12 ));
  vga_inst_i2962_SLICE_165 \vga_inst/i2962/SLICE_165 ( 
    .D1(\vga_inst/palette_8 ), .C1(\vga_inst/n3604 ), .B1(\vga_inst/row_3 ), 
    .A1(\vga_inst/n3610 ), .D0(\vga_inst/n3596 ), .C0(\vga_inst/n196 ), 
    .B0(\vga_inst/n194 ), .A0(\vga_inst/n76 ), .M0(\vga_inst/red_1__N_214 ), 
    .OFX0(\vga_inst/n3528 ));
  vga_inst_i2885_SLICE_166 \vga_inst/i2885/SLICE_166 ( 
    .D1(\vga_inst/palette_7 ), .C1(\vga_inst/n3604 ), .B1(\vga_inst/row_3 ), 
    .A1(\vga_inst/n3610 ), .B0(\vga_inst/n76 ), .A0(\vga_inst/n3381 ), 
    .M0(\vga_inst/red_1__N_214 ), .OFX0(\vga_inst/n3383 ));
  vga_inst_i38_SLICE_167 \vga_inst/i38/SLICE_167 ( .D1(\vga_inst/n3609 ), 
    .C1(\vga_inst/column_3 ), .B1(\vga_inst/column_2 ), .A1(\vga_inst/n3615 ), 
    .B0(\vga_inst/column_6 ), .A0(\vga_inst/column_5 ), 
    .M0(\vga_inst/column_4 ), .OFX0(\vga_inst/n26 ));
  vga_inst_i2979_SLICE_168 \vga_inst/i2979/SLICE_168 ( 
    .C1(\vga_inst/fipsy_rom_data_mem_3 ), .B1(\vga_inst/fipsy_rom_data_5 ), 
    .A1(\vga_inst/fipsy_bit_addr_1 ), .C0(\vga_inst/fipsy_rom_data_7 ), 
    .B0(\vga_inst/fipsy_rom_data_mem_1 ), .A0(\vga_inst/fipsy_bit_addr_1 ), 
    .M0(\vga_inst/fipsy_bit_addr_2 ), .OFX0(\vga_inst/n3546 ));
  vga_inst_i2976_SLICE_169 \vga_inst/i2976/SLICE_169 ( 
    .C1(\vga_inst/fipsy_rom_data_mem_2 ), .B1(\vga_inst/fipsy_rom_data_4 ), 
    .A1(\vga_inst/fipsy_bit_addr_1 ), .C0(\vga_inst/fipsy_rom_data_6 ), 
    .B0(\vga_inst/fipsy_bit_addr_1 ), .A0(\vga_inst/fipsy_rom_data_mem_0 ), 
    .M1(\vga_inst/fipsy_bit_addr_0 ), .M0(\vga_inst/fipsy_bit_addr_2 ), 
    .FXB(\vga_inst/n3543 ), .FXA(\vga_inst/n3546 ), .OFX0(\vga_inst/n3543 ), 
    .OFX1(\vga_inst/fipsy_digit_bit ));
  vga_inst_i2971_SLICE_170 \vga_inst/i2971/SLICE_170 ( 
    .C1(\vga_inst/rom_data_3 ), .B1(\vga_inst/rom_data_2 ), 
    .A1(\vga_inst/column_0 ), .C0(\vga_inst/rom_data_7 ), 
    .B0(\vga_inst/rom_data_6 ), .A0(\vga_inst/column_0 ), 
    .M0(\vga_inst/column_2 ), .OFX0(\vga_inst/n3539 ));
  vga_inst_SLICE_171 \vga_inst/SLICE_171 ( .D1(\vga_inst/n3618 ), 
    .C1(\vga_inst/row_2 ), .B1(\vga_inst/row_4 ), .A1(\vga_inst/row_1 ), 
    .D0(\vga_inst/n3175 ), .C0(\vga_inst/row_4 ), .B0(\vga_inst/row_3 ), 
    .A0(\vga_inst/n3618 ), .F0(\vga_inst/n16_adj_434 ), .F1(\vga_inst/n3175 ));
  vga_inst_SLICE_172 \vga_inst/SLICE_172 ( .D1(\vga_inst/n1427 ), 
    .C1(\vga_inst/n194 ), .B1(\vga_inst/n226 ), .A1(\vga_inst/n196 ), 
    .C0(\vga_inst/n3596 ), .B0(\vga_inst/n202 ), .A0(\vga_inst/n196 ), 
    .F0(\vga_inst/n1427 ), .F1(\vga_inst/n2942 ));
  vga_inst_SLICE_173 \vga_inst/SLICE_173 ( .D1(\vga_inst/column_6 ), 
    .C1(\vga_inst/line_cycle ), .B1(\vga_inst/column_8 ), 
    .A1(\vga_inst/column_7 ), .D0(\vga_inst/line_cycle ), 
    .C0(\vga_inst/red_1__N_218 ), .B0(\vga_inst/n2329 ), .A0(\vga_inst/n3608 ), 
    .F0(\vga_inst/red_1__N_214 ), .F1(\vga_inst/n3608 ));
  vga_inst_SLICE_174 \vga_inst/SLICE_174 ( .C1(\vga_inst/ball_y_5 ), 
    .B1(\vga_inst/ball_y_6 ), .A1(\vga_inst/ball_y_7 ), .D0(\vga_inst/n3211 ), 
    .C0(\vga_inst/ball_y_8 ), .B0(\vga_inst/ball_y_7 ), .A0(\vga_inst/n3155 ), 
    .F0(\vga_inst/n20_adj_472 ), .F1(\vga_inst/n3155 ));
  vga_inst_SLICE_175 \vga_inst/SLICE_175 ( .D1(\vga_inst/n6 ), 
    .C1(\vga_inst/ball_y_0 ), .B1(\vga_inst/ball_y_2 ), 
    .A1(\vga_inst/ball_y_3 ), .B0(\vga_inst/ball_y_4 ), 
    .A0(\vga_inst/ball_y_1 ), .F0(\vga_inst/n6 ), .F1(\vga_inst/n3607 ));
  vga_inst_SLICE_176 \vga_inst/SLICE_176 ( .D1(\vga_inst/n2365 ), 
    .C1(\vga_inst/paddle_left_y_6 ), .B1(\vga_inst/paddle_left_y_7 ), 
    .A1(\vga_inst/paddle_left_y_8 ), .D0(\vga_inst/n6_adj_413 ), 
    .C0(\vga_inst/paddle_left_y_5 ), .B0(\vga_inst/paddle_left_y_3 ), 
    .A0(\vga_inst/paddle_left_y_4 ), .F0(\vga_inst/n2365 ), 
    .F1(\vga_inst/n3600 ));
  vga_inst_SLICE_177 \vga_inst/SLICE_177 ( .D1(\vga_inst/n3010 ), 
    .C1(\vga_inst/n3003 ), .B1(PIN7_c), .A1(\vga_inst/game_state_0 ), 
    .C0(\vga_inst/n155 ), .B0(\vga_inst/n3597 ), .A0(\vga_inst/n2464 ), 
    .M1(\vga_inst/fipsy_rom_data_1 ), .M0(\vga_inst/fipsy_rom_data_0 ), 
    .CE(\vga_inst/fipsy_rom_data_mem_7__N_232 ), .CLK(clk), 
    .F0(\vga_inst/n1342 ), .Q0(\vga_inst/fipsy_rom_data_mem_0 ), 
    .F1(\vga_inst/n155 ), .Q1(\vga_inst/fipsy_rom_data_mem_1 ));
  vga_inst_SLICE_178 \vga_inst/SLICE_178 ( .D1(\vga_inst/n6_adj_470 ), 
    .C1(\vga_inst/paddle_right_y_5 ), .B1(\vga_inst/paddle_right_y_3 ), 
    .A1(\vga_inst/paddle_right_y_4 ), .C0(\vga_inst/paddle_right_y_9 ), 
    .B0(\vga_inst/n3611 ), .A0(\vga_inst/n2359 ), .F0(\vga_inst/n3593 ), 
    .F1(\vga_inst/n2359 ));
  vga_inst_SLICE_179 \vga_inst/SLICE_179 ( .D1(\vga_inst/n721 ), 
    .C1(\vga_inst/n10_adj_463 ), .B1(\vga_inst/n2959 ), .A1(\vga_inst/n725 ), 
    .C0(\vga_inst/n155 ), .B0(\vga_inst/n3597 ), .A0(\vga_inst/n2464 ), 
    .F0(\vga_inst/led_count_6__N_32_enable_28 ), .F1(\vga_inst/n2464 ));
  vga_inst_SLICE_180 \vga_inst/SLICE_180 ( .D1(\vga_inst/column_7 ), 
    .C1(\vga_inst/column_8 ), .B1(\vga_inst/line_cycle ), .A1(\vga_inst/n14 ), 
    .D0(\vga_inst/column_2 ), .C0(\vga_inst/n6_adj_416 ), 
    .B0(\vga_inst/column_6 ), .A0(\vga_inst/n3613 ), .F0(\vga_inst/n14 ), 
    .F1(\vga_inst/rom_addr_7__N_170 ));
  vga_inst_SLICE_181 \vga_inst/SLICE_181 ( .C1(\vga_inst/paddle_right_y_6 ), 
    .B1(\vga_inst/paddle_right_y_7 ), .A1(\vga_inst/paddle_right_y_8 ), 
    .D0(\vga_inst/paddle_right_y_9 ), .C0(PIN10_c), .B0(\vga_inst/n3611 ), 
    .A0(\vga_inst/n2359 ), .F0(\vga_inst/paddle_right_y_9__N_392 ), 
    .F1(\vga_inst/n3611 ));
  vga_inst_SLICE_182 \vga_inst/SLICE_182 ( .D1(\vga_inst/red_1__N_214 ), 
    .C1(\vga_inst/n3270 ), .B1(\vga_inst/n3594 ), .A1(\vga_inst/n36 ), 
    .D0(\vga_inst/palette_5 ), .C0(\vga_inst/n3604 ), .B0(\vga_inst/row_3 ), 
    .A0(\vga_inst/n3610 ), .F0(\vga_inst/n3270 ), .F1(PIN12_c));
  vga_inst_SLICE_183 \vga_inst/SLICE_183 ( .D1(\vga_inst/row_4 ), 
    .C1(\vga_inst/row_5 ), .B1(\vga_inst/row_6 ), .A1(\vga_inst/row_7 ), 
    .D0(\vga_inst/row_8 ), .C0(\vga_inst/n2400 ), .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/n3604 ), .F0(\vga_inst/n1335 ), .F1(\vga_inst/n3604 ));
  vga_inst_SLICE_184 \vga_inst/SLICE_184 ( .D1(\vga_inst/n142 ), 
    .C1(\vga_inst/n10_adj_456 ), .B1(\vga_inst/n146 ), .A1(\vga_inst/n3207 ), 
    .C0(\vga_inst/n79 ), .B0(\vga_inst/column_4 ), .A0(\vga_inst/n1801 ), 
    .F0(\vga_inst/n3235 ), .F1(\vga_inst/n1801 ));
  vga_inst_SLICE_185 \vga_inst/SLICE_185 ( .D1(\vga_inst/n3613 ), 
    .C1(\vga_inst/column_5 ), .B1(\vga_inst/column_6 ), .A1(\vga_inst/n3605 ), 
    .D0(\vga_inst/n4 ), .C0(\vga_inst/column_8 ), .B0(\vga_inst/column_7 ), 
    .A0(\vga_inst/line_cycle ), .F0(\vga_inst/n1340 ), .F1(\vga_inst/n4 ));
  vga_inst_SLICE_186 \vga_inst/SLICE_186 ( .B1(\vga_inst/fipsy_bit_addr_2 ), 
    .A1(\vga_inst/fipsy_bit_addr_1 ), .D0(\vga_inst/n447 ), 
    .C0(\vga_inst/fipsy_tot_ofs_0 ), .B0(\vga_inst/n3227 ), 
    .A0(\vga_inst/fipsy_bit_addr_0 ), 
    .F0(\vga_inst/fipsy_rom_data_mem_7__N_232 ), .F1(\vga_inst/n3227 ));
  vga_inst_SLICE_187 \vga_inst/SLICE_187 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/row_9 ), .D0(\vga_inst/palette_6 ), .C0(\vga_inst/n3604 ), 
    .B0(\vga_inst/row_3 ), .A0(\vga_inst/n3610 ), .F0(\vga_inst/n3268 ), 
    .F1(\vga_inst/n3610 ));
  vga_inst_SLICE_188 \vga_inst/SLICE_188 ( .D1(\vga_inst/led_count_6 ), 
    .C1(\vga_inst/led_count_4 ), .B1(\vga_inst/led_count_3 ), 
    .A1(\vga_inst/led_count_7 ), .D0(\vga_inst/led_count_1 ), 
    .C0(\vga_inst/n16 ), .B0(\vga_inst/led_count_5 ), 
    .A0(\vga_inst/n17_adj_428 ), .F0(\vga_inst/line_cycle_N_16_enable_8 ), 
    .F1(\vga_inst/n16 ));
  vga_inst_SLICE_189 \vga_inst/SLICE_189 ( .D1(\vga_inst/n3596 ), 
    .C1(\vga_inst/n196 ), .B1(\vga_inst/n226 ), .A1(\vga_inst/n194 ), 
    .D0(\vga_inst/column_4 ), .C0(\vga_inst/column_3 ), 
    .B0(\vga_inst/column_5 ), .A0(\vga_inst/n3608 ), .F0(\vga_inst/n3596 ), 
    .F1(\vga_inst/n3381 ));
  vga_inst_SLICE_190 \vga_inst/SLICE_190 ( .D1(\vga_inst/row_9 ), 
    .C1(\vga_inst/n3603 ), .B1(\vga_inst/n3173 ), .A1(\vga_inst/game_state_0 ), 
    .D0(\vga_inst/n1282 ), .C0(\vga_inst/row_8 ), .B0(\vga_inst/n2440 ), 
    .A0(\vga_inst/fipsy_digit_bit ), .F0(\vga_inst/n3173 ), 
    .F1(\vga_inst/n226 ));
  vga_inst_SLICE_191 \vga_inst/SLICE_191 ( .C1(\vga_inst/ball_x_9 ), 
    .B1(\vga_inst/ball_x_7 ), .A1(\vga_inst/n1253 ), .C0(\vga_inst/n155 ), 
    .B0(\vga_inst/n3599 ), .A0(\vga_inst/n2462 ), .M0(\vga_inst/row_2 ), 
    .CLK(\vga_inst/line_cycle ), .F0(\vga_inst/n1345 ), 
    .Q0(\vga_inst/fipsy_rom_addr_5 ), .F1(\vga_inst/n3599 ));
  vga_inst_SLICE_192 \vga_inst/SLICE_192 ( .B1(\vga_inst/row_5 ), 
    .A1(\vga_inst/row_4 ), .D0(\vga_inst/n3610 ), .C0(\vga_inst/row_3 ), 
    .B0(\vga_inst/n3612 ), .A0(\vga_inst/n3614 ), .F0(\vga_inst/n3602 ), 
    .F1(\vga_inst/n3612 ));
  vga_inst_SLICE_193 \vga_inst/SLICE_193 ( .D1(\vga_inst/row_5 ), 
    .C1(\vga_inst/row_8 ), .B1(\vga_inst/row_7 ), .A1(\vga_inst/row_6 ), 
    .C0(\vga_inst/row_9 ), .B0(\vga_inst/n3161 ), .A0(\vga_inst/n16_adj_434 ), 
    .F0(PIN19_c), .F1(\vga_inst/n3161 ));
  vga_inst_SLICE_194 \vga_inst/SLICE_194 ( .D1(\vga_inst/n606 ), 
    .C1(\vga_inst/n10 ), .B1(\vga_inst/n2930 ), .A1(\vga_inst/n610 ), 
    .C0(\vga_inst/n155 ), .B0(\vga_inst/n3599 ), .A0(\vga_inst/n2462 ), 
    .F0(\vga_inst/led_count_6__N_32_enable_29 ), .F1(\vga_inst/n2462 ));
  vga_inst_SLICE_195 \vga_inst/SLICE_195 ( .C1(\vga_inst/n18 ), 
    .B1(\vga_inst/n3606 ), .A1(\vga_inst/n3607 ), .C0(\vga_inst/ball_y_8 ), 
    .B0(\vga_inst/ball_y_9 ), .A0(\vga_inst/n3155 ), .F0(\vga_inst/n3606 ), 
    .F1(\vga_inst/n1336 ));
  vga_inst_SLICE_196 \vga_inst/SLICE_196 ( .D1(\vga_inst/n3161 ), 
    .C1(\vga_inst/line_cycle ), .B1(\vga_inst/column_8 ), 
    .A1(\vga_inst/column_7 ), .D0(\vga_inst/n3528 ), .C0(\vga_inst/n3598 ), 
    .B0(\vga_inst/n36 ), .A0(\vga_inst/row_9 ), .F0(PIN18_c), 
    .F1(\vga_inst/n3598 ));
  vga_inst_SLICE_197 \vga_inst/SLICE_197 ( .D1(\vga_inst/n36 ), 
    .C1(\vga_inst/n12 ), .B1(\vga_inst/n3598 ), .A1(\vga_inst/row_9 ), 
    .D0(\vga_inst/n16_adj_441 ), .C0(\vga_inst/n2925 ), 
    .B0(\vga_inst/n15_adj_440 ), .A0(\vga_inst/n15_adj_439 ), 
    .F0(\vga_inst/n36 ), .F1(PIN13_c));
  vga_inst_SLICE_198 \vga_inst/SLICE_198 ( .B1(\vga_inst/n17 ), 
    .A1(\vga_inst/n19 ), .D0(\vga_inst/n11 ), .C0(\vga_inst/n15 ), 
    .B0(\vga_inst/n7 ), .A0(\vga_inst/n9 ), .F0(\vga_inst/n2930 ), 
    .F1(\vga_inst/n9 ));
  vga_inst_SLICE_199 \vga_inst/SLICE_199 ( .D1(\vga_inst/red_1_N_85_4 ), 
    .C1(\vga_inst/red_1_N_85_8 ), .B1(\vga_inst/red_1_N_85_9 ), 
    .A1(\vga_inst/red_1_N_85_6 ), .D0(\vga_inst/n14_adj_444 ), 
    .C0(\vga_inst/n13_adj_443 ), .B0(\vga_inst/n2949 ), 
    .A0(\vga_inst/n15_adj_442 ), .F0(\vga_inst/n15_adj_440 ), 
    .F1(\vga_inst/n15_adj_442 ));
  vga_inst_SLICE_200 \vga_inst/SLICE_200 ( .D1(\vga_inst/n1801 ), 
    .C1(\vga_inst/column_4 ), .B1(\vga_inst/n79 ), .A1(\vga_inst/n3603 ), 
    .D0(\vga_inst/column_5 ), .C0(\vga_inst/line_cycle ), 
    .B0(\vga_inst/n3619 ), .A0(\vga_inst/column_6 ), .F0(\vga_inst/n3603 ), 
    .F1(\vga_inst/n76 ));
  vga_inst_SLICE_201 \vga_inst/SLICE_201 ( .C1(\vga_inst/red_1_N_73_1 ), 
    .B1(\vga_inst/red_1_N_73_2 ), .A1(\vga_inst/red_1_N_73_0 ), 
    .D0(\vga_inst/n10_adj_447 ), .C0(\vga_inst/red_1_N_73_3 ), 
    .B0(\vga_inst/n13_adj_446 ), .A0(\vga_inst/n15_adj_445 ), 
    .F0(\vga_inst/n2925 ), .F1(\vga_inst/n10_adj_447 ));
  vga_inst_SLICE_202 \vga_inst/SLICE_202 ( .B1(\vga_inst/red_1_N_62_1 ), 
    .A1(\vga_inst/red_1_N_62_0 ), .D0(\vga_inst/red_1_N_62_2 ), 
    .C0(\vga_inst/n2361 ), .B0(\vga_inst/red_1_N_62_3 ), 
    .A0(\vga_inst/n13_adj_448 ), .F0(\vga_inst/n16_adj_441 ), 
    .F1(\vga_inst/n2361 ));
  vga_inst_SLICE_203 \vga_inst/SLICE_203 ( .B1(\vga_inst/red_1_N_96_0 ), 
    .A1(\vga_inst/red_1_N_96_1 ), .D0(\vga_inst/n29 ), 
    .C0(\vga_inst/n12_adj_450 ), .B0(\vga_inst/n16_adj_449 ), 
    .A0(\vga_inst/red_1_N_96_2 ), .F0(\vga_inst/n2949 ), .F1(\vga_inst/n29 ));
  vga_inst_SLICE_204 \vga_inst/SLICE_204 ( .B1(\vga_inst/n285 ), 
    .A1(\vga_inst/n283 ), .D0(\vga_inst/n284 ), .C0(\vga_inst/n286 ), 
    .B0(\vga_inst/n13 ), .A0(\vga_inst/n5 ), .F0(\vga_inst/n7 ), 
    .F1(\vga_inst/n5 ));
  vga_inst_SLICE_205 \vga_inst/SLICE_205 ( .B1(\vga_inst/red_1_N_96_9 ), 
    .A1(\vga_inst/red_1_N_96_3 ), .D0(\vga_inst/n10_adj_455 ), 
    .C0(\vga_inst/red_1_N_96_4 ), .B0(\vga_inst/red_1_N_96_8 ), 
    .A0(\vga_inst/red_1_N_96_6 ), .F0(\vga_inst/n16_adj_449 ), 
    .F1(\vga_inst/n10_adj_455 ));
  vga_inst_SLICE_206 \vga_inst/SLICE_206 ( .C1(\vga_inst/n1253 ), 
    .B1(\vga_inst/ball_x_9 ), .A1(\vga_inst/ball_x_7 ), .D0(\vga_inst/n2462 ), 
    .C0(\vga_inst/n3599 ), .B0(\vga_inst/n2464 ), .A0(\vga_inst/n3597 ), 
    .F0(\vga_inst/led_count_6__N_32_enable_14 ), .F1(\vga_inst/n3597 ));
  vga_inst_SLICE_207 \vga_inst/SLICE_207 ( .C1(\vga_inst/n19_adj_430 ), 
    .B1(\vga_inst/n15_adj_432 ), .A1(\vga_inst/n13_adj_431 ), 
    .D0(\vga_inst/n68_adj_457 ), .C0(\vga_inst/n17_adj_429 ), 
    .B0(\vga_inst/n3199 ), .A0(\vga_inst/n11_adj_435 ), .F0(\vga_inst/n3207 ), 
    .F1(\vga_inst/n68_adj_457 ));
  vga_inst_SLICE_208 \vga_inst/SLICE_208 ( .D1(\vga_inst/n147 ), 
    .C1(\vga_inst/n148 ), .B1(\vga_inst/n149 ), .A1(\vga_inst/n150 ), 
    .D0(\vga_inst/n144 ), .C0(\vga_inst/n2373 ), .B0(\vga_inst/n145 ), 
    .A0(\vga_inst/n143 ), .F0(\vga_inst/n10_adj_456 ), .F1(\vga_inst/n2373 ));
  vga_inst_SLICE_209 \vga_inst/SLICE_209 ( .B1(\vga_inst/column_8 ), 
    .A1(\vga_inst/column_7 ), .D0(\vga_inst/line_cycle ), 
    .C0(\vga_inst/n2917 ), .B0(\vga_inst/n3619 ), .A0(\vga_inst/n3609 ), 
    .F0(\vga_inst/n202 ), .F1(\vga_inst/n3619 ));
  vga_inst_SLICE_210 \vga_inst/SLICE_210 ( .D1(\vga_inst/n611 ), 
    .C1(\vga_inst/n612 ), .B1(\vga_inst/n613 ), .A1(\vga_inst/n614 ), 
    .D0(\vga_inst/n608 ), .C0(\vga_inst/n607 ), .B0(\vga_inst/n609 ), 
    .A0(\vga_inst/n2918 ), .F0(\vga_inst/n10 ), .F1(\vga_inst/n2918 ));
  vga_inst_SLICE_211 \vga_inst/SLICE_211 ( .D1(\vga_inst/n2942 ), 
    .C1(\vga_inst/red_1__N_214 ), .B1(\vga_inst/n76 ), .A1(\vga_inst/n3268 ), 
    .D0(\vga_inst/red_1_N_53_3 ), .C0(\vga_inst/n36 ), .B0(\vga_inst/n3598 ), 
    .A0(\vga_inst/row_9 ), .F0(PIN17_c), .F1(\vga_inst/red_1_N_53_3 ));
  vga_inst_SLICE_212 \vga_inst/SLICE_212 ( .D1(\vga_inst/n15_adj_474 ), 
    .C1(\vga_inst/n17_adj_475 ), .B1(\vga_inst/n13_adj_477 ), 
    .A1(\vga_inst/n2916 ), .D0(\vga_inst/n272 ), .C0(\vga_inst/n273 ), 
    .B0(\vga_inst/n274 ), .A0(\vga_inst/n275 ), .F0(\vga_inst/n2916 ), 
    .F1(\vga_inst/n10_adj_479 ));
  vga_inst_SLICE_213 \vga_inst/SLICE_213 ( .D1(\vga_inst/n2462 ), 
    .C1(\vga_inst/ball_x_9 ), .B1(\vga_inst/ball_x_7 ), .A1(\vga_inst/n1253 ), 
    .D0(PIN7_c), .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n3590 ), 
    .A0(\vga_inst/n3592 ), .F0(\vga_inst/led_count_6__N_32_enable_5 ), 
    .F1(\vga_inst/n3592 ));
  vga_inst_SLICE_214 \vga_inst/SLICE_214 ( .D1(\vga_inst/ball_x_1 ), 
    .C1(\vga_inst/n10_adj_462 ), .B1(\vga_inst/n14_adj_461 ), 
    .A1(\vga_inst/ball_x_0 ), .D0(\vga_inst/n2464 ), .C0(\vga_inst/n1253 ), 
    .B0(\vga_inst/ball_x_9 ), .A0(\vga_inst/ball_x_7 ), .F0(\vga_inst/n3590 ), 
    .F1(\vga_inst/n1253 ));
  vga_inst_SLICE_215 \vga_inst/SLICE_215 ( .B1(\vga_inst/paddle_right_y_8 ), 
    .A1(\vga_inst/paddle_right_y_5 ), .D0(\vga_inst/n8 ), 
    .C0(\vga_inst/paddle_right_y_7 ), .B0(\vga_inst/n7_adj_458 ), 
    .A0(\vga_inst/paddle_right_y_9 ), .F0(\vga_inst/n2937 ), 
    .F1(\vga_inst/n8 ));
  vga_inst_SLICE_216 \vga_inst/SLICE_216 ( .C1(\vga_inst/paddle_right_y_1 ), 
    .B1(\vga_inst/paddle_right_y_3 ), .A1(\vga_inst/paddle_right_y_4 ), 
    .D0(\vga_inst/paddle_right_y_0 ), .C0(\vga_inst/n8_adj_459 ), 
    .B0(\vga_inst/paddle_right_y_2 ), .A0(\vga_inst/paddle_right_y_6 ), 
    .F0(\vga_inst/n7_adj_458 ), .F1(\vga_inst/n8_adj_459 ));
  vga_inst_SLICE_217 \vga_inst/SLICE_217 ( .B1(\vga_inst/row_7 ), 
    .A1(\vga_inst/row_6 ), .D0(\vga_inst/n3602 ), .C0(\vga_inst/n4_adj_460 ), 
    .B0(\vga_inst/row_9 ), .A0(\vga_inst/n3618 ), .F0(\vga_inst/red_1__N_218 ), 
    .F1(\vga_inst/n3618 ));
  vga_inst_SLICE_218 \vga_inst/SLICE_218 ( .D1(\vga_inst/column_3 ), 
    .C1(\vga_inst/column_4 ), .B1(\vga_inst/n2896 ), .A1(\vga_inst/n3609 ), 
    .B0(\vga_inst/column_6 ), .A0(\vga_inst/column_5 ), .F0(\vga_inst/n3609 ), 
    .F1(\vga_inst/n2962 ));
  vga_inst_SLICE_219 \vga_inst/SLICE_219 ( .D1(\vga_inst/n3614 ), 
    .C1(\vga_inst/n3209 ), .B1(\vga_inst/digit_bit ), .A1(\vga_inst/row_4 ), 
    .B0(\vga_inst/row_6 ), .A0(\vga_inst/row_7 ), .F0(\vga_inst/n3614 ), 
    .F1(\vga_inst/n196 ));
  vga_inst_SLICE_220 \vga_inst/SLICE_220 ( .C1(\vga_inst/paddle_left_y_6 ), 
    .B1(\vga_inst/paddle_left_y_7 ), .A1(\vga_inst/paddle_left_y_8 ), 
    .C0(\vga_inst/paddle_left_y_9 ), .B0(\vga_inst/n3617 ), 
    .A0(\vga_inst/n2365 ), .F0(\vga_inst/n3595 ), .F1(\vga_inst/n3617 ));
  vga_inst_SLICE_221 \vga_inst/SLICE_221 ( .B1(\vga_inst/n15_adj_420 ), 
    .A1(\vga_inst/n13_adj_419 ), .D0(\vga_inst/n8_adj_465 ), 
    .C0(\vga_inst/n19_adj_418 ), .B0(\vga_inst/n7_adj_464 ), 
    .A0(\vga_inst/n11_adj_422 ), .F0(\vga_inst/n2959 ), 
    .F1(\vga_inst/n8_adj_465 ));
  vga_inst_SLICE_222 \vga_inst/SLICE_222 ( .D1(\vga_inst/n726 ), 
    .C1(\vga_inst/n727 ), .B1(\vga_inst/n728 ), .A1(\vga_inst/n729 ), 
    .D0(\vga_inst/n723 ), .C0(\vga_inst/n722 ), .B0(\vga_inst/n724 ), 
    .A0(\vga_inst/n2894 ), .F0(\vga_inst/n10_adj_463 ), .F1(\vga_inst/n2894 ));
  vga_inst_SLICE_223 \vga_inst/SLICE_223 ( .B1(\vga_inst/n294 ), 
    .A1(\vga_inst/n296 ), .D0(\vga_inst/n295 ), .C0(\vga_inst/n6_adj_466 ), 
    .B0(\vga_inst/n17_adj_417 ), .A0(\vga_inst/n297 ), 
    .F0(\vga_inst/n7_adj_464 ), .F1(\vga_inst/n6_adj_466 ));
  vga_inst_SLICE_224 \vga_inst/SLICE_224 ( .B1(\vga_inst/paddle_left_y_8 ), 
    .A1(\vga_inst/paddle_left_y_5 ), .D0(\vga_inst/n8_adj_468 ), 
    .C0(\vga_inst/paddle_left_y_7 ), .B0(\vga_inst/n7_adj_467 ), 
    .A0(\vga_inst/paddle_left_y_9 ), .F0(\vga_inst/n2941 ), 
    .F1(\vga_inst/n8_adj_468 ));
  vga_inst_SLICE_225 \vga_inst/SLICE_225 ( .C1(\vga_inst/paddle_left_y_1 ), 
    .B1(\vga_inst/paddle_left_y_3 ), .A1(\vga_inst/paddle_left_y_4 ), 
    .D0(\vga_inst/paddle_left_y_0 ), .C0(\vga_inst/n8_adj_469 ), 
    .B0(\vga_inst/paddle_left_y_2 ), .A0(\vga_inst/paddle_left_y_6 ), 
    .F0(\vga_inst/n7_adj_467 ), .F1(\vga_inst/n8_adj_469 ));
  vga_inst_SLICE_226 \vga_inst/SLICE_226 ( .D1(\vga_inst/ball_y_1 ), 
    .C1(\vga_inst/ball_y_3 ), .B1(\vga_inst/ball_y_2 ), 
    .A1(\vga_inst/n20_adj_472 ), .D0(\vga_inst/ball_y_9 ), 
    .C0(\vga_inst/ball_y_0 ), .B0(\vga_inst/n12_adj_471 ), 
    .A0(\vga_inst/ball_y_4 ), .F0(\vga_inst/led_count_6__N_32_enable_23 ), 
    .F1(\vga_inst/n12_adj_471 ));
  vga_inst_SLICE_227 \vga_inst/SLICE_227 ( .D1(\vga_inst/n169 ), 
    .C1(\vga_inst/n10_adj_478 ), .B1(\vga_inst/n2958 ), .A1(\vga_inst/n173 ), 
    .D0(\vga_inst/n2420 ), .C0(\vga_inst/n3619 ), .B0(\vga_inst/line_cycle ), 
    .A0(\vga_inst/n2962 ), .F0(\vga_inst/n194 ), .F1(\vga_inst/n2420 ));
  vga_inst_SLICE_228 \vga_inst/SLICE_228 ( .D1(\vga_inst/n174 ), 
    .C1(\vga_inst/n175 ), .B1(\vga_inst/n176 ), .A1(\vga_inst/n177 ), 
    .D0(\vga_inst/n171 ), .C0(\vga_inst/n170 ), .B0(\vga_inst/n172 ), 
    .A0(\vga_inst/n2915 ), .F0(\vga_inst/n10_adj_478 ), .F1(\vga_inst/n2915 ));
  vga_inst_SLICE_229 \vga_inst/SLICE_229 ( .D1(\vga_inst/n36 ), 
    .C1(\vga_inst/n3383 ), .B1(\vga_inst/n3598 ), .A1(\vga_inst/row_9 ), 
    .D0(\vga_inst/n19_adj_415 ), .C0(\vga_inst/n36 ), .B0(\vga_inst/n3598 ), 
    .A0(\vga_inst/row_9 ), .F0(PIN14_c), .F1(PIN11_c));
  vga_inst_SLICE_230 \vga_inst/SLICE_230 ( .C1(\vga_inst/column_0 ), 
    .B1(\vga_inst/column_1 ), .A1(\vga_inst/column_2 ), 
    .C0(\vga_inst/column_2 ), .B0(\vga_inst/column_1 ), 
    .A0(\vga_inst/column_0 ), .F0(\vga_inst/n3605 ), .F1(\vga_inst/n2896 ));
  vga_inst_SLICE_231 \vga_inst/SLICE_231 ( .C1(\vga_inst/column_6 ), 
    .B1(\vga_inst/column_8 ), .A1(\vga_inst/column_7 ), 
    .D0(\vga_inst/column_8 ), .C0(\vga_inst/line_cycle ), .B0(\vga_inst/n26 ), 
    .A0(\vga_inst/column_7 ), .F0(PIN20_c), .F1(\vga_inst/n2329 ));
  vga_inst_SLICE_232 \vga_inst/SLICE_232 ( .D1(\vga_inst/column_6 ), 
    .C1(\vga_inst/column_5 ), .B1(\vga_inst/column_3 ), 
    .A1(\vga_inst/column_4 ), .D0(\vga_inst/n202 ), .C0(\vga_inst/column_3 ), 
    .B0(\vga_inst/column_4 ), .A0(\vga_inst/n3603 ), .F0(\vga_inst/n58 ), 
    .F1(\vga_inst/n2917 ));
  vga_inst_SLICE_233 \vga_inst/SLICE_233 ( .D1(\vga_inst/n3619 ), 
    .C1(\vga_inst/line_cycle ), .B1(\vga_inst/column_6 ), 
    .A1(\vga_inst/column_5 ), .D0(\vga_inst/row_9 ), 
    .C0(\vga_inst/line_cycle ), .B0(\vga_inst/n3161 ), .A0(\vga_inst/n3619 ), 
    .F0(\vga_inst/n3594 ), .F1(\vga_inst/n2440 ));
  vga_inst_SLICE_234 \vga_inst/SLICE_234 ( .C1(\vga_inst/column_5 ), 
    .B1(\vga_inst/column_1 ), .A1(\vga_inst/column_0 ), 
    .B0(\vga_inst/column_1 ), .A0(\vga_inst/column_0 ), .F0(\vga_inst/n3615 ), 
    .F1(\vga_inst/n6_adj_416 ));
  vga_inst_SLICE_235 \vga_inst/SLICE_235 ( .D1(\vga_inst/row_3 ), 
    .C1(\vga_inst/n3618 ), .B1(\vga_inst/row_5 ), .A1(\vga_inst/row_4 ), 
    .D0(\vga_inst/row_3 ), .C0(\vga_inst/row_1 ), .B0(\vga_inst/row_2 ), 
    .A0(\vga_inst/row_0 ), .F0(\vga_inst/n2400 ), .F1(\vga_inst/n1282 ));
  vga_inst_SLICE_236 \vga_inst/SLICE_236 ( .D1(\vga_inst/right_digit_3 ), 
    .C1(\vga_inst/right_digit_2 ), .B1(\vga_inst/right_digit_1 ), 
    .A1(\vga_inst/right_digit_0 ), .C0(\vga_inst/rom_addr_7__N_170 ), 
    .B0(\vga_inst/right_digit_0 ), .A0(\vga_inst/left_digit_0 ), 
    .F0(\vga_inst/rom_addr_4 ), .F1(\vga_inst/n3003 ));
  vga_inst_SLICE_237 \vga_inst/SLICE_237 ( .C1(\vga_inst/rom_addr_7__N_170 ), 
    .B1(\vga_inst/right_digit_3 ), .A1(\vga_inst/left_digit_3 ), 
    .D0(\vga_inst/left_digit_3 ), .C0(\vga_inst/left_digit_2 ), 
    .B0(\vga_inst/left_digit_1 ), .A0(\vga_inst/left_digit_0 ), 
    .F0(\vga_inst/n3010 ), .F1(\vga_inst/rom_addr_7 ));
  vga_inst_SLICE_238 \vga_inst/SLICE_238 ( .B1(\vga_inst/column_3 ), 
    .A1(\vga_inst/column_4 ), .C0(\vga_inst/column_2 ), 
    .B0(\vga_inst/column_1 ), .A0(\vga_inst/column_3 ), .F0(\vga_inst/n79 ), 
    .F1(\vga_inst/n3613 ));
  vga_inst_SLICE_239 \vga_inst/SLICE_239 ( .C1(\vga_inst/rom_addr_7__N_170 ), 
    .B1(\vga_inst/right_digit_2 ), .A1(\vga_inst/left_digit_2 ), 
    .C0(\vga_inst/rom_addr_7__N_170 ), .B0(\vga_inst/right_digit_1 ), 
    .A0(\vga_inst/left_digit_1 ), .F0(\vga_inst/rom_addr_5 ), 
    .F1(\vga_inst/rom_addr_6 ));
  vga_inst_SLICE_240 \vga_inst/SLICE_240 ( .D1(\vga_inst/ball_x_6 ), 
    .C1(\vga_inst/ball_x_3 ), .B1(\vga_inst/ball_x_2 ), 
    .A1(\vga_inst/ball_x_4 ), .B0(\vga_inst/ball_x_5 ), 
    .A0(\vga_inst/ball_x_8 ), .F0(\vga_inst/n10_adj_462 ), 
    .F1(\vga_inst/n14_adj_461 ));
  vga_inst_SLICE_241 \vga_inst/SLICE_241 ( .D1(\vga_inst/red_1_N_73_4 ), 
    .C1(\vga_inst/red_1_N_73_8 ), .B1(\vga_inst/red_1_N_73_9 ), 
    .A1(\vga_inst/red_1_N_73_6 ), .B0(\vga_inst/red_1_N_73_7 ), 
    .A0(\vga_inst/red_1_N_73_5 ), .F0(\vga_inst/n13_adj_446 ), 
    .F1(\vga_inst/n15_adj_445 ));
  vga_inst_SLICE_242 \vga_inst/SLICE_242 ( .B1(\vga_inst/red_1_N_85_7 ), 
    .A1(\vga_inst/red_1_N_85_5 ), .D0(\vga_inst/red_1_N_85_1 ), 
    .C0(\vga_inst/red_1_N_85_2 ), .B0(\vga_inst/red_1_N_85_0 ), 
    .A0(\vga_inst/red_1_N_85_3 ), .F0(\vga_inst/n14_adj_444 ), 
    .F1(\vga_inst/n13_adj_443 ));
  vga_inst_SLICE_243 \vga_inst/SLICE_243 ( .D1(\vga_inst/n3607 ), 
    .C1(\vga_inst/ball_y_8 ), .B1(\vga_inst/ball_y_9 ), .A1(\vga_inst/n3155 ), 
    .B0(\vga_inst/ball_y_5 ), .A0(\vga_inst/ball_y_6 ), .F0(\vga_inst/n3211 ), 
    .F1(\vga_inst/n1337 ));
  vga_inst_SLICE_244 \vga_inst/SLICE_244 ( .B1(\vga_inst/paddle_left_y_2 ), 
    .A1(\vga_inst/paddle_left_y_1 ), .D0(\vga_inst/paddle_left_y_9 ), 
    .C0(PIN8_c), .B0(\vga_inst/n3617 ), .A0(\vga_inst/n2365 ), 
    .F0(\vga_inst/paddle_left_y_9__N_370 ), .F1(\vga_inst/n6_adj_413 ));
  vga_inst_SLICE_245 \vga_inst/SLICE_245 ( .D1(\vga_inst/n2359 ), 
    .C1(\vga_inst/paddle_right_y_6 ), .B1(\vga_inst/paddle_right_y_7 ), 
    .A1(\vga_inst/paddle_right_y_8 ), .B0(\vga_inst/paddle_right_y_2 ), 
    .A0(\vga_inst/paddle_right_y_1 ), .F0(\vga_inst/n6_adj_470 ), 
    .F1(\vga_inst/n3601 ));
  vga_inst_SLICE_246 \vga_inst/SLICE_246 ( .A1(\vga_inst/game_state_0 ), 
    .C0(\vga_inst/row_5 ), .B0(\vga_inst/row_8 ), .A0(\vga_inst/row_9 ), 
    .F0(\vga_inst/n3209 ), .F1(\vga_inst/n3616 ));
  PIN9 PIN9_I( .PADDI(PIN9_c), .PIN9(PIN9));
  PIN8 PIN8_I( .PADDI(PIN8_c), .PIN8(PIN8));
  PIN7 PIN7_I( .PADDI(PIN7_c), .PIN7(PIN7));
  PIN10 PIN10_I( .PADDI(PIN10_c), .PIN10(PIN10));
  LEDn LEDn_I( .PADDO(LEDn_c_13), .LEDn(LEDn));
  PIN20 PIN20_I( .PADDO(PIN20_c), .PIN20(PIN20));
  PIN19 PIN19_I( .PADDO(PIN19_c), .PIN19(PIN19));
  PIN18 PIN18_I( .PADDO(PIN18_c), .PIN18(PIN18));
  PIN17 PIN17_I( .PADDO(PIN17_c), .PIN17(PIN17));
  PIN14 PIN14_I( .PADDO(PIN14_c), .PIN14(PIN14));
  PIN13 PIN13_I( .PADDO(PIN13_c), .PIN13(PIN13));
  PIN12 PIN12_I( .PADDO(PIN12_c), .PIN12(PIN12));
  PIN11 PIN11_I( .PADDO(PIN11_c), .PIN11(PIN11));
  OSCH_inst OSCH_inst( .OSC(INTERNAL_OSC));
  vga_inst_fipsy_logo_inst_addr_reg_8__I_0 
    \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 ( 
    .ADA11(\vga_inst/fipsy_rom_addr_8 ), .ADA10(\vga_inst/fipsy_rom_addr_7 ), 
    .ADA9(\vga_inst/fipsy_rom_addr_6 ), .ADA8(\vga_inst/fipsy_rom_addr_5 ), 
    .ADA7(\vga_inst/fipsy_rom_addr_4 ), .ADA6(\vga_inst/fipsy_rom_addr_3 ), 
    .ADA5(\vga_inst/fipsy_rom_addr_2 ), .ADA4(\vga_inst/fipsy_rom_addr_1 ), 
    .ADA3(\vga_inst/fipsy_rom_addr_0 ), .DOA7(\vga_inst/fipsy_rom_data_7 ), 
    .DOA6(\vga_inst/fipsy_rom_data_6 ), .DOA5(\vga_inst/fipsy_rom_data_5 ), 
    .DOA4(\vga_inst/fipsy_rom_data_4 ), .DOA3(\vga_inst/fipsy_rom_data_3 ), 
    .DOA2(\vga_inst/fipsy_rom_data_2 ), .DOA1(\vga_inst/fipsy_rom_data_1 ), 
    .DOA0(\vga_inst/fipsy_rom_data_0 ), .CLKA(clk));
  vga_inst_digits_text_inst_addr_reg_7__I_0 
    \vga_inst/digits_text_inst/addr_reg_7__I_0 ( .ADA10(\vga_inst/rom_addr_7 ), 
    .ADA9(\vga_inst/rom_addr_6 ), .ADA8(\vga_inst/rom_addr_5 ), 
    .ADA7(\vga_inst/rom_addr_4 ), .ADA6(\vga_inst/row_3 ), 
    .ADA5(\vga_inst/row_2 ), .ADA4(\vga_inst/row_1 ), .ADA3(\vga_inst/row_0 ), 
    .DOA7(\vga_inst/rom_data_7 ), .DOA6(\vga_inst/rom_data_6 ), 
    .DOA5(\vga_inst/rom_data_5 ), .DOA4(\vga_inst/rom_data_4 ), 
    .DOA3(\vga_inst/rom_data_3 ), .DOA2(\vga_inst/rom_data_2 ), 
    .DOA1(\vga_inst/rom_data_1 ), .DOA0(\vga_inst/rom_data_0 ), .CLKA(clk));
  Clk_25MHz_inst_PLLInst_0 \Clk_25MHz_inst/PLLInst_0 ( .CLKI(INTERNAL_OSC), 
    .CLKFB(clk), .CLKOP(clk));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module vga_inst_SLICE_0 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/column_273__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_inst/column_273__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_273_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vga_inst_SLICE_1 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/paddle_right_y_i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/paddle_right_y_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20002 \vga_inst/add_162_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vmuxregsre0001 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5595;
  defparam inst1.INIT1 = 16'h5655;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_2 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20003 \vga_inst/add_158_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0700;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_3 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \vga_inst/column_273__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20004 \vga_inst/column_273_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_4 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dx_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dx_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_145_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha555;
  defparam inst1.INIT1 = 16'ha555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_5 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, 
    Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/palette_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/palette_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \vga_inst/add_2377_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_6 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dx_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dx_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_145_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_7 ( input C1, B1, A1, C0, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20007 \vga_inst/add_170_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7848;
  defparam inst1.INIT1 = 16'h7848;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_8 ( input C1, B1, A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0008 \vga_inst/ball_y_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20009 \vga_inst/add_170_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vmuxregsre0008 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h7848;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_9 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20010 \vga_inst/add_252_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_10 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20003 \vga_inst/add_162_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_11 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20011 \vga_inst/unary_minus_147_add_3_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_12 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20010 \vga_inst/add_252_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_13 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20012 \vga_inst/add_2373_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_14 ( input C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20013 \vga_inst/add_166_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7848;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_15 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/palette_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/palette_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20014 \vga_inst/add_2377_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_16 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/palette_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/palette_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \vga_inst/add_2377_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_17 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2373_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_18 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/ball_x_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_x_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  ccu20016 \vga_inst/add_166_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7848;
  defparam inst1.INIT1 = 16'h7778;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_19 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2373_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_20 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dx_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20017 \vga_inst/add_145_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_21 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2373_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_22 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20012 \vga_inst/add_2374_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_23 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2374_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_24 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2374_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_25 ( input D1, C1, B1, A1, C0, B0, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20016 \vga_inst/add_166_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_26 ( input C1, B1, A1, C0, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20007 \vga_inst/add_166_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_27 ( input A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20018 \vga_inst/add_2377_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_28 ( input C1, B1, A1, C0, B0, A0, FCI, output F0, F1, 
    FCO );
  wire   GNDI;

  ccu20007 \vga_inst/add_166_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_29 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20010 \vga_inst/add_252_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_30 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20019 \vga_inst/unary_minus_148_add_3_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_31 ( input B1, A1, B0, A0, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20020 \vga_inst/add_252_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_32 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_148_add_3_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_33 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dx_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dx_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_145_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_34 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2374_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_35 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \vga_inst/add_2374_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'ha666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_36 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20012 \vga_inst/add_2375_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_37 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2375_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_38 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20019 \vga_inst/unary_minus_147_add_3_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_39 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_147_add_3_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_40 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \vga_inst/add_2373_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_41 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_148_add_3_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_42 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_148_add_3_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_43 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_148_add_3_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_44 ( input C1, B1, A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0008 \vga_inst/ball_x_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20009 \vga_inst/add_166_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_45 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2375_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_46 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2375_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_47 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20021 \vga_inst/add_2375_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_48 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dx_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dx_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_145_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_49 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \vga_inst/sub_156_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_50 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_156_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20023 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_51 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_147_add_3_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_52 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_156_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_53 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/paddle_left_y_i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/paddle_left_y_i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20024 \vga_inst/add_158_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5655;
  defparam inst1.INIT1 = 16'h2d2d;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_54 ( input C0, B0, A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \vga_inst/ball_y_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20013 \vga_inst/add_170_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_55 ( input D0, C0, B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20025 \vga_inst/fipsy_rom_data_mem_7__I_0_8 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'hFFFF;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_56 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_156_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_57 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_156_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_58 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20026 \vga_inst/sub_156_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_59 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \vga_inst/sub_139_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_60 ( input C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20027 \vga_inst/add_170_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7778;
  defparam inst1.INIT1 = 16'h7848;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_61 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_139_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_62 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_139_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_63 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_139_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_64 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_147_add_3_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0028 \vga_inst/paddle_left_y_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0028 \vga_inst/paddle_left_y_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20029 \vga_inst/add_158_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vmuxregsre0028 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5655;
  defparam inst1.INIT1 = 16'h5655;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_66 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_139_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_67 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20026 \vga_inst/sub_139_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_68 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \vga_inst/sub_59_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_69 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0028 \vga_inst/ball_dy_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20030 \vga_inst/add_174_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'haaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_70 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_59_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_71 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0028 \vga_inst/ball_dx_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20030 \vga_inst/add_145_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_72 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dy_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dy_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_174_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_73 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_59_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_74 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20011 \vga_inst/unary_minus_148_add_3_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0028 \vga_inst/paddle_left_y_i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0028 \vga_inst/paddle_left_y_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20029 \vga_inst/add_158_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_76 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_59_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_77 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_59_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_78 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20026 \vga_inst/sub_59_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_79 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \vga_inst/sub_52_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_80 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_52_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_81 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_52_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/paddle_left_y_i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/paddle_left_y_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20029 \vga_inst/add_158_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_83 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_52_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/paddle_left_y_i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/paddle_left_y_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20002 \vga_inst/add_158_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_85 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/sub_52_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_86 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dy_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20017 \vga_inst/add_174_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_87 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20026 \vga_inst/sub_52_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_88 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \vga_inst/ball_x_9__I_0_239_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_89 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_x_9__I_0_239_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_90 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_x_9__I_0_239_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_91 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_x_9__I_0_239_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_92 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_x_9__I_0_239_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_93 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20026 \vga_inst/ball_x_9__I_0_239_add_2_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_94 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20022 \vga_inst/ball_y_9__I_0_241_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_95 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_y_9__I_0_241_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_96 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_y_9__I_0_241_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    FCI, output F0, Q0, F1, FCO );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \vga_inst/ball_y_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20031 \vga_inst/add_170_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7778;
  defparam inst1.INIT1 = 16'h7778;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_98 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dy_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dy_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_174_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_99 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_y_9__I_0_241_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_100 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/unary_minus_147_add_3_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_101 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \vga_inst/ball_y_9__I_0_241_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_102 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20026 \vga_inst/ball_y_9__I_0_241_add_2_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_103 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20032 \vga_inst/fipsy_offset_277_294_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ccu20032 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_104 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/fipsy_offset_277_294_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_105 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/fipsy_offset_277_294_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_106 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/fipsy_offset_277_294_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_107 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0001 \vga_inst/fipsy_offset_277_294__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \vga_inst/fipsy_offset_277_294_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_108 ( input A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20032 \vga_inst/led_count_276_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_109 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/led_count_276__i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_276_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_110 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/led_count_276__i9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_276_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_111 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/led_count_276__i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_276_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_112 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/led_count_276__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_276_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_113 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/led_count_276__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_276_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_114 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/led_count_276__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_276_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_115 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0001 \vga_inst/led_count_276__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \vga_inst/led_count_276_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module vga_inst_SLICE_116 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \vga_inst/row_275__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20032 \vga_inst/row_275_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_117 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/row_275__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/row_275__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_275_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_118 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/row_275__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/row_275__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_275_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_119 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/row_275__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/row_275__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_275_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_120 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/row_275__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/row_275__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_275_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_121 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dy_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dy_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_174_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_122 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \vga_inst/row_275__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ccu20004 \vga_inst/row_275_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_123 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20019 \vga_inst/add_2376_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_124 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2376_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_125 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2376_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_126 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2376_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_127 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_2376_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_128 ( input A1, output FCO );
  wire   GNDI;

  ccu20011 \vga_inst/add_2376_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_129 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/paddle_right_y_i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/paddle_right_y_i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20024 \vga_inst/add_162_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_130 ( input D1, C1, B1, A1, C0, B0, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20016 \vga_inst/add_170_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0028 \vga_inst/paddle_right_y_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0028 \vga_inst/paddle_right_y_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20029 \vga_inst/add_162_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_132 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0001 \vga_inst/ball_dy_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/ball_dy_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_174_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_133 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \vga_inst/column_273__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20032 \vga_inst/column_273_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_134 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/column_273__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_inst/column_273__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_273_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0028 \vga_inst/paddle_right_y_i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0028 \vga_inst/paddle_right_y_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20029 \vga_inst/add_162_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, 
    CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \vga_inst/paddle_right_y_i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/paddle_right_y_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  ccu20029 \vga_inst/add_162_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_137 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/column_273__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_inst/column_273__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_273_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output 
    FCO );

  ccu20033 \vga_inst/fipsy_rom_data_mem_7__I_0_7 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module vga_inst_SLICE_139 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20034 \vga_inst/fipsy_rom_data_mem_7__I_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), 
    .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module vga_inst_SLICE_140 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \vga_inst/column_273__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_inst/column_273__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_273_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_141 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \vga_inst/i1917_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i1918_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \vga_inst/ball_x_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_x_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_142 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \vga_inst/i1915_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i1916_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \vga_inst/ball_x_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_x_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_143 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \vga_inst/i1913_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i1914_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \vga_inst/ball_x_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_x_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_144 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut4 \vga_inst/i1911_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_x_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_145 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \vga_inst/i1909_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i1910_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \vga_inst/ball_y_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_y_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_146 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \vga_inst/i1907_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i1908_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \vga_inst/ball_y_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_y_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_147 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \vga_inst/i1905_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i1906_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \vga_inst/ball_y_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/ball_y_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_148 ( input D1, C1, B1, A1, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40035 \vga_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \vga_inst/i1904_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_y_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_150 ( input B1, A1, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40036 \vga_inst/i1_2_lut_adj_26 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \vga_inst/i335_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0001 \vga_inst/fipsy_row_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0001 \vga_inst/fipsy_row_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_151 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M1, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, M1_dly;

  lut40038 \vga_inst/i1_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \vga_inst/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_row_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0001 \vga_inst/fipsy_row_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_153 ( input C0, B0, A0, M1, M0, CE, CLK, output F0, Q0, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40040 \vga_inst/i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i3 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i2 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_154 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40041 \vga_inst/i4_2_lut_adj_56 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \vga_inst/i2754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i5 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i4 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_155 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40041 \vga_inst/i3_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i6_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i7 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i6 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_156 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40043 \vga_inst/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \vga_inst/i2439_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_tot_ofs_i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40045 \vga_inst/i2849_2_lut_rep_27_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40046 \vga_inst/i125_2_lut_rep_25_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0001 \vga_inst/game_state__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD0DD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_158 ( input B1, A1, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40044 \vga_inst/i2390_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \vga_inst/i2388_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \vga_inst/left_digit_278__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/left_digit_278__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_159 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \vga_inst/i2404_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \vga_inst/i2397_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/left_digit_278__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/left_digit_278__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_160 ( input B1, A1, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40044 \vga_inst/i2419_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \vga_inst/i2417_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \vga_inst/right_digit_279__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/right_digit_279__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_SLICE_161 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \vga_inst/i2433_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \vga_inst/i2426_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/right_digit_279__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre \vga_inst/right_digit_279__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_inst_i2967_SLICE_162 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \vga_inst/i2967/SLICE_162/vga_inst/i2967/SLICE_162_K1_H1 , 
         \vga_inst/i2967/SLICE_162/vga_inst/i2967/GATE_H0 ;

  lut40049 \vga_inst/i2967/SLICE_162_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\vga_inst/i2967/SLICE_162/vga_inst/i2967/SLICE_162_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \vga_inst/i2967/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\vga_inst/i2967/SLICE_162/vga_inst/i2967/GATE_H0 ));
  selmux2 \vga_inst/i2967/SLICE_162_K0K1MUX ( 
    .D0(\vga_inst/i2967/SLICE_162/vga_inst/i2967/GATE_H0 ), 
    .D1(\vga_inst/i2967/SLICE_162/vga_inst/i2967/SLICE_162_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \vga_inst/i2967/SLICE_162_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module vga_inst_i26_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \vga_inst/i26/SLICE_163/vga_inst/i26/SLICE_163_K1_H1 , 
         \vga_inst/i26/SLICE_163/vga_inst/i26/GATE_H0 ;

  lut40050 \vga_inst/i26/SLICE_163_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\vga_inst/i26/SLICE_163/vga_inst/i26/SLICE_163_K1_H1 ));
  lut40051 \vga_inst/i26/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\vga_inst/i26/SLICE_163/vga_inst/i26/GATE_H0 ));
  selmux2 \vga_inst/i26/SLICE_163_K0K1MUX ( 
    .D0(\vga_inst/i26/SLICE_163/vga_inst/i26/GATE_H0 ), 
    .D1(\vga_inst/i26/SLICE_163/vga_inst/i26/SLICE_163_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h020A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i26_adj_21_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   \vga_inst/i26_adj_21/SLICE_164/vga_inst/i26_adj_21/SLICE_164_K1_H1 , 
         \vga_inst/i26_adj_21/SLICE_164/vga_inst/i26_adj_21/GATE_H0 ;

  lut40052 \vga_inst/i26_adj_21/SLICE_164_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\vga_inst/i26_adj_21/SLICE_164/vga_inst/i26_adj_21/SLICE_164_K1_H1 ));
  lut40053 \vga_inst/i26_adj_21/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\vga_inst/i26_adj_21/SLICE_164/vga_inst/i26_adj_21/GATE_H0 ));
  selmux2 \vga_inst/i26_adj_21/SLICE_164_K0K1MUX ( 
    .D0(\vga_inst/i26_adj_21/SLICE_164/vga_inst/i26_adj_21/GATE_H0 ), 
    .D1(\vga_inst/i26_adj_21/SLICE_164/vga_inst/i26_adj_21/SLICE_164_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h01FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i2962_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \vga_inst/i2962/SLICE_165/vga_inst/i2962/SLICE_165_K1_H1 , 
         \vga_inst/i2962/SLICE_165/vga_inst/i2962/GATE_H0 ;

  lut40052 \vga_inst/i2962/SLICE_165_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\vga_inst/i2962/SLICE_165/vga_inst/i2962/SLICE_165_K1_H1 ));
  lut40054 \vga_inst/i2962/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\vga_inst/i2962/SLICE_165/vga_inst/i2962/GATE_H0 ));
  selmux2 \vga_inst/i2962/SLICE_165_K0K1MUX ( 
    .D0(\vga_inst/i2962/SLICE_165/vga_inst/i2962/GATE_H0 ), 
    .D1(\vga_inst/i2962/SLICE_165/vga_inst/i2962/SLICE_165_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i2885_SLICE_166 ( input D1, C1, B1, A1, B0, A0, M0, output 
    OFX0 );
  wire   \vga_inst/i2885/SLICE_166/vga_inst/i2885/SLICE_166_K1_H1 , GNDI, 
         \vga_inst/i2885/SLICE_166/vga_inst/i2885/GATE_H0 ;

  lut40052 \vga_inst/i2885/SLICE_166_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\vga_inst/i2885/SLICE_166/vga_inst/i2885/SLICE_166_K1_H1 ));
  lut40055 \vga_inst/i2885/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\vga_inst/i2885/SLICE_166/vga_inst/i2885/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \vga_inst/i2885/SLICE_166_K0K1MUX ( 
    .D0(\vga_inst/i2885/SLICE_166/vga_inst/i2885/GATE_H0 ), 
    .D1(\vga_inst/i2885/SLICE_166/vga_inst/i2885/SLICE_166_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i38_SLICE_167 ( input D1, C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   \vga_inst/i38/SLICE_167/vga_inst/i38/SLICE_167_K1_H1 , GNDI, 
         \vga_inst/i38/SLICE_167/vga_inst/i38/GATE_H0 ;

  lut40056 \vga_inst/i38/SLICE_167_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\vga_inst/i38/SLICE_167/vga_inst/i38/SLICE_167_K1_H1 ));
  lut40057 \vga_inst/i38/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\vga_inst/i38/SLICE_167/vga_inst/i38/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \vga_inst/i38/SLICE_167_K0K1MUX ( 
    .D0(\vga_inst/i38/SLICE_167/vga_inst/i38/GATE_H0 ), 
    .D1(\vga_inst/i38/SLICE_167/vga_inst/i38/SLICE_167_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h07FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i2979_SLICE_168 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \vga_inst/i2979/SLICE_168/vga_inst/i2979/SLICE_168_K1_H1 , 
         \vga_inst/i2979/SLICE_168/vga_inst/i2979/GATE_H0 ;

  lut40058 \vga_inst/i2979/SLICE_168_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\vga_inst/i2979/SLICE_168/vga_inst/i2979/SLICE_168_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \vga_inst/i2979/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\vga_inst/i2979/SLICE_168/vga_inst/i2979/GATE_H0 ));
  selmux2 \vga_inst/i2979/SLICE_168_K0K1MUX ( 
    .D0(\vga_inst/i2979/SLICE_168/vga_inst/i2979/GATE_H0 ), 
    .D1(\vga_inst/i2979/SLICE_168/vga_inst/i2979/SLICE_168_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i2976_SLICE_169 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \vga_inst/i2976/SLICE_169/vga_inst/i2976/SLICE_169_K1_H1 , 
         \vga_inst/i2976/SLICE_169/vga_inst/i2976/GATE_H0 ;

  lut40059 \vga_inst/i2976/SLICE_169_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\vga_inst/i2976/SLICE_169/vga_inst/i2976/SLICE_169_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \vga_inst/i2976/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\vga_inst/i2976/SLICE_169/vga_inst/i2976/GATE_H0 ));
  selmux2 \vga_inst/i2976/SLICE_169_K0K1MUX ( 
    .D0(\vga_inst/i2976/SLICE_169/vga_inst/i2976/GATE_H0 ), 
    .D1(\vga_inst/i2976/SLICE_169/vga_inst/i2976/SLICE_169_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \vga_inst/i2976/SLICE_169_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i2971_SLICE_170 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \vga_inst/i2971/SLICE_170/vga_inst/i2971/SLICE_170_K1_H1 , 
         \vga_inst/i2971/SLICE_170/vga_inst/i2971/GATE_H0 ;

  lut40049 \vga_inst/i2971/SLICE_170_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\vga_inst/i2971/SLICE_170/vga_inst/i2971/SLICE_170_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \vga_inst/i2971/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\vga_inst/i2971/SLICE_170/vga_inst/i2971/GATE_H0 ));
  selmux2 \vga_inst/i2971/SLICE_170_K0K1MUX ( 
    .D0(\vga_inst/i2971/SLICE_170/vga_inst/i2971/GATE_H0 ), 
    .D1(\vga_inst/i2971/SLICE_170/vga_inst/i2971/SLICE_170_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \vga_inst/i1_4_lut_adj_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \vga_inst/i1_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h02FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_172 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \vga_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \vga_inst/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i2_3_lut_rep_44_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \vga_inst/i1_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_174 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_inst/i2_3_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \vga_inst/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC505) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_175 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_inst/i4_4_lut_rep_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \vga_inst/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40042 \vga_inst/i1_2_lut_rep_36_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \vga_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_177 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40067 \vga_inst/i2_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \vga_inst/i1025_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i1 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \vga_inst/fipsy_rom_data_mem_i0_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD0D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_178 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_inst/i4_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \vga_inst/i2138_2_lut_rep_29_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_179 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \vga_inst/i2152_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \vga_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \vga_inst/i395_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \vga_inst/i400_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_181 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_inst/i2_3_lut_rep_47 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \vga_inst/i_Switch_4_I_0_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40075 \vga_inst/i1_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \vga_inst/i2833_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1311) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i1_2_lut_rep_40_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40070 \vga_inst/i2134_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_184 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \vga_inst/i2763_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \vga_inst/i2790_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \vga_inst/i1_4_lut_adj_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \vga_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_186 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i2782_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \vga_inst/i1_4_lut_adj_23 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_187 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i1_2_lut_rep_46 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \vga_inst/i2831_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \vga_inst/i2852_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40080 \vga_inst/n76_bdd_4_lut_2901 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \vga_inst/i2_3_lut_rep_32_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40082 \vga_inst/i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \vga_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_191 ( input C1, B1, A1, C0, B0, A0, M0, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, M0_dly, CLK_dly;

  lut40084 \vga_inst/i1_3_lut_rep_35 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \vga_inst/i1028_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0001 \vga_inst/fipsy_row_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_192 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i1_2_lut_rep_48 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \vga_inst/i2858_3_lut_rep_38_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_193 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \vga_inst/i2855_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_194 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \vga_inst/i2150_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \vga_inst/i1_2_lut_3_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_195 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \vga_inst/i2839_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \vga_inst/i2_3_lut_rep_42 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40087 \vga_inst/i1_3_lut_rep_34_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \vga_inst/i1_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40089 \vga_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \vga_inst/i2776_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_198 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i3_2_lut_adj_40 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i6_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \vga_inst/i1_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i3_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \vga_inst/i1_2_lut_rep_39_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_201 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \vga_inst/i1_3_lut_adj_55 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_202 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \vga_inst/i2049_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i7_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_203 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \vga_inst/i1_2_lut_adj_41 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i8_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_204 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \vga_inst/i1_2_lut_adj_51 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \vga_inst/i1_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_205 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i1_2_lut_adj_48 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i7_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_206 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_inst/i2_3_lut_rep_33 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \vga_inst/i2842_2_lut_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h111F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_207 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_inst/i2_3_lut_adj_38 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i2762_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40042 \vga_inst/i3_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \vga_inst/i4_4_lut_adj_37 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_209 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i744_2_lut_rep_55 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \vga_inst/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40042 \vga_inst/i3_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \vga_inst/i4_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40094 \vga_inst/i1164_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \vga_inst/i1948_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i4_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \vga_inst/i3_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \vga_inst/i1_2_lut_rep_28_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \vga_inst/i285_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F77) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i7_4_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \vga_inst/i1_2_lut_rep_26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_215 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i5_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_216 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_inst/i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \vga_inst/i1_4_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_217 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \vga_inst/i2_2_lut_rep_54 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \vga_inst/i2_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_218 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \vga_inst/i2_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \vga_inst/i451_2_lut_rep_45 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_219 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \vga_inst/i1_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \vga_inst/i1_2_lut_rep_50 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_220 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_inst/i2_3_lut_rep_53 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \vga_inst/i2146_2_lut_rep_31_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_221 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i2_2_lut_adj_69 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i5_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40042 \vga_inst/i3_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \vga_inst/i4_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_223 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \vga_inst/i2_2_lut_adj_70 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \vga_inst/i1_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_224 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i2_2_lut_adj_71 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_inst/i5_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_225 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_inst/i3_3_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \vga_inst/i1_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40101 \vga_inst/i5_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \vga_inst/i6_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40070 \vga_inst/i2108_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \vga_inst/i2_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40042 \vga_inst/i3_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \vga_inst/i4_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40089 \vga_inst/n14_bdd_2_lut_2905_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40103 \vga_inst/i2864_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_230 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_inst/i2_3_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \vga_inst/i406_2_lut_rep_41_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_231 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_inst/i2017_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \vga_inst/i2861_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \vga_inst/i2_3_lut_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \vga_inst/i1_2_lut_4_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40108 \vga_inst/i2128_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \vga_inst/i2_2_lut_rep_30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_234 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_inst/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \vga_inst/i405_2_lut_rep_51 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \vga_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \vga_inst/i2088_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_236 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \vga_inst/i3_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \vga_inst/left_digit_3__I_0_i1_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_237 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \vga_inst/left_digit_3__I_0_i4_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \vga_inst/i3_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_238 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i1_2_lut_rep_49 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \vga_inst/i90_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_239 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \vga_inst/left_digit_3__I_0_i3_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \vga_inst/left_digit_3__I_0_i2_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_240 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_inst/i6_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \vga_inst/i2_2_lut_adj_61 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_241 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_inst/i6_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \vga_inst/i4_2_lut_adj_53 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_242 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i4_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \vga_inst/i5_4_lut_adj_34 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_243 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \vga_inst/i2845_2_lut_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \vga_inst/i2766_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_244 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/i1_2_lut_adj_19 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \vga_inst/i_Switch_2_I_0_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_245 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i1_2_lut_rep_37_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \vga_inst/i1_2_lut_adj_76 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_246 ( input A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \vga_inst/i469_1_lut_rep_52 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \vga_inst/i2764_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN9 ( output PADDI, input PIN9 );

  xo2iobuf PIN9_pad( .Z(PADDI), .PAD(PIN9));

  specify
    (PIN9 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN9, 0:0:0);
    $width (negedge PIN9, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module PIN8 ( output PADDI, input PIN8 );

  xo2iobuf PIN8_pad( .Z(PADDI), .PAD(PIN8));

  specify
    (PIN8 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN8, 0:0:0);
    $width (negedge PIN8, 0:0:0);
  endspecify

endmodule

module PIN7 ( output PADDI, input PIN7 );

  xo2iobuf PIN7_pad( .Z(PADDI), .PAD(PIN7));

  specify
    (PIN7 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN7, 0:0:0);
    $width (negedge PIN7, 0:0:0);
  endspecify

endmodule

module PIN10 ( output PADDI, input PIN10 );

  xo2iobuf PIN10_pad( .Z(PADDI), .PAD(PIN10));

  specify
    (PIN10 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN10, 0:0:0);
    $width (negedge PIN10, 0:0:0);
  endspecify

endmodule

module LEDn ( input PADDO, output LEDn );
  wire   GNDI;

  xo2iobuf0115 LEDn_pad( .I(PADDO), .T(GNDI), .PAD(LEDn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LEDn) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0115 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module PIN20 ( input PADDO, output PIN20 );
  wire   GNDI;

  xo2iobuf0116 PIN20_pad( .I(PADDO), .T(GNDI), .PAD(PIN20));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN20) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0116 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module PIN19 ( input PADDO, output PIN19 );
  wire   GNDI;

  xo2iobuf0116 PIN19_pad( .I(PADDO), .T(GNDI), .PAD(PIN19));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN19) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN18 ( input PADDO, output PIN18 );
  wire   GNDI;

  xo2iobuf0116 PIN18_pad( .I(PADDO), .T(GNDI), .PAD(PIN18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN18) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN17 ( input PADDO, output PIN17 );
  wire   GNDI;

  xo2iobuf0116 PIN17_pad( .I(PADDO), .T(GNDI), .PAD(PIN17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN17) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN14 ( input PADDO, output PIN14 );
  wire   GNDI;

  xo2iobuf0116 PIN14_pad( .I(PADDO), .T(GNDI), .PAD(PIN14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN14) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN13 ( input PADDO, output PIN13 );
  wire   GNDI;

  xo2iobuf0116 PIN13_pad( .I(PADDO), .T(GNDI), .PAD(PIN13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN13) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN12 ( input PADDO, output PIN12 );
  wire   GNDI;

  xo2iobuf0116 PIN12_pad( .I(PADDO), .T(GNDI), .PAD(PIN12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN12) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN11 ( input PADDO, output PIN11 );
  wire   GNDI;

  xo2iobuf0116 PIN11_pad( .I(PADDO), .T(GNDI), .PAD(PIN11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN11) = (0:0:0,0:0:0);
  endspecify

endmodule

module OSCH_inst ( output OSC );
  wire   GNDI;

  OSCH_B OSCH_inst_OSCH( .STDBY(GNDI), .OSC(OSC), .SEDSTDBY());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module OSCH_B ( input STDBY, output OSC, SEDSTDBY );

  OSCH INST10( .STDBY(STDBY), .SEDSTDBY(SEDSTDBY), .OSC(OSC));
  defparam INST10.NOM_FREQ = "38.00";
endmodule

module vga_inst_fipsy_logo_inst_addr_reg_8__I_0 ( input ADA11, ADA10, ADA9, 
    ADA8, ADA7, ADA6, ADA5, ADA4, ADA3, output DOA7, DOA6, DOA5, DOA4, DOA3, 
    DOA2, DOA1, DOA0, input CLKA );
  wire   VCCI, CLKA_NOTIN, GNDI, ADA11_dly, CLKA_dly, ADA10_dly, ADA9_dly, 
         ADA8_dly, ADA7_dly, ADA6_dly, ADA5_dly, ADA4_dly, ADA3_dly;

  SP8KC_B \vga_inst/fipsy_logo_inst/addr_reg_8__I_0_SP8KC ( .CE(VCCI), 
    .OCE(VCCI), .CLK(CLKA_NOTIN), .WE(GNDI), .CS0(GNDI), .CS1(GNDI), 
    .CS2(GNDI), .RST(GNDI), .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), 
    .DI4(GNDI), .DI5(GNDI), .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .AD0(GNDI), 
    .AD1(GNDI), .AD2(GNDI), .AD3(ADA3_dly), .AD4(ADA4_dly), .AD5(ADA5_dly), 
    .AD6(ADA6_dly), .AD7(ADA7_dly), .AD8(ADA8_dly), .AD9(ADA9_dly), 
    .AD10(ADA10_dly), .AD11(ADA11_dly), .AD12(GNDI), .DO0(DOA0), .DO1(DOA1), 
    .DO2(DOA2), .DO3(DOA3), .DO4(DOA4), .DO5(DOA5), .DO6(DOA6), .DO7(DOA7), 
    .DO8());
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLKA_INVERTERIN( .I(CLKA_dly), .Z(CLKA_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $setuphold (negedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (negedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (negedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (negedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (negedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (negedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (negedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (negedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (negedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
  endspecify

endmodule

module SP8KC_B ( input CE, OCE, CLK, WE, CS0, CS1, CS2, RST, DI0, DI1, DI2, 
    DI3, DI4, DI5, DI6, DI7, DI8, AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, AD8, 
    AD9, AD10, AD11, AD12, output DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7, DO8 );

  SP8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .AD0(AD0), .AD1(AD1), 
    .AD2(AD2), .AD3(AD3), .AD4(AD4), .AD5(AD5), .AD6(AD6), .AD7(AD7), 
    .AD8(AD8), .AD9(AD9), .AD10(AD10), .AD11(AD11), .AD12(AD12), .CE(CE), 
    .OCE(OCE), .CLK(CLK), .WE(WE), .CS0(CS0), .CS1(CS1), .CS2(CS2), .RST(RST), 
    .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), .DO5(DO5), 
    .DO6(DO6), .DO7(DO7), .DO8(DO8));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE = "0b000";
  defparam INST10.DATA_WIDTH = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x1F81F000000000000000000000000000000000001200400000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x1CC33000000000000000000000000000000000001FC3F00000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x1FC3F000000380000000000000000000000030071EE7700000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x1FE7F1E0801FE831FEF307E0000000000001783F1FC3F1E0801FE001FCF307E0000000000001781F";

    defparam INST10.INITVAL_04 = "0x1FC3F1F001100C718603070000000000000000381FC3F1F0001FEC71FEF307E0000000000000703D";

    defparam INST10.INITVAL_05 = "0x1CC331F803000CF18203070C0186F9106FF078FF1EE771F001000CF1820307000186E00020F00078";

    defparam INST10.INITVAL_06 = "0x1F81F13C8303EDE186E307E801C6191DEF3078381FC3F13803000CE18603070C01C6F918EFF078FF";

    defparam INST10.INITVAL_07 = "0x0000001C8703E1E1FEE307E801EEE01EEE0078381200413C8703E9E1FEE307E801CE801DEE107838";

    defparam INST10.INITVAL_08 = "0x000001FE8F0060F18003070000FEF81E0E007838000001FC8F0060E1F803070001EEF81E6E007838";

    defparam INST10.INITVAL_09 = "0x0008000E9E18607180030700007C3C1C0F107838000801FE8F0060F18003070000FC3C1C0E007838";

    defparam INST10.INITVAL_0A = "0x000C00069C1FE011800307000078F818EFF07838000800069C1FE03180030700007CFC1CEFF07838";

    defparam INST10.INITVAL_0B = "0x000000000000000000000000007000000E000000000C00063C1FE001800307000078F0006FF07838";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000001E001000E00000000000000000000000000000001F000000E000000";

    defparam INST10.INITVAL_0D = "0x000000000000000000000000018000000E00000000000000000000000000000001C001000E000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE = "NORMAL";
endmodule

module vga_inst_digits_text_inst_addr_reg_7__I_0 ( input ADA10, ADA9, ADA8, 
    ADA7, ADA6, ADA5, ADA4, ADA3, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, 
    DOA1, DOA0, input CLKA );
  wire   VCCI, GNDI, ADA10_dly, CLKA_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
         ADA6_dly, ADA5_dly, ADA4_dly, ADA3_dly;

  SP8KC0117 \vga_inst/digits_text_inst/addr_reg_7__I_0_SP8KC ( .CE(VCCI), 
    .OCE(VCCI), .CLK(CLKA_dly), .WE(GNDI), .CS0(GNDI), .CS1(GNDI), .CS2(GNDI), 
    .RST(GNDI), .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), 
    .DI5(GNDI), .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .AD0(GNDI), .AD1(GNDI), 
    .AD2(GNDI), .AD3(ADA3_dly), .AD4(ADA4_dly), .AD5(ADA5_dly), .AD6(ADA6_dly), 
    .AD7(ADA7_dly), .AD8(ADA8_dly), .AD9(ADA9_dly), .AD10(ADA10_dly), 
    .AD11(GNDI), .AD12(GNDI), .DO0(DOA0), .DO1(DOA1), .DO2(DOA2), .DO3(DOA3), 
    .DO4(DOA4), .DO5(DOA5), .DO6(DOA6), .DO7(DOA7), .DO8());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module SP8KC0117 ( input CE, OCE, CLK, WE, CS0, CS1, CS2, RST, DI0, DI1, DI2, 
    DI3, DI4, DI5, DI6, DI7, DI8, AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, AD8, 
    AD9, AD10, AD11, AD12, output DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7, DO8 );

  SP8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .AD0(AD0), .AD1(AD1), 
    .AD2(AD2), .AD3(AD3), .AD4(AD4), .AD5(AD5), .AD6(AD6), .AD7(AD7), 
    .AD8(AD8), .AD9(AD9), .AD10(AD10), .AD11(AD11), .AD12(AD12), .CE(CE), 
    .OCE(OCE), .CLK(CLK), .WE(WE), .CS0(CS0), .CS1(CS1), .CS2(CS2), .RST(RST), 
    .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), .DO5(DO5), 
    .DO6(DO6), .DO7(DO7), .DO8(DO8));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE = "0b000";
  defparam INST10.DATA_WIDTH = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000FC7E030180301803078070180000000000000000706C18CC618CC618CC60D83800000";

    defparam INST10.INITVAL_01 = "0x00000000001FCFE00C0607C3E00C061FCFE0000000000000001FCFE180C01FCFE00C061FCFE00000";

    defparam INST10.INITVAL_02 = "0x00000000001FCFE00C061FCFE180C01FCFE00000000000000000C0600C061FCFE18CC618CC600000";

    defparam INST10.INITVAL_03 = "0x000000000000C0600C0600C0600C061FCFE0000000000000001FCFE18CC61FCFE180C01FCFE00000";

    defparam INST10.INITVAL_04 = "0x00000000001FCFE00C061FCFE18CC61FCFE0000000000000001FCFE18CC61FCFE18CC61FCFE00000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE = "NORMAL";
endmodule

module Clk_25MHz_inst_PLLInst_0 ( input CLKI, CLKFB, output CLKOP );
  wire   GNDI;

  EHXPLLJ_B \Clk_25MHz_inst/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(), .INTLOCK(), 
    .REFCLK(), .CLKINTFB(), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), .PLLDATO5(), 
    .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 2;
  defparam INST10.CLKI_DIV = 3;
  defparam INST10.CLKOP_CPHASE = 20;
  defparam INST10.CLKOP_DIV = 21;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule
