Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 05:00:40 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.743ns (56.463%)  route 1.344ns (43.537%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_3_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_3_U/col_sum_3_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_24__7/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_3_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_6_fu_566_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_19__14/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_19__14_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.085     2.999 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_1__7/O
                         net (fo=1, unplaced)         0.169     3.168    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/DINADIN[15]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[15])
                                                     -0.306     9.700    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.743ns (56.463%)  route 1.344ns (43.537%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_2_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_2_U/col_sum_2_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_51__1/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_51__1_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_36__2/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_36__2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_24__6/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_2_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_4_fu_501_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_25__7/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_25__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_21__13/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_21__13_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_19__13/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_19__13_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.085     2.999 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_1__6/O
                         net (fo=1, unplaced)         0.169     3.168    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/DINADIN[15]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[15])
                                                     -0.306     9.700    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.743ns (56.463%)  route 1.344ns (43.537%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_1_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_1_U/col_sum_1_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_51__0/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_51__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_36__1/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_36__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_24__5/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_1_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_2_fu_436_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_25__6/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_25__6_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_21__12/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_21__12_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_19__12/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_19__12_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.085     2.999 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_1__5/O
                         net (fo=1, unplaced)         0.169     3.168    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/DINADIN[15]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[15])
                                                     -0.306     9.700    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.743ns (56.463%)  route 1.344ns (43.537%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_U/col_sum_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_56/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_56_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_29__5/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_fu_371_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_24__12/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_24__12_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.085     2.999 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_5__6/O
                         net (fo=1, unplaced)         0.169     3.168    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/DINADIN[15]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[15])
                                                     -0.306     9.700    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.698ns (54.686%)  route 1.407ns (45.314%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_3_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_3_U/col_sum_3_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_24__7/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_3_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_6_fu_566_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_19__14/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_19__14_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     2.954 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_17__14/O
                         net (fo=1, unplaced)         0.232     3.186    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/DINPADINP[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINPADINP[0])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.698ns (54.686%)  route 1.407ns (45.314%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_2_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_2_U/col_sum_2_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_51__1/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_51__1_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_36__2/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_36__2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_24__6/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_2_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_4_fu_501_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_25__7/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_25__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_21__13/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_21__13_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_19__13/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_19__13_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     2.954 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_17__13/O
                         net (fo=1, unplaced)         0.232     3.186    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/DINPADINP[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINPADINP[0])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.698ns (54.686%)  route 1.407ns (45.314%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_1_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_1_U/col_sum_1_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_51__0/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_51__0_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_36__1/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_36__1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_24__5/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_1_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_2_fu_436_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_25__6/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_25__6_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_21__12/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_21__12_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_19__12/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_19__12_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     2.954 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_17__12/O
                         net (fo=1, unplaced)         0.232     3.186    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/DINPADINP[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINPADINP[0])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.698ns (54.686%)  route 1.407ns (45.314%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_U/col_sum_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_56/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_56_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_29__5/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_fu_371_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     2.700 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_24__12/O
                         net (fo=2, unplaced)         0.214     2.914    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_24__12_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     2.954 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_21__11/O
                         net (fo=1, unplaced)         0.232     3.186    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/DINPADINP[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINPADINP[0])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.743ns (57.449%)  route 1.291ns (42.551%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_3_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_3_U/col_sum_3_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_24__7/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_3_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_6_fu_566_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.085     2.745 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_20__14/O
                         net (fo=1, unplaced)         0.214     2.959    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_20__14_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.040     2.999 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_2__10/O
                         net (fo=1, unplaced)         0.116     3.115    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/DINADIN[14]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[14])
                                                     -0.312     9.694    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.743ns (57.449%)  route 1.291ns (42.551%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_2_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.274     1.353    bd_0_i/hls_inst/inst/col_sum_2_U/col_sum_2_q0[1]
                         LUT1 (Prop_LUT1_I0_O)        0.039     1.392 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_51__1/O
                         net (fo=1, unplaced)         0.025     1.417    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_51__1_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.662 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_36__2/CO[7]
                         net (fo=1, unplaced)         0.007     1.669    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_36__2_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     1.755 f  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_24__6/O[2]
                         net (fo=5, unplaced)         0.242     1.997    bd_0_i/hls_inst/inst/col_sum_2_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_4_fu_501_p2[24]
                         LUT6 (Prop_LUT6_I1_O)        0.150     2.147 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_25__7/O
                         net (fo=6, unplaced)         0.181     2.328    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_25__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     2.428 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_21__13/O
                         net (fo=5, unplaced)         0.232     2.660    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_21__13_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.085     2.745 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_20__13/O
                         net (fo=1, unplaced)         0.214     2.959    bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_20__13_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.040     2.999 r  bd_0_i/hls_inst/inst/col_sum_2_U/ram_reg_bram_0_i_2__9/O
                         net (fo=1, unplaced)         0.116     3.115    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/DINADIN[14]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[14])
                                                     -0.312     9.694    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  6.579    




