#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1116041e0 .scope module, "test_counter_reg" "test_counter_reg" 2 1;
 .timescale 0 0;
v0x111614810_0 .var "clk", 0 0;
v0x1116148b0_0 .net "cr_data_output", 3 0, v0x111614660_0;  1 drivers
v0x111614960_0 .var "reset", 0 0;
S_0x111604360 .scope module, "uut" "counter_reg" 2 7, 3 1 0, S_0x1116041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "cr_data_output";
v0x1116045b0_0 .net "clk", 0 0, v0x111614810_0;  1 drivers
v0x111614660_0 .var "cr_data_output", 3 0;
v0x111614710_0 .net "reset", 0 0, v0x111614960_0;  1 drivers
E_0x111604570 .event posedge, v0x1116045b0_0;
    .scope S_0x111604360;
T_0 ;
    %wait E_0x111604570;
    %load/vec4 v0x111614710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x111614660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x111614660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x111614660_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1116041e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 16 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 21 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 26 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 31 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 36 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 41 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 46 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 51 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 56 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 61 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 66 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 71 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 76 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x111614960_0, 0, 1;
    %vpi_call 2 81 "$monitor", "clk = %B; reset = %B; out: %B", v0x111614810_0, v0x111614960_0, v0x1116148b0_0 {0 0 0};
    %delay 100, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenchs/test_counter_reg.v";
    "modules/counter_reg.v";
