%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{Example target: LEG}

\begin{itemize}
    \item Simple, RISC-like architecture
    \begin{itemize}
        \item Very small subset of ARM
    \end{itemize}
    \item 12 integer registers (32-bit)
    \begin{itemize}
        \item r0, r1, ..., r9, sp (stack pointer), lr (return address)
    \end{itemize}
    \item Instructions:
    \begin{itemize}
        \item 32-bit arithmetic (add, subtract, multiply, mad)
        \item 32-bit register move, 16-bit constant moves
        \item load, store, branch, branch and link
    \end{itemize}
\end{itemize}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}[fragile]{Calling convention for LEG}

\begin{itemize}
    \item How values are passed to/from a function
    \item Arguments in r0 (1st), r1 (2nd), …, r3 (4th)
    \begin{itemize}
        \item Further arguments passed on the stack
    \end{itemize}
    \item Return value in r0
\end{itemize}

\begin{codebox}
int foo(int a, int b) {
    int result = a + b;   // r0 + r1
    return result;        // r0
}
\end{codebox}
\codecaption{ex1.c}

\begin{codebox}
.foo:
    add r0, r0, r1
    b lr
\end{codebox}
\codecaption{ex1.s}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{LLVM Backend: The big picture}

\begin{itemize}
    \item Pipeline structure
    \begin{itemize}
        \item Transforms your program many times using different stages
        \item Starts target-independent, then gets increasingly target-specific
    \end{itemize}
    \item Different representations are used
    \begin{itemize}
        \item Tells you roughly where you are in the pipeline
        \item Different instruction namespaces
    \end{itemize}
    \item Check it out (IR and MI only):
    \begin{itemize}
        \item \texttt{llc foo.ll -print-after-all 2>\&1 > foo.log}
    \end{itemize}
\end{itemize}

\pipelinemap{IR → SelectionDAG → \codeempha{MachineDAG} → MachineInstr → MCInst}{15.5ex}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}[fragile]{A look at an IR module}

\begin{itemize}
    \item Linear representation
    \item High-level, target-agnostic
    \begin{itemize}
        \item Exceptions: data layout, triple, intrinsics
    \end{itemize}
    \item Most instructions define values
    \begin{itemize}
        \item Typed (e.g. \texttt{i32}, \texttt{float}, \texttt{<4 x i32>})
        \item Defined once (SSA), no registers
    \end{itemize}
\end{itemize}

\begin{codebox}
target datalayout = "e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:32-f64-..."
target triple = "leg"

define i32 @foo(i32 %a, i32 %b) {
    %c = add i32 %a, %b
    ret i32 %c
}
\end{codebox}
\codecaption{ex1b.ll}

\pipelinemap{\codeempha{IR} → SelectionDAG → MachineDAG → MachineInstr → MCInst}{4.8ex}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{A look at a SelectionDAG graph}

\begin{minipage}[t]{0.50\linewidth}
    \begin{itemize}
        \item Graph representation
        \item Operations as nodes
        \begin{itemize}
            \item Mostly target-agnostic
            \begin{itemize}
                \item Semantics defined by LLVM
                \item ISD namespace for opcodes
            \end{itemize}
            \item Produce typed value(s)
        \end{itemize}
        \item Dependencies as edges
        \begin{itemize}
            \item Data
            \item \codeemphb{Order ("chain")}
            \item \codeempha{Scheduling ("glue")}
        \end{itemize}
    \end{itemize}
\end{minipage}
\begin{minipage}[t]{0.49\linewidth}
    \begin{figure}
        \vspace{-2.2ex}
        \includegraphics[width = 1.0\textwidth]{examples/ex1b/ex1b-pre-isel.pdf}
    \end{figure}
\end{minipage}

\pipelinemap{IR → \codeempha{SelectionDAG} → MachineDAG → MachineInstr → MCInst}{7.9ex}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{A look at a MachineDAG graph}

\begin{minipage}[t]{0.50\linewidth}
    \begin{itemize}
        \item Very similar to SelectionDAG
        \item Target instructions as nodes
        \begin{itemize}
            \item Result of instruction selection
            \item LEG namespace
        \end{itemize}
        \item Similar dependencies
        \item Similar types
    \end{itemize}
\end{minipage}
\begin{minipage}[t]{0.49\linewidth}
    \begin{figure}
        \vspace{-2.2ex}
        \includegraphics[width = 1.00\textwidth]{examples/ex1b/ex1b-post-isel.pdf}
    \end{figure}
\end{minipage}

\pipelinemap{IR → SelectionDAG → \codeempha{MachineDAG} → MachineInstr → MCInst}{3ex}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{Before and after instruction selection}

\begin{minipage}[t]{0.50\linewidth}
    Before:
    \begin{figure}
        \vspace{-3.0ex}
        \includegraphics[width = 1.00\textwidth]{examples/ex1b/ex1b-pre-isel.pdf}
    \end{figure}
\end{minipage}
\begin{minipage}[t]{0.49\linewidth}
    After:
    \begin{figure}
        \vspace{-3.0ex}
        \includegraphics[width = 1.00\textwidth]{examples/ex1b/ex1b-post-isel.pdf}
    \end{figure}
\end{minipage}

\pipelinemap{IR → \codeempha{SelectionDAG} → \codeempha{MachineDAG} → MachineInstr → MCInst}{1.7ex}

\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{A look at a MachineInstr block}

\begin{itemize}
    \item Untyped, uses register classes instead
    \item Target-specific instructions (LEG namespace)
    \begin{itemize}
        \item Few exceptions (TargetOpcode namespace)
    \end{itemize}
\end{itemize}

\examplebox{ex1/ex1-mi.txt}

\begin{itemize}
    \item Kill: last use of a value stored in a register
\end{itemize}

\pipelinemap{IR → SelectionDAG → MachineDAG → \codeempha{MachineInstr} → MCInst}{10.1ex}

\end{frame}
