-- VHDL for IBM SMS ALD page 11.30.03.1
-- Title: SPECIAL LOGIC GATES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/18/2020 8:20:30 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_30_03_1_SPECIAL_LOGIC_GATES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_LOGIC_GATE_R:	 in STD_LOGIC;
		MS_1ST_CLOCK_PULSE_CLAMPED_A:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_S:	 out STD_LOGIC;
		MS_LOGIC_GATE_EARLY_S:	 out STD_LOGIC);
end ALD_11_30_03_1_SPECIAL_LOGIC_GATES;

architecture behavioral of ALD_11_30_03_1_SPECIAL_LOGIC_GATES is 

	signal OUT_4A_K: STD_LOGIC;
	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3C_B: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
begin
	OUT_4A_K <= NOT(OUT_2D_D AND MS_LOGIC_GATE_R );
	OUT_3A_G <= NOT(OUT_4A_K );

	SMS_DEY_3C: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => OUT_2C_C,	-- Pin E
		ACRESET => MS_1ST_CLOCK_PULSE_CLAMPED_A,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_1,	-- Pin P
		DCRFORCE => OUT_3A_G,	-- Pin T
		GATEON => OUT_2D_D,	-- Pin K
		ACSET => MS_1ST_CLOCK_PULSE_CLAMPED_A,	-- Pin H
		OUTOFF => OUT_3C_B,	-- Pin B,
		OUTON => OUT_3C_F,	-- Pin F,
		GROUND => OPEN,
		DCSFORCE => OPEN );

	OUT_2C_C <= NOT OUT_3C_B;
	OUT_2D_D <= NOT OUT_3C_F;

	PS_LOGIC_GATE_EARLY_S <= OUT_2C_C;
	MS_LOGIC_GATE_EARLY_S <= OUT_2D_D;


end;
