##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for CyBUS_CLK
		4.7::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                  | Frequency: 37.52 MHz   | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_2                  | Frequency: 32.20 MHz   | Target: 0.10 MHz   | 
Clock: Clock_3                  | Frequency: 54.62 MHz   | Target: 1.00 MHz   | 
Clock: Clock_4                  | Frequency: 118.54 MHz  | Target: 0.00 MHz   | 
Clock: Clock_5                  | Frequency: 55.95 MHz   | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                | Frequency: 35.96 MHz   | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                    | Target: 24.00 MHz  | 
Clock: UART_1_IntClock          | Frequency: 43.86 MHz   | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+006           973348       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9968947      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+006           981691       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4          Clock_4          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5          Clock_5          2e+007           19982128     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          41666.7          13858        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3          41666.7          25568        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          25611        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2143865      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                   Setup to Clk  Clock Name:Phase  
--------------------------  ------------  ----------------  
Count(0)_PAD                35301         Clock_2:R         
Echo_BACK(0)_PAD            26077         Clock_3:R         
Echo_FLEFT(0)_PAD           26482         Clock_3:R         
Echo_FRIGHT(0)_PAD          25538         Clock_3:R         
Echo_LEFT(0)_PAD            25386         Clock_3:R         
Echo_RIGHT(0)_PAD           26864         Clock_3:R         
IR_Sensor_LEFT(0)_PAD       16890         Clock_4:R         
IR_Sensor_RIGHT(0)_PAD      16867         Clock_4:R         
MOTOR_LEFT_PHASE_A(0)_PAD   16097         Clock_1:R         
MOTOR_LEFT_PHASE_B(0)_PAD   15890         Clock_1:R         
MOTOR_RIGHT_PHASE_A(0)_PAD  16982         Clock_1:R         
MOTOR_RIGHT_PHASE_B(0)_PAD  16529         Clock_1:R         
Trigger(0)_PAD              26349         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase           
------------------------  ------------  -------------------------  
MOTOR_EN_LEFT(0)_PAD      24854         Clock_1(fixed-function):R  
MOTOR_EN_RIGHT(0)_PAD     24625         Clock_1(fixed-function):R  
MOTOR_GRIPPER(0)_PAD      23730         Clock_5:R                  
MOTOR_GRIPPER_ARM(0)_PAD  23202         Clock_5:R                  
MOTOR_LIFTER(0)_PAD       22325         Clock_5:R                  
MOTOR_TRUNK(0)_PAD        22399         Clock_5:R                  
Tx_1(0)_PAD               32019         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 37.52 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22422
-------------------------------------   ----- 
End-of-path arrival time (ps)           22422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      7271   8521  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11871  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   5421  17292  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  22422  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  22422  973348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 32.20 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9968947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26823
-------------------------------------   ----- 
End-of-path arrival time (ps)           26823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_3                macrocell17     3046   8976  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350  12326  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  15093  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  20223  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20223  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  23523  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23523  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  26823  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  26823  9968947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 54.62 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17809
-------------------------------------   ----- 
End-of-path arrival time (ps)           17809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      5153   8653  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  12003  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5806  17809  981691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 118.54 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999991564  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 55.95 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19982128p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7262   8512  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  13642  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13642  19982128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 35.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23579
-------------------------------------   ----- 
End-of-path arrival time (ps)           23579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  11849  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23579  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23579  13858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 43.86 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16612
-------------------------------------   ----- 
End-of-path arrival time (ps)           16612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell23      6841   7031  2143865  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell23      3350  10381  2143865  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   6231  16612  2143865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25568p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3228   5278  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8628  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   4341  12969  25568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  25611  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      4969   6978  25611  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  10328  25611  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2258  12586  25611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23579
-------------------------------------   ----- 
End-of-path arrival time (ps)           23579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  11849  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23579  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23579  13858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22422
-------------------------------------   ----- 
End-of-path arrival time (ps)           22422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      7271   8521  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11871  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   5421  17292  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  22422  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  22422  973348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17809
-------------------------------------   ----- 
End-of-path arrival time (ps)           17809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      5153   8653  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  12003  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5806  17809  981691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16612
-------------------------------------   ----- 
End-of-path arrival time (ps)           16612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell23      6841   7031  2143865  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell23      3350  10381  2143865  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   6231  16612  2143865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1


5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9968947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26823
-------------------------------------   ----- 
End-of-path arrival time (ps)           26823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_3                macrocell17     3046   8976  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350  12326  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  15093  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  20223  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20223  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  23523  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23523  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  26823  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  26823  9968947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19982128p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7262   8512  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  13642  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13642  19982128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1


5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999991564  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23579
-------------------------------------   ----- 
End-of-path arrival time (ps)           23579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  11849  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23579  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23579  13858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 17158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20279
-------------------------------------   ----- 
End-of-path arrival time (ps)           20279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  11849  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  20279  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  20279  17158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 20458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16979
-------------------------------------   ----- 
End-of-path arrival time (ps)           16979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  11849  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16979  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16979  20458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 22712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   3683  12765  22712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 22728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12749
-------------------------------------   ----- 
End-of-path arrival time (ps)           12749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   3667  12749  22728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 23606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   2789  11871  23606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 23628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3682   5732  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9082  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2767  11849  23628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9    5233   7283  25024  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell9    5130  12413  25024  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell10      0  12413  25024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25568p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3228   5278  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8628  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   4341  12969  25568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25568p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3228   5278  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8628  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   4340  12968  25568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  25611  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      4969   6978  25611  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  10328  25611  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2258  12586  25611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11889
-------------------------------------   ----- 
End-of-path arrival time (ps)           11889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3228   5278  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8628  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3  macrocell109   3261  11889  26267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11889
-------------------------------------   ----- 
End-of-path arrival time (ps)           11889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1   controlcell6   2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3  macrocell30    3228   5278  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q       macrocell30    3350   8628  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3   macrocell110   3261  11889  26267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26278p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3228   5278  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8628  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3  macrocell108   3251  11879  26278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 26579p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0       controlcell6   2050   2050  25898  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_4  macrocell136   3873   5923  26579  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q       macrocell136   3350   9273  26579  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4        macrocell111   2304  11577  26579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 28320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0   datapathcell10   5236   7286  28320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5    2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9   5233   7283  28324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 29487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  25611  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell99   6660   8669  29487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell12       2009   2009  25611  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell105   6660   8669  29487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 31178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  25611  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell102   4969   6978  31178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 31178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  25611  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell103   4969   6978  31178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 31180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  25611  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell96   4967   6976  31180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 31180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  25611  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell104   4967   6976  31180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 31681p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  25898  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_4       macrocell107   4426   6476  31681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31722p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  25898  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_4   macrocell106   4385   6435  31722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31749p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_3   macrocell106   4358   6408  31749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31764p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25578  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_2   macrocell106   4342   6392  31764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 32425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0  macrocell81    3682   5732  32425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 32662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_3       macrocell107   3444   5494  32662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 32662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25568  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_2   macrocell111   3444   5494  32662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25578  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_2       macrocell107   3427   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25578  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_1   macrocell111   3427   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  13858  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   4977   7027  34639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset      statusicell6   3096   5146  36520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 36520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0       macrocell85    3096   5146  36520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 36520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0         macrocell86    3096   5146  36520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 36520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13858  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/ar_0             macrocell88    3096   5146  36520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22422
-------------------------------------   ----- 
End-of-path arrival time (ps)           22422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      7271   8521  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11871  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   5421  17292  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  22422  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  22422  973348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20546
-------------------------------------   ----- 
End-of-path arrival time (ps)           20546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_1                macrocell9      5483   8983  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  12333  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3083  15416  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20546  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20546  975224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      7271   8521  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11871  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   5421  17292  976648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 976648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      7271   8521  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11871  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   5421  17292  976648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15417
-------------------------------------   ----- 
End-of-path arrival time (ps)           15417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_1                macrocell9      5483   8983  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  12333  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3084  15417  978523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978524p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15416
-------------------------------------   ----- 
End-of-path arrival time (ps)           15416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_1                macrocell9      5483   8983  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  12333  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3083  15416  978524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20091
-------------------------------------   ----- 
End-of-path arrival time (ps)           20091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/main_0             macrocell3      6854  10484  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  13834  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6257  20091  979409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19998
-------------------------------------   ----- 
End-of-path arrival time (ps)           19998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/main_0            macrocell11     6411   9801  979502  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  13151  979502  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    6847  19998  979502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 980081p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19419
-------------------------------------   ----- 
End-of-path arrival time (ps)           19419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/main_0             macrocell10     6114   9744  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  13094  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    6324  19419  980081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 980117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19383
-------------------------------------   ----- 
End-of-path arrival time (ps)           19383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                macrocell52    1250   1250  980117  RISE       1
\QuadDec_RIGHT:Net_611\/main_1            macrocell8     7851   9101  980117  RISE       1
\QuadDec_RIGHT:Net_611\/q                 macrocell8     3350  12451  980117  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_1  statusicell2   6932  19383  980117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 980143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19357
-------------------------------------   ----- 
End-of-path arrival time (ps)           19357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                macrocell52    1250   1250  980117  RISE       1
\QuadDec_RIGHT:Net_530\/main_1            macrocell7     7851   9101  980143  RISE       1
\QuadDec_RIGHT:Net_530\/q                 macrocell7     3350  12451  980143  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_0  statusicell2   6906  19357  980143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981600p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12340
-------------------------------------   ----- 
End-of-path arrival time (ps)           12340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2587   3837  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7187  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   5153  12340  981600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17809
-------------------------------------   ----- 
End-of-path arrival time (ps)           17809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      5153   8653  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  12003  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5806  17809  981691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 982169p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2587   3837  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7187  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   4584  11771  982169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 982440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17060
-------------------------------------   ----- 
End-of-path arrival time (ps)           17060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q  macrocell70    1250   1250  982440  RISE       1
\QuadDec_LEFT:Net_530\/main_2                  macrocell14    6938   8188  982440  RISE       1
\QuadDec_LEFT:Net_530\/q                       macrocell14    3350  11538  982440  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_0        statusicell4   5522  17060  982440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_7
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 982784p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13706
-------------------------------------   ----- 
End-of-path arrival time (ps)           13706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q     macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:Net_1251_split\/main_5  macrocell1    6808   8058  982784  RISE       1
\QuadDec_LEFT:Net_1251_split\/q       macrocell1    3350  11408  982784  RISE       1
\QuadDec_LEFT:Net_1251\/main_7        macrocell66   2297  13706  982784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 982820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13670
-------------------------------------   ----- 
End-of-path arrival time (ps)           13670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  973348  RISE       1
\QuadDec_RIGHT:Net_1203_split\/main_0  macrocell71   6779   8029  982820  RISE       1
\QuadDec_RIGHT:Net_1203_split\/q       macrocell71   3350  11379  982820  RISE       1
\QuadDec_RIGHT:Net_1203\/main_5        macrocell59   2292  13670  982820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983212p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3928   7428  983212  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  12558  983212  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  12558  983212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 983306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74    1250   1250  983306  RISE       1
\QuadDec_LEFT:Net_1203_split\/main_2   macrocell137   6299   7549  983306  RISE       1
\QuadDec_LEFT:Net_1203_split\/q        macrocell137   3350  10899  983306  RISE       1
\QuadDec_LEFT:Net_1203\/main_5         macrocell73    2285  13184  983306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  980058  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2937   4147  980058  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7497  980058  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3084  10582  983358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983360p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  980058  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2937   4147  980058  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7497  980058  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3083  10580  983360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984255p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15245
-------------------------------------   ----- 
End-of-path arrival time (ps)           15245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5502   9002  984255  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12352  984255  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2893  15245  984255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_7
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 984568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q     macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:Net_1251_split\/main_5  macrocell57   4448   5698  984568  RISE       1
\QuadDec_RIGHT:Net_1251_split\/q       macrocell57   3350   9048  984568  RISE       1
\QuadDec_RIGHT:Net_1251\/main_7        macrocell52   2874  11922  984568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 985663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13837
-------------------------------------   ----- 
End-of-path arrival time (ps)           13837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q  macrocell70    1250   1250  982440  RISE       1
\QuadDec_LEFT:Net_611\/main_2                  macrocell15    6938   8188  985663  RISE       1
\QuadDec_LEFT:Net_611\/q                       macrocell15    3350  11538  985663  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_1        statusicell4   2299  13837  985663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  979409  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell56     6854  10484  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell56         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3928   7428  986512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3669   7169  986664  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10519  986664  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2317  12836  986664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 986689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9801
-------------------------------------   ---- 
End-of-path arrival time (ps)           9801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67     6411   9801  986689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 986746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  980081  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70     6114   9744  986746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3510   7010  986930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 986962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:Net_1260\/main_2     macrocell76   8278   9528  986962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 987344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  983157  RISE       1
\QuadDec_LEFT:Net_1260\/main_3     macrocell76   7896   9146  987344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell68     5502   9002  987488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell68         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Net_1275\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 987507p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Net_1275\/main_0                             macrocell69     5483   8983  987507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 987663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  980117  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5027   6277  987663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  980117  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5025   6275  987665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  984419  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   5000   6250  987690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 987837p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  981691  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_3      macrocell112     5153   8653  987837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:Net_1251\/main_5     macrocell66   7385   8635  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 987898p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8592
-------------------------------------   ---- 
End-of-path arrival time (ps)           8592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  973348  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_0  macrocell64   7342   8592  987898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988015p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  982421  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   4675   5925  988015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2315   5705  988130  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9055  988130  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2315  11370  988130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_6
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  983157  RISE       1
\QuadDec_LEFT:Net_1251\/main_6     macrocell66   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988235p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  984419  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4455   5705  988235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 988367p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  983306  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_1   macrocell77   6873   8123  988367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 988367p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  983306  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_1  macrocell79   6873   8123  988367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 988488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  983576  RISE       1
\QuadDec_RIGHT:Net_1260\/main_1   macrocell62   6752   8002  988488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 988488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q       macrocell63   1250   1250  983576  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_3  macrocell63   6752   8002  988488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 988647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q          macrocell63    1250   1250  983576  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_3  statusicell2   9603  10853  988647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 988667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983582  RISE       1
\QuadDec_RIGHT:Net_1203\/main_0         macrocell59   6573   7823  988667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 988667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  983582  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_1  macrocell64   6573   7823  988667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 988729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  983651  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_2   macrocell77   6511   7761  988729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 988729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  983651  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_2  macrocell79   6511   7761  988729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 988876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  983576  RISE       1
\QuadDec_RIGHT:Net_1251\/main_4   macrocell52   6364   7614  988876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 988876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  983576  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_3  macrocell65   6364   7614  988876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 989157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  983524  RISE       1
\QuadDec_LEFT:Net_1251\/main_4   macrocell66   6083   7333  989157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell53     3941   7331  989159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell53         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 989237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  983576  RISE       1
\QuadDec_RIGHT:Net_1203\/main_2   macrocell59   6003   7253  989237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 989237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  983576  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_3  macrocell64   6003   7253  989237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 989298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  984211  RISE       1
\QuadDec_RIGHT:Net_1203\/main_1         macrocell59   5942   7192  989298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 989298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  984211  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_2  macrocell64   5942   7192  989298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989321p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell54     3669   7169  989321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell54         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Net_1275\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 989321p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  973560  RISE       1
\QuadDec_RIGHT:Net_1275\/main_0                             macrocell55     3669   7169  989321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989392p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  982421  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   3298   4548  989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 989393p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  983306  RISE       1
\QuadDec_LEFT:Net_1203\/main_0         macrocell73   5847   7097  989393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 989393p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  983306  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_1  macrocell78   5847   7097  989393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 989716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q       macrocell111   1250   1250  982421  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_1  macrocell112   5524   6774  989716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 989745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  983651  RISE       1
\QuadDec_LEFT:Net_1203\/main_1         macrocell73   5495   6745  989745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 989745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  983651  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_2  macrocell78   5495   6745  989745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 989911p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:Net_1251\/main_5     macrocell52   5329   6579  989911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 989911p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_4  macrocell65   5329   6579  989911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 989971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  983524  RISE       1
\QuadDec_LEFT:Net_1260\/main_1   macrocell76   5269   6519  989971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 989975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  978501  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_0  macrocell78   5265   6515  989975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 989976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q             macrocell76   1250   1250  978501  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_0  macrocell77   5264   6514  989976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 989976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  978501  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_0  macrocell79   5264   6514  989976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990053p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9447
-------------------------------------   ---- 
End-of-path arrival time (ps)           9447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  975224  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5947   9447  990053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 990083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983582  RISE       1
\QuadDec_RIGHT:Net_1251\/main_2         macrocell52   5157   6407  990083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 990083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  983582  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_1  macrocell65   5157   6407  990083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 990118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984463  RISE       1
\QuadDec_RIGHT:Net_1203\/main_4     macrocell59   5122   6372  990118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 990118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  984463  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_5  macrocell64   5122   6372  990118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 990140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  983651  RISE       1
\QuadDec_LEFT:Net_1251\/main_3         macrocell66   5100   6350  990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 990170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  973348  RISE       1
\QuadDec_RIGHT:Net_1251\/main_1  macrocell52   5070   6320  990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 990170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  973348  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_0  macrocell65   5070   6320  990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Net_1275\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 990210p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977927  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977927  RISE       1
\QuadDec_LEFT:Net_1275\/main_1                             macrocell69     2890   6280  990210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Net_1275\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 990785p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  974538  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  974538  RISE       1
\QuadDec_RIGHT:Net_1275\/main_1                             macrocell55     2315   5705  990785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 990793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:Net_1203\/main_3     macrocell73   4447   5697  990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 990793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_4  macrocell78   4447   5697  990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:Net_1260\/main_2     macrocell62   4437   5687  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 990803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q     macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_4  macrocell63   4437   5687  990803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990893p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  990893  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1             macrocell109   4387   5597  990893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990893p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  990893  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1                macrocell110   4387   5597  990893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990916p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990916  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2             macrocell108   4364   5574  990916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991027p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  991027  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4  macrocell108   4213   5463  991027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  973348  RISE       1
\QuadDec_RIGHT:Net_1260\/main_0  macrocell62   4195   5445  991045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 991045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  973348  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_0  macrocell63   4195   5445  991045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q       macrocell75   1250   1250  983651  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3  macrocell75   4175   5425  991065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:run_mode\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 991066p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:run_mode\/q           macrocell107   1250   1250  984920  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_2  macrocell112   4174   5424  991066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  990893  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1             macrocell108   3809   5019  991471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 991492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  978501  RISE       1
\QuadDec_LEFT:Net_1251\/main_1  macrocell66   3748   4998  991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990916  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2             macrocell109   3788   4998  991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990916  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2                macrocell110   3788   4998  991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 991542p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q       macrocell52   1250   1250  980117  RISE       1
\QuadDec_RIGHT:Net_1251\/main_0  macrocell52   3698   4948  991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 991570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  984211  RISE       1
\QuadDec_RIGHT:Net_1251\/main_3         macrocell52   3670   4920  991570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  984211  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_2  macrocell65   3670   4920  991570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 991583p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q       macrocell49   1250   1250  991583  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0  macrocell50   3657   4907  991583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991583p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q  macrocell49   1250   1250  991583  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0  macrocell75   3657   4907  991583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  991027  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4  macrocell109   3652   4902  991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q    macrocell108   1250   1250  991027  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4  macrocell110   3652   4902  991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 991595p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                macrocell62    1250   1250  973348  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_2  statusicell2   6655   7905  991595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 991628p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q          macrocell77    1250   1250  983524  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_3  statusicell4   6622   7872  991628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991754p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  973560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4246   7746  991754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 991772p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q     macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_4  macrocell77   3468   4718  991772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 991772p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  982784  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_4  macrocell79   3468   4718  991772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q       macrocell60   1250   1250  983582  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3  macrocell60   3442   4692  991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 991798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983582  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_1   macrocell63   3442   4692  991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984463  RISE       1
\QuadDec_RIGHT:Net_1260\/main_3     macrocell62   3310   4560  991930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 991930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q     macrocell65   1250   1250  984463  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_5  macrocell63   3310   4560  991930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 992033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  984211  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_2   macrocell63   3207   4457  992033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  984211  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3  macrocell61   3203   4453  992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 992138p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  983157  RISE       1
\QuadDec_LEFT:Net_1203\/main_4     macrocell73   3102   4352  992138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 992138p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  983157  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_5  macrocell78   3102   4352  992138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 992170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  983524  RISE       1
\QuadDec_LEFT:Net_1203\/main_2   macrocell73   3070   4320  992170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 992170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  983524  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_3  macrocell78   3070   4320  992170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 992172p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q       macrocell77   1250   1250  983524  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_3  macrocell77   3068   4318  992172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 992172p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  983524  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_3  macrocell79   3068   4318  992172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 992279p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q     macrocell79   1250   1250  983157  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_5  macrocell77   2961   4211  992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 992279p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  983157  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_5  macrocell79   2961   4211  992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 992295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  978501  RISE       1
\QuadDec_LEFT:Net_1260\/main_0  macrocell76   2945   4195  992295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q       macrocell40   1250   1250  992308  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0  macrocell41   2932   4182  992308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q  macrocell40   1250   1250  992308  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0  macrocell60   2932   4182  992308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250  992330  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   2910   4160  992330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250  992330  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0  macrocell61   2910   4160  992330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q       macrocell46   1250   1250  992354  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0  macrocell47   2886   4136  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q  macrocell46   1250   1250  992354  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0  macrocell74   2886   4136  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  992455  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5  macrocell109   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q    macrocell109   1250   1250  992455  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5  macrocell110   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                              macrocell59   1250   1250  980180  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   2775   4025  992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell58         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  983306  RISE       1
\QuadDec_LEFT:Net_1251\/main_2         macrocell66   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q       macrocell74   1250   1250  983306  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3  macrocell74   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  992455  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5  macrocell108   2765   4015  992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:Net_1203\/main_3     macrocell59   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  984568  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_4  macrocell64   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 992640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q       macrocell66   1250   1250  984419  RISE       1
\QuadDec_LEFT:Net_1251\/main_0  macrocell66   2600   3850  992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                              macrocell73   1250   1250  978869  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell72   2587   3837  992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell72         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 992780p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                             macrocell62    1250   1250  973348  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5970   7220  992780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:trig_disable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 992927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:trig_disable\/q       macrocell112   1250   1250  985621  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_4  macrocell112   2313   3563  992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q  macrocell48   1250   1250  992935  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2  macrocell74   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q  macrocell51   1250   1250  992935  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2  macrocell75   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q       macrocell41   1250   1250  992938  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0  macrocell42   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q  macrocell41   1250   1250  992938  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1  macrocell60   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250  992938  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250  992938  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1  macrocell61   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q       macrocell50   1250   1250  992939  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0  macrocell51   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q  macrocell50   1250   1250  992939  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1  macrocell75   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q       macrocell47   1250   1250  992940  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0  macrocell48   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q  macrocell47   1250   1250  992940  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1  macrocell74   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q  macrocell42   1250   1250  992944  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2  macrocell60   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250  992949  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2  macrocell61   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992952  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_8                     macrocell107   2328   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992952  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_3                 macrocell111   2328   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_6
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 993010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984463  RISE       1
\QuadDec_RIGHT:Net_1251\/main_6     macrocell52   2230   3480  993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 993010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  984463  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_5  macrocell65   2230   3480  993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 993218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                macrocell76    1250   1250  978501  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_2  statusicell4   5032   6282  993218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 995784p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                             macrocell76    1250   1250  978501  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   2966   4216  995784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  995937  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1  statusicell9   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16612
-------------------------------------   ----- 
End-of-path arrival time (ps)           16612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell23      6841   7031  2143865  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell23      3350  10381  2143865  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   6231  16612  2143865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2145479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20687
-------------------------------------   ----- 
End-of-path arrival time (ps)           20687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2145479  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell24      7467  11047  2145479  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell24      3350  14397  2145479  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell7     6291  20687  2145479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13652
-------------------------------------   ----- 
End-of-path arrival time (ps)           13652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell96   1250   1250  2147655  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell26   6797   8047  2147655  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  11397  2147655  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2256  13652  2147655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10426
-------------------------------------   ----- 
End-of-path arrival time (ps)           10426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell95      1250   1250  2149425  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   9176  10426  2150230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell91      1250   1250  2144109  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   7715   8965  2151692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell92      1250   1250  2145059  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   7401   8651  2152005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2152110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11047
-------------------------------------   ----- 
End-of-path arrival time (ps)           11047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2145479  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell92      7467  11047  2152110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2152512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10644
-------------------------------------   ----- 
End-of-path arrival time (ps)           10644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  2152512  RISE       1
\UART_1:BUART:txn\/main_3                macrocell90      6274  10644  2152512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2152717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149425  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell96   9190  10440  2152717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2152717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149425  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell97   9190  10440  2152717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2152717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell95    1250   1250  2149425  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell101   9190  10440  2152717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2152717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95    1250   1250  2149425  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell104   9190  10440  2152717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154268  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell100   6949   8889  2154268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2154268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154268  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell102   6949   8889  2154268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2154268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154268  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell103   6949   8889  2154268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154638  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell96   6578   8518  2154638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154638  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell97   6578   8518  2154638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2154741p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2154741  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell28      2229   5809  2154741  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell28      3350   9159  2154741  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell8     2266  11425  2154741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2152207  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell96   7146   8396  2154760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell99   1250   1250  2152207  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell97   7146   8396  2154760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell99    1250   1250  2152207  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell101   7146   8396  2154760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2154760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell99    1250   1250  2152207  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell104   7146   8396  2154760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2154814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2154814  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell91      8153   8343  2154814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2154814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2154814  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell93      8153   8343  2154814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154831p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154831  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell96   6386   8326  2154831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154831p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154831  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell97   6386   8326  2154831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8200
-------------------------------------   ---- 
End-of-path arrival time (ps)           8200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154957  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell96   6260   8200  2154957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8200
-------------------------------------   ---- 
End-of-path arrival time (ps)           8200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154957  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell97   6260   8200  2154957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2155089  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell100   6128   8068  2155089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2155089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2155089  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell102   6128   8068  2155089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2155089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2155089  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell103   6128   8068  2155089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2147655  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell98   6797   8047  2155110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2147655  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell99   6797   8047  2155110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155134  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell98    6773   8023  2155134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155134  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell99    6773   8023  2155134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7870
-------------------------------------   ---- 
End-of-path arrival time (ps)           7870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2155286  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell100   5930   7870  2155286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell96      1250   1250  2147655  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   4102   5352  2155305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155383p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2154814  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell90      7584   7774  2155383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2151272  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell96   6494   7744  2155412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell98   1250   1250  2151272  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell97   6494   7744  2155412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell98    1250   1250  2151272  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell101   6494   7744  2155412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell98    1250   1250  2151272  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell104   6494   7744  2155412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell100     1250   1250  2155134  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   3916   5166  2155491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2155674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2144109  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell91   6233   7483  2155674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2155674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2144109  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell93   6233   7483  2155674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2155674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell91   1250   1250  2144109  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell94   6233   7483  2155674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell91   1250   1250  2144109  RISE       1
\UART_1:BUART:txn\/main_1    macrocell90   6229   7479  2155678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell91      6852   7042  2156114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell93      6852   7042  2156114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell94      6852   7042  2156114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156126p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell92      6841   7031  2156126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2144109  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell92   5536   6786  2156370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2143865  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell11   3774   3964  2156692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149425  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell98   5026   6276  2156881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149425  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell99   5026   6276  2156881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2145059  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell92   4587   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2145059  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell91   4563   5813  2157343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2145059  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell93   4563   5813  2157343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell92   1250   1250  2145059  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell94   4563   5813  2157343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2157457  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell91   4450   5700  2157457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2157457  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell93   4450   5700  2157457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154957  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell98   3456   5396  2157761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154957  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell99   3456   5396  2157761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2147655  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell96   4061   5311  2157846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell96   1250   1250  2147655  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell97   4061   5311  2157846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell96    1250   1250  2147655  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell101   4061   5311  2157846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell96    1250   1250  2147655  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell104   4061   5311  2157846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154638  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell98   3342   5282  2157875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154638  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell99   3342   5282  2157875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell97      1250   1250  2155921  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   4332   5582  2157955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell94   1250   1250  2157457  RISE       1
\UART_1:BUART:txn\/main_6   macrocell90   3900   5150  2158006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154831  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell98   3188   5128  2158028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154831  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell99   3188   5128  2158028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158145p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell92   1250   1250  2145059  RISE       1
\UART_1:BUART:txn\/main_2    macrocell90   3761   5011  2158145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2157457  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell92   3467   4717  2158440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155134  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell96    3360   4610  2158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  2155134  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell97    3360   4610  2158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155134  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell104   3360   4610  2158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2151272  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell98   3179   4429  2158728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2151272  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell99   3179   4429  2158728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2146550  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell91   3097   4347  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2146550  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell93   3097   4347  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell93   1250   1250  2146550  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell94   3097   4347  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2146550  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell92   3096   4346  2158811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell93   1250   1250  2146550  RISE       1
\UART_1:BUART:txn\/main_4    macrocell90   2970   4220  2158937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153651  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell96    2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153651  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell104   2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153651  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell102   2688   3938  2159219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153651  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell103   2688   3938  2159219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell102   1250   1250  2153803  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell96    2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  2153803  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell104   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  2153803  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell102   2536   3786  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell90   1250   1250  2159619  RISE       1
\UART_1:BUART:txn\/main_0  macrocell90   2288   3538  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2152207  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell98   2244   3494  2159663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2152207  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell99   2244   3494  2159663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell105   1250   1250  2159667  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell99    2239   3489  2159667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell104   1250   1250  2162664  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell8   2253   3503  2162664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9981177p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     2897   4107  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   7457  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   5176  12633  9981177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9981542p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15328
-------------------------------------   ----- 
End-of-path arrival time (ps)           15328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9973767  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     2905   4155  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7505  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell6   7822  15328  9981542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9981739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     2897   4107  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   7457  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   4614  12071  9981739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9982460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14410
-------------------------------------   ----- 
End-of-path arrival time (ps)           14410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9973767  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     2905   4155  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7505  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell7   6904  14410  9982460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9983558p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10252
-------------------------------------   ----- 
End-of-path arrival time (ps)           10252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     2897   4107  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   7457  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2795  10252  9983558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9983583p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     2897   4107  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   7457  9973813  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2770  10227  9983583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984251p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15249
-------------------------------------   ----- 
End-of-path arrival time (ps)           15249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/main_0      macrocell19     3064   8994  9984251  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/q           macrocell19     3350  12344  9984251  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5    2905  15249  9984251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9984425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9973767  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     2905   4155  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7505  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell8   4939  12445  9984425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985088p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14412
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/main_0             macrocell18     2305   8735  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/q                  macrocell18     3350  12085  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2327  14412  9985088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_622/q                                                  macrocell89    1250   1250  9973767  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1         macrocell16    2905   4155  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q              macrocell16    3350   7505  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4  statusicell5   6892  14397  9985103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9986106p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/main_1          macrocell21      4229   7729  9986106  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/q               macrocell21      3350  11079  9986106  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2315  13394  9986106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9987039p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9831
-------------------------------------   ---- 
End-of-path arrival time (ps)           9831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9973767  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     2905   4155  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7505  9981542  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell5   2326   9831  9987039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9987496p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8994
-------------------------------------   ---- 
End-of-path arrival time (ps)           8994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0       macrocell82     3064   8994  9987496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9987514p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9968947  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2        macrocell81     3046   8976  9987514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0
Path slack     : 9987755p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8735
-------------------------------------   ---- 
End-of-path arrival time (ps)           8735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9985088  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/main_0          macrocell83     2305   8735  9987755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2595   6095  9987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2593   6093  9987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9988041p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5    760    760  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0    760  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1210   1970  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   1970  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1210   3180  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   3180  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2740   5920  9988041  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    5539  11459  9988041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988387p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85     1250   1250  9985087  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   4303   5553  9988387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988387p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85      1250   1250  9985087  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   4303   5553  9988387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9988761p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2  macrocell85      4229   7729  9988761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9988761p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9984545  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_2    macrocell86      4229   7729  9988761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9988935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_1         macrocell88      3805   7555  9988935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0     macrocell87      2906   6656  9989834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_622/main_1
Capture Clock  : Net_622/clock_0
Path slack     : 9989834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988935  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988935  RISE       1
Net_622/main_1                                    macrocell89      2906   6656  9989834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9991637  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0      macrocell85    3643   4853  9991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9991637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9991637  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_0        macrocell86    3643   4853  9991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : Net_622/main_0
Capture Clock  : Net_622/clock_0
Path slack     : 9992023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  9985087  RISE       1
Net_622/main_0                              macrocell89   3217   4467  9992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0
Path slack     : 9992335p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_622/q                                             macrocell89   1250   1250  9973767  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/main_0  macrocell80   2905   4155  9992335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9992342p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  9992342  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_0  macrocell88   2898   4148  9992342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q      macrocell82   1250   1250  9989227  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3  macrocell81   2791   4041  9992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992629p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q       macrocell81   1250   1250  9974056  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1  macrocell81   2611   3861  9992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q         macrocell86   1250   1250  9992932  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3  macrocell85   2308   3558  9992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q       macrocell86   1250   1250  9992932  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_3  macrocell86   2308   3558  9992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q       macrocell85   1250   1250  9985087  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1  macrocell85   2300   3550  9992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q     macrocell85   1250   1250  9985087  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_1  macrocell86   2300   3550  9992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:status_0\/q
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:status_0\/q               macrocell88    1250   1250  9995920  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2330   3580  9995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19982128p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7262   8512  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  13642  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13642  19982128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984041p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   3099   6599  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11729  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11729  19984041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984052p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11718
-------------------------------------   ----- 
End-of-path arrival time (ps)           11718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3088   6588  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11718  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11718  19984052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2839   6339  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell22   5130  11469  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell23      0  11469  19984301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19985334p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14166
-------------------------------------   ----- 
End-of-path arrival time (ps)           14166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121    1250   1250  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/main_0          macrocell35     7248   8498  19985334  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/q               macrocell35     3350  11848  19985334  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2  statusicell10   2318  14166  19985334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19985428p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7262   8512  19985428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19985429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19982128  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   7261   8511  19985429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19985902p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13598
-------------------------------------   ----- 
End-of-path arrival time (ps)           13598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/main_1          macrocell37      3873   7373  19985902  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/q               macrocell37      3350  10723  19985902  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2  statusicell12    2875  13598  19985902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0
Path slack     : 19986146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0     macrocell134     6594  10344  19986146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19986146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_1         macrocell135     6594  10344  19986146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19986782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12718
-------------------------------------   ----- 
End-of-path arrival time (ps)           12718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/main_1          macrocell38      2998   6498  19986782  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/q               macrocell38      3350   9848  19986782  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2  statusicell13    2870  12718  19986782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19987219p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/main_1          macrocell36      3119   6619  19987219  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/q               macrocell36      3350   9969  19987219  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2  statusicell11    2313  12281  19987219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987339p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell21   3101   6601  19987339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987341p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   3099   6599  19987341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987352p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984052  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3088   6588  19987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987367p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984067  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984067  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984067  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3073   6573  19987367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell23   2985   6485  19987455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987466p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell19   2974   6474  19987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987481p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984067  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984067  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984067  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2959   6459  19987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987601p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984301  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2839   6339  19987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : Net_1157/main_0
Capture Clock  : Net_1157/clock_0
Path slack     : 19987992p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8498
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q  macrocell121   1250   1250  19982128  RISE       1
Net_1157/main_0                              macrocell124   7248   8498  19987992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19988048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19985308  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell21   4642   5892  19988048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19988608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19985308  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   4082   5332  19988608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1280/main_1
Capture Clock  : Net_1280/clock_0
Path slack     : 19989419p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19986146  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19986146  RISE       1
Net_1280/main_1                                  macrocell138     3321   7071  19989419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989712p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19986412  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell22   2978   4228  19989712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989792p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19986492  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell18   2898   4148  19989792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19986492  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell19   2896   4146  19989794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989831p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19986412  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell23   2859   4109  19989831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0
Path slack     : 19989845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0     macrocell130     2895   6645  19989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19989845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_1         macrocell131     2895   6645  19989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1245/main_1
Capture Clock  : Net_1245/clock_0
Path slack     : 19989845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19989845  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19989845  RISE       1
Net_1245/main_1                                   macrocell132     2895   6645  19989845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19990140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1         macrocell127     2600   6350  19990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1204/main_1
Capture Clock  : Net_1204/clock_0
Path slack     : 19990140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19990140  RISE       1
Net_1204/main_1                                        macrocell128     2600   6350  19990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990149p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19990140  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0     macrocell126     2591   6341  19990149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0     macrocell122     2293   6043  19990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19990447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_1         macrocell123     2293   6043  19990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1157/main_1
Capture Clock  : Net_1157/clock_0
Path slack     : 19990447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990447  RISE       1
Net_1157/main_1                                    macrocell124     2293   6043  19990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19992036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:status_0\/q               macrocell135    1250   1250  19992036  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0  statusicell13   6214   7464  19992036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : Net_1280/main_0
Capture Clock  : Net_1280/clock_0
Path slack     : 19992269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q  macrocell133   1250   1250  19986412  RISE       1
Net_1280/main_0                            macrocell138   2971   4221  19992269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992337p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  19992337  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0      macrocell125   2943   4153  19992337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : Net_1204/main_0
Capture Clock  : Net_1204/clock_0
Path slack     : 19992353p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q  macrocell125   1250   1250  19986492  RISE       1
Net_1204/main_0                                  macrocell128   2887   4137  19992353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992377p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   1210   1210  19992377  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0      macrocell133    2903   4113  19992377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19992621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:status_0\/q               macrocell123    1250   1250  19992621  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0  statusicell10   5629   6879  19992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19992931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q   macrocell126   1250   1250  19992931  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0  macrocell127   2309   3559  19992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  19992945  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_0  macrocell123   2295   3545  19992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/clock           controlcell8        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  19992956  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0      macrocell121   2324   3534  19992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19992994p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/q   macrocell134   1250   1250  19992994  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_0  macrocell135   2246   3496  19992994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19992997p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/q   macrocell130   1250   1250  19992997  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_0  macrocell131   2243   3493  19992997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0
Path slack     : 19993002p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/clock            controlcell10       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  19993002  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0      macrocell129    2278   3488  19993002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : Net_1245/main_0
Capture Clock  : Net_1245/clock_0
Path slack     : 19993008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q  macrocell129   1250   1250  19985308  RISE       1
Net_1245/main_0                             macrocell132   2232   3482  19993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995380p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:status_0\/q               macrocell131    1250   1250  19995380  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0  statusicell12   2870   4120  19995380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q               macrocell127    1250   1250  19995923  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0  statusicell11   2327   3577  19995923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999991564  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1130/main_1
Capture Clock  : Net_1130/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999991564  RISE       1
Net_1130/main_1  macrocell119   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1107/main_1
Capture Clock  : Net_1107/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999991564  RISE       1
Net_1107/main_1  macrocell120   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999991732  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   3508   4758  9999991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1126/main_1
Capture Clock  : Net_1126/clock_0
Path slack     : 9999991732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999991732  RISE       1
Net_1126/main_1  macrocell115   3508   4758  9999991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1121/main_1
Capture Clock  : Net_1121/clock_0
Path slack     : 9999991732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999991732  RISE       1
Net_1121/main_1  macrocell116   3508   4758  9999991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1130/main_0
Capture Clock  : Net_1130/clock_0
Path slack     : 9999992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992947  RISE       1
Net_1130/main_0                               macrocell119   2293   3543  9999992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1107/main_0
Capture Clock  : Net_1107/clock_0
Path slack     : 9999992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992947  RISE       1
Net_1107/main_0                               macrocell120   2293   3543  9999992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1126/main_0
Capture Clock  : Net_1126/clock_0
Path slack     : 9999992952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999992952  RISE       1
Net_1126/main_0                              macrocell115   2288   3538  9999992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1121/main_0
Capture Clock  : Net_1121/clock_0
Path slack     : 9999992952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999992952  RISE       1
Net_1121/main_0                              macrocell116   2288   3538  9999992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

