-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24] at FF_X37_Y4_N43
--register power-up is low

cntr[24] = DFFEAS(A1L2, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--QC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X19_Y9_N4
--register power-up is low

QC1_W_alu_result[3] = DFFEAS(QC1L314, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X19_Y9_N46
--register power-up is low

QC1_W_alu_result[2] = DFFEAS(QC1L313, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X19_Y9_N43
--register power-up is low

QC1_W_alu_result[5] = DFFEAS(QC1L316, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X18_Y9_N28
--register power-up is low

QC1_W_alu_result[4] = DFFEAS(QC1L315, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X18_Y8_N38
--register power-up is low

QC1_W_alu_result[6] = DFFEAS(QC1L317, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X27_Y7_N41
--register power-up is low

QC1_W_alu_result[10] = DFFEAS(QC1L321, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X18_Y8_N8
--register power-up is low

QC1_W_alu_result[7] = DFFEAS(QC1L318, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X18_Y8_N10
--register power-up is low

QC1_W_alu_result[8] = DFFEAS(QC1L319, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X18_Y8_N41
--register power-up is low

QC1_W_alu_result[9] = DFFEAS(QC1L320, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X18_Y8_N52
--register power-up is low

QC1_W_alu_result[11] = DFFEAS(QC1L322, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X18_Y9_N26
--register power-up is low

QC1_W_alu_result[12] = DFFEAS(QC1L323, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X18_Y9_N35
--register power-up is low

QC1_W_alu_result[16] = DFFEAS(QC1L327, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X18_Y9_N50
--register power-up is low

QC1_W_alu_result[15] = DFFEAS(QC1L326, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X18_Y8_N22
--register power-up is low

QC1_W_alu_result[14] = DFFEAS(QC1L325, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X19_Y9_N17
--register power-up is low

QC1_W_alu_result[13] = DFFEAS(QC1L324, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--A1L2 is Add0~1 at LABCELL_X37_Y4_N42
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--BB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X3_Y3_N14
--register power-up is low

BB1_td_shift[0] = AMPP_FUNCTION(A1L105, BB1L76, !N1_clr_reg, !Q1_state[4], GND, BB1L64);


--MD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y5_N26
--register power-up is low

MD1_sr[1] = DFFEAS(MD1L60, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--WC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[0] = WC2_q_b[0]_PORT_B_data_out[0];

--WC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[31] = WC2_q_b[0]_PORT_B_data_out[31];

--WC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[30] = WC2_q_b[0]_PORT_B_data_out[30];

--WC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[29] = WC2_q_b[0]_PORT_B_data_out[29];

--WC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[28] = WC2_q_b[0]_PORT_B_data_out[28];

--WC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[27] = WC2_q_b[0]_PORT_B_data_out[27];

--WC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[26] = WC2_q_b[0]_PORT_B_data_out[26];

--WC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[25] = WC2_q_b[0]_PORT_B_data_out[25];

--WC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[24] = WC2_q_b[0]_PORT_B_data_out[24];

--WC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[23] = WC2_q_b[0]_PORT_B_data_out[23];

--WC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[22] = WC2_q_b[0]_PORT_B_data_out[22];

--WC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[21] = WC2_q_b[0]_PORT_B_data_out[21];

--WC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[20] = WC2_q_b[0]_PORT_B_data_out[20];

--WC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[19] = WC2_q_b[0]_PORT_B_data_out[19];

--WC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[18] = WC2_q_b[0]_PORT_B_data_out[18];

--WC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[17] = WC2_q_b[0]_PORT_B_data_out[17];

--WC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[16] = WC2_q_b[0]_PORT_B_data_out[16];

--WC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[15] = WC2_q_b[0]_PORT_B_data_out[15];

--WC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[14] = WC2_q_b[0]_PORT_B_data_out[14];

--WC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[13] = WC2_q_b[0]_PORT_B_data_out[13];

--WC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[12] = WC2_q_b[0]_PORT_B_data_out[12];

--WC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[11] = WC2_q_b[0]_PORT_B_data_out[11];

--WC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[10] = WC2_q_b[0]_PORT_B_data_out[10];

--WC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[9] = WC2_q_b[0]_PORT_B_data_out[9];

--WC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[8] = WC2_q_b[0]_PORT_B_data_out[8];

--WC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[7] = WC2_q_b[0]_PORT_B_data_out[7];

--WC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[6] = WC2_q_b[0]_PORT_B_data_out[6];

--WC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[5] = WC2_q_b[0]_PORT_B_data_out[5];

--WC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[4] = WC2_q_b[0]_PORT_B_data_out[4];

--WC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[3] = WC2_q_b[0]_PORT_B_data_out[3];

--WC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[2] = WC2_q_b[0]_PORT_B_data_out[2];

--WC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y8_N0
WC2_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = GLOBAL(A1L123);
WC2_q_b[0]_clock_1 = GLOBAL(A1L123);
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[1] = WC2_q_b[0]_PORT_B_data_out[1];


--QC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X21_Y9_N53
--register power-up is low

QC1_E_shift_rot_result[3] = DFFEAS(QC1L452, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[3],  ,  , QC1_E_new_inst);


--QC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X23_Y8_N12
QC1L62_adder_eqn = ( QC1_E_src1[3] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[3]) ) + ( QC1L67 );
QC1L62 = SUM(QC1L62_adder_eqn);

--QC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X23_Y8_N12
QC1L63_adder_eqn = ( QC1_E_src1[3] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[3]) ) + ( QC1L67 );
QC1L63 = CARRY(QC1L63_adder_eqn);


--QC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X21_Y9_N44
--register power-up is low

QC1_E_shift_rot_result[2] = DFFEAS(QC1L451, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[2],  ,  , QC1_E_new_inst);


--QC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X23_Y8_N9
QC1L66_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[2]) ) + ( QC1_E_src1[2] ) + ( QC1L123 );
QC1L66 = SUM(QC1L66_adder_eqn);

--QC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X23_Y8_N9
QC1L67_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[2]) ) + ( QC1_E_src1[2] ) + ( QC1L123 );
QC1L67 = CARRY(QC1L67_adder_eqn);


--QC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X15_Y7_N1
--register power-up is low

QC1_R_ctrl_st = DFFEAS(QC1L250, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , !QC1_D_iw[2],  );


--QC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X21_Y9_N25
--register power-up is low

QC1_E_shift_rot_result[5] = DFFEAS(QC1L454, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[5],  ,  , QC1_E_new_inst);


--QC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X22_Y8_N4
--register power-up is low

QC1_E_src2[5] = DFFEAS(QC1L525, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[5],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X23_Y8_N18
QC1L70_adder_eqn = ( QC1_E_src1[5] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[5]) ) + ( QC1L75 );
QC1L70 = SUM(QC1L70_adder_eqn);

--QC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X23_Y8_N18
QC1L71_adder_eqn = ( QC1_E_src1[5] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[5]) ) + ( QC1L75 );
QC1L71 = CARRY(QC1L71_adder_eqn);


--QC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X21_Y9_N31
--register power-up is low

QC1_E_shift_rot_result[4] = DFFEAS(QC1L453, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[4],  ,  , QC1_E_new_inst);


--QC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X23_Y8_N15
QC1L74_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[4]) ) + ( QC1_E_src1[4] ) + ( QC1L63 );
QC1L74 = SUM(QC1L74_adder_eqn);

--QC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X23_Y8_N15
QC1L75_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[4]) ) + ( QC1_E_src1[4] ) + ( QC1L63 );
QC1L75 = CARRY(QC1L75_adder_eqn);


--QC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X21_Y9_N35
--register power-up is low

QC1_E_shift_rot_result[6] = DFFEAS(QC1L455, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[6],  ,  , QC1_E_new_inst);


--QC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X22_Y8_N59
--register power-up is low

QC1_E_src2[6] = DFFEAS(QC1L527, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[6],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X23_Y8_N21
QC1L78_adder_eqn = ( QC1_E_src1[6] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[6]) ) + ( QC1L71 );
QC1L78 = SUM(QC1L78_adder_eqn);

--QC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X23_Y8_N21
QC1L79_adder_eqn = ( QC1_E_src1[6] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[6]) ) + ( QC1L71 );
QC1L79 = CARRY(QC1L79_adder_eqn);


--QC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X21_Y9_N13
--register power-up is low

QC1_E_shift_rot_result[10] = DFFEAS(QC1L459, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[10],  ,  , QC1_E_new_inst);


--QC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X22_Y8_N1
--register power-up is low

QC1_E_src2[10] = DFFEAS(QC1L536, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[10],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X23_Y8_N33
QC1L82_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[10]) ) + ( QC1_E_src1[10] ) + ( QC1L95 );
QC1L82 = SUM(QC1L82_adder_eqn);

--QC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X23_Y8_N33
QC1L83_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[10]) ) + ( QC1_E_src1[10] ) + ( QC1L95 );
QC1L83 = CARRY(QC1L83_adder_eqn);


--QC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X21_Y9_N56
--register power-up is low

QC1_E_shift_rot_result[7] = DFFEAS(QC1L456, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[7],  ,  , QC1_E_new_inst);


--QC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X22_Y8_N55
--register power-up is low

QC1_E_src2[7] = DFFEAS(QC1L529, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[7],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X23_Y8_N24
QC1L86_adder_eqn = ( QC1_E_src1[7] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[7]) ) + ( QC1L79 );
QC1L86 = SUM(QC1L86_adder_eqn);

--QC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X23_Y8_N24
QC1L87_adder_eqn = ( QC1_E_src1[7] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[7]) ) + ( QC1L79 );
QC1L87 = CARRY(QC1L87_adder_eqn);


--QC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X21_Y9_N59
--register power-up is low

QC1_E_shift_rot_result[8] = DFFEAS(QC1L457, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[8],  ,  , QC1_E_new_inst);


--QC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X22_Y8_N49
--register power-up is low

QC1_E_src2[8] = DFFEAS(QC1L531, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[8],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X23_Y8_N27
QC1L90_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[8]) ) + ( QC1_E_src1[8] ) + ( QC1L87 );
QC1L90 = SUM(QC1L90_adder_eqn);

--QC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X23_Y8_N27
QC1L91_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[8]) ) + ( QC1_E_src1[8] ) + ( QC1L87 );
QC1L91 = CARRY(QC1L91_adder_eqn);


--QC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X21_Y9_N46
--register power-up is low

QC1_E_shift_rot_result[9] = DFFEAS(QC1L458, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[9],  ,  , QC1_E_new_inst);


--QC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X22_Y8_N52
--register power-up is low

QC1_E_src2[9] = DFFEAS(QC1L534, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[9],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X23_Y8_N30
QC1L94_adder_eqn = ( QC1_E_src1[9] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[9]) ) + ( QC1L91 );
QC1L94 = SUM(QC1L94_adder_eqn);

--QC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X23_Y8_N30
QC1L95_adder_eqn = ( QC1_E_src1[9] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[9]) ) + ( QC1L91 );
QC1L95 = CARRY(QC1L95_adder_eqn);


--QC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X21_Y9_N16
--register power-up is low

QC1_E_shift_rot_result[11] = DFFEAS(QC1L460, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[11],  ,  , QC1_E_new_inst);


--QC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X22_Y8_N31
--register power-up is low

QC1_E_src2[11] = DFFEAS(QC1L538, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[11],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X23_Y8_N36
QC1L98_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[11]) ) + ( QC1_E_src1[11] ) + ( QC1L83 );
QC1L98 = SUM(QC1L98_adder_eqn);

--QC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X23_Y8_N36
QC1L99_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[11]) ) + ( QC1_E_src1[11] ) + ( QC1L83 );
QC1L99 = CARRY(QC1L99_adder_eqn);


--QC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X21_Y9_N38
--register power-up is low

QC1_E_shift_rot_result[12] = DFFEAS(QC1L461, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[12],  ,  , QC1_E_new_inst);


--QC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X22_Y8_N13
--register power-up is low

QC1_E_src2[12] = DFFEAS(QC1L540, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[12],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X23_Y8_N39
QC1L102_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[12]) ) + ( QC1_E_src1[12] ) + ( QC1L99 );
QC1L102 = SUM(QC1L102_adder_eqn);

--QC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X23_Y8_N39
QC1L103_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[12]) ) + ( QC1_E_src1[12] ) + ( QC1L99 );
QC1L103 = CARRY(QC1L103_adder_eqn);


--QC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X21_Y7_N29
--register power-up is low

QC1_E_shift_rot_result[16] = DFFEAS(QC1L465, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[16],  ,  , QC1_E_new_inst);


--QC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X24_Y7_N4
--register power-up is low

QC1_E_src2[16] = DFFEAS(QC1L751, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X23_Y8_N51
QC1L106_adder_eqn = ( QC1_E_src1[16] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[16]) ) + ( QC1L111 );
QC1L106 = SUM(QC1L106_adder_eqn);

--QC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X23_Y8_N51
QC1L107_adder_eqn = ( QC1_E_src1[16] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[16]) ) + ( QC1L111 );
QC1L107 = CARRY(QC1L107_adder_eqn);


--QC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X21_Y7_N10
--register power-up is low

QC1_E_shift_rot_result[15] = DFFEAS(QC1L464, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[15],  ,  , QC1_E_new_inst);


--QC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X22_Y8_N34
--register power-up is low

QC1_E_src2[15] = DFFEAS(QC1L546, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[15],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X23_Y8_N48
QC1L110_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[15]) ) + ( QC1_E_src1[15] ) + ( QC1L115 );
QC1L110 = SUM(QC1L110_adder_eqn);

--QC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X23_Y8_N48
QC1L111_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[15]) ) + ( QC1_E_src1[15] ) + ( QC1L115 );
QC1L111 = CARRY(QC1L111_adder_eqn);


--QC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X21_Y9_N19
--register power-up is low

QC1_E_shift_rot_result[14] = DFFEAS(QC1L463, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[14],  ,  , QC1_E_new_inst);


--QC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X22_Y8_N17
--register power-up is low

QC1_E_src2[14] = DFFEAS(QC1L544, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[14],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X23_Y8_N45
QC1L114_adder_eqn = ( QC1_E_src1[14] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[14]) ) + ( QC1L119 );
QC1L114 = SUM(QC1L114_adder_eqn);

--QC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X23_Y8_N45
QC1L115_adder_eqn = ( QC1_E_src1[14] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[14]) ) + ( QC1L119 );
QC1L115 = CARRY(QC1L115_adder_eqn);


--QC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X21_Y9_N40
--register power-up is low

QC1_E_shift_rot_result[13] = DFFEAS(QC1L462, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[13],  ,  , QC1_E_new_inst);


--QC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X22_Y8_N43
--register power-up is low

QC1_E_src2[13] = DFFEAS(QC1L542, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[13],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X23_Y8_N42
QC1L118_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[13]) ) + ( QC1_E_src1[13] ) + ( QC1L103 );
QC1L118 = SUM(QC1L118_adder_eqn);

--QC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X23_Y8_N42
QC1L119_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[13]) ) + ( QC1_E_src1[13] ) + ( QC1L103 );
QC1L119 = CARRY(QC1L119_adder_eqn);


--A1L6 is Add0~5 at LABCELL_X37_Y4_N39
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6 at LABCELL_X37_Y4_N39
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--BB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X3_Y3_N55
--register power-up is low

BB1_count[1] = AMPP_FUNCTION(A1L105, BB1L7, !N1_clr_reg, !Q1_state[4], BB1L64);


--BB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y3_N29
--register power-up is low

BB1_td_shift[9] = AMPP_FUNCTION(A1L105, BB1L77, !N1_clr_reg, !Q1_state[4], BB1L64);


--MD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y5_N29
--register power-up is low

MD1_sr[2] = DFFEAS(MD1L61, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X2_Y5_N5
--register power-up is low

ZC1_break_readreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[0],  , ZC1L40, VCC);


--QC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X13_Y6_N37
--register power-up is low

QC1_av_ld_byte0_data[0] = DFFEAS(EC1_src_data[0], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[0],  ,  , QC1L1011);


--QC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X17_Y7_N13
--register power-up is low

QC1_W_alu_result[0] = DFFEAS(QC1L311, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X16_Y6_N13
--register power-up is low

QC1_D_iw[22] = DFFEAS(QC1L648, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X16_Y6_N46
--register power-up is low

QC1_D_iw[23] = DFFEAS(QC1L649, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X16_Y6_N53
--register power-up is low

QC1_D_iw[24] = DFFEAS(QC1L650, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X17_Y6_N25
--register power-up is low

QC1_D_iw[25] = DFFEAS(QC1L651, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X17_Y6_N58
--register power-up is low

QC1_D_iw[26] = DFFEAS(QC1L652, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X16_Y6_N34
--register power-up is low

QC1_D_iw[12] = DFFEAS(QC1L638, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X17_Y6_N37
--register power-up is low

QC1_D_iw[14] = DFFEAS(QC1L640, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X16_Y6_N49
--register power-up is low

QC1_D_iw[0] = DFFEAS(QC1L626, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X16_Y6_N38
--register power-up is low

QC1_D_iw[2] = DFFEAS(QC1L628, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X17_Y8_N3
QC1L2_adder_eqn = ( QC1_F_pc[1] ) + ( GND ) + ( QC1L7 );
QC1L2 = SUM(QC1L2_adder_eqn);

--QC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X17_Y8_N3
QC1L3_adder_eqn = ( QC1_F_pc[1] ) + ( GND ) + ( QC1L7 );
QC1L3 = CARRY(QC1L3_adder_eqn);


--QC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X17_Y6_N19
--register power-up is low

QC1_D_iw[7] = DFFEAS(QC1L633, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X16_Y6_N40
--register power-up is low

QC1_D_iw[9] = DFFEAS(QC1L635, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X21_Y7_N7
--register power-up is low

QC1_E_shift_rot_result[1] = DFFEAS(QC1L450, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[1],  ,  , QC1_E_new_inst);


--QC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X16_Y6_N19
--register power-up is low

QC1_D_iw[8] = DFFEAS(QC1L634, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X17_Y8_N0
QC1L6_adder_eqn = ( QC1_F_pc[0] ) + ( VCC ) + ( !VCC );
QC1L6 = SUM(QC1L6_adder_eqn);

--QC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X17_Y8_N0
QC1L7_adder_eqn = ( QC1_F_pc[0] ) + ( VCC ) + ( !VCC );
QC1L7 = CARRY(QC1L7_adder_eqn);


--QC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X16_Y6_N28
--register power-up is low

QC1_D_iw[6] = DFFEAS(QC1L632, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X23_Y8_N6
QC1L122_adder_eqn = ( QC1_E_src1[1] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[1]) ) + ( QC1L131 );
QC1L122 = SUM(QC1L122_adder_eqn);

--QC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X23_Y8_N6
QC1L123_adder_eqn = ( QC1_E_src1[1] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[1]) ) + ( QC1L131 );
QC1L123 = CARRY(QC1L123_adder_eqn);


--QC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X19_Y8_N28
--register power-up is low

QC1_F_pc[9] = DFFEAS(QC1L683, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X19_Y8_N58
--register power-up is low

QC1_F_pc[11] = DFFEAS(QC1L685, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X19_Y8_N1
--register power-up is low

QC1_F_pc[12] = DFFEAS(QC1L686, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X19_Y8_N7
--register power-up is low

QC1_F_pc[14] = DFFEAS(QC1L688, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X19_Y8_N37
--register power-up is low

QC1_F_pc[10] = DFFEAS(QC1L684, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X17_Y8_N9
QC1L10_adder_eqn = ( QC1_F_pc[3] ) + ( GND ) + ( QC1L15 );
QC1L10 = SUM(QC1L10_adder_eqn);

--QC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X17_Y8_N9
QC1L11_adder_eqn = ( QC1_F_pc[3] ) + ( GND ) + ( QC1L15 );
QC1L11 = CARRY(QC1L11_adder_eqn);


--QC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X17_Y6_N55
--register power-up is low

QC1_D_iw[10] = DFFEAS(QC1L636, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X17_Y8_N6
QC1L14_adder_eqn = ( QC1_F_pc[2] ) + ( GND ) + ( QC1L3 );
QC1L14 = SUM(QC1L14_adder_eqn);

--QC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X17_Y8_N6
QC1L15_adder_eqn = ( QC1_F_pc[2] ) + ( GND ) + ( QC1L3 );
QC1L15 = CARRY(QC1L15_adder_eqn);


--QC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X17_Y8_N12
QC1L18_adder_eqn = ( QC1_F_pc[4] ) + ( GND ) + ( QC1L11 );
QC1L18 = SUM(QC1L18_adder_eqn);

--QC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X17_Y8_N12
QC1L19_adder_eqn = ( QC1_F_pc[4] ) + ( GND ) + ( QC1L11 );
QC1L19 = CARRY(QC1L19_adder_eqn);


--QC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X17_Y8_N24
QC1L22_adder_eqn = ( QC1_F_pc[8] ) + ( GND ) + ( QC1L35 );
QC1L22 = SUM(QC1L22_adder_eqn);

--QC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X17_Y8_N24
QC1L23_adder_eqn = ( QC1_F_pc[8] ) + ( GND ) + ( QC1L35 );
QC1L23 = CARRY(QC1L23_adder_eqn);


--QC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X17_Y8_N15
QC1L26_adder_eqn = ( QC1_F_pc[5] ) + ( GND ) + ( QC1L19 );
QC1L26 = SUM(QC1L26_adder_eqn);

--QC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X17_Y8_N15
QC1L27_adder_eqn = ( QC1_F_pc[5] ) + ( GND ) + ( QC1L19 );
QC1L27 = CARRY(QC1L27_adder_eqn);


--QC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X17_Y8_N18
QC1L30_adder_eqn = ( QC1_F_pc[6] ) + ( GND ) + ( QC1L27 );
QC1L30 = SUM(QC1L30_adder_eqn);

--QC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X17_Y8_N18
QC1L31_adder_eqn = ( QC1_F_pc[6] ) + ( GND ) + ( QC1L27 );
QC1L31 = CARRY(QC1L31_adder_eqn);


--QC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X17_Y8_N21
QC1L34_adder_eqn = ( QC1_F_pc[7] ) + ( GND ) + ( QC1L31 );
QC1L34 = SUM(QC1L34_adder_eqn);

--QC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X17_Y8_N21
QC1L35_adder_eqn = ( QC1_F_pc[7] ) + ( GND ) + ( QC1L31 );
QC1L35 = CARRY(QC1L35_adder_eqn);


--QC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X17_Y8_N27
QC1L38_adder_eqn = ( QC1_F_pc[9] ) + ( GND ) + ( QC1L23 );
QC1L38 = SUM(QC1L38_adder_eqn);

--QC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X17_Y8_N27
QC1L39_adder_eqn = ( QC1_F_pc[9] ) + ( GND ) + ( QC1L23 );
QC1L39 = CARRY(QC1L39_adder_eqn);


--QC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X17_Y6_N22
--register power-up is low

QC1_D_iw[17] = DFFEAS(QC1L643, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X17_Y8_N30
QC1L42_adder_eqn = ( QC1_F_pc[10] ) + ( GND ) + ( QC1L39 );
QC1L42 = SUM(QC1L42_adder_eqn);

--QC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X17_Y8_N30
QC1L43_adder_eqn = ( QC1_F_pc[10] ) + ( GND ) + ( QC1L39 );
QC1L43 = CARRY(QC1L43_adder_eqn);


--QC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X21_Y7_N25
--register power-up is low

QC1_E_shift_rot_result[17] = DFFEAS(QC1L466, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[17],  ,  , QC1_E_new_inst);


--QC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X17_Y8_N42
QC1L46_adder_eqn = ( QC1_F_pc[14] ) + ( GND ) + ( QC1L51 );
QC1L46 = SUM(QC1L46_adder_eqn);


--QC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X17_Y8_N39
QC1L50_adder_eqn = ( !QC1_F_pc[13] ) + ( GND ) + ( QC1L55 );
QC1L50 = SUM(QC1L50_adder_eqn);

--QC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X17_Y8_N39
QC1L51_adder_eqn = ( !QC1_F_pc[13] ) + ( GND ) + ( QC1L55 );
QC1L51 = CARRY(QC1L51_adder_eqn);


--QC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X17_Y8_N36
QC1L54_adder_eqn = ( QC1_F_pc[12] ) + ( GND ) + ( QC1L59 );
QC1L54 = SUM(QC1L54_adder_eqn);

--QC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X17_Y8_N36
QC1L55_adder_eqn = ( QC1_F_pc[12] ) + ( GND ) + ( QC1L59 );
QC1L55 = CARRY(QC1L55_adder_eqn);


--QC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X17_Y8_N33
QC1L58_adder_eqn = ( QC1_F_pc[11] ) + ( GND ) + ( QC1L43 );
QC1L58 = SUM(QC1L58_adder_eqn);

--QC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X17_Y8_N33
QC1L59_adder_eqn = ( QC1_F_pc[11] ) + ( GND ) + ( QC1L43 );
QC1L59 = CARRY(QC1L59_adder_eqn);


--QC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X13_Y6_N43
--register power-up is low

QC1_av_ld_byte0_data[1] = DFFEAS(EC1_src_data[1], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[1],  ,  , QC1L1011);


--QC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X17_Y7_N59
--register power-up is low

QC1_W_alu_result[1] = DFFEAS(QC1L312, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X13_Y6_N13
--register power-up is low

QC1_av_ld_byte0_data[2] = DFFEAS(EC1_src_data[2], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[2],  ,  , QC1L1011);


--QC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X13_Y6_N55
--register power-up is low

QC1_av_ld_byte0_data[3] = DFFEAS(EC1_src_data[3], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[3],  ,  , QC1L1011);


--QC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X13_Y6_N49
--register power-up is low

QC1_av_ld_byte0_data[4] = DFFEAS(EC1_src_data[4], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[4],  ,  , QC1L1011);


--QC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X13_Y6_N7
--register power-up is low

QC1_av_ld_byte0_data[5] = DFFEAS(EC1_src_data[5], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[5],  ,  , QC1L1011);


--QC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X10_Y8_N25
--register power-up is low

QC1_av_ld_byte0_data[6] = DFFEAS(EC1_src_data[6], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1_av_ld_byte1_data[6],  ,  , QC1L1011);


--QC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X13_Y6_N25
--register power-up is low

QC1_av_ld_byte0_data[7] = DFFEAS(EC1_src_data[7], GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L897, QC1L911Q,  ,  , QC1L1011);


--cntr[23] is cntr[23] at FF_X37_Y4_N41
--register power-up is low

cntr[23] = DFFEAS(A1L6, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9 at LABCELL_X37_Y4_N36
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10 at LABCELL_X37_Y4_N36
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--BB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X4_Y3_N7
--register power-up is low

BB1_count[0] = AMPP_FUNCTION(A1L105, BB1L20, !N1_clr_reg, !Q1_state[4], BB1L64);


--BB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X3_Y3_N59
--register power-up is low

BB1_td_shift[10] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, !Q1_state[4], GND, BB1L64);


--BB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X4_Y3_N4
--register power-up is low

BB1_count[8] = AMPP_FUNCTION(A1L105, BB1_count[7], !N1_clr_reg, !Q1_state[4], GND, BB1L64);


--MD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y5_N8
--register power-up is low

MD1_sr[3] = DFFEAS(MD1L62, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X2_Y5_N44
--register power-up is low

ZC1_break_readreg[1] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[1],  , ZC1L40, VCC);


--JD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X7_Y5_N29
--register power-up is low

JD1_MonDReg[1] = DFFEAS(JD1L52, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[1],  , JD1L61, !LD1_take_action_ocimem_b);


--VD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[0] = VD1_q_a[0]_PORT_A_data_out[0];

--VD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[23] = VD1_q_a[0]_PORT_A_data_out[17];

--VD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[22] = VD1_q_a[0]_PORT_A_data_out[16];

--VD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[21] = VD1_q_a[0]_PORT_A_data_out[15];

--VD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[20] = VD1_q_a[0]_PORT_A_data_out[14];

--VD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[19] = VD1_q_a[0]_PORT_A_data_out[13];

--VD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[18] = VD1_q_a[0]_PORT_A_data_out[12];

--VD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[17] = VD1_q_a[0]_PORT_A_data_out[11];

--VD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[16] = VD1_q_a[0]_PORT_A_data_out[10];

--VD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[7] = VD1_q_a[0]_PORT_A_data_out[7];

--VD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[6] = VD1_q_a[0]_PORT_A_data_out[6];

--VD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[5] = VD1_q_a[0]_PORT_A_data_out[5];

--VD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[4] = VD1_q_a[0]_PORT_A_data_out[4];

--VD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[3] = VD1_q_a[0]_PORT_A_data_out[3];

--VD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[2] = VD1_q_a[0]_PORT_A_data_out[2];

--VD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
VD1_q_a[0]_PORT_A_data_in = BUS(JD1L157, JD1L158, JD1L159, JD1L160, JD1L161, JD1L162, JD1L163, JD1L164, , , JD1L173, JD1L174, JD1L175, JD1L176, JD1L177, JD1L178, JD1L179, JD1L180, , );
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L189;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L189;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = BUS(JD1L152, JD1L154);
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = GLOBAL(A1L123);
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[1] = VD1_q_a[0]_PORT_A_data_out[1];


--JD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X3_Y6_N34
--register power-up is low

JD1_MonAReg[3] = DFFEAS(JD1L7, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[27],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X3_Y6_N31
--register power-up is low

JD1_MonAReg[2] = DFFEAS(JD1L11, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[26],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X3_Y6_N37
--register power-up is low

JD1_MonAReg[4] = DFFEAS(JD1L15, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[28],  ,  , LD1_take_action_ocimem_a);


--QC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X16_Y7_N50
--register power-up is low

QC1_E_shift_rot_cnt[4] = DFFEAS(QC1L197, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src2[4],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X16_Y7_N35
--register power-up is low

QC1_E_shift_rot_cnt[3] = DFFEAS(QC1L198, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src2[3],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X16_Y7_N14
--register power-up is low

QC1_E_shift_rot_cnt[2] = DFFEAS(QC1L199, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src2[2],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X16_Y7_N23
--register power-up is low

QC1_E_shift_rot_cnt[1] = DFFEAS(QC1L200, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src2[1],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X22_Y9_N25
--register power-up is low

QC1_E_shift_rot_cnt[0] = DFFEAS(QC1L393, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L392,  ,  , !QC1_E_new_inst);


--WD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[0]_PORT_A_data_in = TB2L26;
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = !X1L3;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = X1L3;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[0] = WD1_q_a[0]_PORT_A_data_out[0];


--WB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X12_Y4_N14
--register power-up is low

WB1_av_readdata_pre[0] = DFFEAS(WB1L3, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[0],  ,  , T1_read_0);


--QC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X23_Y7_N39
QC1L126_adder_eqn = ( QC1_E_alu_sub ) + ( GND ) + ( QC1L135 );
QC1L126 = SUM(QC1L126_adder_eqn);


--QC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X25_Y7_N25
--register power-up is low

QC1_E_src1[1] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[1],  , QC1L483, VCC);


--QC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X24_Y7_N55
--register power-up is low

QC1_E_src2[17] = DFFEAS(QC1L752, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X25_Y7_N56
--register power-up is low

QC1_E_src1[17] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[17],  , QC1L483, VCC);


--QC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X24_Y7_N41
--register power-up is low

QC1_E_src2[22] = DFFEAS(QC1L757, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X23_Y7_N44
--register power-up is low

QC1_E_src1[22] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[22],  , QC1L483, VCC);


--QC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X24_Y7_N8
--register power-up is low

QC1_E_src2[21] = DFFEAS(QC1L756, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X23_Y7_N47
--register power-up is low

QC1_E_src1[21] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[21],  , QC1L483, VCC);


--QC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X24_Y7_N10
--register power-up is low

QC1_E_src2[20] = DFFEAS(QC1L755, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X23_Y7_N50
--register power-up is low

QC1_E_src1[20] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[20],  , QC1L483, VCC);


--QC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X24_Y7_N25
--register power-up is low

QC1_E_src2[19] = DFFEAS(QC1L754, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X23_Y7_N53
--register power-up is low

QC1_E_src1[19] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[19],  , QC1L483, VCC);


--QC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X24_Y7_N19
--register power-up is low

QC1_E_src2[18] = DFFEAS(QC1L753, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X25_Y7_N5
--register power-up is low

QC1_E_src1[18] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[18],  , QC1L483, VCC);


--QC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X24_Y7_N28
--register power-up is low

QC1_E_src2[23] = DFFEAS(QC1L758, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X23_Y7_N59
--register power-up is low

QC1_E_src1[23] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[23],  , QC1L483, VCC);


--QC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X24_Y7_N49
--register power-up is low

QC1_E_src2[25] = DFFEAS(QC1L760, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X25_Y7_N10
--register power-up is low

QC1_E_src1[25] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[25],  , QC1L483, VCC);


--QC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X24_Y7_N52
--register power-up is low

QC1_E_src2[24] = DFFEAS(QC1L759, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X25_Y7_N17
--register power-up is low

QC1_E_src1[24] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[24],  , QC1L483, VCC);


--QC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X24_Y7_N31
--register power-up is low

QC1_E_src2[27] = DFFEAS(QC1L762, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X25_Y7_N34
--register power-up is low

QC1_E_src1[27] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[27],  , QC1L483, VCC);


--QC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X24_Y7_N34
--register power-up is low

QC1_E_src2[26] = DFFEAS(QC1L761, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X25_Y7_N41
--register power-up is low

QC1_E_src1[26] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[26],  , QC1L483, VCC);


--QC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X24_Y7_N13
--register power-up is low

QC1_E_src2[29] = DFFEAS(QC1L764, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X25_Y7_N23
--register power-up is low

QC1_E_src1[29] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[29],  , QC1L483, VCC);


--QC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X24_Y7_N16
--register power-up is low

QC1_E_src2[28] = DFFEAS(QC1L763, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X25_Y7_N20
--register power-up is low

QC1_E_src1[28] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[28],  , QC1L483, VCC);


--QC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X25_Y7_N50
--register power-up is low

QC1_E_src1[0] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[0],  , QC1L483, VCC);


--QC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X23_Y7_N56
--register power-up is low

QC1_E_src1[31] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[31],  , QC1L483, VCC);


--QC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X24_Y7_N37
--register power-up is low

QC1_E_src2[30] = DFFEAS(QC1L765, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L767,  );


--QC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X25_Y7_N43
--register power-up is low

QC1_E_src1[30] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[30],  , QC1L483, VCC);


--QC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X21_Y6_N25
--register power-up is low

QC1_W_estatus_reg = DFFEAS(QC1L831, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_E_valid_from_R, QC1_W_status_reg_pie,  ,  , QC1_R_ctrl_exception);


--QC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X21_Y7_N13
--register power-up is low

QC1_E_shift_rot_result[0] = DFFEAS(QC1L449, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[0],  ,  , QC1_E_new_inst);


--QC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X23_Y8_N3
QC1L130_adder_eqn = ( QC1_E_src1[0] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[0]) ) + ( QC1L139 );
QC1L130 = SUM(QC1L130_adder_eqn);

--QC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X23_Y8_N3
QC1L131_adder_eqn = ( QC1_E_src1[0] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[0]) ) + ( QC1L139 );
QC1L131 = CARRY(QC1L131_adder_eqn);


--WD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[22]_PORT_A_data_in = TB2L27;
WD1_q_a[22]_PORT_A_data_in_reg = DFFE(WD1_q_a[22]_PORT_A_data_in, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[22]_PORT_A_address_reg = DFFE(WD1_q_a[22]_PORT_A_address, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_write_enable = !X1L3;
WD1_q_a[22]_PORT_A_write_enable_reg = DFFE(WD1_q_a[22]_PORT_A_write_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_read_enable = X1L3;
WD1_q_a[22]_PORT_A_read_enable_reg = DFFE(WD1_q_a[22]_PORT_A_read_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[22]_PORT_A_byte_mask, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_clock_0 = GLOBAL(A1L123);
WD1_q_a[22]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[22]_PORT_A_data_out = MEMORY(WD1_q_a[22]_PORT_A_data_in_reg, , WD1_q_a[22]_PORT_A_address_reg, , WD1_q_a[22]_PORT_A_write_enable_reg, WD1_q_a[22]_PORT_A_read_enable_reg, , , WD1_q_a[22]_PORT_A_byte_mask_reg, , WD1_q_a[22]_clock_0, , WD1_q_a[22]_clock_enable_0, , , , , );
WD1_q_a[22] = WD1_q_a[22]_PORT_A_data_out[0];


--WD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[23]_PORT_A_data_in = TB2L28;
WD1_q_a[23]_PORT_A_data_in_reg = DFFE(WD1_q_a[23]_PORT_A_data_in, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[23]_PORT_A_address_reg = DFFE(WD1_q_a[23]_PORT_A_address, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_write_enable = !X1L3;
WD1_q_a[23]_PORT_A_write_enable_reg = DFFE(WD1_q_a[23]_PORT_A_write_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_read_enable = X1L3;
WD1_q_a[23]_PORT_A_read_enable_reg = DFFE(WD1_q_a[23]_PORT_A_read_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[23]_PORT_A_byte_mask, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_clock_0 = GLOBAL(A1L123);
WD1_q_a[23]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[23]_PORT_A_data_out = MEMORY(WD1_q_a[23]_PORT_A_data_in_reg, , WD1_q_a[23]_PORT_A_address_reg, , WD1_q_a[23]_PORT_A_write_enable_reg, WD1_q_a[23]_PORT_A_read_enable_reg, , , WD1_q_a[23]_PORT_A_byte_mask_reg, , WD1_q_a[23]_clock_0, , WD1_q_a[23]_clock_enable_0, , , , , );
WD1_q_a[23] = WD1_q_a[23]_PORT_A_data_out[0];


--WD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[24]_PORT_A_data_in = TB2L29;
WD1_q_a[24]_PORT_A_data_in_reg = DFFE(WD1_q_a[24]_PORT_A_data_in, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[24]_PORT_A_address_reg = DFFE(WD1_q_a[24]_PORT_A_address, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_write_enable = !X1L3;
WD1_q_a[24]_PORT_A_write_enable_reg = DFFE(WD1_q_a[24]_PORT_A_write_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_read_enable = X1L3;
WD1_q_a[24]_PORT_A_read_enable_reg = DFFE(WD1_q_a[24]_PORT_A_read_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[24]_PORT_A_byte_mask, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_clock_0 = GLOBAL(A1L123);
WD1_q_a[24]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[24]_PORT_A_data_out = MEMORY(WD1_q_a[24]_PORT_A_data_in_reg, , WD1_q_a[24]_PORT_A_address_reg, , WD1_q_a[24]_PORT_A_write_enable_reg, WD1_q_a[24]_PORT_A_read_enable_reg, , , WD1_q_a[24]_PORT_A_byte_mask_reg, , WD1_q_a[24]_clock_0, , WD1_q_a[24]_clock_enable_0, , , , , );
WD1_q_a[24] = WD1_q_a[24]_PORT_A_data_out[0];


--WD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[25]_PORT_A_data_in = TB2L30;
WD1_q_a[25]_PORT_A_data_in_reg = DFFE(WD1_q_a[25]_PORT_A_data_in, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[25]_PORT_A_address_reg = DFFE(WD1_q_a[25]_PORT_A_address, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_write_enable = !X1L3;
WD1_q_a[25]_PORT_A_write_enable_reg = DFFE(WD1_q_a[25]_PORT_A_write_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_read_enable = X1L3;
WD1_q_a[25]_PORT_A_read_enable_reg = DFFE(WD1_q_a[25]_PORT_A_read_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[25]_PORT_A_byte_mask, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_clock_0 = GLOBAL(A1L123);
WD1_q_a[25]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[25]_PORT_A_data_out = MEMORY(WD1_q_a[25]_PORT_A_data_in_reg, , WD1_q_a[25]_PORT_A_address_reg, , WD1_q_a[25]_PORT_A_write_enable_reg, WD1_q_a[25]_PORT_A_read_enable_reg, , , WD1_q_a[25]_PORT_A_byte_mask_reg, , WD1_q_a[25]_clock_0, , WD1_q_a[25]_clock_enable_0, , , , , );
WD1_q_a[25] = WD1_q_a[25]_PORT_A_data_out[0];


--WD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[26]_PORT_A_data_in = TB2L31;
WD1_q_a[26]_PORT_A_data_in_reg = DFFE(WD1_q_a[26]_PORT_A_data_in, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[26]_PORT_A_address_reg = DFFE(WD1_q_a[26]_PORT_A_address, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_write_enable = !X1L3;
WD1_q_a[26]_PORT_A_write_enable_reg = DFFE(WD1_q_a[26]_PORT_A_write_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_read_enable = X1L3;
WD1_q_a[26]_PORT_A_read_enable_reg = DFFE(WD1_q_a[26]_PORT_A_read_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[26]_PORT_A_byte_mask, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_clock_0 = GLOBAL(A1L123);
WD1_q_a[26]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[26]_PORT_A_data_out = MEMORY(WD1_q_a[26]_PORT_A_data_in_reg, , WD1_q_a[26]_PORT_A_address_reg, , WD1_q_a[26]_PORT_A_write_enable_reg, WD1_q_a[26]_PORT_A_read_enable_reg, , , WD1_q_a[26]_PORT_A_byte_mask_reg, , WD1_q_a[26]_clock_0, , WD1_q_a[26]_clock_enable_0, , , , , );
WD1_q_a[26] = WD1_q_a[26]_PORT_A_data_out[0];


--WD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[11]_PORT_A_data_in = TB2L32;
WD1_q_a[11]_PORT_A_data_in_reg = DFFE(WD1_q_a[11]_PORT_A_data_in, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[11]_PORT_A_address_reg = DFFE(WD1_q_a[11]_PORT_A_address, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_write_enable = !X1L3;
WD1_q_a[11]_PORT_A_write_enable_reg = DFFE(WD1_q_a[11]_PORT_A_write_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_read_enable = X1L3;
WD1_q_a[11]_PORT_A_read_enable_reg = DFFE(WD1_q_a[11]_PORT_A_read_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[11]_PORT_A_byte_mask, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_clock_0 = GLOBAL(A1L123);
WD1_q_a[11]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[11]_PORT_A_data_out = MEMORY(WD1_q_a[11]_PORT_A_data_in_reg, , WD1_q_a[11]_PORT_A_address_reg, , WD1_q_a[11]_PORT_A_write_enable_reg, WD1_q_a[11]_PORT_A_read_enable_reg, , , WD1_q_a[11]_PORT_A_byte_mask_reg, , WD1_q_a[11]_clock_0, , WD1_q_a[11]_clock_enable_0, , , , , );
WD1_q_a[11] = WD1_q_a[11]_PORT_A_data_out[0];


--WD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[12]_PORT_A_data_in = TB2L33;
WD1_q_a[12]_PORT_A_data_in_reg = DFFE(WD1_q_a[12]_PORT_A_data_in, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[12]_PORT_A_address_reg = DFFE(WD1_q_a[12]_PORT_A_address, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_write_enable = !X1L3;
WD1_q_a[12]_PORT_A_write_enable_reg = DFFE(WD1_q_a[12]_PORT_A_write_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_read_enable = X1L3;
WD1_q_a[12]_PORT_A_read_enable_reg = DFFE(WD1_q_a[12]_PORT_A_read_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[12]_PORT_A_byte_mask, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_clock_0 = GLOBAL(A1L123);
WD1_q_a[12]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[12]_PORT_A_data_out = MEMORY(WD1_q_a[12]_PORT_A_data_in_reg, , WD1_q_a[12]_PORT_A_address_reg, , WD1_q_a[12]_PORT_A_write_enable_reg, WD1_q_a[12]_PORT_A_read_enable_reg, , , WD1_q_a[12]_PORT_A_byte_mask_reg, , WD1_q_a[12]_clock_0, , WD1_q_a[12]_clock_enable_0, , , , , );
WD1_q_a[12] = WD1_q_a[12]_PORT_A_data_out[0];


--WD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X14_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[13]_PORT_A_data_in = TB2L34;
WD1_q_a[13]_PORT_A_data_in_reg = DFFE(WD1_q_a[13]_PORT_A_data_in, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[13]_PORT_A_address_reg = DFFE(WD1_q_a[13]_PORT_A_address, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_write_enable = !X1L3;
WD1_q_a[13]_PORT_A_write_enable_reg = DFFE(WD1_q_a[13]_PORT_A_write_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_read_enable = X1L3;
WD1_q_a[13]_PORT_A_read_enable_reg = DFFE(WD1_q_a[13]_PORT_A_read_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[13]_PORT_A_byte_mask, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_clock_0 = GLOBAL(A1L123);
WD1_q_a[13]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[13]_PORT_A_data_out = MEMORY(WD1_q_a[13]_PORT_A_data_in_reg, , WD1_q_a[13]_PORT_A_address_reg, , WD1_q_a[13]_PORT_A_write_enable_reg, WD1_q_a[13]_PORT_A_read_enable_reg, , , WD1_q_a[13]_PORT_A_byte_mask_reg, , WD1_q_a[13]_clock_0, , WD1_q_a[13]_clock_enable_0, , , , , );
WD1_q_a[13] = WD1_q_a[13]_PORT_A_data_out[0];


--WD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[14]_PORT_A_data_in = TB2L35;
WD1_q_a[14]_PORT_A_data_in_reg = DFFE(WD1_q_a[14]_PORT_A_data_in, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[14]_PORT_A_address_reg = DFFE(WD1_q_a[14]_PORT_A_address, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_write_enable = !X1L3;
WD1_q_a[14]_PORT_A_write_enable_reg = DFFE(WD1_q_a[14]_PORT_A_write_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_read_enable = X1L3;
WD1_q_a[14]_PORT_A_read_enable_reg = DFFE(WD1_q_a[14]_PORT_A_read_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[14]_PORT_A_byte_mask, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_clock_0 = GLOBAL(A1L123);
WD1_q_a[14]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[14]_PORT_A_data_out = MEMORY(WD1_q_a[14]_PORT_A_data_in_reg, , WD1_q_a[14]_PORT_A_address_reg, , WD1_q_a[14]_PORT_A_write_enable_reg, WD1_q_a[14]_PORT_A_read_enable_reg, , , WD1_q_a[14]_PORT_A_byte_mask_reg, , WD1_q_a[14]_clock_0, , WD1_q_a[14]_clock_enable_0, , , , , );
WD1_q_a[14] = WD1_q_a[14]_PORT_A_data_out[0];


--WD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[15]_PORT_A_data_in = TB2L36;
WD1_q_a[15]_PORT_A_data_in_reg = DFFE(WD1_q_a[15]_PORT_A_data_in, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[15]_PORT_A_address_reg = DFFE(WD1_q_a[15]_PORT_A_address, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_write_enable = !X1L3;
WD1_q_a[15]_PORT_A_write_enable_reg = DFFE(WD1_q_a[15]_PORT_A_write_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_read_enable = X1L3;
WD1_q_a[15]_PORT_A_read_enable_reg = DFFE(WD1_q_a[15]_PORT_A_read_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[15]_PORT_A_byte_mask, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_clock_0 = GLOBAL(A1L123);
WD1_q_a[15]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[15]_PORT_A_data_out = MEMORY(WD1_q_a[15]_PORT_A_data_in_reg, , WD1_q_a[15]_PORT_A_address_reg, , WD1_q_a[15]_PORT_A_write_enable_reg, WD1_q_a[15]_PORT_A_read_enable_reg, , , WD1_q_a[15]_PORT_A_byte_mask_reg, , WD1_q_a[15]_clock_0, , WD1_q_a[15]_clock_enable_0, , , , , );
WD1_q_a[15] = WD1_q_a[15]_PORT_A_data_out[0];


--WD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[16]_PORT_A_data_in = TB2L37;
WD1_q_a[16]_PORT_A_data_in_reg = DFFE(WD1_q_a[16]_PORT_A_data_in, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[16]_PORT_A_address_reg = DFFE(WD1_q_a[16]_PORT_A_address, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_write_enable = !X1L3;
WD1_q_a[16]_PORT_A_write_enable_reg = DFFE(WD1_q_a[16]_PORT_A_write_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_read_enable = X1L3;
WD1_q_a[16]_PORT_A_read_enable_reg = DFFE(WD1_q_a[16]_PORT_A_read_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[16]_PORT_A_byte_mask, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_clock_0 = GLOBAL(A1L123);
WD1_q_a[16]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[16]_PORT_A_data_out = MEMORY(WD1_q_a[16]_PORT_A_data_in_reg, , WD1_q_a[16]_PORT_A_address_reg, , WD1_q_a[16]_PORT_A_write_enable_reg, WD1_q_a[16]_PORT_A_read_enable_reg, , , WD1_q_a[16]_PORT_A_byte_mask_reg, , WD1_q_a[16]_clock_0, , WD1_q_a[16]_clock_enable_0, , , , , );
WD1_q_a[16] = WD1_q_a[16]_PORT_A_data_out[0];


--WD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[1]_PORT_A_data_in = TB2L38;
WD1_q_a[1]_PORT_A_data_in_reg = DFFE(WD1_q_a[1]_PORT_A_data_in, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[1]_PORT_A_address_reg = DFFE(WD1_q_a[1]_PORT_A_address, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_write_enable = !X1L3;
WD1_q_a[1]_PORT_A_write_enable_reg = DFFE(WD1_q_a[1]_PORT_A_write_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_read_enable = X1L3;
WD1_q_a[1]_PORT_A_read_enable_reg = DFFE(WD1_q_a[1]_PORT_A_read_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[1]_PORT_A_byte_mask, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_clock_0 = GLOBAL(A1L123);
WD1_q_a[1]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[1]_PORT_A_data_out = MEMORY(WD1_q_a[1]_PORT_A_data_in_reg, , WD1_q_a[1]_PORT_A_address_reg, , WD1_q_a[1]_PORT_A_write_enable_reg, WD1_q_a[1]_PORT_A_read_enable_reg, , , WD1_q_a[1]_PORT_A_byte_mask_reg, , WD1_q_a[1]_clock_0, , WD1_q_a[1]_clock_enable_0, , , , , );
WD1_q_a[1] = WD1_q_a[1]_PORT_A_data_out[0];


--WD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[2]_PORT_A_data_in = TB2L39;
WD1_q_a[2]_PORT_A_data_in_reg = DFFE(WD1_q_a[2]_PORT_A_data_in, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[2]_PORT_A_address_reg = DFFE(WD1_q_a[2]_PORT_A_address, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_write_enable = !X1L3;
WD1_q_a[2]_PORT_A_write_enable_reg = DFFE(WD1_q_a[2]_PORT_A_write_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_read_enable = X1L3;
WD1_q_a[2]_PORT_A_read_enable_reg = DFFE(WD1_q_a[2]_PORT_A_read_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[2]_PORT_A_byte_mask, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_clock_0 = GLOBAL(A1L123);
WD1_q_a[2]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[2]_PORT_A_data_out = MEMORY(WD1_q_a[2]_PORT_A_data_in_reg, , WD1_q_a[2]_PORT_A_address_reg, , WD1_q_a[2]_PORT_A_write_enable_reg, WD1_q_a[2]_PORT_A_read_enable_reg, , , WD1_q_a[2]_PORT_A_byte_mask_reg, , WD1_q_a[2]_clock_0, , WD1_q_a[2]_clock_enable_0, , , , , );
WD1_q_a[2] = WD1_q_a[2]_PORT_A_data_out[0];


--WD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[3]_PORT_A_data_in = TB2L40;
WD1_q_a[3]_PORT_A_data_in_reg = DFFE(WD1_q_a[3]_PORT_A_data_in, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[3]_PORT_A_address_reg = DFFE(WD1_q_a[3]_PORT_A_address, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_write_enable = !X1L3;
WD1_q_a[3]_PORT_A_write_enable_reg = DFFE(WD1_q_a[3]_PORT_A_write_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_read_enable = X1L3;
WD1_q_a[3]_PORT_A_read_enable_reg = DFFE(WD1_q_a[3]_PORT_A_read_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[3]_PORT_A_byte_mask, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_clock_0 = GLOBAL(A1L123);
WD1_q_a[3]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[3]_PORT_A_data_out = MEMORY(WD1_q_a[3]_PORT_A_data_in_reg, , WD1_q_a[3]_PORT_A_address_reg, , WD1_q_a[3]_PORT_A_write_enable_reg, WD1_q_a[3]_PORT_A_read_enable_reg, , , WD1_q_a[3]_PORT_A_byte_mask_reg, , WD1_q_a[3]_clock_0, , WD1_q_a[3]_clock_enable_0, , , , , );
WD1_q_a[3] = WD1_q_a[3]_PORT_A_data_out[0];


--WD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[4]_PORT_A_data_in = TB2L41;
WD1_q_a[4]_PORT_A_data_in_reg = DFFE(WD1_q_a[4]_PORT_A_data_in, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[4]_PORT_A_address_reg = DFFE(WD1_q_a[4]_PORT_A_address, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_write_enable = !X1L3;
WD1_q_a[4]_PORT_A_write_enable_reg = DFFE(WD1_q_a[4]_PORT_A_write_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_read_enable = X1L3;
WD1_q_a[4]_PORT_A_read_enable_reg = DFFE(WD1_q_a[4]_PORT_A_read_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[4]_PORT_A_byte_mask, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_clock_0 = GLOBAL(A1L123);
WD1_q_a[4]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[4]_PORT_A_data_out = MEMORY(WD1_q_a[4]_PORT_A_data_in_reg, , WD1_q_a[4]_PORT_A_address_reg, , WD1_q_a[4]_PORT_A_write_enable_reg, WD1_q_a[4]_PORT_A_read_enable_reg, , , WD1_q_a[4]_PORT_A_byte_mask_reg, , WD1_q_a[4]_clock_0, , WD1_q_a[4]_clock_enable_0, , , , , );
WD1_q_a[4] = WD1_q_a[4]_PORT_A_data_out[0];


--WD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[5]_PORT_A_data_in = TB2L42;
WD1_q_a[5]_PORT_A_data_in_reg = DFFE(WD1_q_a[5]_PORT_A_data_in, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[5]_PORT_A_address_reg = DFFE(WD1_q_a[5]_PORT_A_address, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_write_enable = !X1L3;
WD1_q_a[5]_PORT_A_write_enable_reg = DFFE(WD1_q_a[5]_PORT_A_write_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_read_enable = X1L3;
WD1_q_a[5]_PORT_A_read_enable_reg = DFFE(WD1_q_a[5]_PORT_A_read_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[5]_PORT_A_byte_mask, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_clock_0 = GLOBAL(A1L123);
WD1_q_a[5]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[5]_PORT_A_data_out = MEMORY(WD1_q_a[5]_PORT_A_data_in_reg, , WD1_q_a[5]_PORT_A_address_reg, , WD1_q_a[5]_PORT_A_write_enable_reg, WD1_q_a[5]_PORT_A_read_enable_reg, , , WD1_q_a[5]_PORT_A_byte_mask_reg, , WD1_q_a[5]_clock_0, , WD1_q_a[5]_clock_enable_0, , , , , );
WD1_q_a[5] = WD1_q_a[5]_PORT_A_data_out[0];


--QC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X19_Y8_N41
--register power-up is low

QC1_F_pc[1] = DFFEAS(QC1L676, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--WD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X26_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[7]_PORT_A_data_in = TB2L43;
WD1_q_a[7]_PORT_A_data_in_reg = DFFE(WD1_q_a[7]_PORT_A_data_in, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[7]_PORT_A_address_reg = DFFE(WD1_q_a[7]_PORT_A_address, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_write_enable = !X1L3;
WD1_q_a[7]_PORT_A_write_enable_reg = DFFE(WD1_q_a[7]_PORT_A_write_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_read_enable = X1L3;
WD1_q_a[7]_PORT_A_read_enable_reg = DFFE(WD1_q_a[7]_PORT_A_read_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[7]_PORT_A_byte_mask, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_clock_0 = GLOBAL(A1L123);
WD1_q_a[7]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[7]_PORT_A_data_out = MEMORY(WD1_q_a[7]_PORT_A_data_in_reg, , WD1_q_a[7]_PORT_A_address_reg, , WD1_q_a[7]_PORT_A_write_enable_reg, WD1_q_a[7]_PORT_A_read_enable_reg, , , WD1_q_a[7]_PORT_A_byte_mask_reg, , WD1_q_a[7]_clock_0, , WD1_q_a[7]_clock_enable_0, , , , , );
WD1_q_a[7] = WD1_q_a[7]_PORT_A_data_out[0];


--QC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X16_Y6_N16
--register power-up is low

QC1_D_iw[27] = DFFEAS(QC1L653, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X16_Y6_N22
--register power-up is low

QC1_D_iw[28] = DFFEAS(QC1L654, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X16_Y6_N55
--register power-up is low

QC1_D_iw[29] = DFFEAS(QC1L655, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X16_Y6_N25
--register power-up is low

QC1_D_iw[30] = DFFEAS(QC1L656, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--QC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X16_Y6_N43
--register power-up is low

QC1_D_iw[31] = DFFEAS(QC1L657, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  , QC1L1082,  );


--WD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[9]_PORT_A_data_in = TB2L44;
WD1_q_a[9]_PORT_A_data_in_reg = DFFE(WD1_q_a[9]_PORT_A_data_in, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[9]_PORT_A_address_reg = DFFE(WD1_q_a[9]_PORT_A_address, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_write_enable = !X1L3;
WD1_q_a[9]_PORT_A_write_enable_reg = DFFE(WD1_q_a[9]_PORT_A_write_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_read_enable = X1L3;
WD1_q_a[9]_PORT_A_read_enable_reg = DFFE(WD1_q_a[9]_PORT_A_read_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[9]_PORT_A_byte_mask, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_clock_0 = GLOBAL(A1L123);
WD1_q_a[9]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[9]_PORT_A_data_out = MEMORY(WD1_q_a[9]_PORT_A_data_in_reg, , WD1_q_a[9]_PORT_A_address_reg, , WD1_q_a[9]_PORT_A_write_enable_reg, WD1_q_a[9]_PORT_A_read_enable_reg, , , WD1_q_a[9]_PORT_A_byte_mask_reg, , WD1_q_a[9]_clock_0, , WD1_q_a[9]_clock_enable_0, , , , , );
WD1_q_a[9] = WD1_q_a[9]_PORT_A_data_out[0];


--WD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[8]_PORT_A_data_in = TB2L45;
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = !X1L3;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = X1L3;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[8] = WD1_q_a[8]_PORT_A_data_out[0];


--QC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X19_Y8_N19
--register power-up is low

QC1_F_pc[0] = DFFEAS(QC1L675, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--WD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[6]_PORT_A_data_in = TB2L46;
WD1_q_a[6]_PORT_A_data_in_reg = DFFE(WD1_q_a[6]_PORT_A_data_in, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[6]_PORT_A_address_reg = DFFE(WD1_q_a[6]_PORT_A_address, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_write_enable = !X1L3;
WD1_q_a[6]_PORT_A_write_enable_reg = DFFE(WD1_q_a[6]_PORT_A_write_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_read_enable = X1L3;
WD1_q_a[6]_PORT_A_read_enable_reg = DFFE(WD1_q_a[6]_PORT_A_read_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[6]_PORT_A_byte_mask, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_clock_0 = GLOBAL(A1L123);
WD1_q_a[6]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[6]_PORT_A_data_out = MEMORY(WD1_q_a[6]_PORT_A_data_in_reg, , WD1_q_a[6]_PORT_A_address_reg, , WD1_q_a[6]_PORT_A_write_enable_reg, WD1_q_a[6]_PORT_A_read_enable_reg, , , WD1_q_a[6]_PORT_A_byte_mask_reg, , WD1_q_a[6]_clock_0, , WD1_q_a[6]_clock_enable_0, , , , , );
WD1_q_a[6] = WD1_q_a[6]_PORT_A_data_out[0];


--QC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X19_Y8_N23
--register power-up is low

QC1_F_pc[8] = DFFEAS(QC1L682, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--JD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at MLABCELL_X3_Y6_N54
JD1L2_adder_eqn = ( JD1_MonAReg[10] ) + ( VCC ) + ( JD1L20 );
JD1L2 = SUM(JD1L2_adder_eqn);


--QC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X17_Y8_N50
--register power-up is low

QC1_F_pc[3] = DFFEAS(QC1L689, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid, VCC,  ,  , QC1_R_ctrl_exception);


--WD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[10]_PORT_A_data_in = TB2L47;
WD1_q_a[10]_PORT_A_data_in_reg = DFFE(WD1_q_a[10]_PORT_A_data_in, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[10]_PORT_A_address_reg = DFFE(WD1_q_a[10]_PORT_A_address, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_write_enable = !X1L3;
WD1_q_a[10]_PORT_A_write_enable_reg = DFFE(WD1_q_a[10]_PORT_A_write_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_read_enable = X1L3;
WD1_q_a[10]_PORT_A_read_enable_reg = DFFE(WD1_q_a[10]_PORT_A_read_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[10]_PORT_A_byte_mask, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_clock_0 = GLOBAL(A1L123);
WD1_q_a[10]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[10]_PORT_A_data_out = MEMORY(WD1_q_a[10]_PORT_A_data_in_reg, , WD1_q_a[10]_PORT_A_address_reg, , WD1_q_a[10]_PORT_A_write_enable_reg, WD1_q_a[10]_PORT_A_read_enable_reg, , , WD1_q_a[10]_PORT_A_byte_mask_reg, , WD1_q_a[10]_clock_0, , WD1_q_a[10]_clock_enable_0, , , , , );
WD1_q_a[10] = WD1_q_a[10]_PORT_A_data_out[0];


--QC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X19_Y8_N13
--register power-up is low

QC1_F_pc[2] = DFFEAS(QC1L677, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X19_Y8_N17
--register power-up is low

QC1_F_pc[4] = DFFEAS(QC1L678, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X19_Y8_N43
--register power-up is low

QC1_F_pc[5] = DFFEAS(QC1L679, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X19_Y8_N47
--register power-up is low

QC1_F_pc[6] = DFFEAS(QC1L680, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X19_Y8_N49
--register power-up is low

QC1_F_pc[7] = DFFEAS(QC1L681, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--WD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[17]_PORT_A_data_in = TB2L48;
WD1_q_a[17]_PORT_A_data_in_reg = DFFE(WD1_q_a[17]_PORT_A_data_in, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[17]_PORT_A_address_reg = DFFE(WD1_q_a[17]_PORT_A_address, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_write_enable = !X1L3;
WD1_q_a[17]_PORT_A_write_enable_reg = DFFE(WD1_q_a[17]_PORT_A_write_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_read_enable = X1L3;
WD1_q_a[17]_PORT_A_read_enable_reg = DFFE(WD1_q_a[17]_PORT_A_read_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[17]_PORT_A_byte_mask, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_clock_0 = GLOBAL(A1L123);
WD1_q_a[17]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[17]_PORT_A_data_out = MEMORY(WD1_q_a[17]_PORT_A_data_in_reg, , WD1_q_a[17]_PORT_A_address_reg, , WD1_q_a[17]_PORT_A_write_enable_reg, WD1_q_a[17]_PORT_A_read_enable_reg, , , WD1_q_a[17]_PORT_A_byte_mask_reg, , WD1_q_a[17]_clock_0, , WD1_q_a[17]_clock_enable_0, , , , , );
WD1_q_a[17] = WD1_q_a[17]_PORT_A_data_out[0];


--WD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[18]_PORT_A_data_in = TB2L49;
WD1_q_a[18]_PORT_A_data_in_reg = DFFE(WD1_q_a[18]_PORT_A_data_in, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[18]_PORT_A_address_reg = DFFE(WD1_q_a[18]_PORT_A_address, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_write_enable = !X1L3;
WD1_q_a[18]_PORT_A_write_enable_reg = DFFE(WD1_q_a[18]_PORT_A_write_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_read_enable = X1L3;
WD1_q_a[18]_PORT_A_read_enable_reg = DFFE(WD1_q_a[18]_PORT_A_read_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[18]_PORT_A_byte_mask, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_clock_0 = GLOBAL(A1L123);
WD1_q_a[18]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[18]_PORT_A_data_out = MEMORY(WD1_q_a[18]_PORT_A_data_in_reg, , WD1_q_a[18]_PORT_A_address_reg, , WD1_q_a[18]_PORT_A_write_enable_reg, WD1_q_a[18]_PORT_A_read_enable_reg, , , WD1_q_a[18]_PORT_A_byte_mask_reg, , WD1_q_a[18]_clock_0, , WD1_q_a[18]_clock_enable_0, , , , , );
WD1_q_a[18] = WD1_q_a[18]_PORT_A_data_out[0];


--QC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X21_Y7_N17
--register power-up is low

QC1_E_shift_rot_result[18] = DFFEAS(QC1L467, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L502Q,  ,  , QC1_E_new_inst);


--WD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[20]_PORT_A_data_in = TB2L50;
WD1_q_a[20]_PORT_A_data_in_reg = DFFE(WD1_q_a[20]_PORT_A_data_in, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[20]_PORT_A_address_reg = DFFE(WD1_q_a[20]_PORT_A_address, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_write_enable = !X1L3;
WD1_q_a[20]_PORT_A_write_enable_reg = DFFE(WD1_q_a[20]_PORT_A_write_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_read_enable = X1L3;
WD1_q_a[20]_PORT_A_read_enable_reg = DFFE(WD1_q_a[20]_PORT_A_read_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[20]_PORT_A_byte_mask, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_clock_0 = GLOBAL(A1L123);
WD1_q_a[20]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[20]_PORT_A_data_out = MEMORY(WD1_q_a[20]_PORT_A_data_in_reg, , WD1_q_a[20]_PORT_A_address_reg, , WD1_q_a[20]_PORT_A_write_enable_reg, WD1_q_a[20]_PORT_A_read_enable_reg, , , WD1_q_a[20]_PORT_A_byte_mask_reg, , WD1_q_a[20]_clock_0, , WD1_q_a[20]_clock_enable_0, , , , , );
WD1_q_a[20] = WD1_q_a[20]_PORT_A_data_out[0];


--WD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[21]_PORT_A_data_in = TB2L51;
WD1_q_a[21]_PORT_A_data_in_reg = DFFE(WD1_q_a[21]_PORT_A_data_in, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[21]_PORT_A_address_reg = DFFE(WD1_q_a[21]_PORT_A_address, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_write_enable = !X1L3;
WD1_q_a[21]_PORT_A_write_enable_reg = DFFE(WD1_q_a[21]_PORT_A_write_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_read_enable = X1L3;
WD1_q_a[21]_PORT_A_read_enable_reg = DFFE(WD1_q_a[21]_PORT_A_read_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[21]_PORT_A_byte_mask, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_clock_0 = GLOBAL(A1L123);
WD1_q_a[21]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[21]_PORT_A_data_out = MEMORY(WD1_q_a[21]_PORT_A_data_in_reg, , WD1_q_a[21]_PORT_A_address_reg, , WD1_q_a[21]_PORT_A_write_enable_reg, WD1_q_a[21]_PORT_A_read_enable_reg, , , WD1_q_a[21]_PORT_A_byte_mask_reg, , WD1_q_a[21]_clock_0, , WD1_q_a[21]_clock_enable_0, , , , , );
WD1_q_a[21] = WD1_q_a[21]_PORT_A_data_out[0];


--WD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[19]_PORT_A_data_in = TB2L52;
WD1_q_a[19]_PORT_A_data_in_reg = DFFE(WD1_q_a[19]_PORT_A_data_in, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[19]_PORT_A_address_reg = DFFE(WD1_q_a[19]_PORT_A_address, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_write_enable = !X1L3;
WD1_q_a[19]_PORT_A_write_enable_reg = DFFE(WD1_q_a[19]_PORT_A_write_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_read_enable = X1L3;
WD1_q_a[19]_PORT_A_read_enable_reg = DFFE(WD1_q_a[19]_PORT_A_read_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[19]_PORT_A_byte_mask, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_clock_0 = GLOBAL(A1L123);
WD1_q_a[19]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[19]_PORT_A_data_out = MEMORY(WD1_q_a[19]_PORT_A_data_in_reg, , WD1_q_a[19]_PORT_A_address_reg, , WD1_q_a[19]_PORT_A_write_enable_reg, WD1_q_a[19]_PORT_A_read_enable_reg, , , WD1_q_a[19]_PORT_A_byte_mask_reg, , WD1_q_a[19]_clock_0, , WD1_q_a[19]_clock_enable_0, , , , , );
WD1_q_a[19] = WD1_q_a[19]_PORT_A_data_out[0];


--WB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X12_Y4_N32
--register power-up is low

WB1_av_readdata_pre[1] = DFFEAS(WB1L5, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[1],  ,  , T1_read_0);


--WB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X11_Y4_N52
--register power-up is low

WB1_av_readdata_pre[2] = DFFEAS(WB1L7, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[2],  ,  , T1_read_0);


--WB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X11_Y4_N35
--register power-up is low

WB1_av_readdata_pre[3] = DFFEAS(WB1L9, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[3],  ,  , T1_read_0);


--WB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X11_Y4_N28
--register power-up is low

WB1_av_readdata_pre[4] = DFFEAS(WB1L11, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[4],  ,  , T1_read_0);


--WB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X11_Y4_N47
--register power-up is low

WB1_av_readdata_pre[5] = DFFEAS(WB1L13, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[5],  ,  , T1_read_0);


--WB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X11_Y4_N37
--register power-up is low

WB1_av_readdata_pre[6] = DFFEAS(WB1L15, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[6],  ,  , T1_read_0);


--WB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y4_N41
--register power-up is low

WB1_av_readdata_pre[7] = DFFEAS(WB1L17, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , LB2_q_b[7],  ,  , T1_read_0);


--cntr[22] is cntr[22] at FF_X37_Y4_N38
--register power-up is low

cntr[22] = DFFEAS(A1L10, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13 at LABCELL_X37_Y4_N33
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14 at LABCELL_X37_Y4_N33
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--BB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X3_Y3_N25
--register power-up is low

BB1_count[7] = AMPP_FUNCTION(A1L105, BB1L16, !N1_clr_reg, !Q1_state[4], BB1L64);


--MD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y5_N11
--register power-up is low

MD1_sr[4] = DFFEAS(MD1L63, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y5_N2
--register power-up is low

ZC1_break_readreg[2] = DFFEAS(ZC1L5, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--JD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X7_Y5_N19
--register power-up is low

JD1_MonDReg[2] = DFFEAS(JD1L55, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[2],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X3_Y6_N40
--register power-up is low

JD1_MonAReg[5] = DFFEAS(JD1L23, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[29],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X3_Y6_N43
--register power-up is low

JD1_MonAReg[6] = DFFEAS(JD1L27, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[30],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X3_Y6_N46
--register power-up is low

JD1_MonAReg[7] = DFFEAS(JD1L31, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[31],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X3_Y6_N49
--register power-up is low

JD1_MonAReg[8] = DFFEAS(JD1L35, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[32],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X3_Y6_N52
--register power-up is low

JD1_MonAReg[9] = DFFEAS(JD1L19, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[33],  ,  , LD1_take_action_ocimem_a);


--JD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at MLABCELL_X3_Y6_N33
JD1L7_adder_eqn = ( JD1_MonAReg[3] ) + ( GND ) + ( JD1L12 );
JD1L7 = SUM(JD1L7_adder_eqn);

--JD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at MLABCELL_X3_Y6_N33
JD1L8_adder_eqn = ( JD1_MonAReg[3] ) + ( GND ) + ( JD1L12 );
JD1L8 = CARRY(JD1L8_adder_eqn);


--JD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at MLABCELL_X3_Y6_N30
JD1L11_adder_eqn = ( JD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
JD1L11 = SUM(JD1L11_adder_eqn);

--JD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at MLABCELL_X3_Y6_N30
JD1L12_adder_eqn = ( JD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
JD1L12 = CARRY(JD1L12_adder_eqn);


--JD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at MLABCELL_X3_Y6_N36
JD1L15_adder_eqn = ( JD1_MonAReg[4] ) + ( GND ) + ( JD1L8 );
JD1L15 = SUM(JD1L15_adder_eqn);

--JD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at MLABCELL_X3_Y6_N36
JD1L16_adder_eqn = ( JD1_MonAReg[4] ) + ( GND ) + ( JD1L8 );
JD1L16 = CARRY(JD1L16_adder_eqn);


--TC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X10_Y6_N50
--register power-up is low

TC1_readdata[0] = DFFEAS(YC1L9, GLOBAL(A1L123),  ,  ,  , VD1_q_a[0],  ,  , !TC1_address[8]);


--LB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y1_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[0] = LB2_q_b[0]_PORT_B_data_out[0];

--LB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[7] = LB2_q_b[0]_PORT_B_data_out[7];

--LB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[6] = LB2_q_b[0]_PORT_B_data_out[6];

--LB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[5] = LB2_q_b[0]_PORT_B_data_out[5];

--LB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[4] = LB2_q_b[0]_PORT_B_data_out[4];

--LB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[3] = LB2_q_b[0]_PORT_B_data_out[3];

--LB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[2] = LB2_q_b[0]_PORT_B_data_out[2];

--LB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y1_N0
LB2_q_b[0]_PORT_A_data_in = BUS(BB1_wdata[0], BB1_wdata[1], BB1_wdata[2], BB1_wdata[3], BB1_wdata[4], BB1_wdata[5], BB1_wdata[6], BB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = GLOBAL(A1L123);
LB2_q_b[0]_clock_1 = GLOBAL(A1L123);
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L74;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[1] = LB2_q_b[0]_PORT_B_data_out[1];


--QC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X23_Y7_N36
QC1L134_adder_eqn = ( !QC1_E_invert_arith_src_msb $ (!QC1_E_src1[31]) ) + ( !QC1_E_alu_sub $ (!QC1_E_invert_arith_src_msb $ (QC1_E_src2[31])) ) + ( QC1L143 );
QC1L134 = SUM(QC1L134_adder_eqn);

--QC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X23_Y7_N36
QC1L135_adder_eqn = ( !QC1_E_invert_arith_src_msb $ (!QC1_E_src1[31]) ) + ( !QC1_E_alu_sub $ (!QC1_E_invert_arith_src_msb $ (QC1_E_src2[31])) ) + ( QC1L143 );
QC1L135 = CARRY(QC1L135_adder_eqn);


--WC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[0] = WC1_q_b[0]_PORT_B_data_out[0];

--WC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[31] = WC1_q_b[0]_PORT_B_data_out[31];

--WC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[30] = WC1_q_b[0]_PORT_B_data_out[30];

--WC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[29] = WC1_q_b[0]_PORT_B_data_out[29];

--WC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[28] = WC1_q_b[0]_PORT_B_data_out[28];

--WC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[27] = WC1_q_b[0]_PORT_B_data_out[27];

--WC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[26] = WC1_q_b[0]_PORT_B_data_out[26];

--WC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[25] = WC1_q_b[0]_PORT_B_data_out[25];

--WC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[24] = WC1_q_b[0]_PORT_B_data_out[24];

--WC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[23] = WC1_q_b[0]_PORT_B_data_out[23];

--WC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[22] = WC1_q_b[0]_PORT_B_data_out[22];

--WC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[21] = WC1_q_b[0]_PORT_B_data_out[21];

--WC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[20] = WC1_q_b[0]_PORT_B_data_out[20];

--WC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[19] = WC1_q_b[0]_PORT_B_data_out[19];

--WC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[18] = WC1_q_b[0]_PORT_B_data_out[18];

--WC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[17] = WC1_q_b[0]_PORT_B_data_out[17];

--WC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[16] = WC1_q_b[0]_PORT_B_data_out[16];

--WC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[15] = WC1_q_b[0]_PORT_B_data_out[15];

--WC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[14] = WC1_q_b[0]_PORT_B_data_out[14];

--WC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[13] = WC1_q_b[0]_PORT_B_data_out[13];

--WC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[12] = WC1_q_b[0]_PORT_B_data_out[12];

--WC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[11] = WC1_q_b[0]_PORT_B_data_out[11];

--WC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[10] = WC1_q_b[0]_PORT_B_data_out[10];

--WC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[9] = WC1_q_b[0]_PORT_B_data_out[9];

--WC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[8] = WC1_q_b[0]_PORT_B_data_out[8];

--WC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[7] = WC1_q_b[0]_PORT_B_data_out[7];

--WC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[6] = WC1_q_b[0]_PORT_B_data_out[6];

--WC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[5] = WC1_q_b[0]_PORT_B_data_out[5];

--WC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[4] = WC1_q_b[0]_PORT_B_data_out[4];

--WC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[3] = WC1_q_b[0]_PORT_B_data_out[3];

--WC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[2] = WC1_q_b[0]_PORT_B_data_out[2];

--WC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
WC1_q_b[0]_PORT_A_data_in = BUS(QC1L839, QC1L843, QC1L844, QC1L845, QC1L846, QC1L847, QC1L848, QC1L849, QC1L850, QC1L851, QC1L852, QC1L853, QC1L854, QC1L855, QC1L856, QC1L857, QC1L858, QC1L859, QC1L860, QC1L861, QC1L862, QC1L863, QC1L864, QC1L865, QC1L866, QC1L867, QC1L868, QC1L869, QC1L870, QC1L871, QC1L872, QC1L873, , , , , , , , );
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = GLOBAL(A1L123);
WC1_q_b[0]_clock_1 = GLOBAL(A1L123);
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[1] = WC1_q_b[0]_PORT_B_data_out[1];


--QC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X21_Y7_N32
--register power-up is low

QC1_E_shift_rot_result[31] = DFFEAS(QC1L480, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[31],  ,  , QC1_E_new_inst);


--QC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X23_Y8_N0
QC1L139_adder_eqn = ( QC1_E_alu_sub ) + ( VCC ) + ( !VCC );
QC1L139 = CARRY(QC1L139_adder_eqn);


--TC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X12_Y8_N49
--register power-up is low

TC1_readdata[22] = DFFEAS(TC1L61, GLOBAL(A1L123),  ,  ,  , VD1_q_a[22],  ,  , !TC1_address[8]);


--QC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X25_Y5_N41
--register power-up is low

QC1_d_writedata[22] = DFFEAS(QC1L1066, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[22],  ,  , QC1L563);


--TC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X9_Y5_N37
--register power-up is low

TC1_readdata[23] = DFFEAS(TC1L63, GLOBAL(A1L123),  ,  ,  , VD1_q_a[23],  ,  , !TC1_address[8]);


--QC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X25_Y5_N31
--register power-up is low

QC1_d_writedata[23] = DFFEAS(QC1L1068, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[23],  ,  , QC1L563);


--TC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X9_Y5_N43
--register power-up is low

TC1_readdata[24] = DFFEAS(TC1L65, GLOBAL(A1L123),  ,  ,  , VD1_q_a[24],  ,  , !TC1_address[8]);


--TC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X9_Y5_N46
--register power-up is low

TC1_readdata[25] = DFFEAS(TC1L67, GLOBAL(A1L123),  ,  ,  , VD1_q_a[25],  ,  , !TC1_address[8]);


--TC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X9_Y5_N4
--register power-up is low

TC1_readdata[26] = DFFEAS(TC1L69, GLOBAL(A1L123),  ,  ,  , VD1_q_a[26],  ,  , !TC1_address[8]);


--TC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X9_Y5_N55
--register power-up is low

TC1_readdata[11] = DFFEAS(TC1L39, GLOBAL(A1L123),  ,  ,  , VD1_q_a[11],  ,  , !TC1_address[8]);


--QC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X13_Y5_N26
--register power-up is low

QC1_d_writedata[11] = DFFEAS(QC1L1044, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[11],  ,  , QC1L234);


--TC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X9_Y5_N28
--register power-up is low

TC1_readdata[12] = DFFEAS(TC1L41, GLOBAL(A1L123),  ,  ,  , VD1_q_a[12],  ,  , !TC1_address[8]);


--QC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X13_Y5_N32
--register power-up is low

QC1_d_writedata[12] = DFFEAS(QC1L1046, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[12],  ,  , QC1L234);


--TC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X10_Y6_N56
--register power-up is low

TC1_readdata[13] = DFFEAS(TC1L43, GLOBAL(A1L123),  ,  ,  , VD1_q_a[13],  ,  , !TC1_address[8]);


--QC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X13_Y5_N38
--register power-up is low

QC1_d_writedata[13] = DFFEAS(QC1L1048, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[13],  ,  , QC1L234);


--TC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X9_Y5_N58
--register power-up is low

TC1_readdata[14] = DFFEAS(TC1L45, GLOBAL(A1L123),  ,  ,  , VD1_q_a[14],  ,  , !TC1_address[8]);


--QC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X16_Y8_N53
--register power-up is low

QC1_d_writedata[14] = DFFEAS(QC1L1050, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[14],  ,  , QC1L234);


--TC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X9_Y5_N19
--register power-up is low

TC1_readdata[15] = DFFEAS(TC1L47, GLOBAL(A1L123),  ,  ,  , VD1_q_a[15],  ,  , !TC1_address[8]);


--QC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X16_Y8_N31
--register power-up is low

QC1_d_writedata[15] = DFFEAS(QC1L1052, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[15],  ,  , QC1L234);


--TC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X9_Y5_N22
--register power-up is low

TC1_readdata[16] = DFFEAS(TC1L49, GLOBAL(A1L123),  ,  ,  , VD1_q_a[16],  ,  , !TC1_address[8]);


--QC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X25_Y5_N2
--register power-up is low

QC1_d_writedata[16] = DFFEAS(QC1L1054, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[16],  ,  , QC1L563);


--TC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X10_Y6_N1
--register power-up is low

TC1_readdata[1] = DFFEAS(TC1L80, GLOBAL(A1L123),  ,  ,  , VD1_q_a[1],  ,  , !TC1_address[8]);


--TC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X10_Y6_N5
--register power-up is low

TC1_readdata[2] = DFFEAS(TC1L81, GLOBAL(A1L123),  ,  ,  , VD1_q_a[2],  ,  , !TC1_address[8]);


--TC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X10_Y6_N43
--register power-up is low

TC1_readdata[3] = DFFEAS(TC1L82, GLOBAL(A1L123),  ,  ,  , VD1_q_a[3],  ,  , !TC1_address[8]);


--TC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X9_Y5_N13
--register power-up is low

TC1_readdata[4] = DFFEAS(TC1L25, GLOBAL(A1L123),  ,  ,  , VD1_q_a[4],  ,  , !TC1_address[8]);


--TC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X9_Y5_N32
--register power-up is low

TC1_readdata[5] = DFFEAS(TC1L27, GLOBAL(A1L123),  ,  ,  , VD1_q_a[5],  ,  , !TC1_address[8]);


--TC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X9_Y5_N40
--register power-up is low

TC1_readdata[7] = DFFEAS(TC1L31, GLOBAL(A1L123),  ,  ,  , VD1_q_a[7],  ,  , !TC1_address[8]);


--WD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[27]_PORT_A_data_in = TB2L53;
WD1_q_a[27]_PORT_A_data_in_reg = DFFE(WD1_q_a[27]_PORT_A_data_in, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[27]_PORT_A_address_reg = DFFE(WD1_q_a[27]_PORT_A_address, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_write_enable = !X1L3;
WD1_q_a[27]_PORT_A_write_enable_reg = DFFE(WD1_q_a[27]_PORT_A_write_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_read_enable = X1L3;
WD1_q_a[27]_PORT_A_read_enable_reg = DFFE(WD1_q_a[27]_PORT_A_read_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[27]_PORT_A_byte_mask, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_clock_0 = GLOBAL(A1L123);
WD1_q_a[27]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[27]_PORT_A_data_out = MEMORY(WD1_q_a[27]_PORT_A_data_in_reg, , WD1_q_a[27]_PORT_A_address_reg, , WD1_q_a[27]_PORT_A_write_enable_reg, WD1_q_a[27]_PORT_A_read_enable_reg, , , WD1_q_a[27]_PORT_A_byte_mask_reg, , WD1_q_a[27]_clock_0, , WD1_q_a[27]_clock_enable_0, , , , , );
WD1_q_a[27] = WD1_q_a[27]_PORT_A_data_out[0];


--WD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[28]_PORT_A_data_in = TB2L54;
WD1_q_a[28]_PORT_A_data_in_reg = DFFE(WD1_q_a[28]_PORT_A_data_in, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[28]_PORT_A_address_reg = DFFE(WD1_q_a[28]_PORT_A_address, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_write_enable = !X1L3;
WD1_q_a[28]_PORT_A_write_enable_reg = DFFE(WD1_q_a[28]_PORT_A_write_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_read_enable = X1L3;
WD1_q_a[28]_PORT_A_read_enable_reg = DFFE(WD1_q_a[28]_PORT_A_read_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[28]_PORT_A_byte_mask, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_clock_0 = GLOBAL(A1L123);
WD1_q_a[28]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[28]_PORT_A_data_out = MEMORY(WD1_q_a[28]_PORT_A_data_in_reg, , WD1_q_a[28]_PORT_A_address_reg, , WD1_q_a[28]_PORT_A_write_enable_reg, WD1_q_a[28]_PORT_A_read_enable_reg, , , WD1_q_a[28]_PORT_A_byte_mask_reg, , WD1_q_a[28]_clock_0, , WD1_q_a[28]_clock_enable_0, , , , , );
WD1_q_a[28] = WD1_q_a[28]_PORT_A_data_out[0];


--WD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[29]_PORT_A_data_in = TB2L55;
WD1_q_a[29]_PORT_A_data_in_reg = DFFE(WD1_q_a[29]_PORT_A_data_in, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[29]_PORT_A_address_reg = DFFE(WD1_q_a[29]_PORT_A_address, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_write_enable = !X1L3;
WD1_q_a[29]_PORT_A_write_enable_reg = DFFE(WD1_q_a[29]_PORT_A_write_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_read_enable = X1L3;
WD1_q_a[29]_PORT_A_read_enable_reg = DFFE(WD1_q_a[29]_PORT_A_read_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[29]_PORT_A_byte_mask, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_clock_0 = GLOBAL(A1L123);
WD1_q_a[29]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[29]_PORT_A_data_out = MEMORY(WD1_q_a[29]_PORT_A_data_in_reg, , WD1_q_a[29]_PORT_A_address_reg, , WD1_q_a[29]_PORT_A_write_enable_reg, WD1_q_a[29]_PORT_A_read_enable_reg, , , WD1_q_a[29]_PORT_A_byte_mask_reg, , WD1_q_a[29]_clock_0, , WD1_q_a[29]_clock_enable_0, , , , , );
WD1_q_a[29] = WD1_q_a[29]_PORT_A_data_out[0];


--WD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[30]_PORT_A_data_in = TB2L56;
WD1_q_a[30]_PORT_A_data_in_reg = DFFE(WD1_q_a[30]_PORT_A_data_in, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[30]_PORT_A_address_reg = DFFE(WD1_q_a[30]_PORT_A_address, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_write_enable = !X1L3;
WD1_q_a[30]_PORT_A_write_enable_reg = DFFE(WD1_q_a[30]_PORT_A_write_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_read_enable = X1L3;
WD1_q_a[30]_PORT_A_read_enable_reg = DFFE(WD1_q_a[30]_PORT_A_read_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[30]_PORT_A_byte_mask, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_clock_0 = GLOBAL(A1L123);
WD1_q_a[30]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[30]_PORT_A_data_out = MEMORY(WD1_q_a[30]_PORT_A_data_in_reg, , WD1_q_a[30]_PORT_A_address_reg, , WD1_q_a[30]_PORT_A_write_enable_reg, WD1_q_a[30]_PORT_A_read_enable_reg, , , WD1_q_a[30]_PORT_A_byte_mask_reg, , WD1_q_a[30]_clock_0, , WD1_q_a[30]_clock_enable_0, , , , , );
WD1_q_a[30] = WD1_q_a[30]_PORT_A_data_out[0];


--WD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[31]_PORT_A_data_in = TB2L57;
WD1_q_a[31]_PORT_A_data_in_reg = DFFE(WD1_q_a[31]_PORT_A_data_in, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[31]_PORT_A_address_reg = DFFE(WD1_q_a[31]_PORT_A_address, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_write_enable = !X1L3;
WD1_q_a[31]_PORT_A_write_enable_reg = DFFE(WD1_q_a[31]_PORT_A_write_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_read_enable = X1L3;
WD1_q_a[31]_PORT_A_read_enable_reg = DFFE(WD1_q_a[31]_PORT_A_read_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[31]_PORT_A_byte_mask, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_clock_0 = GLOBAL(A1L123);
WD1_q_a[31]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[31]_PORT_A_data_out = MEMORY(WD1_q_a[31]_PORT_A_data_in_reg, , WD1_q_a[31]_PORT_A_address_reg, , WD1_q_a[31]_PORT_A_write_enable_reg, WD1_q_a[31]_PORT_A_read_enable_reg, , , WD1_q_a[31]_PORT_A_byte_mask_reg, , WD1_q_a[31]_clock_0, , WD1_q_a[31]_clock_enable_0, , , , , );
WD1_q_a[31] = WD1_q_a[31]_PORT_A_data_out[0];


--TC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X12_Y8_N19
--register power-up is low

TC1_readdata[9] = DFFEAS(TC1L35, GLOBAL(A1L123),  ,  ,  , VD1_q_a[9],  ,  , !TC1_address[8]);


--QC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X16_Y8_N26
--register power-up is low

QC1_d_writedata[9] = DFFEAS(QC1L1040, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[9],  ,  , QC1L234);


--TC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X10_Y6_N47
--register power-up is low

TC1_readdata[8] = DFFEAS(TC1L33, GLOBAL(A1L123),  ,  ,  , VD1_q_a[8],  ,  , !TC1_address[8]);


--QC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X16_Y8_N44
--register power-up is low

QC1_d_writedata[8] = DFFEAS(QC1L1038, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[8],  ,  , QC1L234);


--TC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X9_Y5_N52
--register power-up is low

TC1_readdata[6] = DFFEAS(TC1L29, GLOBAL(A1L123),  ,  ,  , VD1_q_a[6],  ,  , !TC1_address[8]);


--MD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X3_Y5_N53
--register power-up is low

MD1_sr[17] = DFFEAS(MD1L68, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--JD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X3_Y6_N26
--register power-up is low

JD1_MonAReg[10] = DFFEAS(JD1L3, GLOBAL(A1L123),  ,  , LD1L64, LD1_jdo[17],  ,  , LD1_take_action_ocimem_a);


--JD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at MLABCELL_X3_Y6_N51
JD1L19_adder_eqn = ( JD1_MonAReg[9] ) + ( GND ) + ( JD1L36 );
JD1L19 = SUM(JD1L19_adder_eqn);

--JD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at MLABCELL_X3_Y6_N51
JD1L20_adder_eqn = ( JD1_MonAReg[9] ) + ( GND ) + ( JD1L36 );
JD1L20 = CARRY(JD1L20_adder_eqn);


--TC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X12_Y8_N17
--register power-up is low

TC1_readdata[10] = DFFEAS(TC1L37, GLOBAL(A1L123),  ,  ,  , VD1_q_a[10],  ,  , !TC1_address[8]);


--QC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X16_Y8_N1
--register power-up is low

QC1_d_writedata[10] = DFFEAS(QC1L1042, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[10],  ,  , QC1L234);


--TC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X9_Y5_N7
--register power-up is low

TC1_readdata[17] = DFFEAS(TC1L51, GLOBAL(A1L123),  ,  ,  , VD1_q_a[17],  ,  , !TC1_address[8]);


--QC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X25_Y5_N35
--register power-up is low

QC1_d_writedata[17] = DFFEAS(QC1L1056, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[17],  ,  , QC1L563);


--TC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X9_Y5_N10
--register power-up is low

TC1_readdata[18] = DFFEAS(TC1L53, GLOBAL(A1L123),  ,  ,  , VD1_q_a[18],  ,  , !TC1_address[8]);


--QC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X25_Y5_N44
--register power-up is low

QC1_d_writedata[18] = DFFEAS(QC1L1058, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[18],  ,  , QC1L563);


--QC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X21_Y7_N4
--register power-up is low

QC1_E_shift_rot_result[19] = DFFEAS(QC1L468, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[19],  ,  , QC1_E_new_inst);


--TC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X10_Y6_N58
--register power-up is low

TC1_readdata[20] = DFFEAS(TC1L57, GLOBAL(A1L123),  ,  ,  , VD1_q_a[20],  ,  , !TC1_address[8]);


--QC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X25_Y5_N26
--register power-up is low

QC1_d_writedata[20] = DFFEAS(QC1L1062, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[20],  ,  , QC1L563);


--WB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X8_Y4_N1
--register power-up is low

WB1_av_readdata_pre[16] = DFFEAS(T1L30, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[0],  ,  , T1_read_0);


--QC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X12_Y6_N5
--register power-up is low

QC1_av_ld_byte3_data[0] = DFFEAS(EC1L25, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--TC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X9_Y5_N34
--register power-up is low

TC1_readdata[21] = DFFEAS(TC1L59, GLOBAL(A1L123),  ,  ,  , VD1_q_a[21],  ,  , !TC1_address[8]);


--QC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X25_Y5_N29
--register power-up is low

QC1_d_writedata[21] = DFFEAS(QC1L1064, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[21],  ,  , QC1L563);


--TC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X9_Y5_N49
--register power-up is low

TC1_readdata[19] = DFFEAS(TC1L55, GLOBAL(A1L123),  ,  ,  , VD1_q_a[19],  ,  , !TC1_address[8]);


--QC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X8_Y6_N26
--register power-up is low

QC1_d_writedata[19] = DFFEAS(QC1L1060, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[19],  ,  , QC1L563);


--cntr[21] is cntr[21] at FF_X37_Y4_N35
--register power-up is low

cntr[21] = DFFEAS(A1L14, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17 at LABCELL_X37_Y4_N30
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18 at LABCELL_X37_Y4_N30
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--BB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
BB1_rdata[0] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
BB1_rdata[7] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
BB1_rdata[6] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
BB1_rdata[5] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
BB1_rdata[4] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
BB1_rdata[3] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
BB1_rdata[2] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);

--BB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
BB1_rdata[1] = AMPP_FUNCTION(T1_fifo_wr, GND, A1L123, A1L123, BB1L27, T1L86, T1_fifo_wr, Y1_r_sync_rst, QC1_d_writedata[0], MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5], MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5], GND, GND, GND, GND, QC1_d_writedata[1], QC1_d_writedata[2], QC1L1029Q, QC1_d_writedata[4], QC1_d_writedata[5], QC1_d_writedata[6], QC1_d_writedata[7]);


--BB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X3_Y3_N10
--register power-up is low

BB1_count[6] = AMPP_FUNCTION(A1L105, BB1L14, !N1_clr_reg, !Q1_state[4], BB1L64);


--MD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y5_N23
--register power-up is low

MD1_sr[25] = DFFEAS(MD1L69, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y5_N50
--register power-up is low

MD1_sr[5] = DFFEAS(MD1L70, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X2_Y5_N46
--register power-up is low

ZC1_break_readreg[3] = DFFEAS(ZC1L7, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--JD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X8_Y5_N2
--register power-up is low

JD1_MonDReg[3] = DFFEAS(JD1L57, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[3],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at MLABCELL_X3_Y6_N39
JD1L23_adder_eqn = ( JD1_MonAReg[5] ) + ( GND ) + ( JD1L16 );
JD1L23 = SUM(JD1L23_adder_eqn);

--JD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at MLABCELL_X3_Y6_N39
JD1L24_adder_eqn = ( JD1_MonAReg[5] ) + ( GND ) + ( JD1L16 );
JD1L24 = CARRY(JD1L24_adder_eqn);


--JD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at MLABCELL_X3_Y6_N42
JD1L27_adder_eqn = ( JD1_MonAReg[6] ) + ( GND ) + ( JD1L24 );
JD1L27 = SUM(JD1L27_adder_eqn);

--JD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at MLABCELL_X3_Y6_N42
JD1L28_adder_eqn = ( JD1_MonAReg[6] ) + ( GND ) + ( JD1L24 );
JD1L28 = CARRY(JD1L28_adder_eqn);


--JD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at MLABCELL_X3_Y6_N45
JD1L31_adder_eqn = ( JD1_MonAReg[7] ) + ( GND ) + ( JD1L28 );
JD1L31 = SUM(JD1L31_adder_eqn);

--JD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at MLABCELL_X3_Y6_N45
JD1L32_adder_eqn = ( JD1_MonAReg[7] ) + ( GND ) + ( JD1L28 );
JD1L32 = CARRY(JD1L32_adder_eqn);


--JD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at MLABCELL_X3_Y6_N48
JD1L35_adder_eqn = ( JD1_MonAReg[8] ) + ( GND ) + ( JD1L32 );
JD1L35 = SUM(JD1L35_adder_eqn);

--JD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at MLABCELL_X3_Y6_N48
JD1L36_adder_eqn = ( JD1_MonAReg[8] ) + ( GND ) + ( JD1L32 );
JD1L36 = CARRY(JD1L36_adder_eqn);


--MD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X3_Y5_N17
--register power-up is low

MD1_sr[27] = DFFEAS(MD1L71, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y5_N14
--register power-up is low

MD1_sr[26] = DFFEAS(MD1L72, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y5_N56
--register power-up is low

MD1_sr[28] = DFFEAS(MD1L73, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--QC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X23_Y7_N33
QC1L142_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[30]) ) + ( QC1_E_src1[30] ) + ( QC1L147 );
QC1L142 = SUM(QC1L142_adder_eqn);

--QC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X23_Y7_N33
QC1L143_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[30]) ) + ( QC1_E_src1[30] ) + ( QC1L147 );
QC1L143 = CARRY(QC1L143_adder_eqn);


--QC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X18_Y8_N26
--register power-up is low

QC1_W_alu_result[17] = DFFEAS(QC1L328, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X22_Y7_N1
--register power-up is low

QC1_W_alu_result[22] = DFFEAS(QC1L333, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X22_Y7_N47
--register power-up is low

QC1_W_alu_result[21] = DFFEAS(QC1L332, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X22_Y7_N5
--register power-up is low

QC1_W_alu_result[20] = DFFEAS(QC1L331, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X22_Y7_N41
--register power-up is low

QC1_W_alu_result[19] = DFFEAS(QC1L330, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X22_Y7_N55
--register power-up is low

QC1_W_alu_result[18] = DFFEAS(QC1L329, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X22_Y7_N38
--register power-up is low

QC1_W_alu_result[23] = DFFEAS(QC1L334, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X12_Y6_N56
--register power-up is low

QC1_av_ld_byte3_data[1] = DFFEAS(EC1L26, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X27_Y7_N59
--register power-up is low

QC1_W_alu_result[25] = DFFEAS(QC1L336, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X27_Y7_N26
--register power-up is low

QC1_W_alu_result[24] = DFFEAS(QC1L335, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X12_Y6_N29
--register power-up is low

QC1_av_ld_byte3_data[3] = DFFEAS(EC1L27, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X22_Y7_N29
--register power-up is low

QC1_W_alu_result[27] = DFFEAS(QC1L338, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X15_Y6_N1
--register power-up is low

QC1_av_ld_byte3_data[2] = DFFEAS(EC1L28, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X27_Y7_N56
--register power-up is low

QC1_W_alu_result[26] = DFFEAS(QC1L337, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X15_Y6_N55
--register power-up is low

QC1_av_ld_byte3_data[5] = DFFEAS(EC1L29, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X27_Y7_N47
--register power-up is low

QC1_W_alu_result[29] = DFFEAS(QC1L340, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X11_Y8_N37
--register power-up is low

QC1_av_ld_byte3_data[4] = DFFEAS(EC1L30, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X27_Y7_N44
--register power-up is low

QC1_W_alu_result[28] = DFFEAS(QC1L339, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X12_Y6_N25
--register power-up is low

QC1_av_ld_byte3_data[7] = DFFEAS(EC1L31, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X19_Y9_N11
--register power-up is low

QC1_W_alu_result[31] = DFFEAS(QC1L342, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X15_Y6_N37
--register power-up is low

QC1_av_ld_byte3_data[6] = DFFEAS(EC1L32, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X27_Y7_N2
--register power-up is low

QC1_W_alu_result[30] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L341,  , QC1L343, VCC);


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at MLABCELL_X8_Y4_N39
T1L2_adder_eqn = ( !NB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at MLABCELL_X8_Y4_N39
T1L3_adder_eqn = ( !NB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at MLABCELL_X8_Y4_N42
T1L6_adder_eqn = ( !NB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at MLABCELL_X8_Y4_N42
T1L7_adder_eqn = ( !NB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at MLABCELL_X8_Y4_N45
T1L10_adder_eqn = ( !KB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at MLABCELL_X8_Y4_N45
T1L11_adder_eqn = ( !KB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at MLABCELL_X8_Y4_N48
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at MLABCELL_X8_Y4_N36
T1L18_adder_eqn = ( !NB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at MLABCELL_X8_Y4_N36
T1L19_adder_eqn = ( !NB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at MLABCELL_X8_Y4_N30
T1L22_adder_eqn = ( !NB2_counter_reg_bit[0] ) + ( !NB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at MLABCELL_X8_Y4_N30
T1L23_adder_eqn = ( !NB2_counter_reg_bit[0] ) + ( !NB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at MLABCELL_X8_Y4_N33
T1L26_adder_eqn = ( !NB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at MLABCELL_X8_Y4_N33
T1L27_adder_eqn = ( !NB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--QC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X21_Y7_N19
--register power-up is low

QC1_E_shift_rot_result[30] = DFFEAS(QC1L479, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[30],  ,  , QC1_E_new_inst);


--MD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X3_Y5_N29
--register power-up is low

MD1_sr[21] = DFFEAS(MD1L74, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X3_Y5_N26
--register power-up is low

MD1_sr[20] = DFFEAS(MD1L75, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--TC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X12_Y8_N46
--register power-up is low

TC1_readdata[27] = DFFEAS(TC1L71, GLOBAL(A1L123),  ,  ,  , VD1_q_a[27],  ,  , !TC1_address[8]);


--TC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X9_Y5_N25
--register power-up is low

TC1_readdata[28] = DFFEAS(TC1L73, GLOBAL(A1L123),  ,  ,  , VD1_q_a[28],  ,  , !TC1_address[8]);


--TC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X12_Y8_N13
--register power-up is low

TC1_readdata[29] = DFFEAS(TC1L75, GLOBAL(A1L123),  ,  ,  , VD1_q_a[29],  ,  , !TC1_address[8]);


--TC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X9_Y5_N1
--register power-up is low

TC1_readdata[30] = DFFEAS(TC1L77, GLOBAL(A1L123),  ,  ,  , VD1_q_a[30],  ,  , !TC1_address[8]);


--TC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X10_Y6_N41
--register power-up is low

TC1_readdata[31] = DFFEAS(TC1L79, GLOBAL(A1L123),  ,  ,  , VD1_q_a[31],  ,  , !TC1_address[8]);


--VD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[8] = VD1_q_a[8]_PORT_A_data_out[0];

--VD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[31] = VD1_q_a[8]_PORT_A_data_out[17];

--VD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[30] = VD1_q_a[8]_PORT_A_data_out[16];

--VD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[29] = VD1_q_a[8]_PORT_A_data_out[15];

--VD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[28] = VD1_q_a[8]_PORT_A_data_out[14];

--VD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[27] = VD1_q_a[8]_PORT_A_data_out[13];

--VD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[26] = VD1_q_a[8]_PORT_A_data_out[12];

--VD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[25] = VD1_q_a[8]_PORT_A_data_out[11];

--VD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[24] = VD1_q_a[8]_PORT_A_data_out[10];

--VD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[15] = VD1_q_a[8]_PORT_A_data_out[7];

--VD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[14] = VD1_q_a[8]_PORT_A_data_out[6];

--VD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[13] = VD1_q_a[8]_PORT_A_data_out[5];

--VD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[12] = VD1_q_a[8]_PORT_A_data_out[4];

--VD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[11] = VD1_q_a[8]_PORT_A_data_out[3];

--VD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[10] = VD1_q_a[8]_PORT_A_data_out[2];

--VD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
VD1_q_a[8]_PORT_A_data_in = BUS(JD1L165, JD1L166, JD1L167, JD1L168, JD1L169, JD1L170, JD1L171, JD1L172, , , JD1L181, JD1L182, JD1L183, JD1L184, JD1L185, JD1L186, JD1L187, JD1L188, , );
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L144, JD1L145, JD1L146, JD1L147, JD1L148, JD1L149, JD1L150, JD1L151);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L189;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L189;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = BUS(JD1L153, JD1L155);
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = GLOBAL(A1L123);
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[9] = VD1_q_a[8]_PORT_A_data_out[1];


--MD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X3_Y5_N44
--register power-up is low

MD1_sr[18] = DFFEAS(MD1L76, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--ZC1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y5_N25
--register power-up is low

ZC1_break_readreg[16] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[16],  , ZC1L40, VCC);


--JD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X7_Y5_N22
--register power-up is low

JD1_MonDReg[16] = DFFEAS(JD1L85, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[16],  , JD1L61, !LD1_take_action_ocimem_b);


--WB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X8_Y4_N7
--register power-up is low

WB1_av_readdata_pre[18] = DFFEAS(T1L34, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[2],  ,  , T1_read_0);


--WB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X8_Y4_N4
--register power-up is low

WB1_av_readdata_pre[17] = DFFEAS(T1L38, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[1],  ,  , T1_read_0);


--WB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X8_Y4_N10
--register power-up is low

WB1_av_readdata_pre[19] = DFFEAS(T1L42, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[3],  ,  , T1_read_0);


--WB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X8_Y4_N13
--register power-up is low

WB1_av_readdata_pre[20] = DFFEAS(T1L46, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[4],  ,  , T1_read_0);


--QC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X21_Y7_N2
--register power-up is low

QC1_E_shift_rot_result[20] = DFFEAS(QC1L469, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[20],  ,  , QC1_E_new_inst);


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at MLABCELL_X8_Y4_N0
T1L30_adder_eqn = ( !NB1L27Q ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at MLABCELL_X8_Y4_N0
T1L31_adder_eqn = ( !NB1L27Q ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--WB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X8_Y4_N19
--register power-up is low

WB1_av_readdata_pre[22] = DFFEAS(T1L50, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , KB2_b_full,  ,  , T1_read_0);


--WB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X8_Y4_N16
--register power-up is low

WB1_av_readdata_pre[21] = DFFEAS(T1L54, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[5],  ,  , T1_read_0);


--cntr[20] is cntr[20] at FF_X37_Y4_N32
--register power-up is low

cntr[20] = DFFEAS(A1L18, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21 at LABCELL_X37_Y4_N27
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22 at LABCELL_X37_Y4_N27
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--MB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X7_Y3_N30
MB2_counter_comb_bita0_adder_eqn = ( MB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB2_counter_comb_bita0 = SUM(MB2_counter_comb_bita0_adder_eqn);

--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X7_Y3_N30
MB2L3_adder_eqn = ( MB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB2L3 = CARRY(MB2L3_adder_eqn);


--MB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X7_Y3_N33
MB2_counter_comb_bita1_adder_eqn = ( MB2_counter_reg_bit[1] ) + ( GND ) + ( MB2L3 );
MB2_counter_comb_bita1 = SUM(MB2_counter_comb_bita1_adder_eqn);

--MB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X7_Y3_N33
MB2L7_adder_eqn = ( MB2_counter_reg_bit[1] ) + ( GND ) + ( MB2L3 );
MB2L7 = CARRY(MB2L7_adder_eqn);


--MB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X7_Y3_N36
MB2_counter_comb_bita2_adder_eqn = ( MB2_counter_reg_bit[2] ) + ( GND ) + ( MB2L7 );
MB2_counter_comb_bita2 = SUM(MB2_counter_comb_bita2_adder_eqn);

--MB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X7_Y3_N36
MB2L11_adder_eqn = ( MB2_counter_reg_bit[2] ) + ( GND ) + ( MB2L7 );
MB2L11 = CARRY(MB2L11_adder_eqn);


--MB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X7_Y3_N39
MB2_counter_comb_bita3_adder_eqn = ( MB2_counter_reg_bit[3] ) + ( GND ) + ( MB2L11 );
MB2_counter_comb_bita3 = SUM(MB2_counter_comb_bita3_adder_eqn);

--MB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X7_Y3_N39
MB2L15_adder_eqn = ( MB2_counter_reg_bit[3] ) + ( GND ) + ( MB2L11 );
MB2L15 = CARRY(MB2L15_adder_eqn);


--MB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X7_Y3_N42
MB2_counter_comb_bita4_adder_eqn = ( MB2_counter_reg_bit[4] ) + ( GND ) + ( MB2L15 );
MB2_counter_comb_bita4 = SUM(MB2_counter_comb_bita4_adder_eqn);

--MB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X7_Y3_N42
MB2L19_adder_eqn = ( MB2_counter_reg_bit[4] ) + ( GND ) + ( MB2L15 );
MB2L19 = CARRY(MB2L19_adder_eqn);


--MB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X7_Y3_N45
MB2_counter_comb_bita5_adder_eqn = ( MB2_counter_reg_bit[5] ) + ( GND ) + ( MB2L19 );
MB2_counter_comb_bita5 = SUM(MB2_counter_comb_bita5_adder_eqn);


--MB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X7_Y3_N0
MB1_counter_comb_bita0_adder_eqn = ( MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB1_counter_comb_bita0 = SUM(MB1_counter_comb_bita0_adder_eqn);

--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X7_Y3_N0
MB1L3_adder_eqn = ( MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB1L3 = CARRY(MB1L3_adder_eqn);


--MB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X7_Y3_N3
MB1_counter_comb_bita1_adder_eqn = ( MB1_counter_reg_bit[1] ) + ( GND ) + ( MB1L3 );
MB1_counter_comb_bita1 = SUM(MB1_counter_comb_bita1_adder_eqn);

--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X7_Y3_N3
MB1L7_adder_eqn = ( MB1_counter_reg_bit[1] ) + ( GND ) + ( MB1L3 );
MB1L7 = CARRY(MB1L7_adder_eqn);


--MB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X7_Y3_N6
MB1_counter_comb_bita2_adder_eqn = ( MB1_counter_reg_bit[2] ) + ( GND ) + ( MB1L7 );
MB1_counter_comb_bita2 = SUM(MB1_counter_comb_bita2_adder_eqn);

--MB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X7_Y3_N6
MB1L11_adder_eqn = ( MB1_counter_reg_bit[2] ) + ( GND ) + ( MB1L7 );
MB1L11 = CARRY(MB1L11_adder_eqn);


--MB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X7_Y3_N9
MB1_counter_comb_bita3_adder_eqn = ( MB1_counter_reg_bit[3] ) + ( GND ) + ( MB1L11 );
MB1_counter_comb_bita3 = SUM(MB1_counter_comb_bita3_adder_eqn);

--MB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X7_Y3_N9
MB1L15_adder_eqn = ( MB1_counter_reg_bit[3] ) + ( GND ) + ( MB1L11 );
MB1L15 = CARRY(MB1L15_adder_eqn);


--MB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X7_Y3_N12
MB1_counter_comb_bita4_adder_eqn = ( MB1_counter_reg_bit[4] ) + ( GND ) + ( MB1L15 );
MB1_counter_comb_bita4 = SUM(MB1_counter_comb_bita4_adder_eqn);

--MB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X7_Y3_N12
MB1L19_adder_eqn = ( MB1_counter_reg_bit[4] ) + ( GND ) + ( MB1L15 );
MB1L19 = CARRY(MB1L19_adder_eqn);


--MB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X7_Y3_N15
MB1_counter_comb_bita5_adder_eqn = ( MB1_counter_reg_bit[5] ) + ( GND ) + ( MB1L19 );
MB1_counter_comb_bita5 = SUM(MB1_counter_comb_bita5_adder_eqn);


--NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y4_N36
NB2_counter_comb_bita2_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( NB2L7 );
NB2_counter_comb_bita2 = SUM(NB2_counter_comb_bita2_adder_eqn);

--NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y4_N36
NB2L11_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( NB2L7 );
NB2L11 = CARRY(NB2L11_adder_eqn);


--NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y4_N33
NB2_counter_comb_bita1_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( NB2L3 );
NB2_counter_comb_bita1 = SUM(NB2_counter_comb_bita1_adder_eqn);

--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y4_N33
NB2L7_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( NB2L3 );
NB2L7 = CARRY(NB2L7_adder_eqn);


--NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y4_N30
NB2_counter_comb_bita0_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2_counter_comb_bita0 = SUM(NB2_counter_comb_bita0_adder_eqn);

--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y4_N30
NB2L3_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2L3 = CARRY(NB2L3_adder_eqn);


--NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y4_N45
NB2_counter_comb_bita5_adder_eqn = ( NB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( NB2L19 );
NB2_counter_comb_bita5 = SUM(NB2_counter_comb_bita5_adder_eqn);


--NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y4_N42
NB2_counter_comb_bita4_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( NB2L15 );
NB2_counter_comb_bita4 = SUM(NB2_counter_comb_bita4_adder_eqn);

--NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y4_N42
NB2L19_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( NB2L15 );
NB2L19 = CARRY(NB2L19_adder_eqn);


--NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y4_N39
NB2_counter_comb_bita3_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( NB2L11 );
NB2_counter_comb_bita3 = SUM(NB2_counter_comb_bita3_adder_eqn);

--NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y4_N39
NB2L15_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( NB2L11 );
NB2L15 = CARRY(NB2L15_adder_eqn);


--BB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X3_Y3_N52
--register power-up is low

BB1_count[5] = AMPP_FUNCTION(A1L105, BB1_count[4], !N1_clr_reg, !Q1_state[4], GND, BB1L64);


--ZC1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X2_Y5_N28
--register power-up is low

ZC1_break_readreg[24] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[24],  , ZC1L40, VCC);


--JD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X7_Y5_N52
--register power-up is low

JD1_MonDReg[24] = DFFEAS(JD1L101, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[24],  , JD1L61, !LD1_take_action_ocimem_b);


--MD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y5_N53
--register power-up is low

MD1_sr[6] = DFFEAS(MD1L77, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y5_N20
--register power-up is low

ZC1_break_readreg[4] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[4],  , ZC1L40, VCC);


--MD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y5_N59
--register power-up is low

MD1_sr[29] = DFFEAS(MD1L78, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y5_N38
--register power-up is low

MD1_sr[30] = DFFEAS(MD1L79, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X3_Y5_N8
--register power-up is low

MD1_sr[32] = DFFEAS(MD1L83, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--ZC1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y5_N14
--register power-up is low

ZC1_break_readreg[26] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[26],  , ZC1L40, VCC);


--JD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X7_Y5_N8
--register power-up is low

JD1_MonDReg[26] = DFFEAS(JD1L106, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[26],  , JD1L61, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X2_Y5_N17
--register power-up is low

ZC1_break_readreg[25] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[25],  , ZC1L40, VCC);


--JD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X7_Y5_N16
--register power-up is low

JD1_MonDReg[25] = DFFEAS(JD1L103, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[25],  , JD1L61, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y5_N1
--register power-up is low

ZC1_break_readreg[27] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[27],  , ZC1L40, VCC);


--JD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X8_Y5_N34
--register power-up is low

JD1_MonDReg[27] = DFFEAS(JD1L108, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[27],  , JD1L61, !LD1_take_action_ocimem_b);


--MB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X4_Y1_N30
MB4_counter_comb_bita0_adder_eqn = ( MB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB4_counter_comb_bita0 = SUM(MB4_counter_comb_bita0_adder_eqn);

--MB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X4_Y1_N30
MB4L3_adder_eqn = ( MB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB4L3 = CARRY(MB4L3_adder_eqn);


--MB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X4_Y1_N33
MB4_counter_comb_bita1_adder_eqn = ( MB4_counter_reg_bit[1] ) + ( GND ) + ( MB4L3 );
MB4_counter_comb_bita1 = SUM(MB4_counter_comb_bita1_adder_eqn);

--MB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X4_Y1_N33
MB4L7_adder_eqn = ( MB4_counter_reg_bit[1] ) + ( GND ) + ( MB4L3 );
MB4L7 = CARRY(MB4L7_adder_eqn);


--MB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X4_Y1_N36
MB4_counter_comb_bita2_adder_eqn = ( MB4_counter_reg_bit[2] ) + ( GND ) + ( MB4L7 );
MB4_counter_comb_bita2 = SUM(MB4_counter_comb_bita2_adder_eqn);

--MB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X4_Y1_N36
MB4L11_adder_eqn = ( MB4_counter_reg_bit[2] ) + ( GND ) + ( MB4L7 );
MB4L11 = CARRY(MB4L11_adder_eqn);


--MB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X4_Y1_N39
MB4_counter_comb_bita3_adder_eqn = ( MB4_counter_reg_bit[3] ) + ( GND ) + ( MB4L11 );
MB4_counter_comb_bita3 = SUM(MB4_counter_comb_bita3_adder_eqn);

--MB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X4_Y1_N39
MB4L15_adder_eqn = ( MB4_counter_reg_bit[3] ) + ( GND ) + ( MB4L11 );
MB4L15 = CARRY(MB4L15_adder_eqn);


--MB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X4_Y1_N42
MB4_counter_comb_bita4_adder_eqn = ( MB4_counter_reg_bit[4] ) + ( GND ) + ( MB4L15 );
MB4_counter_comb_bita4 = SUM(MB4_counter_comb_bita4_adder_eqn);

--MB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X4_Y1_N42
MB4L19_adder_eqn = ( MB4_counter_reg_bit[4] ) + ( GND ) + ( MB4L15 );
MB4L19 = CARRY(MB4L19_adder_eqn);


--MB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X4_Y1_N45
MB4_counter_comb_bita5_adder_eqn = ( MB4_counter_reg_bit[5] ) + ( GND ) + ( MB4L19 );
MB4_counter_comb_bita5 = SUM(MB4_counter_comb_bita5_adder_eqn);


--MB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X4_Y1_N0
MB3_counter_comb_bita0_adder_eqn = ( MB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB3_counter_comb_bita0 = SUM(MB3_counter_comb_bita0_adder_eqn);

--MB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X4_Y1_N0
MB3L3_adder_eqn = ( MB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB3L3 = CARRY(MB3L3_adder_eqn);


--MB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X4_Y1_N3
MB3_counter_comb_bita1_adder_eqn = ( MB3_counter_reg_bit[1] ) + ( GND ) + ( MB3L3 );
MB3_counter_comb_bita1 = SUM(MB3_counter_comb_bita1_adder_eqn);

--MB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X4_Y1_N3
MB3L7_adder_eqn = ( MB3_counter_reg_bit[1] ) + ( GND ) + ( MB3L3 );
MB3L7 = CARRY(MB3L7_adder_eqn);


--MB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X4_Y1_N6
MB3_counter_comb_bita2_adder_eqn = ( MB3_counter_reg_bit[2] ) + ( GND ) + ( MB3L7 );
MB3_counter_comb_bita2 = SUM(MB3_counter_comb_bita2_adder_eqn);

--MB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X4_Y1_N6
MB3L11_adder_eqn = ( MB3_counter_reg_bit[2] ) + ( GND ) + ( MB3L7 );
MB3L11 = CARRY(MB3L11_adder_eqn);


--MB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X4_Y1_N9
MB3_counter_comb_bita3_adder_eqn = ( MB3_counter_reg_bit[3] ) + ( GND ) + ( MB3L11 );
MB3_counter_comb_bita3 = SUM(MB3_counter_comb_bita3_adder_eqn);

--MB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X4_Y1_N9
MB3L15_adder_eqn = ( MB3_counter_reg_bit[3] ) + ( GND ) + ( MB3L11 );
MB3L15 = CARRY(MB3L15_adder_eqn);


--MB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X4_Y1_N12
MB3_counter_comb_bita4_adder_eqn = ( MB3_counter_reg_bit[4] ) + ( GND ) + ( MB3L15 );
MB3_counter_comb_bita4 = SUM(MB3_counter_comb_bita4_adder_eqn);

--MB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X4_Y1_N12
MB3L19_adder_eqn = ( MB3_counter_reg_bit[4] ) + ( GND ) + ( MB3L15 );
MB3L19 = CARRY(MB3L19_adder_eqn);


--MB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X4_Y1_N15
MB3_counter_comb_bita5_adder_eqn = ( MB3_counter_reg_bit[5] ) + ( GND ) + ( MB3L19 );
MB3_counter_comb_bita5 = SUM(MB3_counter_comb_bita5_adder_eqn);


--QC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X23_Y7_N30
QC1L146_adder_eqn = ( QC1_E_src1[29] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[29]) ) + ( QC1L195 );
QC1L146 = SUM(QC1L146_adder_eqn);

--QC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X23_Y7_N30
QC1L147_adder_eqn = ( QC1_E_src1[29] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[29]) ) + ( QC1L195 );
QC1L147 = CARRY(QC1L147_adder_eqn);


--QC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X23_Y8_N54
QC1L150_adder_eqn = ( QC1_E_src1[17] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[17]) ) + ( QC1L107 );
QC1L150 = SUM(QC1L150_adder_eqn);

--QC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X23_Y8_N54
QC1L151_adder_eqn = ( QC1_E_src1[17] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[17]) ) + ( QC1L107 );
QC1L151 = CARRY(QC1L151_adder_eqn);


--QC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X21_Y7_N52
--register power-up is low

QC1_E_shift_rot_result[22] = DFFEAS(QC1L471, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[22],  ,  , QC1_E_new_inst);


--QC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X23_Y7_N9
QC1L154_adder_eqn = ( QC1_E_src1[22] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[22]) ) + ( QC1L159 );
QC1L154 = SUM(QC1L154_adder_eqn);

--QC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X23_Y7_N9
QC1L155_adder_eqn = ( QC1_E_src1[22] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[22]) ) + ( QC1L159 );
QC1L155 = CARRY(QC1L155_adder_eqn);


--QC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X21_Y7_N23
--register power-up is low

QC1_E_shift_rot_result[21] = DFFEAS(QC1L470, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[21],  ,  , QC1_E_new_inst);


--QC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X23_Y7_N6
QC1L158_adder_eqn = ( QC1_E_src1[21] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[21]) ) + ( QC1L163 );
QC1L158 = SUM(QC1L158_adder_eqn);

--QC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X23_Y7_N6
QC1L159_adder_eqn = ( QC1_E_src1[21] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[21]) ) + ( QC1L163 );
QC1L159 = CARRY(QC1L159_adder_eqn);


--QC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X23_Y7_N3
QC1L162_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[20]) ) + ( QC1_E_src1[20] ) + ( QC1L167 );
QC1L162 = SUM(QC1L162_adder_eqn);

--QC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X23_Y7_N3
QC1L163_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[20]) ) + ( QC1_E_src1[20] ) + ( QC1L167 );
QC1L163 = CARRY(QC1L163_adder_eqn);


--QC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X23_Y7_N0
QC1L166_adder_eqn = ( QC1_E_src1[19] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[19]) ) + ( QC1L171 );
QC1L166 = SUM(QC1L166_adder_eqn);

--QC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X23_Y7_N0
QC1L167_adder_eqn = ( QC1_E_src1[19] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[19]) ) + ( QC1L171 );
QC1L167 = CARRY(QC1L167_adder_eqn);


--QC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X23_Y8_N57
QC1L170_adder_eqn = ( QC1L502Q ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[18]) ) + ( QC1L151 );
QC1L170 = SUM(QC1L170_adder_eqn);

--QC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X23_Y8_N57
QC1L171_adder_eqn = ( QC1L502Q ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[18]) ) + ( QC1L151 );
QC1L171 = CARRY(QC1L171_adder_eqn);


--QC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X21_Y7_N50
--register power-up is low

QC1_E_shift_rot_result[23] = DFFEAS(QC1L472, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[23],  ,  , QC1_E_new_inst);


--QC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X23_Y7_N12
QC1L174_adder_eqn = ( QC1_E_src1[23] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[23]) ) + ( QC1L155 );
QC1L174 = SUM(QC1L174_adder_eqn);

--QC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X23_Y7_N12
QC1L175_adder_eqn = ( QC1_E_src1[23] ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[23]) ) + ( QC1L155 );
QC1L175 = CARRY(QC1L175_adder_eqn);


--QC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X21_Y7_N44
--register power-up is low

QC1_E_shift_rot_result[25] = DFFEAS(QC1L474, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[25],  ,  , QC1_E_new_inst);


--QC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X23_Y7_N18
QC1L178_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[25]) ) + ( QC1_E_src1[25] ) + ( QC1L183 );
QC1L178 = SUM(QC1L178_adder_eqn);

--QC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X23_Y7_N18
QC1L179_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[25]) ) + ( QC1_E_src1[25] ) + ( QC1L183 );
QC1L179 = CARRY(QC1L179_adder_eqn);


--QC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X21_Y7_N47
--register power-up is low

QC1_E_shift_rot_result[24] = DFFEAS(QC1L473, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L509Q,  ,  , QC1_E_new_inst);


--QC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X23_Y7_N15
QC1L182_adder_eqn = ( QC1L509Q ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[24]) ) + ( QC1L175 );
QC1L182 = SUM(QC1L182_adder_eqn);

--QC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X23_Y7_N15
QC1L183_adder_eqn = ( QC1L509Q ) + ( !QC1_E_alu_sub $ (!QC1_E_src2[24]) ) + ( QC1L175 );
QC1L183 = CARRY(QC1L183_adder_eqn);


--QC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X21_Y7_N38
--register power-up is low

QC1_E_shift_rot_result[27] = DFFEAS(QC1L476, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[27],  ,  , QC1_E_new_inst);


--QC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X23_Y7_N24
QC1L186_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[27]) ) + ( QC1_E_src1[27] ) + ( QC1L191 );
QC1L186 = SUM(QC1L186_adder_eqn);

--QC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X23_Y7_N24
QC1L187_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[27]) ) + ( QC1_E_src1[27] ) + ( QC1L191 );
QC1L187 = CARRY(QC1L187_adder_eqn);


--QC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X21_Y7_N58
--register power-up is low

QC1_E_shift_rot_result[26] = DFFEAS(QC1L475, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[26],  ,  , QC1_E_new_inst);


--QC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X23_Y7_N21
QC1L190_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[26]) ) + ( QC1_E_src1[26] ) + ( QC1L179 );
QC1L190 = SUM(QC1L190_adder_eqn);

--QC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X23_Y7_N21
QC1L191_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[26]) ) + ( QC1_E_src1[26] ) + ( QC1L179 );
QC1L191 = CARRY(QC1L191_adder_eqn);


--QC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X21_Y7_N40
--register power-up is low

QC1_E_shift_rot_result[29] = DFFEAS(QC1L478, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[29],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X21_Y7_N56
--register power-up is low

QC1_E_shift_rot_result[28] = DFFEAS(QC1L477, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[28],  ,  , QC1_E_new_inst);


--QC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X23_Y7_N27
QC1L194_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[28]) ) + ( QC1_E_src1[28] ) + ( QC1L187 );
QC1L194 = SUM(QC1L194_adder_eqn);

--QC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X23_Y7_N27
QC1L195_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[28]) ) + ( QC1_E_src1[28] ) + ( QC1L187 );
QC1L195 = CARRY(QC1L195_adder_eqn);


--NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X7_Y4_N39
NB1_counter_comb_bita3_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( NB1L11 );
NB1_counter_comb_bita3 = SUM(NB1_counter_comb_bita3_adder_eqn);

--NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X7_Y4_N39
NB1L15_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( NB1L11 );
NB1L15 = CARRY(NB1L15_adder_eqn);


--NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X7_Y4_N30
NB1_counter_comb_bita0_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1_counter_comb_bita0 = SUM(NB1_counter_comb_bita0_adder_eqn);

--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X7_Y4_N30
NB1L3_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1L3 = CARRY(NB1L3_adder_eqn);


--NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X7_Y4_N36
NB1_counter_comb_bita2_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( NB1L7 );
NB1_counter_comb_bita2 = SUM(NB1_counter_comb_bita2_adder_eqn);

--NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X7_Y4_N36
NB1L11_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( NB1L7 );
NB1L11 = CARRY(NB1L11_adder_eqn);


--NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X7_Y4_N33
NB1_counter_comb_bita1_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( NB1L3 );
NB1_counter_comb_bita1 = SUM(NB1_counter_comb_bita1_adder_eqn);

--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X7_Y4_N33
NB1L7_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( NB1L3 );
NB1L7 = CARRY(NB1L7_adder_eqn);


--NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X7_Y4_N45
NB1_counter_comb_bita5_adder_eqn = ( NB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( NB1L19 );
NB1_counter_comb_bita5 = SUM(NB1_counter_comb_bita5_adder_eqn);


--NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X7_Y4_N42
NB1_counter_comb_bita4_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( NB1L15 );
NB1_counter_comb_bita4 = SUM(NB1_counter_comb_bita4_adder_eqn);

--NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X7_Y4_N42
NB1L19_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( NB1L15 );
NB1L19 = CARRY(NB1L19_adder_eqn);


--JD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X7_Y5_N55
--register power-up is low

JD1_MonDReg[22] = DFFEAS(JD1L97, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[22],  , JD1L61, !LD1_take_action_ocimem_b);


--MD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X3_Y5_N2
--register power-up is low

MD1_sr[22] = DFFEAS(MD1L85, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--ZC1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X2_Y5_N13
--register power-up is low

ZC1_break_readreg[20] = DFFEAS(ZC1L35, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--JD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X7_Y5_N14
--register power-up is low

JD1_MonDReg[20] = DFFEAS(JD1L93, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[20],  , JD1L61, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X2_Y5_N4
--register power-up is low

ZC1_break_readreg[19] = DFFEAS(ZC1L33, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--JD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X8_Y5_N49
--register power-up is low

JD1_MonDReg[19] = DFFEAS(JD1L90, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[19],  , JD1L61, !LD1_take_action_ocimem_b);


--MD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X3_Y5_N47
--register power-up is low

MD1_sr[19] = DFFEAS(MD1L86, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--JD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X8_Y5_N22
--register power-up is low

JD1_MonDReg[23] = DFFEAS(JD1L99, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[23],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X7_Y5_N25
--register power-up is low

JD1_MonDReg[11] = DFFEAS(JD1L72, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[11],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X8_Y5_N17
--register power-up is low

JD1_MonDReg[13] = DFFEAS(JD1L75, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[13],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X8_Y5_N43
--register power-up is low

JD1_MonDReg[14] = DFFEAS(JD1L77, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[14],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X7_Y5_N59
--register power-up is low

JD1_MonDReg[7] = DFFEAS(JD1L64, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[7],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X7_Y5_N38
--register power-up is low

JD1_MonDReg[9] = DFFEAS(JD1L68, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[9],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X7_Y5_N43
--register power-up is low

JD1_MonDReg[6] = DFFEAS(JD1L62, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[6],  , JD1L61, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y5_N28
--register power-up is low

ZC1_break_readreg[17] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[17],  , ZC1L40, VCC);


--JD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X7_Y5_N46
--register power-up is low

JD1_MonDReg[17] = DFFEAS(JD1L87, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[17],  , JD1L61, !LD1_take_action_ocimem_b);


--JD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X7_Y5_N50
--register power-up is low

JD1_MonDReg[10] = DFFEAS(JD1L70, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[10],  , JD1L61, !LD1_take_action_ocimem_b);


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at MLABCELL_X8_Y4_N6
T1L34_adder_eqn = ( !NB1L30Q ) + ( GND ) + ( T1L39 );
T1L34 = SUM(T1L34_adder_eqn);

--T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at MLABCELL_X8_Y4_N6
T1L35_adder_eqn = ( !NB1L30Q ) + ( GND ) + ( T1L39 );
T1L35 = CARRY(T1L35_adder_eqn);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at MLABCELL_X8_Y4_N3
T1L38_adder_eqn = ( !NB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at MLABCELL_X8_Y4_N3
T1L39_adder_eqn = ( !NB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L39 = CARRY(T1L39_adder_eqn);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at MLABCELL_X8_Y4_N9
T1L42_adder_eqn = ( !NB1_counter_reg_bit[3] ) + ( GND ) + ( T1L35 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at MLABCELL_X8_Y4_N9
T1L43_adder_eqn = ( !NB1_counter_reg_bit[3] ) + ( GND ) + ( T1L35 );
T1L43 = CARRY(T1L43_adder_eqn);


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at MLABCELL_X8_Y4_N12
T1L46_adder_eqn = ( !NB1_counter_reg_bit[4] ) + ( GND ) + ( T1L43 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at MLABCELL_X8_Y4_N12
T1L47_adder_eqn = ( !NB1_counter_reg_bit[4] ) + ( GND ) + ( T1L43 );
T1L47 = CARRY(T1L47_adder_eqn);


--JD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X8_Y5_N37
--register power-up is low

JD1_MonDReg[21] = DFFEAS(JD1L95, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[21],  , JD1L61, !LD1_take_action_ocimem_b);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at MLABCELL_X8_Y4_N18
T1L50_adder_eqn = ( !KB1L5Q ) + ( VCC ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at MLABCELL_X8_Y4_N15
T1L54_adder_eqn = ( !NB1L34Q ) + ( GND ) + ( T1L47 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at MLABCELL_X8_Y4_N15
T1L55_adder_eqn = ( !NB1L34Q ) + ( GND ) + ( T1L47 );
T1L55 = CARRY(T1L55_adder_eqn);


--BB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X3_Y3_N23
--register power-up is low

BB1_td_shift[8] = AMPP_FUNCTION(A1L105, BB1L86, !N1_clr_reg, !Q1_state[4], BB1L64);


--cntr[19] is cntr[19] at FF_X37_Y4_N29
--register power-up is low

cntr[19] = DFFEAS(A1L22, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25 at LABCELL_X37_Y4_N24
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26 at LABCELL_X37_Y4_N24
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--BB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X3_Y3_N1
--register power-up is low

BB1_count[4] = AMPP_FUNCTION(A1L105, BB1_count[3], !N1_clr_reg, !Q1_state[4], GND, BB1L64);


--ZC1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X2_Y5_N43
--register power-up is low

ZC1_break_readreg[5] = DFFEAS(ZC1L10, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X2_Y5_N31
--register power-up is low

ZC1_break_readreg[28] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[28],  , ZC1L40, VCC);


--JD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X7_Y5_N4
--register power-up is low

JD1_MonDReg[28] = DFFEAS(JD1L110, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[28],  , JD1L61, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X2_Y5_N47
--register power-up is low

ZC1_break_readreg[29] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[29],  , ZC1L40, VCC);


--JD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X7_Y5_N1
--register power-up is low

JD1_MonDReg[30] = DFFEAS(JD1L113, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[30],  , JD1L61, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y5_N34
--register power-up is low

ZC1_break_readreg[30] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[30],  , ZC1L40, VCC);


--ZC1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X2_Y5_N19
--register power-up is low

ZC1_break_readreg[31] = DFFEAS(ZC1L51, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--JD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X4_Y6_N28
--register power-up is low

JD1_MonDReg[31] = DFFEAS(JD1L115, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[31],  , JD1L61, !LD1_take_action_ocimem_b);


--MD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X3_Y5_N5
--register power-up is low

MD1_sr[23] = DFFEAS(MD1L89, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--ZC1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X2_Y5_N26
--register power-up is low

ZC1_break_readreg[21] = DFFEAS(ZC1L37, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y5_N22
--register power-up is low

ZC1_break_readreg[18] = DFFEAS(ZC1L31, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--MD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X3_Y5_N11
--register power-up is low

MD1_sr[16] = DFFEAS(MD1L90, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--cntr[18] is cntr[18] at FF_X37_Y4_N26
--register power-up is low

cntr[18] = DFFEAS(A1L26, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29 at LABCELL_X37_Y4_N21
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30 at LABCELL_X37_Y4_N21
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--BB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X3_Y3_N46
--register power-up is low

BB1_count[3] = AMPP_FUNCTION(A1L105, BB1L10, !N1_clr_reg, !Q1_state[4], BB1L64);


--MD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X3_Y5_N32
--register power-up is low

MD1_sr[24] = DFFEAS(MD1L91, A1L105,  ,  , MD1L31,  ,  , MD1L32,  );


--MD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y5_N56
--register power-up is low

MD1_sr[8] = DFFEAS(MD1L92, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y5_N29
--register power-up is low

ZC1_break_readreg[6] = DFFEAS(ZC1L12, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X4_Y5_N11
--register power-up is low

ZC1_break_readreg[22] = DFFEAS(ZC1L41, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--MD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y5_N38
--register power-up is low

MD1_sr[14] = DFFEAS(MD1L93, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--MD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y5_N20
--register power-up is low

MD1_sr[10] = DFFEAS(MD1L96, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--MD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y5_N2
--register power-up is low

MD1_sr[12] = DFFEAS(MD1L97, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--MD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y5_N23
--register power-up is low

MD1_sr[11] = DFFEAS(MD1L98, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--MD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y5_N59
--register power-up is low

MD1_sr[9] = DFFEAS(MD1L99, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--ZC1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X2_Y5_N32
--register power-up is low

ZC1_break_readreg[15] = DFFEAS(ZC1L27, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--MD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y5_N5
--register power-up is low

MD1_sr[13] = DFFEAS(MD1L100, A1L105,  ,  , MD1L23,  ,  , MD1L22,  );


--cntr[17] is cntr[17] at FF_X37_Y4_N23
--register power-up is low

cntr[17] = DFFEAS(A1L30, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33 at LABCELL_X37_Y4_N18
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34 at LABCELL_X37_Y4_N18
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--BB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X3_Y3_N7
--register power-up is low

BB1_count[2] = AMPP_FUNCTION(A1L105, BB1_count[1], !N1_clr_reg, !Q1_state[4], GND, BB1L64);


--ZC1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y5_N26
--register power-up is low

ZC1_break_readreg[23] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[23],  , ZC1L40, VCC);


--ZC1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X2_Y5_N35
--register power-up is low

ZC1_break_readreg[7] = DFFEAS(ZC1L14, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y5_N29
--register power-up is low

ZC1_break_readreg[13] = DFFEAS(ZC1L23, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y5_N1
--register power-up is low

ZC1_break_readreg[14] = DFFEAS(ZC1L25, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y5_N4
--register power-up is low

ZC1_break_readreg[9] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[9],  , ZC1L40, VCC);


--ZC1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y5_N19
--register power-up is low

ZC1_break_readreg[11] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[11],  , ZC1L40, VCC);


--ZC1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y5_N22
--register power-up is low

ZC1_break_readreg[10] = DFFEAS(ZC1L19, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y5_N8
--register power-up is low

ZC1_break_readreg[8] = DFFEAS(ZC1L16, GLOBAL(A1L123),  ,  , ZC1L39,  ,  , ZC1L40,  );


--ZC1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y5_N23
--register power-up is low

ZC1_break_readreg[12] = DFFEAS( , GLOBAL(A1L123),  ,  , ZC1L39, LD1_jdo[12],  , ZC1L40, VCC);


--cntr[16] is cntr[16] at FF_X37_Y4_N20
--register power-up is low

cntr[16] = DFFEAS(A1L34, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37 at LABCELL_X37_Y4_N15
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38 at LABCELL_X37_Y4_N15
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--cntr[15] is cntr[15] at FF_X37_Y4_N17
--register power-up is low

cntr[15] = DFFEAS(A1L38, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41 at LABCELL_X37_Y4_N12
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42 at LABCELL_X37_Y4_N12
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14] at FF_X37_Y4_N14
--register power-up is low

cntr[14] = DFFEAS(A1L42, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45 at LABCELL_X37_Y4_N9
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46 at LABCELL_X37_Y4_N9
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13] at FF_X37_Y4_N11
--register power-up is low

cntr[13] = DFFEAS(A1L46, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49 at LABCELL_X37_Y4_N6
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50 at LABCELL_X37_Y4_N6
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12] at FF_X37_Y4_N8
--register power-up is low

cntr[12] = DFFEAS(A1L50, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53 at LABCELL_X37_Y4_N3
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54 at LABCELL_X37_Y4_N3
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11] at FF_X37_Y4_N5
--register power-up is low

cntr[11] = DFFEAS(A1L54, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57 at LABCELL_X37_Y4_N0
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58 at LABCELL_X37_Y4_N0
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10] at FF_X37_Y4_N2
--register power-up is low

cntr[10] = DFFEAS(A1L58, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61 at LABCELL_X37_Y5_N57
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62 at LABCELL_X37_Y5_N57
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9] at FF_X37_Y5_N59
--register power-up is low

cntr[9] = DFFEAS(A1L62, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65 at LABCELL_X37_Y5_N54
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66 at LABCELL_X37_Y5_N54
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8] at FF_X37_Y5_N56
--register power-up is low

cntr[8] = DFFEAS(A1L66, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69 at LABCELL_X37_Y5_N51
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70 at LABCELL_X37_Y5_N51
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7] at FF_X37_Y5_N53
--register power-up is low

cntr[7] = DFFEAS(A1L70, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73 at LABCELL_X37_Y5_N48
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74 at LABCELL_X37_Y5_N48
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6] at FF_X37_Y5_N50
--register power-up is low

cntr[6] = DFFEAS(A1L74, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77 at LABCELL_X37_Y5_N45
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78 at LABCELL_X37_Y5_N45
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5] at FF_X37_Y5_N47
--register power-up is low

cntr[5] = DFFEAS(A1L78, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81 at LABCELL_X37_Y5_N42
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82 at LABCELL_X37_Y5_N42
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4] at FF_X37_Y5_N44
--register power-up is low

cntr[4] = DFFEAS(A1L82, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85 at LABCELL_X37_Y5_N39
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86 at LABCELL_X37_Y5_N39
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3] at FF_X37_Y5_N41
--register power-up is low

cntr[3] = DFFEAS(A1L86, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89 at LABCELL_X37_Y5_N36
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90 at LABCELL_X37_Y5_N36
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2] at FF_X37_Y5_N38
--register power-up is low

cntr[2] = DFFEAS(A1L90, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93 at LABCELL_X37_Y5_N33
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94 at LABCELL_X37_Y5_N33
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1] at FF_X37_Y5_N35
--register power-up is low

cntr[1] = DFFEAS(A1L94, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97 at LABCELL_X37_Y5_N30
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98 at LABCELL_X37_Y5_N30
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0] at FF_X37_Y5_N32
--register power-up is low

cntr[0] = DFFEAS(A1L98, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--JD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at MLABCELL_X3_Y6_N6
JD1L120 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((!JD1_MonAReg[3] & (JD1_MonAReg[4] & !JD1_MonAReg[2]))))) # (LD1_take_action_ocimem_b & (LD1_jdo[32])) ) ) # ( JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((VD1_q_a[29])))) # (LD1_take_action_ocimem_b & (LD1_jdo[32])) ) );


--JD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at MLABCELL_X3_Y6_N0
JD1L124 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((JD1_MonAReg[3] & (!JD1_MonAReg[4] & !JD1_MonAReg[2]))))) # (LD1_take_action_ocimem_b & (LD1_jdo[21])) ) ) # ( JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((VD1_q_a[18])))) # (LD1_take_action_ocimem_b & (LD1_jdo[21])) ) );


--JD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at MLABCELL_X3_Y6_N18
JD1L128 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (!JD1_MonAReg[4] & (!JD1_MonAReg[3] & ((!JD1_MonAReg[2]))))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[8]))))) ) ) # ( JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((VD1_q_a[5])))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[8]))))) ) );


--JD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20 at MLABCELL_X3_Y6_N12
JD1L80 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (!JD1_MonAReg[3] & (!JD1_MonAReg[4] $ (((JD1_MonAReg[2])))))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[18]))))) ) ) # ( JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((VD1_q_a[15])))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[18]))))) ) );


--QC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~9 at MLABCELL_X15_Y6_N6
QC1L987 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[21] & RB3L1)) # (QC1L986)))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[21] & RB3L1)) # (QC1L986)))) # (QC1_av_ld_aligning_data & ((((QC1L1008Q))))) ) );


--QC1L992 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13 at LABCELL_X12_Y8_N24
QC1L992 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((RB3L1 & WD1_q_a[22])) # (QC1L991)))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((RB3L1 & WD1_q_a[22])) # (QC1L991)))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte3_data[6])))) ) );


--QC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~17 at MLABCELL_X15_Y6_N48
QC1L982 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[20])))) # (QC1L981))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[20])))) # (QC1L981))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[4]))))) ) );


--QC1L977 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~21 at LABCELL_X12_Y6_N18
QC1L977 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[19] & RB3L1)) # (QC1L976)))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[19] & RB3L1)) # (QC1L976)))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[3]))))) ) );


--QC1L967 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~25 at LABCELL_X12_Y6_N48
QC1L967 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[17] & ((RB3L1)))) # (QC1L966))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[17] & ((RB3L1)))) # (QC1L966))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[1]))))) ) );


--QC1L972 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~29 at MLABCELL_X15_Y6_N18
QC1L972 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[18] & RB3L1))) # (QC1L971))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[18] & RB3L1))) # (QC1L971))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte3_data[2])))) ) );


--QC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~9 at MLABCELL_X15_Y6_N12
QC1L936 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[13] & ((RB3L1)))) # (QC1L935))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[13] & ((RB3L1)))) # (QC1L935))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[5]))))) ) );


--QC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~13 at LABCELL_X12_Y8_N30
QC1L941 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[14] & RB3L1))) # (QC1L940))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[14] & RB3L1))) # (QC1L940))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte2_data[6])))) ) );


--QC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~17 at MLABCELL_X15_Y7_N18
QC1L946 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[15] & ((RB3L1)))) # (QC1L945))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[15] & ((RB3L1)))) # (QC1L945))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[7]))))) ) );


--QC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33 at LABCELL_X12_Y6_N30
QC1L962 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[16] & RB3L1)) # (QC1L961)))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[16] & RB3L1)) # (QC1L961)))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte3_data[0])))) ) );


--QC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~21 at MLABCELL_X15_Y6_N30
QC1L931 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((RB3L1 & WD1_q_a[12])) # (QC1L930)))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((RB3L1 & WD1_q_a[12])) # (QC1L930)))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte2_data[4])))) ) );


--QC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~25 at LABCELL_X12_Y8_N36
QC1L919 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[9] & RB3L1)) # (QC1L918)))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[9] & RB3L1)) # (QC1L918)))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte2_data[1])))) ) );


--QC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~29 at MLABCELL_X15_Y6_N24
QC1L924 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[10] & RB3L1)) # (QC1L923)))) # (QC1_av_ld_aligning_data & ((((QC1L880))))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((WD1_q_a[10] & RB3L1)) # (QC1L923)))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[2]))))) ) );


--QC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X22_Y6_N0
QC1L823 = ( !QC1_R_ctrl_break & ( (!QC1_R_ctrl_wrctl_inst & (QC1_W_bstatus_reg)) # (QC1_R_ctrl_wrctl_inst & ((!QC1L625 & (QC1_W_bstatus_reg)) # (QC1L625 & ((!QC1_D_iw[6] & ((QC1_E_src1[0]))) # (QC1_D_iw[6] & (QC1_W_bstatus_reg)))))) ) ) # ( QC1_R_ctrl_break & ( (((QC1_W_status_reg_pie))) ) );


--QC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33 at MLABCELL_X15_Y7_N12
QC1L914 = ( !QC1L695 & ( (!QC1_av_ld_aligning_data & ((((RB3L1 & WD1_q_a[8]))) # (QC1L913))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) # ( QC1L695 & ( (!QC1_av_ld_aligning_data & ((((RB3L1 & WD1_q_a[8]))) # (QC1L913))) # (QC1_av_ld_aligning_data & (((QC1_av_ld_byte2_data[0])))) ) );


--TC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at MLABCELL_X6_Y6_N24
TC1L83 = ( !TC1_read & ( (VB3L16 & (!VB3_mem_used[1] & (((TB1_saved_grant[0] & QB1L10)) # (TB1L55)))) ) ) # ( TC1_read & ( (((JD1L193Q))) ) );


--TC1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at MLABCELL_X6_Y6_N54
TC1L133 = ( !TC1_write & ( (TB1_saved_grant[0] & (U1L1 & (!VB3_mem_used[1] & ((TB1L55) # (QB1L10))))) ) ) # ( TC1_write & ( (((JD1L193Q))) ) );


--QC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X22_Y8_N24
QC1L776 = ( !QC1_D_iw[14] & ( (!QC1_D_iw[13] & (QC1_D_iw[12] & (!QC1_D_iw[16] & (QC1L579 & !QC1_D_iw[11])))) ) ) # ( QC1_D_iw[14] & ( (!QC1_D_iw[13] & (QC1_D_iw[12] & (QC1_D_iw[15] & (QC1L579 & !QC1_D_iw[11])))) ) );


--BB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X4_Y3_N45
BB1L52 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[3], !A1L106, !BB1_state, !H1_splitter_nodes_receive_0[3], !N1_irf_reg[1][0]);


--QC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X17_Y7_N36
QC1L839 = ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (((!QC1_R_ctrl_br_cmp & (QC1_W_alu_result[0])) # (QC1_R_ctrl_br_cmp & ((QC1_W_cmp_result)))))) # (QC1_R_ctrl_ld & (QC1_av_ld_byte0_data[0])) ) ) # ( QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (((!QC1_R_ctrl_br_cmp & (QC1_W_control_rd_data[0])) # (QC1_R_ctrl_br_cmp & ((QC1_W_cmp_result)))))) # (QC1_R_ctrl_ld & (QC1_av_ld_byte0_data[0])) ) );


--U1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X10_Y4_N13
--register power-up is low

U1_data_out[0] = DFFEAS(U1L7, GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4,  ,  ,  ,  );


--U1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X10_Y4_N16
--register power-up is low

U1_data_out[1] = DFFEAS(U1L9, GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4,  ,  ,  ,  );


--U1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X10_Y4_N10
--register power-up is low

U1_data_out[2] = DFFEAS(U1L11, GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4,  ,  ,  ,  );


--U1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X10_Y4_N4
--register power-up is low

U1_data_out[3] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4, QC1L1029Q,  ,  , VCC);


--U1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X10_Y4_N1
--register power-up is low

U1_data_out[4] = DFFEAS(U1L14, GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4,  ,  ,  ,  );


--U1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X10_Y4_N22
--register power-up is low

U1_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4, QC1_d_writedata[5],  ,  , VCC);


--U1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X10_Y4_N8
--register power-up is low

U1_data_out[6] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4, QC1_d_writedata[6],  ,  , VCC);


--U1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X10_Y4_N20
--register power-up is low

U1_data_out[7] = DFFEAS(U1L19, GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4,  ,  ,  ,  );


--BB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X6_Y3_N26
--register power-up is low

BB1_adapted_tdo = AMPP_FUNCTION(!A1L105, BB1_td_shift[0], !N1_clr_reg, GND);


--MD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y3_N38
--register power-up is low

MD1_sr[0] = DFFEAS(MD1L59, A1L105,  ,  ,  ,  ,  ,  ,  );


--MD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X1_Y3_N40
--register power-up is low

MD1_ir_out[0] = DFFEAS( , A1L105,  ,  ,  , PD3_dreg[0],  ,  , VCC);


--MD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y3_N22
--register power-up is low

MD1_ir_out[1] = DFFEAS( , A1L105,  ,  ,  , PD2_dreg[0],  ,  , VCC);


--QC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X25_Y5_N5
--register power-up is low

QC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[0],  ,  , VCC);


--Y1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X8_Y3_N17
--register power-up is low

Y1_r_sync_rst = DFFEAS(Y1L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--QC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X16_Y7_N40
--register power-up is low

QC1_d_write = DFFEAS(QC1_E_st_stall, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X9_Y7_N37
--register power-up is low

YB1_write_accepted = DFFEAS(YB1L11, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X9_Y7_N33
U1L1 = (!YB1_write_accepted & QC1_d_write);


--VB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X10_Y7_N13
--register power-up is low

VB6_mem_used[1] = DFFEAS(VB6L5, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X13_Y8_N48
ZB1L2 = ( !QC1L800Q & ( !QC1L798Q & ( (!QC1L794Q & (!QC1_W_alu_result[7] & (!QC1_W_alu_result[8] & !QC1_W_alu_result[11]))) ) ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at LABCELL_X18_Y9_N18
ZB1L3 = ( !QC1_W_alu_result[15] & ( (QC1_W_alu_result[12] & (!QC1_W_alu_result[14] & (QC1_W_alu_result[16] & !QC1_W_alu_result[13]))) ) );


--U1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at LABCELL_X12_Y7_N27
U1L2 = ( !QC1_W_alu_result[5] & ( (!VB6_mem_used[1] & (ZB1L3 & (ZB1L2 & !QC1_W_alu_result[4]))) ) );


--WB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X10_Y7_N44
--register power-up is low

WB6_wait_latency_counter[1] = DFFEAS(WB6L18, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X10_Y7_N47
--register power-up is low

WB6_wait_latency_counter[0] = DFFEAS(WB6L19, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_hold_waitrequest is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest at FF_X13_Y7_N40
--register power-up is low

XB1_hold_waitrequest = DFFEAS(XB1L2, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at LABCELL_X9_Y7_N0
U1L3 = ( !WB6_wait_latency_counter[1] & ( !WB6_wait_latency_counter[0] & ( XB1_hold_waitrequest ) ) );


--U1L4 is nios_system:u0|nios_system_leds:leds|always0~3 at LABCELL_X10_Y4_N27
U1L4 = ( U1L2 & ( (!QC1_W_alu_result[2] & (U1L1 & (!QC1_W_alu_result[3] & U1L3))) ) );


--QC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X16_Y4_N49
--register power-up is low

QC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[1],  ,  , VCC);


--QC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X25_Y5_N37
--register power-up is low

QC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[2],  ,  , VCC);


--QC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X8_Y6_N29
--register power-up is low

QC1_d_writedata[3] = DFFEAS(QC1L1030, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X13_Y8_N52
--register power-up is low

QC1_d_writedata[4] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[4],  ,  , VCC);


--QC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X8_Y8_N49
--register power-up is low

QC1_d_writedata[5] = DFFEAS(QC1L1033, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X16_Y8_N8
--register power-up is low

QC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[6],  ,  , VCC);


--QC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X16_Y4_N31
--register power-up is low

QC1_d_writedata[7] = DFFEAS(QC1L1036, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3 at FF_X37_Y4_N50
--register power-up is low

key0_d3 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , key0_d2,  ,  , VCC);


--KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y4_N0
KD1L3 = ( H1_splitter_nodes_receive_1[3] & ( !N1_virtual_ir_scan_reg & ( Q1_state[4] ) ) );


--MD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at MLABCELL_X3_Y4_N45
MD1L57 = ( N1_virtual_ir_scan_reg & ( MD1_sr[0] ) ) # ( !N1_virtual_ir_scan_reg & ( (MD1_sr[0] & ((!Q1_state[3]) # (!H1_splitter_nodes_receive_1[3]))) ) );


--PD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X1_Y3_N17
--register power-up is low

PD3_dreg[0] = DFFEAS( , A1L105,  ,  ,  , PD3_din_s1,  ,  , VCC);


--MD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X1_Y3_N42
MD1L58 = ( Q1_state[3] & ( PD3_dreg[0] & ( (!N1_irf_reg[2][0] & (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & !N1_irf_reg[2][1]))) ) ) );


--MD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y4_N40
--register power-up is low

MD1_DRsize.000 = DFFEAS(MD1L2, A1L105,  ,  , KD1_virtual_state_uir,  ,  ,  ,  );


--MD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y3_N36
MD1L59 = ( KD1L3 & ( MD1L58 & ( (!MD1_DRsize.000 & ((A1L106))) # (MD1_DRsize.000 & (MD1_sr[1])) ) ) ) # ( !KD1L3 & ( MD1L58 ) ) # ( KD1L3 & ( !MD1L58 & ( (!MD1_DRsize.000 & ((A1L106))) # (MD1_DRsize.000 & (MD1_sr[1])) ) ) ) # ( !KD1L3 & ( !MD1L58 & ( MD1L57 ) ) );


--PD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y3_N20
--register power-up is low

PD2_dreg[0] = DFFEAS( , A1L105,  ,  ,  , PD2_din_s1,  ,  , VCC);


--Y2_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst at FF_X11_Y3_N5
--register power-up is low

Y2_r_sync_rst = DFFEAS(Y2L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X8_Y3_N55
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Y1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X8_Y3_N53
--register power-up is low

Y1_r_sync_rst_chain[1] = DFFEAS(Y1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X8_Y3_N15
Y1L1 = ( Y1_r_sync_rst & ( (!Y1_r_sync_rst_chain[1]) # (Y1_altera_reset_synchronizer_int_chain[4]) ) ) # ( !Y1_r_sync_rst & ( Y1_altera_reset_synchronizer_int_chain[4] ) );


--QC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X25_Y8_N49
--register power-up is low

QC1_R_ctrl_shift_rot = DFFEAS(QC1L247, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X18_Y7_N13
--register power-up is low

QC1_R_ctrl_logic = DFFEAS(QC1L231, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X19_Y7_N52
--register power-up is low

QC1_E_src1[3] = DFFEAS(QC1L735, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X10_Y6_N19
--register power-up is low

QC1_E_src2[3] = DFFEAS(QC1L771, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X18_Y7_N31
--register power-up is low

QC1_R_logic_op[1] = DFFEAS(QC1L301, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X18_Y7_N34
--register power-up is low

QC1_R_logic_op[0] = DFFEAS(QC1L300, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0 at MLABCELL_X21_Y9_N3
QC1L356 = ( QC1_E_src2[3] & ( QC1_E_src1[3] & ( !QC1_R_logic_op[1] $ (!QC1_R_logic_op[0]) ) ) ) # ( !QC1_E_src2[3] & ( QC1_E_src1[3] & ( QC1_R_logic_op[1] ) ) ) # ( QC1_E_src2[3] & ( !QC1_E_src1[3] & ( QC1_R_logic_op[1] ) ) ) # ( !QC1_E_src2[3] & ( !QC1_E_src1[3] & ( (!QC1_R_logic_op[1] & !QC1_R_logic_op[0]) ) ) );


--QC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0 at LABCELL_X19_Y9_N3
QC1L314 = ( QC1_R_ctrl_shift_rot & ( QC1L62 & ( QC1L406Q ) ) ) # ( !QC1_R_ctrl_shift_rot & ( QC1L62 & ( (!QC1_R_ctrl_logic) # (QC1L356) ) ) ) # ( QC1_R_ctrl_shift_rot & ( !QC1L62 & ( QC1L406Q ) ) ) # ( !QC1_R_ctrl_shift_rot & ( !QC1L62 & ( (QC1L356 & QC1_R_ctrl_logic) ) ) );


--QC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X25_Y8_N34
--register power-up is low

QC1_R_ctrl_rd_ctl_reg = DFFEAS(QC1_D_op_rdctl, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X18_Y6_N25
--register power-up is low

QC1_R_ctrl_br_cmp = DFFEAS(QC1L208, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X22_Y7_N57
QC1L343 = ( QC1_R_ctrl_br_cmp ) # ( !QC1_R_ctrl_br_cmp & ( QC1_R_ctrl_rd_ctl_reg ) );


--QC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X22_Y6_N34
--register power-up is low

QC1_E_src2[2] = DFFEAS(QC1L770, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X24_Y8_N49
--register power-up is low

QC1_E_src1[2] = DFFEAS(QC1L734, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~1 at LABCELL_X19_Y9_N24
QC1L355 = ( QC1_R_logic_op[0] & ( QC1_R_logic_op[1] & ( !QC1_E_src1[2] $ (!QC1_E_src2[2]) ) ) ) # ( !QC1_R_logic_op[0] & ( QC1_R_logic_op[1] & ( (QC1_E_src2[2]) # (QC1_E_src1[2]) ) ) ) # ( QC1_R_logic_op[0] & ( !QC1_R_logic_op[1] & ( (QC1_E_src1[2] & QC1_E_src2[2]) ) ) ) # ( !QC1_R_logic_op[0] & ( !QC1_R_logic_op[1] & ( (!QC1_E_src1[2] & !QC1_E_src2[2]) ) ) );


--QC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~2 at LABCELL_X19_Y9_N45
QC1L313 = ( QC1L355 & ( (!QC1_R_ctrl_shift_rot & (((QC1L66)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1L404Q)))) ) ) # ( !QC1L355 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & (QC1L66))) # (QC1_R_ctrl_shift_rot & (((QC1L404Q)))) ) );


--QC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X16_Y7_N56
--register power-up is low

QC1_E_new_inst = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_R_valid,  ,  , VCC);


--QC1L1023 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X16_Y7_N0
QC1L1023 = ( QC1_E_new_inst & ( QC1_R_ctrl_st ) );


--QC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X12_Y7_N35
--register power-up is low

QC1_d_read = DFFEAS(QC1_d_read_nxt, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X9_Y7_N39
YB1L1 = ( !QC1L1021Q & ( !YB1_write_accepted ) );


--BB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X15_Y8_N25
--register power-up is low

BB1_rst1 = AMPP_FUNCTION(A1L123, BB1L44, !Y1_r_sync_rst);


--YB1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X9_Y7_N56
--register power-up is low

YB1_read_accepted = DFFEAS(YB1L8, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0 at LABCELL_X9_Y7_N57
UB2L1 = ( YB1_write_accepted & ( (QC1L1021Q & (XB1_hold_waitrequest & !YB1_read_accepted)) ) ) # ( !YB1_write_accepted & ( (XB1_hold_waitrequest & (((QC1L1021Q & !YB1_read_accepted)) # (QC1_d_write))) ) );


--UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~1 at LABCELL_X9_Y7_N12
UB2L2 = ( U1L1 & ( UB2L1 ) );


--VB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N1
--register power-up is low

VB2_mem_used[1] = DFFEAS(VB2L9, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X12_Y7_N36
ZB1L7 = ( QC1_d_read & ( (!QC1_W_alu_result[3] & !YB1_read_accepted) ) );


--UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~2 at MLABCELL_X8_Y7_N12
UB2L3 = ( !VB2_mem_used[1] & ( QC1_W_alu_result[5] & ( (!QC1_W_alu_result[4] & (ZB1L3 & (ZB1L2 & ZB1L7))) ) ) );


--WB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X11_Y7_N32
--register power-up is low

WB2_wait_latency_counter[1] = DFFEAS(WB2L10, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X11_Y7_N35
--register power-up is low

WB2_wait_latency_counter[0] = DFFEAS(WB2L11, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X11_Y7_N12
QB1L4 = ( BB1_rst1 & ( (!WB2_wait_latency_counter[1] & (UB2L3 & (!WB2_wait_latency_counter[0] $ (!UB2L2)))) ) );


--VB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N7
--register power-up is low

VB5_mem_used[1] = DFFEAS(VB5L10, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X12_Y7_N9
ZB1L8 = ( !QC1_W_alu_result[5] & ( QC1_W_alu_result[4] ) );


--UB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|m0_write~0 at LABCELL_X12_Y7_N12
UB5L1 = ( !YB1_read_accepted & ( ZB1L8 & ( (!VB5_mem_used[1] & (ZB1L2 & (QC1_d_read & ZB1L3))) ) ) );


--WB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1] at FF_X10_Y7_N37
--register power-up is low

WB5_wait_latency_counter[1] = DFFEAS(WB5L16, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0] at FF_X11_Y7_N52
--register power-up is low

WB5_wait_latency_counter[0] = DFFEAS(WB5L17, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X10_Y7_N30
QB1L5 = ( UB2L1 & ( !WB5_wait_latency_counter[1] & ( (UB5L1 & (BB1_rst1 & (!U1L1 $ (!WB5_wait_latency_counter[0])))) ) ) ) # ( !UB2L1 & ( !WB5_wait_latency_counter[1] & ( (UB5L1 & (BB1_rst1 & WB5_wait_latency_counter[0])) ) ) );


--ZB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2 at LABCELL_X12_Y7_N39
ZB1L4 = ( !QC1_W_alu_result[5] & ( (!QC1_W_alu_result[4] & (ZB1L2 & ZB1L3)) ) );


--QB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X10_Y7_N24
QB1L6 = ( ZB1L4 & ( BB1_rst1 & ( (!VB6_mem_used[1] & (!WB6_wait_latency_counter[1] & (!UB2L2 $ (!WB6_wait_latency_counter[0])))) ) ) );


--VB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y7_N8
--register power-up is low

VB1_mem_used[1] = DFFEAS(VB1L9, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X7_Y4_N13
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L70, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at LABCELL_X12_Y7_N21
ZB1L5 = ( QC1_W_alu_result[3] & ( !QC1_W_alu_result[4] & ( (QC1_W_alu_result[5] & (ZB1L3 & ZB1L2)) ) ) );


--TB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0] at FF_X15_Y5_N49
--register power-up is low

TB1_saved_grant[0] = DFFEAS(TB1L6, GLOBAL(A1L123), !Y2_r_sync_rst,  , TB1L56,  ,  ,  ,  );


--JD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X6_Y6_N1
--register power-up is low

JD1_waitrequest = DFFEAS(JD1L192, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X6_Y6_N20
--register power-up is low

VB3_mem_used[1] = DFFEAS(VB3L15, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at MLABCELL_X6_Y6_N51
VB3L19 = (!VB3_mem_used[1] & !JD1L193Q);


--TB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] at FF_X12_Y5_N40
--register power-up is low

TB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , TB2L59, HC2L2,  ,  , VCC);


--VB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X10_Y7_N58
--register power-up is low

VB4_mem_used[1] = DFFEAS(VB4L15, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|write~0 at LABCELL_X10_Y7_N39
VB4L18 = ( !VB4_mem_used[1] & ( BB1_rst1 ) );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X18_Y9_N0
ZB1L1 = ( !QC1_W_alu_result[13] & ( !QC1_W_alu_result[12] & ( (!QC1_W_alu_result[15] & (!QC1_W_alu_result[14] & (QC1_W_alu_result[16] & QC1_W_alu_result[11]))) ) ) );


--QB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X13_Y7_N27
QB1L1 = ( TB1_saved_grant[0] & ( (!ZB1L1 & (TB2_saved_grant[0] & (VB4L18))) # (ZB1L1 & (((VB3L19)))) ) ) # ( !TB1_saved_grant[0] & ( (TB2_saved_grant[0] & (VB4L18 & !ZB1L1)) ) );


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X9_Y7_N9
YB1L9 = ( QC1L1021Q & ( !YB1_read_accepted ) );


--QB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0 at LABCELL_X12_Y7_N48
QB1L8 = ( QC1_W_alu_result[3] & ( YB1L9 & ( (ZB1L3 & (ZB1L2 & ((!QC1_W_alu_result[4]) # (!QC1_W_alu_result[5])))) ) ) ) # ( !QC1_W_alu_result[3] & ( YB1L9 & ( (ZB1L3 & (ZB1L2 & ((!QC1_W_alu_result[4]) # (!QC1_W_alu_result[5])))) ) ) ) # ( QC1_W_alu_result[3] & ( !YB1L9 & ( (!QC1_W_alu_result[4] & (ZB1L3 & ZB1L2)) ) ) ) # ( !QC1_W_alu_result[3] & ( !YB1L9 & ( (!QC1_W_alu_result[4] & (ZB1L3 & (!QC1_W_alu_result[5] & ZB1L2))) ) ) );


--QB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X13_Y7_N54
QB1L2 = ( T1_av_waitrequest & ( (!QB1L1 & (!VB1_mem_used[1] & (ZB1L5))) # (QB1L1 & ((!QB1L8) # ((!VB1_mem_used[1] & ZB1L5)))) ) ) # ( !T1_av_waitrequest & ( (QB1L1 & !QB1L8) ) );


--YB1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X9_Y7_N26
--register power-up is low

YB1_end_begintransfer = DFFEAS(YB1L6, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X6_Y6_N8
--register power-up is low

WB3_read_latency_shift_reg[0] = DFFEAS(WB3L45, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X6_Y6_N17
--register power-up is low

VB3_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  , VB3L13, VB3L17,  ,  , VCC);


--VB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X6_Y6_N14
--register power-up is low

VB3_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  , VB3L13, VB3L18,  ,  , VCC);


--RB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0 at MLABCELL_X6_Y6_N15
RB2L1 = (WB3_read_latency_shift_reg[0] & ((!VB3_mem[0][56]) # (!VB3_mem[0][74])));


--WB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X10_Y7_N2
--register power-up is low

WB4_read_latency_shift_reg[0] = DFFEAS(VB4L19, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X10_Y7_N8
--register power-up is low

VB4_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , VB4L13, VB4L16,  ,  , VCC);


--VB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X10_Y7_N11
--register power-up is low

VB4_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , VB4L13, VB4L17,  ,  , VCC);


--RB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X10_Y7_N6
RB3L1 = ( VB4_mem[0][56] & ( (WB4_read_latency_shift_reg[0] & !VB4_mem[0][74]) ) ) # ( !VB4_mem[0][56] & ( WB4_read_latency_shift_reg[0] ) );


--WB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X13_Y7_N49
--register power-up is low

WB1_read_latency_shift_reg[0] = DFFEAS(WB1L36, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X11_Y7_N16
--register power-up is low

WB2_read_latency_shift_reg[0] = DFFEAS(WB2L6, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0] at FF_X11_Y7_N55
--register power-up is low

WB5_read_latency_shift_reg[0] = DFFEAS(WB5L12, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X10_Y7_N29
--register power-up is low

WB6_read_latency_shift_reg[0] = DFFEAS(WB6L13, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X11_Y6_N51
EC1L2 = ( !WB2_read_latency_shift_reg[0] & ( (!WB5_read_latency_shift_reg[0] & (!WB6L12Q & !WB1_read_latency_shift_reg[0])) ) );


--EC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at MLABCELL_X15_Y6_N39
EC1_WideOr1 = (!RB3L1 & (!RB2L1 & EC1L2));


--YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X9_Y7_N42
YB1L2 = ( !EC1_WideOr1 & ( QC1L1021Q ) ) # ( EC1_WideOr1 & ( !QC1L1021Q & ( (QC1_d_write & (((XB1_hold_waitrequest & YB1_end_begintransfer)) # (YB1_write_accepted))) ) ) ) # ( !EC1_WideOr1 & ( !QC1L1021Q & ( (QC1_d_write & (((XB1_hold_waitrequest & YB1_end_begintransfer)) # (YB1_write_accepted))) ) ) );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X9_Y7_N48
YB1L3 = ( QB1L4 & ( YB1L1 & ( YB1L2 ) ) ) # ( !QB1L4 & ( YB1L1 & ( (YB1L2 & (((QB1L2) # (QB1L6)) # (QB1L5))) ) ) ) # ( QB1L4 & ( !YB1L1 & ( YB1L2 ) ) ) # ( !QB1L4 & ( !YB1L1 & ( YB1L2 ) ) );


--QC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X16_Y7_N39
QC1_E_st_stall = ( YB1L3 & ( QC1L1023 ) ) # ( !YB1L3 & ( (QC1_d_write) # (QC1L1023) ) );


--QB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X9_Y7_N30
QB1L3 = ( !QB1L5 & ( (!QB1L2 & (!QB1L6 & !QB1L4)) ) );


--YB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X9_Y7_N36
YB1L11 = ( QB1L3 & ( (!YB1L3 & YB1_write_accepted) ) ) # ( !QB1L3 & ( (!YB1L3 & (((XB1_hold_waitrequest & QC1_d_write)) # (YB1_write_accepted))) ) );


--QB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X9_Y7_N18
QB1L7 = ( !WB6_wait_latency_counter[1] & ( U1L1 & ( (ZB1L4 & (!WB6_wait_latency_counter[0] $ (((!UB2L1) # (VB6_mem_used[1]))))) ) ) ) # ( !WB6_wait_latency_counter[1] & ( !U1L1 & ( (ZB1L4 & WB6_wait_latency_counter[0]) ) ) );


--VB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X10_Y7_N17
--register power-up is low

VB6_mem_used[0] = DFFEAS(VB6L3, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y8_N42
WB1L35 = ( BB1_rst1 & ( XB1_hold_waitrequest ) );


--WB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 at LABCELL_X11_Y7_N39
WB2L5 = ( YB1L9 & ( WB1L35 ) );


--VB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y7_N12
VB6L5 = ( VB6_mem_used[0] & ( (!WB6_read_latency_shift_reg[0] & (((WB2L5 & QB1L7)) # (VB6_mem_used[1]))) ) ) # ( !VB6_mem_used[0] & ( VB6_mem_used[1] ) );


--QC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X24_Y8_N58
--register power-up is low

QC1_E_src1[5] = DFFEAS(QC1L737, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2 at LABCELL_X19_Y9_N57
QC1L358 = ( QC1_R_logic_op[1] & ( (!QC1_E_src1[5] & ((QC1_E_src2[5]))) # (QC1_E_src1[5] & ((!QC1_R_logic_op[0]) # (!QC1_E_src2[5]))) ) ) # ( !QC1_R_logic_op[1] & ( (!QC1_E_src1[5] & (!QC1_R_logic_op[0] & !QC1_E_src2[5])) # (QC1_E_src1[5] & (QC1_R_logic_op[0] & QC1_E_src2[5])) ) );


--QC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3 at LABCELL_X19_Y9_N42
QC1L316 = ( QC1L70 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L358)))) # (QC1_R_ctrl_shift_rot & (((QC1L409Q)))) ) ) # ( !QC1L70 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L358)))) # (QC1_R_ctrl_shift_rot & (((QC1L409Q)))) ) );


--QC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X22_Y6_N49
--register power-up is low

QC1_E_src2[4] = DFFEAS(QC1L772, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X24_Y8_N37
--register power-up is low

QC1_E_src1[4] = DFFEAS(QC1L736, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~3 at MLABCELL_X21_Y9_N21
QC1L357 = ( QC1_E_src1[4] & ( !QC1_R_logic_op[1] $ (((!QC1_E_src2[4]) # (!QC1_R_logic_op[0]))) ) ) # ( !QC1_E_src1[4] & ( (!QC1_R_logic_op[1] & (!QC1_E_src2[4] & !QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & (QC1_E_src2[4])) ) );


--QC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~4 at LABCELL_X18_Y9_N27
QC1L315 = ( QC1_E_shift_rot_result[4] & ( ((!QC1_R_ctrl_logic & (QC1L74)) # (QC1_R_ctrl_logic & ((QC1L357)))) # (QC1_R_ctrl_shift_rot) ) ) # ( !QC1_E_shift_rot_result[4] & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic & (QC1L74)) # (QC1_R_ctrl_logic & ((QC1L357))))) ) );


--QC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X24_Y8_N34
--register power-up is low

QC1_E_src1[6] = DFFEAS(QC1L738, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~4 at MLABCELL_X21_Y8_N48
QC1L359 = ( QC1_E_src1[6] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[6]))) ) ) # ( !QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[6])) # (QC1_R_logic_op[1] & ((QC1_E_src2[6]))) ) );


--QC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~5 at LABCELL_X18_Y8_N36
QC1L317 = ( QC1L359 & ( (!QC1_R_ctrl_shift_rot & (((QC1L78)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1L411Q)))) ) ) # ( !QC1L359 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & (QC1L78))) # (QC1_R_ctrl_shift_rot & (((QC1L411Q)))) ) );


--QC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X24_Y8_N1
--register power-up is low

QC1_E_src1[10] = DFFEAS(QC1L742, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~5 at MLABCELL_X21_Y8_N51
QC1L363 = ( QC1_E_src1[10] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[10]))) ) ) # ( !QC1_E_src1[10] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[10])) # (QC1_R_logic_op[1] & ((QC1_E_src2[10]))) ) );


--QC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~6 at LABCELL_X27_Y7_N39
QC1L321 = ( QC1L82 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[10] ) ) ) # ( !QC1L82 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[10] ) ) ) # ( QC1L82 & ( !QC1_R_ctrl_shift_rot & ( (!QC1_R_ctrl_logic) # (QC1L363) ) ) ) # ( !QC1L82 & ( !QC1_R_ctrl_shift_rot & ( (QC1L363 & QC1_R_ctrl_logic) ) ) );


--QC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X19_Y7_N7
--register power-up is low

QC1_E_src1[7] = DFFEAS(QC1L739, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~6 at MLABCELL_X21_Y8_N42
QC1L360 = (!QC1_E_src1[7] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[7])) # (QC1_R_logic_op[1] & ((QC1_E_src2[7]))))) # (QC1_E_src1[7] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[7])))));


--QC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~7 at LABCELL_X18_Y8_N6
QC1L318 = ( QC1L360 & ( (!QC1_R_ctrl_shift_rot & (((QC1L86)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[7])))) ) ) # ( !QC1L360 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & (QC1L86))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[7])))) ) );


--QC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X24_Y8_N22
--register power-up is low

QC1_E_src1[8] = DFFEAS(QC1L740, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~7 at MLABCELL_X21_Y8_N45
QC1L361 = ( QC1_E_src2[8] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[8]))) ) ) # ( !QC1_E_src2[8] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[8])) # (QC1_R_logic_op[1] & ((QC1_E_src1[8]))) ) );


--QC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~8 at LABCELL_X18_Y8_N9
QC1L319 = ( QC1L90 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L361)))) # (QC1_R_ctrl_shift_rot & (((QC1L414Q)))) ) ) # ( !QC1L90 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L361))) # (QC1_R_ctrl_shift_rot & (((QC1L414Q)))) ) );


--QC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X19_Y7_N16
--register power-up is low

QC1_E_src1[9] = DFFEAS(QC1L741, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~8 at MLABCELL_X21_Y8_N3
QC1L362 = ( QC1L533Q & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[9]))) ) ) # ( !QC1L533Q & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[9])) # (QC1_R_logic_op[1] & ((QC1_E_src1[9]))) ) );


--QC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~9 at LABCELL_X18_Y8_N39
QC1L320 = ( QC1L94 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L362)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[9])))) ) ) # ( !QC1L94 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L362))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[9])))) ) );


--QC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X24_Y8_N16
--register power-up is low

QC1_E_src1[11] = DFFEAS(QC1L743, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~9 at MLABCELL_X21_Y8_N33
QC1L364 = ( QC1_E_src1[11] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[11]))) ) ) # ( !QC1_E_src1[11] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[11])) # (QC1_R_logic_op[1] & ((QC1_E_src2[11]))) ) );


--QC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~10 at LABCELL_X18_Y8_N51
QC1L322 = ( QC1_R_ctrl_shift_rot & ( QC1L98 & ( QC1_E_shift_rot_result[11] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( QC1L98 & ( (!QC1_R_ctrl_logic) # (QC1L364) ) ) ) # ( QC1_R_ctrl_shift_rot & ( !QC1L98 & ( QC1_E_shift_rot_result[11] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( !QC1L98 & ( (QC1_R_ctrl_logic & QC1L364) ) ) );


--QC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X19_Y7_N22
--register power-up is low

QC1_E_src1[12] = DFFEAS(QC1L744, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~10 at MLABCELL_X21_Y8_N12
QC1L365 = ( QC1_E_src2[12] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[12]))) ) ) # ( !QC1_E_src2[12] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[12])) # (QC1_R_logic_op[1] & ((QC1_E_src1[12]))) ) );


--QC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~11 at LABCELL_X18_Y9_N24
QC1L323 = ( QC1L102 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L365)))) # (QC1_R_ctrl_shift_rot & (((QC1L419Q)))) ) ) # ( !QC1L102 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L365)))) # (QC1_R_ctrl_shift_rot & (((QC1L419Q)))) ) );


--QC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X19_Y7_N40
--register power-up is low

QC1_E_src1[16] = DFFEAS(QC1L748, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~11 at MLABCELL_X21_Y8_N0
QC1L369 = ( QC1_E_src2[16] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[16]))) ) ) # ( !QC1_E_src2[16] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[16])) # (QC1_R_logic_op[1] & ((QC1_E_src1[16]))) ) );


--QC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~12 at LABCELL_X18_Y9_N33
QC1L327 = ( QC1L369 & ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot) # (QC1_E_shift_rot_result[16]) ) ) ) # ( !QC1L369 & ( QC1_R_ctrl_logic & ( (QC1_E_shift_rot_result[16] & QC1_R_ctrl_shift_rot) ) ) ) # ( QC1L369 & ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L106))) # (QC1_R_ctrl_shift_rot & (QC1_E_shift_rot_result[16])) ) ) ) # ( !QC1L369 & ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L106))) # (QC1_R_ctrl_shift_rot & (QC1_E_shift_rot_result[16])) ) ) );


--QC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X24_Y8_N43
--register power-up is low

QC1_E_src1[15] = DFFEAS(QC1L747, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~12 at MLABCELL_X21_Y8_N30
QC1L368 = ( QC1_E_src1[15] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[15]))) ) ) # ( !QC1_E_src1[15] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[15])) # (QC1_R_logic_op[1] & ((QC1_E_src2[15]))) ) );


--QC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~13 at LABCELL_X18_Y9_N48
QC1L326 = ( QC1_R_ctrl_shift_rot & ( QC1_R_ctrl_logic & ( QC1_E_shift_rot_result[15] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( QC1_R_ctrl_logic & ( QC1L368 ) ) ) # ( QC1_R_ctrl_shift_rot & ( !QC1_R_ctrl_logic & ( QC1_E_shift_rot_result[15] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( !QC1_R_ctrl_logic & ( QC1L110 ) ) );


--QC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X24_Y8_N46
--register power-up is low

QC1_E_src1[14] = DFFEAS(QC1L746, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~13 at MLABCELL_X21_Y8_N15
QC1L367 = ( QC1_E_src1[14] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[14]))) ) ) # ( !QC1_E_src1[14] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[14])) # (QC1_R_logic_op[1] & ((QC1_E_src2[14]))) ) );


--QC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~14 at LABCELL_X18_Y8_N21
QC1L325 = ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L367))) # (QC1_R_ctrl_shift_rot & (QC1_E_shift_rot_result[14])) ) ) # ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L114))) # (QC1_R_ctrl_shift_rot & (QC1_E_shift_rot_result[14])) ) );


--QC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X24_Y8_N26
--register power-up is low

QC1_E_src1[13] = DFFEAS(QC1L745, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~14 at MLABCELL_X21_Y9_N6
QC1L366 = ( QC1_R_logic_op[0] & ( (!QC1_R_logic_op[1] & (QC1_E_src1[13] & QC1_E_src2[13])) # (QC1_R_logic_op[1] & (!QC1_E_src1[13] $ (!QC1_E_src2[13]))) ) ) # ( !QC1_R_logic_op[0] & ( !QC1_R_logic_op[1] $ (((QC1_E_src2[13]) # (QC1_E_src1[13]))) ) );


--QC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~15 at LABCELL_X19_Y9_N15
QC1L324 = ( QC1_R_ctrl_shift_rot & ( QC1L118 & ( QC1_E_shift_rot_result[13] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( QC1L118 & ( (!QC1_R_ctrl_logic) # (QC1L366) ) ) ) # ( QC1_R_ctrl_shift_rot & ( !QC1L118 & ( QC1_E_shift_rot_result[13] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( !QC1L118 & ( (QC1L366 & QC1_R_ctrl_logic) ) ) );


--WB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0 at LABCELL_X12_Y7_N42
WB6L17 = ( U1L1 & ( WB1L35 ) ) # ( !U1L1 & ( (YB1L9 & WB1L35) ) );


--WB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at LABCELL_X10_Y7_N42
WB6L18 = ( WB6_wait_latency_counter[0] & ( (UB2L2 & (WB6L17 & (U1L2 & !WB6_wait_latency_counter[1]))) ) ) # ( !WB6_wait_latency_counter[0] & ( (WB6L17 & (U1L2 & WB6_wait_latency_counter[1])) ) );


--WB6L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at LABCELL_X10_Y7_N45
WB6L19 = ( U1L2 & ( (WB6L17 & (!WB6_wait_latency_counter[0] & ((!UB2L2) # (WB6_wait_latency_counter[1])))) ) );


--key0_d2 is key0_d2 at FF_X37_Y4_N56
--register power-up is low

key0_d2 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , key0_d1,  ,  , VCC);


--BB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X4_Y3_N47
--register power-up is low

BB1_state = AMPP_FUNCTION(A1L105, BB1L52, !N1_clr_reg);


--BB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X4_Y3_N41
--register power-up is low

BB1_user_saw_rvalid = AMPP_FUNCTION(A1L105, BB1L88, !N1_clr_reg, GND);


--BB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X4_Y3_N18
BB1L75 = AMPP_FUNCTION(!BB1_count[1], !BB1_state, !A1L106, !N1_irf_reg[1][0], !BB1_td_shift[9], !BB1_user_saw_rvalid);


--BB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X4_Y3_N17
--register power-up is low

BB1_tck_t_dav = AMPP_FUNCTION(A1L105, BB1L61, !N1_clr_reg);


--BB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X3_Y3_N37
--register power-up is low

BB1_td_shift[1] = AMPP_FUNCTION(A1L105, BB1L79, !N1_clr_reg, BB1L64);


--BB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X4_Y3_N56
--register power-up is low

BB1_count[9] = AMPP_FUNCTION(A1L105, BB1L19, !N1_clr_reg, BB1L64);


--BB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X7_Y4_N16
--register power-up is low

BB1_rvalid = AMPP_FUNCTION(A1L123, BB1_rvalid0, !Y1_r_sync_rst, GND);


--BB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X4_Y3_N36
BB1L76 = AMPP_FUNCTION(!BB1L75, !BB1_tck_t_dav, !BB1_td_shift[1], !BB1_state, !BB1_count[9], !BB1_rvalid);


--BB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X2_Y4_N0
BB1L64 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[4], !H1_splitter_nodes_receive_0[3]);


--PD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X1_Y3_N52
--register power-up is low

PD3_din_s1 = DFFEAS( , A1L105,  ,  ,  , BD1_monitor_ready,  ,  , VCC);


--JD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X2_Y5_N50
--register power-up is low

JD1_MonDReg[0] = DFFEAS(JD1L117, GLOBAL(A1L123),  ,  , JD1L50,  ,  ,  ,  );


--MD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y5_N24
MD1L60 = ( MD1_sr[2] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[0])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[0])))) # (KD1L3) ) ) # ( !MD1_sr[2] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[0])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[0]))))) ) );


--MD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~9 at LABCELL_X2_Y4_N54
MD1L22 = ( Q1_state[4] & ( N1_irf_reg[2][0] & ( (!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg) ) ) ) # ( !Q1_state[4] & ( N1_irf_reg[2][0] ) );


--MD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~10 at LABCELL_X2_Y4_N36
MD1L23 = ( Q1_state[4] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) ) # ( !Q1_state[4] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[3])) ) );


--KD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X2_Y4_N21
KD1_virtual_state_uir = (H1_splitter_nodes_receive_1[3] & (N1_virtual_ir_scan_reg & Q1_state[8]));


--PD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y3_N7
--register power-up is low

PD2_din_s1 = DFFEAS( , A1L105,  ,  ,  , QC1L1079Q,  ,  , VCC);


--QC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X19_Y6_N25
--register power-up is low

QC1_R_wr_dst_reg = DFFEAS(QC1_D_wr_dst_reg, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X16_Y7_N44
--register power-up is low

QC1_W_valid = DFFEAS(QC1L879, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X11_Y6_N21
QC1_W_rf_wren = ( QC1_W_valid & ( Y2_r_sync_rst ) ) # ( !QC1_W_valid & ( Y2_r_sync_rst ) ) # ( QC1_W_valid & ( !Y2_r_sync_rst & ( QC1_R_wr_dst_reg ) ) );


--QC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X18_Y7_N25
--register power-up is low

QC1_R_ctrl_ld = DFFEAS(QC1L229, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X19_Y5_N25
--register power-up is low

QC1_W_cmp_result = DFFEAS(QC1L346, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X22_Y6_N8
--register power-up is low

QC1_W_control_rd_data[0] = DFFEAS(QC1L349, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X19_Y6_N11
--register power-up is low

QC1_R_dst_regnum[0] = DFFEAS(QC1L256, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X19_Y6_N14
--register power-up is low

QC1_R_dst_regnum[1] = DFFEAS(QC1L258, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X19_Y6_N20
--register power-up is low

QC1_R_dst_regnum[2] = DFFEAS(QC1L260, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X19_Y6_N23
--register power-up is low

QC1_R_dst_regnum[3] = DFFEAS(QC1L262, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X19_Y6_N8
--register power-up is low

QC1_R_dst_regnum[4] = DFFEAS(QC1L264, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y2_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4] at FF_X11_Y3_N44
--register power-up is low

Y2_altera_reset_synchronizer_int_chain[4] = DFFEAS(Y2L10, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y2_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1] at FF_X11_Y3_N17
--register power-up is low

Y2_r_sync_rst_chain[1] = DFFEAS(Y2L18, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y2L1 is nios_system:u0|altera_reset_controller:rst_controller_001|WideOr0~0 at LABCELL_X11_Y3_N3
Y2L1 = ( Y2_r_sync_rst & ( Y2_altera_reset_synchronizer_int_chain[4] ) ) # ( !Y2_r_sync_rst & ( Y2_altera_reset_synchronizer_int_chain[4] ) ) # ( Y2_r_sync_rst & ( !Y2_altera_reset_synchronizer_int_chain[4] & ( !Y2_r_sync_rst_chain[1] ) ) );


--Y1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X8_Y3_N20
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Y1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X8_Y3_N2
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[2] = DFFEAS(Y1L9, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X8_Y3_N50
--register power-up is low

Y1_r_sync_rst_chain[2] = DFFEAS(Y1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X8_Y3_N51
Y1L21 = ( Y1_r_sync_rst_chain[2] & ( Y1_altera_reset_synchronizer_int_chain[2] ) );


--QC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X17_Y6_N1
--register power-up is low

QC1_D_iw[11] = DFFEAS(QC1L637, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X17_Y6_N10
--register power-up is low

QC1_D_iw[13] = DFFEAS(QC1L639, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X17_Y6_N4
--register power-up is low

QC1_D_iw[15] = DFFEAS(QC1L641, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X12_Y6_N40
--register power-up is low

QC1_D_iw[16] = DFFEAS(QC1L642, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X23_Y6_N48
QC1L592 = ( !QC1_D_iw[11] & ( QC1_D_iw[15] & ( (QC1_D_iw[14] & (!QC1_D_iw[13] & (!QC1_D_iw[16] & QC1_D_iw[12]))) ) ) );


--QC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X13_Y6_N22
--register power-up is low

QC1_D_iw[1] = DFFEAS(QC1L627, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X13_Y6_N2
--register power-up is low

QC1_D_iw[3] = DFFEAS(QC1L629, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X13_Y6_N5
--register power-up is low

QC1_D_iw[4] = DFFEAS(QC1L630, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X13_Y6_N19
--register power-up is low

QC1_D_iw[5] = DFFEAS(QC1L631, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X18_Y7_N42
QC1L579 = ( QC1_D_iw[5] & ( QC1_D_iw[3] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (!QC1_D_iw[2] & QC1L271Q))) ) ) );


--QC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X23_Y6_N51
QC1L593 = ( !QC1_D_iw[15] & ( QC1_D_iw[11] & ( (QC1_D_iw[14] & (!QC1_D_iw[13] & (QC1_D_iw[12] & !QC1_D_iw[16]))) ) ) );


--QC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X23_Y6_N30
QC1L594 = ( QC1_D_iw[12] & ( !QC1_D_iw[13] & ( (!QC1_D_iw[16] & (QC1_D_iw[15] & (QC1_D_iw[14] & QC1_D_iw[11]))) ) ) );


--QC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X23_Y6_N36
QC1L242 = ( !QC1_D_iw[14] & ( (!QC1_D_iw[16] & (!QC1_D_iw[13] & (QC1_D_iw[15] & QC1_D_iw[12]))) ) );


--QC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X22_Y8_N19
--register power-up is low

QC1_R_ctrl_shift_rot_right = DFFEAS(QC1L245, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0 at MLABCELL_X21_Y9_N51
QC1L452 = ( QC1_E_shift_rot_result[4] & ( (QC1_E_shift_rot_result[2]) # (QC1_R_ctrl_shift_rot_right) ) ) # ( !QC1_E_shift_rot_result[4] & ( (!QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[2]) ) );


--QC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X23_Y6_N21
QC1L230 = ( !QC1_D_iw[16] & ( (!QC1_D_iw[11] & (QC1L579 & (QC1_D_iw[13] & QC1_D_iw[12]))) ) );


--QC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X16_Y7_N47
--register power-up is low

QC1_E_valid_from_R = DFFEAS(QC1L578, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X18_Y6_N46
--register power-up is low

QC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L703,  ,  , VCC);


--QC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X17_Y6_N49
--register power-up is low

QC1_R_valid = DFFEAS(QC1L782, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X19_Y6_N1
--register power-up is low

QC1_R_ctrl_retaddr = DFFEAS(QC1L239, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X16_Y7_N36
QC1L749 = ( QC1_R_ctrl_retaddr & ( ((QC1_E_valid_from_R & QC1_R_ctrl_br)) # (QC1_R_valid) ) ) # ( !QC1_R_ctrl_retaddr & ( (QC1_E_valid_from_R & QC1_R_ctrl_br) ) );


--QC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X18_Y7_N37
--register power-up is low

QC1_R_ctrl_jmp_direct = DFFEAS(QC1L227, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X19_Y7_N54
QC1L750 = ( QC1_R_ctrl_jmp_direct & ( QC1_E_valid_from_R ) );


--QC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2 at LABCELL_X19_Y7_N51
QC1L735 = ( QC1L750 & ( QC1_D_iw[7] & ( (!QC1L749) # (QC1L2) ) ) ) # ( !QC1L750 & ( QC1_D_iw[7] & ( (!QC1L749 & (WC1_q_b[3])) # (QC1L749 & ((QC1L2))) ) ) ) # ( QC1L750 & ( !QC1_D_iw[7] & ( (QC1L749 & QC1L2) ) ) ) # ( !QC1L750 & ( !QC1_D_iw[7] & ( (!QC1L749 & (WC1_q_b[3])) # (QC1L749 & ((QC1L2))) ) ) );


--QC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X18_Y6_N41
--register power-up is low

QC1_R_src2_use_imm = DFFEAS(QC1L775, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X22_Y8_N41
--register power-up is low

QC1_R_ctrl_src_imm5_shift_rot = DFFEAS(QC1L249, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X22_Y8_N36
QC1L773 = ( !QC1_R_ctrl_src_imm5_shift_rot & ( !QC1_R_src2_use_imm ) );


--QC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X18_Y7_N7
--register power-up is low

QC1_R_ctrl_hi_imm16 = DFFEAS(QC1L220, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X21_Y6_N55
--register power-up is low

QC1_R_ctrl_force_src2_zero = DFFEAS(QC1L219, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1 at LABCELL_X10_Y6_N18
QC1L771 = ( WC2_q_b[3] & ( QC1_D_iw[9] & ( (!QC1_R_ctrl_force_src2_zero & !QC1_R_ctrl_hi_imm16) ) ) ) # ( !WC2_q_b[3] & ( QC1_D_iw[9] & ( (!QC1_R_ctrl_force_src2_zero & (!QC1L773 & !QC1_R_ctrl_hi_imm16)) ) ) ) # ( WC2_q_b[3] & ( !QC1_D_iw[9] & ( (!QC1_R_ctrl_force_src2_zero & (QC1L773 & !QC1_R_ctrl_hi_imm16)) ) ) );


--QC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X19_Y5_N33
QC1L303 = ( QC1L579 & ( QC1L271Q & ( QC1_D_iw[15] ) ) ) # ( !QC1L579 & ( QC1L271Q ) ) # ( QC1L579 & ( !QC1L271Q & ( QC1_D_iw[15] ) ) );


--QC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X24_Y6_N12
QC1L595 = ( QC1_D_iw[14] & ( !QC1_D_iw[15] & ( (!QC1_D_iw[13] & (!QC1_D_iw[16] & (!QC1_D_iw[12] & !QC1_D_iw[11]))) ) ) );


--QC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X18_Y5_N0
QC1L580 = ( !QC1_D_iw[0] & ( QC1_D_iw[3] & ( (!QC1L271Q & (!QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1_D_iw[5]))) ) ) );


--QC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X18_Y6_N57
QC1L581 = ( !QC1L271Q & ( QC1_D_iw[3] & ( (!QC1_D_iw[5] & (!QC1_D_iw[0] & (QC1_D_iw[2] & QC1_D_iw[1]))) ) ) );


--QC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X18_Y5_N45
QC1L582 = ( !QC1_D_iw[5] & ( QC1_D_iw[1] & ( (!QC1_D_iw[3] & (!QC1_D_iw[0] & (!QC1L271Q & QC1_D_iw[2]))) ) ) );


--QC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X18_Y6_N42
QC1L583 = ( QC1_D_iw[3] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[1] & (!QC1_D_iw[2] & (!QC1_D_iw[5] & QC1L271Q))) ) ) );


--QC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X18_Y5_N51
QC1L584 = ( QC1_D_iw[5] & ( !QC1L271Q & ( (!QC1_D_iw[2] & (!QC1_D_iw[0] & (!QC1_D_iw[1] & !QC1_D_iw[3]))) ) ) );


--QC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X18_Y7_N30
QC1L301 = ( QC1L303 ) # ( !QC1L303 & ( (((QC1L202 & QC1L579)) # (QC1L201)) # (QC1L205) ) );


--QC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X18_Y7_N39
QC1L302 = ( QC1L579 & ( QC1_D_iw[14] ) ) # ( !QC1L579 & ( QC1_D_iw[3] ) );


--QC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X18_Y7_N33
QC1L300 = ( QC1L579 & ( (((QC1L201) # (QC1L302)) # (QC1L202)) # (QC1L205) ) ) # ( !QC1L579 & ( ((QC1L201) # (QC1L302)) # (QC1L205) ) );


--QC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X18_Y7_N4
--register power-up is low

QC1_E_alu_sub = DFFEAS(QC1L345, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X23_Y6_N24
QC1L596 = ( QC1_D_iw[12] & ( !QC1_D_iw[15] & ( (QC1_D_iw[16] & (QC1_D_iw[13] & (!QC1_D_iw[14] & !QC1_D_iw[11]))) ) ) );


--QC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X25_Y8_N33
QC1_D_op_rdctl = ( QC1L579 & ( QC1L596 ) );


--QC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X24_Y6_N15
QC1L597 = ( QC1_D_iw[15] & ( !QC1_D_iw[14] & ( (!QC1_D_iw[13] & (!QC1_D_iw[16] & (!QC1_D_iw[11] & !QC1_D_iw[12]))) ) ) );


--QC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X24_Y6_N42
QC1L598 = ( !QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[14] & (!QC1_D_iw[12] & QC1_D_iw[15]))) ) ) );


--QC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X18_Y5_N48
QC1L585 = ( QC1L271Q & ( !QC1_D_iw[5] & ( (!QC1_D_iw[2] & (!QC1_D_iw[0] & (!QC1_D_iw[3] & !QC1_D_iw[1]))) ) ) );


--QC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X18_Y6_N3
QC1L701 = ( !QC1_D_iw[0] & ( (!QC1L271Q) # ((!QC1_D_iw[3]) # (!QC1_D_iw[5])) ) );


--QC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at LABCELL_X18_Y6_N33
QC1L702 = ( QC1_D_iw[1] & ( QC1_D_iw[2] ) );


--QC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X18_Y6_N12
QC1L207 = ( !QC1L701 & ( QC1L702 & ( (!QC1L584 & (!QC1L583 & (!QC1L585 & !QC1L580))) ) ) ) # ( QC1L701 & ( !QC1L702 & ( (!QC1L584 & (!QC1L583 & (!QC1L585 & !QC1L580))) ) ) ) # ( !QC1L701 & ( !QC1L702 & ( (!QC1L584 & (!QC1L583 & (!QC1L585 & !QC1L580))) ) ) );


--QC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X18_Y6_N24
QC1L208 = ( QC1L579 & ( QC1L202 ) ) # ( !QC1L579 & ( QC1L202 & ( (!QC1L207) # (QC1L254) ) ) ) # ( QC1L579 & ( !QC1L202 & ( ((!QC1L207) # ((QC1L597) # (QC1L598))) # (QC1L254) ) ) ) # ( !QC1L579 & ( !QC1L202 & ( (!QC1L207) # (QC1L254) ) ) );


--QC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~1 at MLABCELL_X21_Y9_N42
QC1L451 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[1])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[3])));


--QC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X22_Y6_N33
QC1L770 = ( QC1L773 & ( (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & WC2_q_b[2])) ) ) # ( !QC1L773 & ( (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & QC1_D_iw[8])) ) );


--QC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~3 at LABCELL_X24_Y8_N48
QC1L734 = ( QC1L749 & ( WC1_q_b[2] & ( QC1L6 ) ) ) # ( !QC1L749 & ( WC1_q_b[2] & ( (!QC1L750) # (QC1_D_iw[6]) ) ) ) # ( QC1L749 & ( !WC1_q_b[2] & ( QC1L6 ) ) ) # ( !QC1L749 & ( !WC1_q_b[2] & ( (QC1L750 & QC1_D_iw[6]) ) ) );


--QC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at MLABCELL_X15_Y7_N0
QC1L250 = ( QC1_D_iw[3] & ( (!QC1L271Q & (QC1_D_iw[0] & !QC1_D_iw[1])) ) ) # ( !QC1_D_iw[3] & ( (QC1_D_iw[0] & !QC1_D_iw[1]) ) );


--QC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X12_Y7_N33
QC1_d_read_nxt = ( QC1_R_ctrl_ld & ( ((EC1_WideOr1 & QC1_d_read)) # (QC1_E_new_inst) ) ) # ( !QC1_R_ctrl_ld & ( (EC1_WideOr1 & QC1_d_read) ) );


--YB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X9_Y7_N54
YB1L8 = ( QB1L3 & ( (EC1_WideOr1 & YB1_read_accepted) ) ) # ( !QB1L3 & ( (EC1_WideOr1 & (((QC1L1021Q & XB1_hold_waitrequest)) # (YB1_read_accepted))) ) );


--VB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N20
--register power-up is low

VB2_mem_used[0] = DFFEAS(VB2L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N24
VB2L6 = ( VB2_mem_used[0] & ( (VB2_mem_used[1] & !WB2_read_latency_shift_reg[0]) ) ) # ( !VB2_mem_used[0] & ( VB2_mem_used[1] ) );


--VB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X11_Y7_N36
VB2L7 = ( !WB2_read_latency_shift_reg[0] & ( (WB1L35 & VB2_mem_used[0]) ) );


--VB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X12_Y7_N0
VB2L8 = ( ZB1L7 & ( VB2L7 & ( (!QC1_W_alu_result[4] & (ZB1L2 & (QC1_W_alu_result[5] & ZB1L3))) ) ) );


--VB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X11_Y7_N0
VB2L9 = ( UB2L2 & ( WB2_wait_latency_counter[1] & ( VB2L6 ) ) ) # ( !UB2L2 & ( WB2_wait_latency_counter[1] & ( VB2L6 ) ) ) # ( UB2L2 & ( !WB2_wait_latency_counter[1] & ( ((VB2L8 & (!WB2_wait_latency_counter[0] $ (!UB2L3)))) # (VB2L6) ) ) ) # ( !UB2L2 & ( !WB2_wait_latency_counter[1] & ( ((WB2_wait_latency_counter[0] & VB2L8)) # (VB2L6) ) ) );


--WB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0 at LABCELL_X11_Y7_N30
WB2L10 = ( WB1L35 & ( (UB2L3 & ((!WB2_wait_latency_counter[0] & ((WB2_wait_latency_counter[1]))) # (WB2_wait_latency_counter[0] & (UB2L2 & !WB2_wait_latency_counter[1])))) ) );


--WB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X11_Y7_N33
WB2L11 = ( WB1L35 & ( (UB2L3 & (!WB2_wait_latency_counter[0] & ((!UB2L2) # (WB2_wait_latency_counter[1])))) ) );


--VB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N44
--register power-up is low

VB5_mem_used[0] = DFFEAS(VB5L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N57
VB5L7 = ( VB5_mem_used[0] & ( (!WB5_read_latency_shift_reg[0] & VB5_mem_used[1]) ) ) # ( !VB5_mem_used[0] & ( VB5_mem_used[1] ) );


--VB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y7_N6
VB5L8 = (WB1L35 & (!WB5_read_latency_shift_reg[0] & VB5L5Q));


--VB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X12_Y7_N45
VB5L9 = ( ZB1L8 & ( (VB5L8 & (YB1L9 & (ZB1L2 & ZB1L3))) ) );


--VB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X11_Y7_N6
VB5L10 = ( UB5L1 & ( VB5L9 & ( ((!WB5_wait_latency_counter[1] & (!UB2L2 $ (!WB5_wait_latency_counter[0])))) # (VB5L7) ) ) ) # ( !UB5L1 & ( VB5L9 & ( ((!WB5_wait_latency_counter[1] & WB5_wait_latency_counter[0])) # (VB5L7) ) ) ) # ( UB5L1 & ( !VB5L9 & ( VB5L7 ) ) ) # ( !UB5L1 & ( !VB5L9 & ( VB5L7 ) ) );


--WB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~0 at LABCELL_X10_Y7_N36
WB5L16 = ( WB1L35 & ( (UB5L1 & ((!WB5_wait_latency_counter[0] & ((WB5_wait_latency_counter[1]))) # (WB5_wait_latency_counter[0] & (UB2L2 & !WB5_wait_latency_counter[1])))) ) );


--WB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1 at LABCELL_X11_Y7_N51
WB5L17 = ( !WB5_wait_latency_counter[0] & ( WB1L35 & ( (UB5L1 & ((!UB2L2) # (WB5_wait_latency_counter[1]))) ) ) );


--VB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y7_N20
--register power-up is low

VB1_mem_used[0] = DFFEAS(VB1L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y7_N9
VB1L7 = ( VB1_mem_used[0] & ( (VB1_mem_used[1] & !WB1_read_latency_shift_reg[0]) ) ) # ( !VB1_mem_used[0] & ( VB1_mem_used[1] ) );


--VB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X11_Y8_N9
VB1L8 = ( VB1L5Q & ( XB1_hold_waitrequest & ( !WB1_read_latency_shift_reg[0] ) ) );


--VB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X13_Y7_N6
VB1L9 = ( VB1L8 & ( ((ZB1L5 & (YB1L9 & T1_av_waitrequest))) # (VB1L7) ) ) # ( !VB1L8 & ( VB1L7 ) );


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X13_Y7_N51
T1L68 = ( XB1_hold_waitrequest & ( (!VB1_mem_used[1] & !T1_av_waitrequest) ) );


--T1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X12_Y7_N3
T1L69 = ( QC1_W_alu_result[3] & ( T1L68 & ( (!QC1_W_alu_result[4] & (ZB1L2 & (ZB1L3 & QC1_W_alu_result[5]))) ) ) );


--T1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2 at LABCELL_X7_Y4_N12
T1L70 = ( T1L69 & ( (YB1L9) # (U1L1) ) );


--HC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X13_Y7_N1
--register power-up is low

HC1_top_priority_reg[0] = DFFEAS(HC1L7, GLOBAL(A1L123), !Y2_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X13_Y7_N31
--register power-up is low

HC1_top_priority_reg[1] = DFFEAS(HC1L2, GLOBAL(A1L123), !Y2_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--QC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X13_Y7_N38
--register power-up is low

QC1_i_read = DFFEAS(QC1L1084, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y7_N14
--register power-up is low

YB2_read_accepted = DFFEAS(YB2L3, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X19_Y8_N31
--register power-up is low

QC1_F_pc[13] = DFFEAS(QC1L687, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid,  ,  ,  ,  );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X17_Y8_N54
AC1L1 = ( QC1_F_pc[14] & ( !QC1_F_pc[12] & ( (!QC1_F_pc[10] & (!QC1_F_pc[11] & (QC1_F_pc[13] & QC1_F_pc[9]))) ) ) );


--RB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X13_Y7_N3
RB1L1 = ( AC1L1 & ( (XB1_hold_waitrequest & (!YB2_read_accepted & !QC1_i_read)) ) );


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X13_Y7_N30
HC1L2 = ( HC1_top_priority_reg[1] & ( ZB1L1 & ( (!QB1L8 & (UB2L1 & ((!HC1_top_priority_reg[0]) # (!RB1L1)))) ) ) ) # ( !HC1_top_priority_reg[1] & ( ZB1L1 & ( (!HC1_top_priority_reg[0] & (!QB1L8 & UB2L1)) ) ) );


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1 at MLABCELL_X8_Y7_N21
ZB1L6 = ( !QC1_W_alu_result[4] & ( QC1_W_alu_result[5] & ( (ZB1L2 & ZB1L3) ) ) );


--QB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1 at LABCELL_X12_Y7_N54
QB1L9 = ( !YB1_read_accepted & ( QC1_W_alu_result[4] & ( (!QC1_W_alu_result[5] & (ZB1L2 & (QC1_d_read & ZB1L3))) ) ) ) # ( YB1_read_accepted & ( !QC1_W_alu_result[4] & ( (!QC1_W_alu_result[5] & (ZB1L2 & ZB1L3)) ) ) ) # ( !YB1_read_accepted & ( !QC1_W_alu_result[4] & ( (!QC1_W_alu_result[5] & (ZB1L2 & ZB1L3)) ) ) );


--QB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~2 at LABCELL_X12_Y5_N18
QB1L10 = ( !ZB1L6 & ( QC1_W_alu_result[3] & ( (!QB1L9 & (UB2L1 & ZB1L1)) ) ) ) # ( ZB1L6 & ( !QC1_W_alu_result[3] & ( (!YB1L9 & (!QB1L9 & (UB2L1 & ZB1L1))) ) ) ) # ( !ZB1L6 & ( !QC1_W_alu_result[3] & ( (!QB1L9 & (UB2L1 & ZB1L1)) ) ) );


--TB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress at FF_X19_Y5_N13
--register power-up is low

TB1_packet_in_progress = DFFEAS(TB1L3, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1] at FF_X15_Y5_N44
--register power-up is low

TB1_saved_grant[1] = DFFEAS(HC1L3, GLOBAL(A1L123), !Y2_r_sync_rst,  , TB1L56,  ,  ,  ,  );


--TB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0 at LABCELL_X12_Y5_N15
TB1L55 = ( XB1_hold_waitrequest & ( (TB1_saved_grant[1] & (!QC1L1085Q & (!YB2_read_accepted & AC1L1))) ) );


--TB1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0 at MLABCELL_X15_Y5_N27
TB1L56 = ( TB1_saved_grant[0] & ( QB1L10 & ( VB3L19 ) ) ) # ( !TB1_saved_grant[0] & ( QB1L10 & ( (!TB1L55 & (!TB1_packet_in_progress)) # (TB1L55 & (((TB1_saved_grant[1] & VB3L19)))) ) ) ) # ( TB1_saved_grant[0] & ( !QB1L10 & ( (!TB1L55 & (!TB1_packet_in_progress)) # (TB1L55 & ((VB3L19))) ) ) ) # ( !TB1_saved_grant[0] & ( !QB1L10 & ( (!TB1L55 & (!TB1_packet_in_progress)) # (TB1L55 & (((TB1_saved_grant[1] & VB3L19)))) ) ) );


--TC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X6_Y6_N55
--register power-up is low

TC1_write = DFFEAS(TC1L133, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X13_Y8_N8
--register power-up is low

TC1_address[8] = DFFEAS(TB1_src_data[46], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X7_Y6_N4
--register power-up is low

JD1_jtag_ram_access = DFFEAS(JD1L135, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at MLABCELL_X6_Y6_N45
JD1L191 = ( JD1_jtag_ram_access & ( !TC1_address[8] ) );


--TC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X6_Y6_N25
--register power-up is low

TC1_read = DFFEAS(TC1L83, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X6_Y6_N5
--register power-up is low

JD1_avalon_ociram_readdata_ready = DFFEAS(JD1L133, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at MLABCELL_X6_Y6_N0
JD1L192 = ( TC1_write & ( (!JD1_waitrequest) # (JD1L191) ) ) # ( !TC1_write & ( (!TC1_read) # ((!JD1_avalon_ociram_readdata_ready) # (!JD1_waitrequest)) ) );


--VB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at MLABCELL_X8_Y8_N9
VB3L16 = ( TB1_saved_grant[0] & ( ((!QC1L1085Q & (!YB2L4Q & TB1_saved_grant[1]))) # (YB1L9) ) ) # ( !TB1_saved_grant[0] & ( (!QC1L1085Q & (!YB2L4Q & TB1_saved_grant[1])) ) );


--VB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X6_Y6_N23
--register power-up is low

VB3_mem_used[0] = DFFEAS(VB3L10, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X6_Y6_N36
VB3L12 = (VB3_mem_used[1] & ((!WB3_read_latency_shift_reg[0]) # (!VB3_mem_used[0])));


--VB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X6_Y6_N30
VB3L13 = ( WB3_read_latency_shift_reg[0] ) # ( !WB3_read_latency_shift_reg[0] & ( !VB3_mem_used[0] ) );


--VB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X6_Y6_N33
VB3L14 = ( !VB3L13 & ( !JD1L193Q ) );


--VB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 at MLABCELL_X6_Y6_N18
VB3L15 = ( VB3L12 & ( VB3L14 ) ) # ( !VB3L12 & ( VB3L14 & ( (VB3L16 & (((TB1_saved_grant[0] & QB1L10)) # (TB1L55))) ) ) ) # ( VB3L12 & ( !VB3L14 ) );


--HC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X12_Y5_N14
--register power-up is low

HC2_top_priority_reg[0] = DFFEAS(HC2L7, GLOBAL(A1L123), !Y1_r_sync_rst,  , HC2L6,  ,  ,  ,  );


--HC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X12_Y5_N8
--register power-up is low

HC2_top_priority_reg[1] = DFFEAS(HC2L2, GLOBAL(A1L123), !Y1_r_sync_rst,  , HC2L6,  ,  ,  ,  );


--RB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X12_Y5_N51
RB1L2 = ( !YB2_read_accepted & ( (XB1_hold_waitrequest & (!QC1L1085Q & !AC1L1)) ) );


--HC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X12_Y5_N6
HC2L2 = ( HC2_top_priority_reg[1] & ( RB1L2 & ( (!QB1L8 & (!HC2_top_priority_reg[0] & (UB2L1 & !ZB1L1))) ) ) ) # ( !HC2_top_priority_reg[1] & ( RB1L2 & ( (!QB1L8 & (!HC2_top_priority_reg[0] & (UB2L1 & !ZB1L1))) ) ) ) # ( HC2_top_priority_reg[1] & ( !RB1L2 & ( (!QB1L8 & (UB2L1 & !ZB1L1)) ) ) ) # ( !HC2_top_priority_reg[1] & ( !RB1L2 & ( (!QB1L8 & (!HC2_top_priority_reg[0] & (UB2L1 & !ZB1L1))) ) ) );


--QB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X12_Y5_N30
QB1L11 = ( !ZB1L6 & ( QC1_W_alu_result[3] & ( (!QB1L9 & (UB2L1 & !ZB1L1)) ) ) ) # ( ZB1L6 & ( !QC1_W_alu_result[3] & ( (!YB1L9 & (!QB1L9 & (UB2L1 & !ZB1L1))) ) ) ) # ( !ZB1L6 & ( !QC1_W_alu_result[3] & ( (!QB1L9 & (UB2L1 & !ZB1L1)) ) ) );


--TB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress at FF_X12_Y5_N26
--register power-up is low

TB2_packet_in_progress = DFFEAS(TB2L3, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] at FF_X12_Y5_N38
--register power-up is low

TB2_saved_grant[1] = DFFEAS(HC2L3, GLOBAL(A1L123), !Y1_r_sync_rst,  , TB2L59,  ,  ,  ,  );


--TB2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0 at LABCELL_X12_Y5_N42
TB2L59 = ( TB2_saved_grant[0] & ( TB2_packet_in_progress & ( (VB4L18 & (((TB2_saved_grant[1] & RB1L2)) # (QB1L11))) ) ) ) # ( !TB2_saved_grant[0] & ( TB2_packet_in_progress & ( (TB2_saved_grant[1] & (RB1L2 & VB4L18)) ) ) ) # ( TB2_saved_grant[0] & ( !TB2_packet_in_progress & ( ((!QB1L11 & ((!TB2_saved_grant[1]) # (!RB1L2)))) # (VB4L18) ) ) ) # ( !TB2_saved_grant[0] & ( !TB2_packet_in_progress & ( (!TB2_saved_grant[1]) # ((!RB1L2) # (VB4L18)) ) ) );


--TB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0 at LABCELL_X12_Y5_N3
TB2L58 = ( XB1_hold_waitrequest & ( (TB2_saved_grant[1] & (!QC1L1085Q & (!YB2_read_accepted & !AC1L1))) ) );


--TB2_src_data[56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[56] at LABCELL_X12_Y5_N27
TB2_src_data[56] = ( TB2_saved_grant[1] & ( (!YB1L9 & (!QC1L1085Q & (!YB2_read_accepted))) # (YB1L9 & (((!QC1L1085Q & !YB2_read_accepted)) # (TB2_saved_grant[0]))) ) ) # ( !TB2_saved_grant[1] & ( (YB1L9 & TB2_saved_grant[0]) ) );


--VB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X10_Y7_N55
--register power-up is low

VB4_mem_used[0] = DFFEAS(VB4L10, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y7_N51
VB4L12 = ( VB4_mem_used[1] & ( (!WB4_read_latency_shift_reg[0]) # (!VB4_mem_used[0]) ) );


--VB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X10_Y7_N18
VB4L13 = (!VB4_mem_used[0]) # (WB4_read_latency_shift_reg[0]);


--VB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X10_Y7_N21
VB4L14 = ( BB1_rst1 & ( !VB4L13 ) );


--VB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X10_Y7_N57
VB4L15 = ( VB4L14 & ( VB4L12 ) ) # ( !VB4L14 & ( VB4L12 ) ) # ( VB4L14 & ( !VB4L12 & ( (TB2_src_data[56] & (((QB1L11 & TB2_saved_grant[0])) # (TB2L58))) ) ) );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X9_Y7_N6
YB1L5 = ( !YB1_end_begintransfer & ( (!YB1L9 & !U1L1) ) );


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X9_Y7_N24
YB1L6 = ( QB1L2 & ( QB1L5 & ( (!XB1_hold_waitrequest & !YB1L5) ) ) ) # ( !QB1L2 & ( QB1L5 & ( (!XB1_hold_waitrequest & !YB1L5) ) ) ) # ( QB1L2 & ( !QB1L5 & ( (!XB1_hold_waitrequest & !YB1L5) ) ) ) # ( !QB1L2 & ( !QB1L5 & ( (!YB1L5 & ((!XB1_hold_waitrequest) # ((!QB1L6 & !QB1L4)))) ) ) );


--WB3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at MLABCELL_X6_Y6_N6
WB3L45 = ( VB3L16 & ( TB1L55 & ( (XB1_hold_waitrequest & VB3L19) ) ) ) # ( VB3L16 & ( !TB1L55 & ( (XB1_hold_waitrequest & (QB1L10 & (TB1_saved_grant[0] & VB3L19))) ) ) );


--VB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X6_Y6_N44
--register power-up is low

VB3_mem[1][74] = DFFEAS(VB3L17, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at MLABCELL_X6_Y6_N42
VB3L17 = ( VB3_mem_used[1] & ( VB3_mem[1][74] ) ) # ( !VB3_mem_used[1] & ( TB1_saved_grant[1] ) );


--VB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X6_Y6_N50
--register power-up is low

VB3_mem[1][56] = DFFEAS(VB3L18, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at MLABCELL_X6_Y6_N48
VB3L18 = ( VB3L16 & ( (!VB3_mem_used[1]) # (VB3_mem[1][56]) ) ) # ( !VB3L16 & ( (VB3_mem_used[1] & VB3_mem[1][56]) ) );


--VB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|write~1 at LABCELL_X10_Y7_N0
VB4L19 = ( VB4L18 & ( (TB2_src_data[56] & (((TB2_saved_grant[0] & QB1L11)) # (TB2L58))) ) );


--VB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X11_Y6_N29
--register power-up is low

VB4_mem[1][74] = DFFEAS(VB4L16, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X11_Y6_N27
VB4L16 = ( VB4_mem[1][74] & ( VB4_mem_used[1] ) ) # ( VB4_mem[1][74] & ( !VB4_mem_used[1] & ( TB2_saved_grant[1] ) ) ) # ( !VB4_mem[1][74] & ( !VB4_mem_used[1] & ( TB2_saved_grant[1] ) ) );


--VB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X10_Y7_N5
--register power-up is low

VB4_mem[1][56] = DFFEAS(VB4L17, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X10_Y7_N3
VB4L17 = ( VB4_mem_used[1] & ( VB4_mem[1][56] ) ) # ( !VB4_mem_used[1] & ( TB2_src_data[56] ) );


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X13_Y7_N48
WB1L36 = ( ZB1L5 & ( (T1_av_waitrequest & (!VB1_mem_used[1] & (YB1L9 & WB1L35))) ) );


--WB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 at LABCELL_X11_Y7_N15
WB2L6 = ( WB2L5 & ( (!WB2_wait_latency_counter[1] & (UB2L3 & (!WB2_wait_latency_counter[0] $ (!UB2L2)))) ) );


--WB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg~0 at LABCELL_X11_Y7_N54
WB5L12 = ( WB2L5 & ( (UB5L1 & (!WB5_wait_latency_counter[1] & (!WB5_wait_latency_counter[0] $ (!UB2L2)))) ) );


--WB6L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at LABCELL_X10_Y7_N27
WB6L13 = ( ZB1L4 & ( WB2L5 & ( (!VB6_mem_used[1] & (!WB6_wait_latency_counter[1] & (!UB2L2 $ (!WB6_wait_latency_counter[0])))) ) ) );


--VB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X10_Y7_N15
VB6L3 = ( VB6_mem_used[1] & ( VB6_mem_used[0] ) ) # ( !VB6_mem_used[1] & ( (!WB2L5 & (((!WB6L12Q & VB6_mem_used[0])))) # (WB2L5 & (((!WB6L12Q & VB6_mem_used[0])) # (QB1L7))) ) );


--QC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2 at MLABCELL_X21_Y9_N24
QC1L454 = ( QC1_E_shift_rot_result[4] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[6]) ) ) # ( !QC1_E_shift_rot_result[4] & ( (QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[6]) ) );


--QC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4 at LABCELL_X24_Y8_N57
QC1L737 = ( QC1L750 & ( WC1_q_b[5] & ( (!QC1L749 & (QC1_D_iw[9])) # (QC1L749 & ((QC1L10))) ) ) ) # ( !QC1L750 & ( WC1_q_b[5] & ( (!QC1L749) # (QC1L10) ) ) ) # ( QC1L750 & ( !WC1_q_b[5] & ( (!QC1L749 & (QC1_D_iw[9])) # (QC1L749 & ((QC1L10))) ) ) ) # ( !QC1L750 & ( !WC1_q_b[5] & ( (QC1L10 & QC1L749) ) ) );


--QC1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0 at LABCELL_X22_Y6_N15
QC1L524 = ( QC1_R_ctrl_src_imm5_shift_rot ) # ( !QC1_R_ctrl_src_imm5_shift_rot & ( (QC1_R_ctrl_hi_imm16) # (QC1_R_ctrl_force_src2_zero) ) );


--QC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~3 at MLABCELL_X21_Y9_N30
QC1L453 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[3]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[5]));


--QC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at LABCELL_X22_Y6_N48
QC1L772 = ( !QC1_R_ctrl_force_src2_zero & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1L773 & (QC1_D_iw[10])) # (QC1L773 & ((WC2_q_b[4]))))) ) );


--QC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~5 at LABCELL_X24_Y8_N36
QC1L736 = ( WC1_q_b[4] & ( QC1_D_iw[8] & ( (!QC1L749) # (QC1L14) ) ) ) # ( !WC1_q_b[4] & ( QC1_D_iw[8] & ( (!QC1L749 & (QC1L750)) # (QC1L749 & ((QC1L14))) ) ) ) # ( WC1_q_b[4] & ( !QC1_D_iw[8] & ( (!QC1L749 & (!QC1L750)) # (QC1L749 & ((QC1L14))) ) ) ) # ( !WC1_q_b[4] & ( !QC1_D_iw[8] & ( (QC1L14 & QC1L749) ) ) );


--QC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~4 at MLABCELL_X21_Y9_N33
QC1L455 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[5])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[7])));


--QC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~6 at LABCELL_X24_Y8_N33
QC1L738 = ( QC1L750 & ( QC1_D_iw[10] & ( (!QC1L749) # (QC1L18) ) ) ) # ( !QC1L750 & ( QC1_D_iw[10] & ( (!QC1L749 & (WC1_q_b[6])) # (QC1L749 & ((QC1L18))) ) ) ) # ( QC1L750 & ( !QC1_D_iw[10] & ( (QC1L749 & QC1L18) ) ) ) # ( !QC1L750 & ( !QC1_D_iw[10] & ( (!QC1L749 & (WC1_q_b[6])) # (QC1L749 & ((QC1L18))) ) ) );


--QC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~5 at MLABCELL_X21_Y9_N12
QC1L459 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[9]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[11]));


--QC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~7 at LABCELL_X24_Y8_N0
QC1L742 = ( QC1L750 & ( WC1_q_b[10] & ( (!QC1L749 & (QC1_D_iw[14])) # (QC1L749 & ((QC1L22))) ) ) ) # ( !QC1L750 & ( WC1_q_b[10] & ( (!QC1L749) # (QC1L22) ) ) ) # ( QC1L750 & ( !WC1_q_b[10] & ( (!QC1L749 & (QC1_D_iw[14])) # (QC1L749 & ((QC1L22))) ) ) ) # ( !QC1L750 & ( !WC1_q_b[10] & ( (QC1L22 & QC1L749) ) ) );


--QC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~6 at MLABCELL_X21_Y9_N54
QC1L456 = ( QC1_E_shift_rot_result[6] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[8]) ) ) # ( !QC1_E_shift_rot_result[6] & ( (QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[8]) ) );


--QC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~8 at LABCELL_X19_Y7_N6
QC1L739 = ( QC1L26 & ( WC1_q_b[7] & ( (!QC1L750) # ((QC1L749) # (QC1_D_iw[11])) ) ) ) # ( !QC1L26 & ( WC1_q_b[7] & ( (!QC1L749 & ((!QC1L750) # (QC1_D_iw[11]))) ) ) ) # ( QC1L26 & ( !WC1_q_b[7] & ( ((QC1L750 & QC1_D_iw[11])) # (QC1L749) ) ) ) # ( !QC1L26 & ( !WC1_q_b[7] & ( (QC1L750 & (QC1_D_iw[11] & !QC1L749)) ) ) );


--QC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~7 at MLABCELL_X21_Y9_N57
QC1L457 = ( QC1_E_shift_rot_result[7] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[9]) ) ) # ( !QC1_E_shift_rot_result[7] & ( (QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[9]) ) );


--QC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~9 at LABCELL_X24_Y8_N21
QC1L740 = ( QC1L750 & ( WC1_q_b[8] & ( (!QC1L749 & (QC1_D_iw[12])) # (QC1L749 & ((QC1L30))) ) ) ) # ( !QC1L750 & ( WC1_q_b[8] & ( (!QC1L749) # (QC1L30) ) ) ) # ( QC1L750 & ( !WC1_q_b[8] & ( (!QC1L749 & (QC1_D_iw[12])) # (QC1L749 & ((QC1L30))) ) ) ) # ( !QC1L750 & ( !WC1_q_b[8] & ( (QC1L30 & QC1L749) ) ) );


--QC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~8 at MLABCELL_X21_Y9_N45
QC1L458 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[8]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[10]));


--QC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~10 at LABCELL_X19_Y7_N15
QC1L741 = ( QC1L750 & ( WC1_q_b[9] & ( (!QC1L749 & (QC1_D_iw[13])) # (QC1L749 & ((QC1L34))) ) ) ) # ( !QC1L750 & ( WC1_q_b[9] & ( (!QC1L749) # (QC1L34) ) ) ) # ( QC1L750 & ( !WC1_q_b[9] & ( (!QC1L749 & (QC1_D_iw[13])) # (QC1L749 & ((QC1L34))) ) ) ) # ( !QC1L750 & ( !WC1_q_b[9] & ( (QC1L749 & QC1L34) ) ) );


--QC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~9 at MLABCELL_X21_Y9_N15
QC1L460 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[10])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[12])));


--QC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~11 at LABCELL_X24_Y8_N15
QC1L743 = ( QC1L38 & ( WC1_q_b[11] & ( (!QC1L750) # ((QC1_D_iw[15]) # (QC1L749)) ) ) ) # ( !QC1L38 & ( WC1_q_b[11] & ( (!QC1L749 & ((!QC1L750) # (QC1_D_iw[15]))) ) ) ) # ( QC1L38 & ( !WC1_q_b[11] & ( ((QC1L750 & QC1_D_iw[15])) # (QC1L749) ) ) ) # ( !QC1L38 & ( !WC1_q_b[11] & ( (QC1L750 & (!QC1L749 & QC1_D_iw[15])) ) ) );


--QC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~10 at MLABCELL_X21_Y9_N36
QC1L461 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[11])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[13])));


--QC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~12 at LABCELL_X19_Y7_N21
QC1L744 = ( QC1L750 & ( WC1_q_b[12] & ( (!QC1L749 & (QC1_D_iw[16])) # (QC1L749 & ((QC1L42))) ) ) ) # ( !QC1L750 & ( WC1_q_b[12] & ( (!QC1L749) # (QC1L42) ) ) ) # ( QC1L750 & ( !WC1_q_b[12] & ( (!QC1L749 & (QC1_D_iw[16])) # (QC1L749 & ((QC1L42))) ) ) ) # ( !QC1L750 & ( !WC1_q_b[12] & ( (QC1L749 & QC1L42) ) ) );


--QC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X16_Y6_N4
--register power-up is low

QC1_D_iw[18] = DFFEAS(QC1L644, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~11 at MLABCELL_X21_Y7_N27
QC1L465 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[15])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[17])));


--QC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X17_Y6_N31
--register power-up is low

QC1_D_iw[20] = DFFEAS(QC1L646, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~13 at LABCELL_X19_Y7_N39
QC1L748 = ( QC1L750 & ( QC1_D_iw[20] & ( (!QC1L749) # (QC1L46) ) ) ) # ( !QC1L750 & ( QC1_D_iw[20] & ( (!QC1L749 & (WC1_q_b[16])) # (QC1L749 & ((QC1L46))) ) ) ) # ( QC1L750 & ( !QC1_D_iw[20] & ( (QC1L749 & QC1L46) ) ) ) # ( !QC1L750 & ( !QC1_D_iw[20] & ( (!QC1L749 & (WC1_q_b[16])) # (QC1L749 & ((QC1L46))) ) ) );


--QC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X17_Y6_N34
--register power-up is low

QC1_D_iw[21] = DFFEAS(QC1L647, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X24_Y7_N3
QC1L751 = ( QC1_D_iw[6] & ( WC2_q_b[16] & ( ((!QC1_R_src2_use_imm) # (QC1_R_ctrl_hi_imm16)) # (QC1_D_iw[21]) ) ) ) # ( !QC1_D_iw[6] & ( WC2_q_b[16] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # (QC1_D_iw[21]))) ) ) ) # ( QC1_D_iw[6] & ( !WC2_q_b[16] & ( ((QC1_D_iw[21] & QC1_R_src2_use_imm)) # (QC1_R_ctrl_hi_imm16) ) ) ) # ( !QC1_D_iw[6] & ( !WC2_q_b[16] & ( (QC1_D_iw[21] & (!QC1_R_ctrl_hi_imm16 & QC1_R_src2_use_imm)) ) ) );


--QC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X18_Y6_N37
--register power-up is low

QC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(QC1L253, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X22_Y6_N30
QC1L767 = ( QC1_R_ctrl_unsigned_lo_imm16 ) # ( !QC1_R_ctrl_unsigned_lo_imm16 & ( QC1_R_ctrl_force_src2_zero ) );


--QC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~12 at MLABCELL_X21_Y7_N9
QC1L464 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[14]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[16]));


--QC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X12_Y6_N37
--register power-up is low

QC1_D_iw[19] = DFFEAS(QC1L645, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--QC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~14 at LABCELL_X24_Y8_N42
QC1L747 = ( QC1L50 & ( ((!QC1L750 & (WC1_q_b[15])) # (QC1L750 & ((QC1_D_iw[19])))) # (QC1L749) ) ) # ( !QC1L50 & ( (!QC1L749 & ((!QC1L750 & (WC1_q_b[15])) # (QC1L750 & ((QC1_D_iw[19]))))) ) );


--QC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~13 at MLABCELL_X21_Y9_N18
QC1L463 = ( QC1_E_shift_rot_result[15] & ( (QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[13]) ) ) # ( !QC1_E_shift_rot_result[15] & ( (QC1_E_shift_rot_result[13] & !QC1_R_ctrl_shift_rot_right) ) );


--QC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~15 at LABCELL_X24_Y8_N45
QC1L746 = ( QC1L54 & ( ((!QC1L750 & (WC1_q_b[14])) # (QC1L750 & ((QC1_D_iw[18])))) # (QC1L749) ) ) # ( !QC1L54 & ( (!QC1L749 & ((!QC1L750 & (WC1_q_b[14])) # (QC1L750 & ((QC1_D_iw[18]))))) ) );


--QC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~14 at MLABCELL_X21_Y9_N39
QC1L462 = (!QC1_R_ctrl_shift_rot_right & (QC1L419Q)) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[14])));


--QC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~16 at LABCELL_X24_Y8_N24
QC1L745 = ( QC1L750 & ( (!QC1L749 & (QC1_D_iw[17])) # (QC1L749 & ((QC1L58))) ) ) # ( !QC1L750 & ( (!QC1L749 & ((WC1_q_b[13]))) # (QC1L749 & (QC1L58)) ) );


--QC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X17_Y7_N30
QC1L843 = ( QC1_av_ld_byte0_data[1] & ( QC1_R_ctrl_br_cmp & ( QC1_R_ctrl_ld ) ) ) # ( QC1_av_ld_byte0_data[1] & ( !QC1_R_ctrl_br_cmp & ( ((QC1_W_alu_result[1] & !QC1_R_ctrl_rd_ctl_reg)) # (QC1_R_ctrl_ld) ) ) ) # ( !QC1_av_ld_byte0_data[1] & ( !QC1_R_ctrl_br_cmp & ( (!QC1_R_ctrl_ld & (QC1_W_alu_result[1] & !QC1_R_ctrl_rd_ctl_reg)) ) ) );


--QC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X18_Y8_N30
QC1L844 = ( QC1_av_ld_byte0_data[2] & ( ((!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & QC1_W_alu_result[2]))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[2] & ( (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & (!QC1_R_ctrl_ld & QC1_W_alu_result[2]))) ) );


--QC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X18_Y8_N0
QC1L845 = ( QC1_W_alu_result[3] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & ((!QC1_R_ctrl_br_cmp)))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte0_data[3])))) ) ) # ( !QC1_W_alu_result[3] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte0_data[3]) ) );


--QC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X18_Y8_N33
QC1L846 = ( QC1_R_ctrl_ld & ( QC1_av_ld_byte0_data[4] ) ) # ( !QC1_R_ctrl_ld & ( (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & QC1_W_alu_result[4])) ) );


--QC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at MLABCELL_X15_Y8_N36
QC1L847 = ( QC1_R_ctrl_ld & ( QC1_av_ld_byte0_data[5] ) ) # ( !QC1_R_ctrl_ld & ( (!QC1_R_ctrl_rd_ctl_reg & (QC1_W_alu_result[5] & !QC1_R_ctrl_br_cmp)) ) );


--QC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X18_Y8_N57
QC1L848 = ( QC1_av_ld_byte0_data[6] & ( ((!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & QC1_W_alu_result[6]))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[6] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & QC1_W_alu_result[6]))) ) );


--QC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X18_Y8_N12
QC1L849 = ( QC1_R_ctrl_br_cmp & ( QC1_W_alu_result[7] & ( (QC1_av_ld_byte0_data[7] & QC1_R_ctrl_ld) ) ) ) # ( !QC1_R_ctrl_br_cmp & ( QC1_W_alu_result[7] & ( (!QC1_R_ctrl_ld & ((!QC1_R_ctrl_rd_ctl_reg))) # (QC1_R_ctrl_ld & (QC1_av_ld_byte0_data[7])) ) ) ) # ( QC1_R_ctrl_br_cmp & ( !QC1_W_alu_result[7] & ( (QC1_av_ld_byte0_data[7] & QC1_R_ctrl_ld) ) ) ) # ( !QC1_R_ctrl_br_cmp & ( !QC1_W_alu_result[7] & ( (QC1_av_ld_byte0_data[7] & QC1_R_ctrl_ld) ) ) );


--key0_d1 is key0_d1 at FF_X37_Y4_N59
--register power-up is low

key0_d1 = DFFEAS(A1L204, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--BB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X1_Y3_N12
BB1L51 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !Q1_state[4], !N1_virtual_ir_scan_reg);


--BB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y3_N48
BB1L88 = AMPP_FUNCTION(!BB1_user_saw_rvalid, !N1_irf_reg[1][0], !BB1_state, !BB1L51, !BB1_count[0], !BB1_td_shift[0]);


--BB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y3_N27
BB1L77 = AMPP_FUNCTION(!BB1_td_shift[10], !BB1_rdata[7], !BB1_count[9]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X8_Y4_N52
--register power-up is low

T1_t_dav = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , KB2_b_full,  ,  , VCC);


--BB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X3_Y1_N38
--register power-up is low

BB1_write_stalled = AMPP_FUNCTION(A1L105, BB1L110, !N1_clr_reg, GND, BB1L111);


--BB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X4_Y3_N12
BB1L78 = AMPP_FUNCTION(!BB1_td_shift[9], !BB1_user_saw_rvalid, !BB1_count[1], !N1_irf_reg[1][0], !BB1_state);


--BB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X3_Y3_N16
--register power-up is low

BB1_td_shift[2] = AMPP_FUNCTION(A1L105, BB1L80, !N1_clr_reg, BB1L64);


--BB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at MLABCELL_X3_Y3_N36
BB1L79 = AMPP_FUNCTION(!BB1L78, !BB1_count[9], !N1_irf_reg[1][0], !Q1_state[4], !BB1_write_stalled, !BB1_td_shift[2]);


--BB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X4_Y3_N54
BB1L19 = AMPP_FUNCTION(!N1_irf_reg[1][0], !A1L106, !Q1_state[4], !BB1_count[8], !BB1_state);


--BB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X7_Y3_N20
--register power-up is low

BB1_rvalid0 = AMPP_FUNCTION(A1L123, BB1L49, !Y1_r_sync_rst);


--BD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X11_Y5_N40
--register power-up is low

BD1_monitor_ready = DFFEAS(BD1L11, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y5_N27
MD1L61 = ( MD1_sr[3] & ( ((!N1_irf_reg[2][1] & ((JD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[1]))) # (KD1L3) ) ) # ( !MD1_sr[3] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & ((JD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[1])))) ) );


--LD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X4_Y5_N16
--register power-up is low

LD1_jdo[0] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[0],  ,  , VCC);


--LD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X4_Y5_N44
--register power-up is low

LD1_jdo[36] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[36],  ,  , VCC);


--LD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X4_Y5_N41
--register power-up is low

LD1_jdo[37] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[37],  ,  , VCC);


--LD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X8_Y5_N8
--register power-up is low

LD1_ir[1] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--LD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X8_Y5_N11
--register power-up is low

LD1_ir[0] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--LD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X7_Y6_N32
--register power-up is low

LD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_update_jdo_strobe,  ,  , VCC);


--ZC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~0 at MLABCELL_X8_Y5_N18
ZC1L39 = (LD1L2Q & (LD1_ir[1] & !LD1_ir[0]));


--ZC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~1 at LABCELL_X4_Y5_N39
ZC1L40 = ( !LD1_jdo[37] & ( !LD1_jdo[36] & ( ZC1L39 ) ) );


--LD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X7_Y6_N29
--register power-up is low

LD1_jdo[35] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[35],  ,  , VCC);


--LD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X8_Y5_N24
LD1_take_action_ocimem_b = ( !LD1_ir[0] & ( (LD1_jdo[35] & (!LD1_ir[1] & LD1L2Q)) ) );


--LD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N34
--register power-up is low

LD1_jdo[3] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[3],  ,  , VCC);


--JD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X7_Y5_N31
--register power-up is low

JD1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , JD1_jtag_ram_rd,  ,  , VCC);


--JD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at MLABCELL_X3_Y6_N27
JD1L116 = (JD1_MonAReg[2] & (!JD1_MonAReg[3] & (!JD1_jtag_ram_rd_d1 & !JD1_MonAReg[4])));


--JD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X2_Y5_N48
JD1L117 = ( JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((VD1_q_a[0])) # (JD1L116))) # (LD1_take_action_ocimem_b & (((LD1_jdo[3])))) ) ) # ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (JD1L116)) # (LD1_take_action_ocimem_b & ((LD1_jdo[3]))) ) );


--JD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X7_Y6_N35
--register power-up is low

JD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , JD1_jtag_rd,  ,  , VCC);


--JD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X7_Y6_N9
JD1L50 = ( LD1_ir[0] & ( JD1_jtag_rd_d1 ) ) # ( !LD1_ir[0] & ( (!LD1_enable_action_strobe & (((JD1_jtag_rd_d1)))) # (LD1_enable_action_strobe & ((!LD1_ir[1] & (LD1_jdo[35])) # (LD1_ir[1] & ((JD1_jtag_rd_d1))))) ) );


--QC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X8_Y6_N23
--register power-up is low

QC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_E_valid_from_R, QC1L1078,  ,  , VCC);


--QC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X18_Y5_N6
QC1L586 = ( !QC1L271Q & ( !QC1_D_iw[2] & ( (!QC1_D_iw[3] & (!QC1_D_iw[0] & (!QC1_D_iw[1] & !QC1_D_iw[5]))) ) ) );


--QC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X23_Y6_N57
QC1L599 = ( QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (QC1_D_iw[14] & (QC1_D_iw[15] & (QC1_D_iw[13] & QC1_D_iw[16]))) ) ) );


--QC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at MLABCELL_X21_Y6_N0
QC1L600 = ( QC1_D_iw[14] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & (QC1_D_iw[12] & QC1_D_iw[13]))) ) ) );


--QC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X18_Y5_N24
QC1L587 = ( !QC1_D_iw[3] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[5] & (QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1L271Q))) ) ) );


--QC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X18_Y5_N42
QC1L588 = ( !QC1_D_iw[1] & ( QC1_D_iw[5] & ( (!QC1_D_iw[3] & (!QC1_D_iw[0] & (QC1_D_iw[2] & !QC1L271Q))) ) ) );


--QC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X18_Y5_N18
QC1L589 = ( QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[2] & (!QC1L271Q & (QC1_D_iw[3] & QC1_D_iw[5]))) ) ) );


--QC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X19_Y6_N30
QC1L210 = ( !QC1L215 & ( !QC1L589 & ( (!QC1L214 & (!QC1L588 & (!QC1L587 & !QC1L216))) ) ) );


--QC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X18_Y5_N36
QC1L206 = ( QC1_D_iw[3] & ( QC1_D_iw[2] & ( (!QC1_D_iw[1] & (!QC1_D_iw[0])) # (QC1_D_iw[1] & (QC1_D_iw[0] & !QC1L271Q)) ) ) ) # ( !QC1_D_iw[3] & ( QC1_D_iw[2] & ( (!QC1_D_iw[1] & (!QC1_D_iw[0] & ((!QC1_D_iw[5]) # (QC1L271Q)))) # (QC1_D_iw[1] & (QC1_D_iw[0])) ) ) ) # ( QC1_D_iw[3] & ( !QC1_D_iw[2] & ( (!QC1_D_iw[1] & (!QC1_D_iw[0] & ((!QC1L271Q) # (!QC1_D_iw[5])))) # (QC1_D_iw[1] & (QC1_D_iw[0])) ) ) ) # ( !QC1_D_iw[3] & ( !QC1_D_iw[2] & ( (!QC1_D_iw[1] & ((!QC1_D_iw[0]) # ((!QC1L271Q & !QC1_D_iw[5])))) # (QC1_D_iw[1] & (QC1_D_iw[0])) ) ) );


--QC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X19_Y6_N39
QC1L257 = (!QC1L206 & ((QC1_D_iw[18]))) # (QC1L206 & (QC1_D_iw[23]));


--QC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X19_Y6_N12
QC1L258 = ( QC1L223 & ( QC1L586 ) ) # ( !QC1L223 & ( QC1L586 ) ) # ( QC1L223 & ( !QC1L586 & ( (QC1L210 & (!QC1L579 & QC1L257)) ) ) ) # ( !QC1L223 & ( !QC1L586 & ( (QC1L210 & (QC1L257 & ((!QC1L222) # (!QC1L579)))) ) ) );


--QC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~2 at LABCELL_X19_Y6_N45
QC1L261 = ( QC1_D_iw[20] & ( (!QC1L206) # (QC1_D_iw[25]) ) ) # ( !QC1_D_iw[20] & ( (QC1L206 & QC1_D_iw[25]) ) );


--QC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~3 at LABCELL_X19_Y6_N21
QC1L262 = ( QC1L261 & ( QC1L586 ) ) # ( !QC1L261 & ( QC1L586 ) ) # ( QC1L261 & ( !QC1L586 ) ) # ( !QC1L261 & ( !QC1L586 & ( (!QC1L210) # ((QC1L579 & ((QC1L223) # (QC1L222)))) ) ) );


--QC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~4 at LABCELL_X19_Y6_N36
QC1L263 = ( QC1_D_iw[26] & ( (QC1_D_iw[21]) # (QC1L206) ) ) # ( !QC1_D_iw[26] & ( (!QC1L206 & QC1_D_iw[21]) ) );


--QC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~5 at LABCELL_X19_Y6_N6
QC1L264 = ( QC1L263 & ( QC1L586 ) ) # ( !QC1L263 & ( QC1L586 ) ) # ( QC1L263 & ( !QC1L586 ) ) # ( !QC1L263 & ( !QC1L586 & ( (!QC1L210) # ((QC1L579 & ((QC1L223) # (QC1L222)))) ) ) );


--QC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6 at LABCELL_X19_Y6_N48
QC1L259 = ( QC1L206 & ( QC1_D_iw[24] ) ) # ( !QC1L206 & ( QC1_D_iw[19] ) );


--QC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7 at LABCELL_X19_Y6_N18
QC1L260 = ( QC1L259 & ( QC1L586 ) ) # ( !QC1L259 & ( QC1L586 ) ) # ( QC1L259 & ( !QC1L586 ) ) # ( !QC1L259 & ( !QC1L586 & ( (!QC1L210) # ((QC1L579 & ((QC1L223) # (QC1L222)))) ) ) );


--QC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8 at LABCELL_X19_Y6_N42
QC1L255 = ( QC1_D_iw[22] & ( (QC1_D_iw[17]) # (QC1L206) ) ) # ( !QC1_D_iw[22] & ( (!QC1L206 & QC1_D_iw[17]) ) );


--QC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9 at LABCELL_X19_Y6_N9
QC1L256 = ( QC1L255 & ( QC1L586 ) ) # ( !QC1L255 & ( QC1L586 ) ) # ( QC1L255 & ( !QC1L586 ) ) # ( !QC1L255 & ( !QC1L586 & ( (!QC1L210) # ((QC1L579 & ((QC1L223) # (QC1L222)))) ) ) );


--QC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X18_Y5_N3
QC1L590 = ( !QC1_D_iw[3] & ( QC1_D_iw[0] & ( (!QC1L271Q & (!QC1_D_iw[1] & (!QC1_D_iw[5] & !QC1_D_iw[2]))) ) ) );


--QC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at LABCELL_X18_Y6_N21
QC1L703 = ( QC1L702 & ( QC1L701 ) );


--QC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X18_Y6_N18
QC1L310 = ( !QC1L780 & ( (!QC1L590 & !QC1L703) ) );


--QC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X19_Y6_N24
QC1_D_wr_dst_reg = ( QC1L262 & ( QC1L256 & ( QC1L310 ) ) ) # ( !QC1L262 & ( QC1L256 & ( QC1L310 ) ) ) # ( QC1L262 & ( !QC1L256 & ( QC1L310 ) ) ) # ( !QC1L262 & ( !QC1L256 & ( (QC1L310 & (((QC1L258) # (QC1L264)) # (QC1L260))) ) ) );


--QC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at MLABCELL_X15_Y6_N57
QC1L887 = (QC1L1021Q & (((!EC1L2) # (RB3L1)) # (RB2L1)));


--QC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X16_Y7_N26
--register power-up is low

QC1_av_ld_waiting_for_data = DFFEAS(QC1L1013, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1013 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X16_Y7_N24
QC1L1013 = (!QC1_av_ld_waiting_for_data & (((QC1_R_ctrl_ld & QC1_E_new_inst)))) # (QC1_av_ld_waiting_for_data & (!QC1L887));


--QC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X16_Y7_N30
QC1L573 = (!QC1_E_shift_rot_cnt[0] & (!QC1_E_shift_rot_cnt[2] & (!QC1_E_shift_rot_cnt[3] & !QC1_E_shift_rot_cnt[1])));


--QC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X16_Y7_N9
QC1L574 = ( QC1_E_shift_rot_cnt[4] & ( QC1_R_ctrl_shift_rot ) ) # ( !QC1_E_shift_rot_cnt[4] & ( (QC1_R_ctrl_shift_rot & ((!QC1L573) # (QC1_E_new_inst))) ) );


--QC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X16_Y7_N8
--register power-up is low

QC1_av_ld_aligning_data = DFFEAS(QC1L889, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X17_Y7_N53
--register power-up is low

QC1_av_ld_align_cycle[1] = DFFEAS(QC1L885, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X17_Y7_N11
--register power-up is low

QC1_av_ld_align_cycle[0] = DFFEAS(QC1L884, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X18_Y7_N21
QC1L235 = ( QC1_D_iw[0] & ( QC1_D_iw[3] & ( (QC1_D_iw[1]) # (QC1_D_iw[2]) ) ) );


--QC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X17_Y7_N24
QC1L888 = ( QC1L271Q & ( (QC1_av_ld_align_cycle[0] & QC1_av_ld_align_cycle[1]) ) ) # ( !QC1L271Q & ( (QC1_av_ld_align_cycle[1] & (!QC1L235 $ (!QC1_av_ld_align_cycle[0]))) ) );


--QC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X16_Y7_N51
QC1L237 = ( QC1_D_iw[0] & ( (QC1_D_iw[2] & (QC1L271Q & !QC1_D_iw[3])) ) );


--QC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X16_Y7_N27
QC1L575 = ( !QC1L237 & ( (QC1_R_ctrl_ld & ((!QC1_av_ld_aligning_data & (QC1L887)) # (QC1_av_ld_aligning_data & ((!QC1L888))))) ) );


--QC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3 at LABCELL_X16_Y7_N57
QC1L576 = ( QC1_E_valid_from_R & ( QC1L1013 & ( (!QC1_R_ctrl_ld & (!QC1L574 & !QC1L575)) ) ) ) # ( !QC1_E_valid_from_R & ( QC1L1013 & ( (!QC1_E_new_inst) # (!QC1_R_ctrl_ld) ) ) ) # ( QC1_E_valid_from_R & ( !QC1L1013 & ( (!QC1L574 & (!QC1L575 & ((!QC1_E_new_inst) # (!QC1_R_ctrl_ld)))) ) ) ) # ( !QC1_E_valid_from_R & ( !QC1L1013 & ( (!QC1_E_new_inst) # (!QC1_R_ctrl_ld) ) ) );


--QC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X16_Y7_N42
QC1L879 = ( YB1L3 & ( (!QC1L1023 & (QC1L576 & QC1_E_valid_from_R)) ) ) # ( !YB1L3 & ( (!QC1L1023 & (!QC1_d_write & (QC1L576 & QC1_E_valid_from_R))) ) );


--QC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at MLABCELL_X15_Y7_N42
QC1L228 = ( QC1_D_iw[3] & ( QC1_D_iw[2] & ( (!QC1L271Q & (QC1_D_iw[0] & QC1_D_iw[1])) ) ) ) # ( !QC1_D_iw[3] & ( QC1_D_iw[2] & ( (QC1_D_iw[0] & QC1_D_iw[1]) ) ) );


--WB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X10_Y6_N13
--register power-up is low

WB3_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[0],  ,  , VCC);


--WB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0] at FF_X12_Y4_N50
--register power-up is low

WB5_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[0],  ,  , VCC);


--WB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X12_Y4_N17
--register power-up is low

WB6_av_readdata_pre[0] = DFFEAS(U1_readdata[0], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X12_Y4_N48
EC1L6 = ( WB5_av_readdata_pre[0] & ( WB6_av_readdata_pre[0] & ( (!WB5_read_latency_shift_reg[0] & (!WB6L12Q & ((!WB1_av_readdata_pre[0]) # (!WB1_read_latency_shift_reg[0])))) ) ) ) # ( !WB5_av_readdata_pre[0] & ( WB6_av_readdata_pre[0] & ( (!WB6L12Q & ((!WB1_av_readdata_pre[0]) # (!WB1_read_latency_shift_reg[0]))) ) ) ) # ( WB5_av_readdata_pre[0] & ( !WB6_av_readdata_pre[0] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_av_readdata_pre[0]) # (!WB1_read_latency_shift_reg[0]))) ) ) ) # ( !WB5_av_readdata_pre[0] & ( !WB6_av_readdata_pre[0] & ( (!WB1_av_readdata_pre[0]) # (!WB1_read_latency_shift_reg[0]) ) ) );


--EC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X10_Y6_N12
EC1L7 = ( !WB3_av_readdata_pre[0] & ( RB2L1 & ( (EC1L6 & ((!BB1_rst1) # (!WB2_read_latency_shift_reg[0]))) ) ) ) # ( WB3_av_readdata_pre[0] & ( !RB2L1 & ( (EC1L6 & ((!BB1_rst1) # (!WB2_read_latency_shift_reg[0]))) ) ) ) # ( !WB3_av_readdata_pre[0] & ( !RB2L1 & ( (EC1L6 & ((!BB1_rst1) # (!WB2_read_latency_shift_reg[0]))) ) ) );


--EC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X13_Y6_N36
EC1_src_data[0] = ( WD1_q_a[0] & ( (!EC1L7) # (RB3L1) ) ) # ( !WD1_q_a[0] & ( !EC1L7 ) );


--QC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X15_Y7_N13
--register power-up is low

QC1_av_ld_byte1_data[0] = DFFEAS(QC1L914, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L1011 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X17_Y7_N42
QC1L1011 = ( QC1L786Q & ( (QC1_av_ld_aligning_data & ((!QC1_av_ld_align_cycle[1] & ((!QC1_av_ld_align_cycle[0]) # (QC1L788Q))) # (QC1_av_ld_align_cycle[1] & (!QC1_av_ld_align_cycle[0] & QC1L788Q)))) ) ) # ( !QC1L786Q & ( (!QC1_av_ld_align_cycle[1] & (QC1L788Q & QC1_av_ld_aligning_data)) ) );


--QC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0 at LABCELL_X17_Y7_N45
QC1L897 = ( QC1L788Q & ( (!QC1_av_ld_align_cycle[1]) # ((!QC1_av_ld_aligning_data) # ((!QC1_av_ld_align_cycle[0] & QC1L786Q))) ) ) # ( !QC1L788Q & ( (!QC1_av_ld_aligning_data) # ((!QC1_av_ld_align_cycle[1] & (!QC1_av_ld_align_cycle[0] & QC1L786Q))) ) );


--QC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X18_Y7_N40
--register power-up is low

QC1_R_compare_op[0] = DFFEAS(QC1L302, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X22_Y6_N53
--register power-up is low

QC1_E_src2[1] = DFFEAS(QC1L769, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at MLABCELL_X25_Y7_N57
QC1L354 = (!QC1_E_src2[1] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[1])) # (QC1_R_logic_op[1] & ((QC1_E_src1[1]))))) # (QC1_E_src2[1] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[1])))));


--QC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~16 at MLABCELL_X25_Y7_N54
QC1L370 = ( QC1_E_src2[17] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[17]))) ) ) # ( !QC1_E_src2[17] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[17])) # (QC1_R_logic_op[1] & ((QC1_E_src1[17]))) ) );


--QC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X19_Y5_N21
QC1L610 = ( !QC1L370 & ( !QC1L354 ) );


--QC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~17 at LABCELL_X23_Y7_N42
QC1L375 = (!QC1_E_src2[22] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[22])) # (QC1_R_logic_op[1] & ((QC1_E_src1[22]))))) # (QC1_E_src2[22] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[22])))));


--QC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18 at LABCELL_X23_Y7_N45
QC1L374 = ( QC1_E_src2[21] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[21]))) ) ) # ( !QC1_E_src2[21] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[21])) # (QC1_R_logic_op[1] & ((QC1_E_src1[21]))) ) );


--QC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19 at LABCELL_X23_Y7_N48
QC1L373 = ( QC1_E_src2[20] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[20]))) ) ) # ( !QC1_E_src2[20] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[20])) # (QC1_R_logic_op[1] & ((QC1_E_src1[20]))) ) );


--QC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20 at LABCELL_X23_Y7_N51
QC1L372 = ( QC1_E_src2[19] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[19]))) ) ) # ( !QC1_E_src2[19] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[19])) # (QC1_R_logic_op[1] & ((QC1_E_src1[19]))) ) );


--QC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21 at MLABCELL_X25_Y7_N45
QC1L371 = ( QC1_E_src1[18] & ( QC1_R_logic_op[1] & ( (!QC1_R_logic_op[0]) # (!QC1_E_src2[18]) ) ) ) # ( !QC1_E_src1[18] & ( QC1_R_logic_op[1] & ( QC1_E_src2[18] ) ) ) # ( QC1_E_src1[18] & ( !QC1_R_logic_op[1] & ( (QC1_R_logic_op[0] & QC1_E_src2[18]) ) ) ) # ( !QC1_E_src1[18] & ( !QC1_R_logic_op[1] & ( (!QC1_R_logic_op[0] & !QC1_E_src2[18]) ) ) );


--QC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~22 at LABCELL_X23_Y7_N57
QC1L376 = ( QC1_E_src2[23] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[23]))) ) ) # ( !QC1_E_src2[23] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[23])) # (QC1_R_logic_op[1] & ((QC1_E_src1[23]))) ) );


--QC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X22_Y7_N30
QC1L611 = ( !QC1L373 & ( !QC1L375 & ( (!QC1L372 & (!QC1L374 & (!QC1L371 & !QC1L376))) ) ) );


--QC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at MLABCELL_X21_Y9_N9
QC1L612 = ( QC1_R_logic_op[0] & ( (!QC1L357 & ((!QC1_R_logic_op[1] & ((!QC1_E_src1[13]) # (!QC1_E_src2[13]))) # (QC1_R_logic_op[1] & (!QC1_E_src1[13] $ (QC1_E_src2[13]))))) ) ) # ( !QC1_R_logic_op[0] & ( (!QC1L357 & (!QC1_R_logic_op[1] $ (((!QC1_E_src1[13] & !QC1_E_src2[13]))))) ) );


--QC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at MLABCELL_X21_Y8_N54
QC1L613 = ( QC1_E_src2[14] & ( QC1_E_src1[14] & ( (!QC1_R_logic_op[0] & (!QC1_R_logic_op[1] & ((QC1_E_src2[12]) # (QC1_E_src1[12])))) # (QC1_R_logic_op[0] & (QC1_R_logic_op[1] & (!QC1_E_src1[12] $ (QC1_E_src2[12])))) ) ) ) # ( !QC1_E_src2[14] & ( QC1_E_src1[14] & ( (!QC1_R_logic_op[1] & ((!QC1_E_src1[12] & ((QC1_E_src2[12]) # (QC1_R_logic_op[0]))) # (QC1_E_src1[12] & ((!QC1_R_logic_op[0]) # (!QC1_E_src2[12]))))) ) ) ) # ( QC1_E_src2[14] & ( !QC1_E_src1[14] & ( (!QC1_R_logic_op[1] & ((!QC1_E_src1[12] & ((QC1_E_src2[12]) # (QC1_R_logic_op[0]))) # (QC1_E_src1[12] & ((!QC1_R_logic_op[0]) # (!QC1_E_src2[12]))))) ) ) ) # ( !QC1_E_src2[14] & ( !QC1_E_src1[14] & ( (!QC1_E_src1[12] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src2[12]))))) # (QC1_E_src1[12] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src2[12])))) ) ) );


--QC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at MLABCELL_X21_Y8_N24
QC1L614 = ( QC1_R_logic_op[1] & ( QC1_R_logic_op[0] & ( (!QC1_E_src2[15] & (!QC1_E_src1[15] & (!QC1_E_src2[11] $ (QC1_E_src1[11])))) # (QC1_E_src2[15] & (QC1_E_src1[15] & (!QC1_E_src2[11] $ (QC1_E_src1[11])))) ) ) ) # ( !QC1_R_logic_op[1] & ( QC1_R_logic_op[0] & ( (!QC1_E_src2[15] & ((!QC1_E_src2[11]) # ((!QC1_E_src1[11])))) # (QC1_E_src2[15] & (!QC1_E_src1[15] & ((!QC1_E_src2[11]) # (!QC1_E_src1[11])))) ) ) ) # ( QC1_R_logic_op[1] & ( !QC1_R_logic_op[0] & ( (!QC1_E_src2[15] & (!QC1_E_src2[11] & (!QC1_E_src1[15] & !QC1_E_src1[11]))) ) ) ) # ( !QC1_R_logic_op[1] & ( !QC1_R_logic_op[0] & ( (!QC1_E_src2[15] & (QC1_E_src1[15] & ((QC1_E_src1[11]) # (QC1_E_src2[11])))) # (QC1_E_src2[15] & (((QC1_E_src1[11])) # (QC1_E_src2[11]))) ) ) );


--QC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at MLABCELL_X21_Y8_N6
QC1L615 = ( QC1_E_src1[9] & ( QC1_E_src2[16] & ( (!QC1_R_logic_op[0] & (((!QC1_R_logic_op[1])))) # (QC1_R_logic_op[0] & ((!QC1_E_src1[16] & (!QC1L533Q & !QC1_R_logic_op[1])) # (QC1_E_src1[16] & (QC1L533Q & QC1_R_logic_op[1])))) ) ) ) # ( !QC1_E_src1[9] & ( QC1_E_src2[16] & ( (!QC1_R_logic_op[0] & (((QC1L533Q & !QC1_R_logic_op[1])))) # (QC1_R_logic_op[0] & ((!QC1_E_src1[16] & ((!QC1_R_logic_op[1]))) # (QC1_E_src1[16] & (!QC1L533Q & QC1_R_logic_op[1])))) ) ) ) # ( QC1_E_src1[9] & ( !QC1_E_src2[16] & ( (!QC1_E_src1[16] & (QC1_R_logic_op[0] & (!QC1L533Q $ (QC1_R_logic_op[1])))) # (QC1_E_src1[16] & (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0]) # (!QC1L533Q)))) ) ) ) # ( !QC1_E_src1[9] & ( !QC1_E_src2[16] & ( (!QC1_R_logic_op[1] & (((QC1_E_src1[16] & QC1L533Q)) # (QC1_R_logic_op[0]))) # (QC1_R_logic_op[1] & (!QC1_E_src1[16] & ((!QC1L533Q)))) ) ) );


--QC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at MLABCELL_X21_Y8_N36
QC1L616 = ( QC1_E_src2[6] & ( QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[10]) # (QC1_E_src2[10])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[10] $ (QC1_E_src1[10])))) ) ) ) # ( !QC1_E_src2[6] & ( QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & ((!QC1_E_src2[10] & ((QC1_R_logic_op[0]) # (QC1_E_src1[10]))) # (QC1_E_src2[10] & ((!QC1_E_src1[10]) # (!QC1_R_logic_op[0]))))) ) ) ) # ( QC1_E_src2[6] & ( !QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & ((!QC1_E_src2[10] & ((QC1_R_logic_op[0]) # (QC1_E_src1[10]))) # (QC1_E_src2[10] & ((!QC1_E_src1[10]) # (!QC1_R_logic_op[0]))))) ) ) ) # ( !QC1_E_src2[6] & ( !QC1_E_src1[6] & ( (!QC1_E_src2[10] & ((!QC1_R_logic_op[1] & ((QC1_R_logic_op[0]))) # (QC1_R_logic_op[1] & (!QC1_E_src1[10])))) # (QC1_E_src2[10] & (QC1_R_logic_op[0] & (!QC1_E_src1[10] $ (QC1_R_logic_op[1])))) ) ) );


--QC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at MLABCELL_X21_Y8_N18
QC1L617 = ( QC1L613 & ( QC1L615 & ( (QC1L616 & (!QC1L360 & (QC1L614 & !QC1L361))) ) ) );


--QC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at MLABCELL_X25_Y7_N0
QC1L618 = ( QC1_E_src1[25] & ( QC1_E_src2[25] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src2[24]) # (QC1_E_src1[24])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src1[24] $ (QC1_E_src2[24])))) ) ) ) # ( !QC1_E_src1[25] & ( QC1_E_src2[25] & ( (!QC1_R_logic_op[1] & ((!QC1_E_src1[24] & ((QC1_R_logic_op[0]) # (QC1_E_src2[24]))) # (QC1_E_src1[24] & ((!QC1_E_src2[24]) # (!QC1_R_logic_op[0]))))) ) ) ) # ( QC1_E_src1[25] & ( !QC1_E_src2[25] & ( (!QC1_R_logic_op[1] & ((!QC1_E_src1[24] & ((QC1_R_logic_op[0]) # (QC1_E_src2[24]))) # (QC1_E_src1[24] & ((!QC1_E_src2[24]) # (!QC1_R_logic_op[0]))))) ) ) ) # ( !QC1_E_src1[25] & ( !QC1_E_src2[25] & ( (!QC1_E_src1[24] & ((!QC1_R_logic_op[1] & ((QC1_R_logic_op[0]))) # (QC1_R_logic_op[1] & (!QC1_E_src2[24])))) # (QC1_E_src1[24] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src2[24])))) ) ) );


--QC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at MLABCELL_X25_Y7_N6
QC1L619 = ( QC1_R_logic_op[0] & ( QC1_R_logic_op[1] & ( (!QC1_E_src1[27] & (!QC1_E_src2[27] & (!QC1_E_src2[26] $ (QC1_E_src1[26])))) # (QC1_E_src1[27] & (QC1_E_src2[27] & (!QC1_E_src2[26] $ (QC1_E_src1[26])))) ) ) ) # ( !QC1_R_logic_op[0] & ( QC1_R_logic_op[1] & ( (!QC1_E_src1[27] & (!QC1_E_src2[26] & (!QC1_E_src2[27] & !QC1_E_src1[26]))) ) ) ) # ( QC1_R_logic_op[0] & ( !QC1_R_logic_op[1] & ( (!QC1_E_src1[27] & ((!QC1_E_src2[26]) # ((!QC1_E_src1[26])))) # (QC1_E_src1[27] & (!QC1_E_src2[27] & ((!QC1_E_src2[26]) # (!QC1_E_src1[26])))) ) ) ) # ( !QC1_R_logic_op[0] & ( !QC1_R_logic_op[1] & ( (!QC1_E_src1[27] & (QC1_E_src2[27] & ((QC1_E_src1[26]) # (QC1_E_src2[26])))) # (QC1_E_src1[27] & (((QC1_E_src1[26])) # (QC1_E_src2[26]))) ) ) );


--QC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at MLABCELL_X25_Y7_N12
QC1L620 = ( QC1_E_src1[29] & ( QC1_E_src2[28] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0]) # ((!QC1_E_src2[29] & !QC1_E_src1[28])))) # (QC1_R_logic_op[1] & (QC1_E_src2[29] & (QC1_E_src1[28] & QC1_R_logic_op[0]))) ) ) ) # ( !QC1_E_src1[29] & ( QC1_E_src2[28] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & (QC1_E_src2[29])) # (QC1_R_logic_op[0] & ((!QC1_E_src1[28]))))) # (QC1_R_logic_op[1] & (!QC1_E_src2[29] & (QC1_E_src1[28] & QC1_R_logic_op[0]))) ) ) ) # ( QC1_E_src1[29] & ( !QC1_E_src2[28] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[28]))) # (QC1_R_logic_op[0] & (!QC1_E_src2[29])))) # (QC1_R_logic_op[1] & (QC1_E_src2[29] & (!QC1_E_src1[28] & QC1_R_logic_op[0]))) ) ) ) # ( !QC1_E_src1[29] & ( !QC1_E_src2[28] & ( (!QC1_R_logic_op[1] & (((QC1_E_src2[29] & QC1_E_src1[28])) # (QC1_R_logic_op[0]))) # (QC1_R_logic_op[1] & (!QC1_E_src2[29] & (!QC1_E_src1[28]))) ) ) );


--QC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X22_Y6_N55
--register power-up is low

QC1_E_src2[0] = DFFEAS(QC1L768, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23 at LABCELL_X22_Y9_N33
QC1L353 = ( QC1_E_src1[0] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[0]))) ) ) # ( !QC1_E_src1[0] & ( (!QC1_E_src2[0] & (!QC1_R_logic_op[0] & !QC1_R_logic_op[1])) # (QC1_E_src2[0] & ((QC1_R_logic_op[1]))) ) );


--QC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X24_Y7_N43
--register power-up is low

QC1_E_src2[31] = DFFEAS(QC1L766, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~24 at LABCELL_X23_Y7_N54
QC1L384 = (!QC1_E_src2[31] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[31])) # (QC1_R_logic_op[1] & ((QC1_E_src1[31]))))) # (QC1_E_src2[31] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[31])))));


--QC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~25 at MLABCELL_X25_Y7_N27
QC1L383 = ( QC1_E_src1[30] & ( !QC1_R_logic_op[1] $ (((!QC1_E_src2[30]) # (!QC1_R_logic_op[0]))) ) ) # ( !QC1_E_src1[30] & ( (!QC1_E_src2[30] & (!QC1_R_logic_op[0] & !QC1_R_logic_op[1])) # (QC1_E_src2[30] & ((QC1_R_logic_op[1]))) ) );


--QC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X19_Y9_N48
QC1L621 = ( !QC1L356 & ( !QC1L383 & ( (!QC1L355 & (!QC1L353 & (!QC1L384 & !QC1L358))) ) ) );


--QC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at MLABCELL_X25_Y7_N30
QC1L622 = ( QC1L612 & ( QC1L619 & ( (QC1L618 & (QC1L620 & (QC1L617 & QC1L621))) ) ) );


--QC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X19_Y5_N35
--register power-up is low

QC1_R_compare_op[1] = DFFEAS(QC1L303, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X19_Y5_N24
QC1L346 = ( QC1L622 & ( QC1_R_compare_op[1] & ( (!QC1_R_compare_op[0] & (((QC1L126)))) # (QC1_R_compare_op[0] & ((!QC1L610) # ((!QC1L611)))) ) ) ) # ( !QC1L622 & ( QC1_R_compare_op[1] & ( (QC1_R_compare_op[0]) # (QC1L126) ) ) ) # ( QC1L622 & ( !QC1_R_compare_op[1] & ( (!QC1_R_compare_op[0] & (QC1L610 & (QC1L611))) # (QC1_R_compare_op[0] & (((!QC1L126)))) ) ) ) # ( !QC1L622 & ( !QC1_R_compare_op[1] & ( (!QC1L126 & QC1_R_compare_op[0]) ) ) );


--QC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X21_Y6_N31
--register power-up is low

QC1_W_status_reg_pie = DFFEAS(QC1L877, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_E_valid_from_R,  ,  ,  ,  );


--QC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X22_Y6_N24
QC1L623 = ( !QC1_D_iw[8] & ( (!QC1_D_iw[7] & (!QC1_D_iw[9] & (!QC1_D_iw[6] & !QC1_D_iw[10]))) ) );


--QC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X22_Y6_N27
QC1L624 = ( QC1_D_iw[6] & ( (!QC1_D_iw[7] & (!QC1_D_iw[9] & (!QC1_D_iw[8] & !QC1_D_iw[10]))) ) );


--QC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X22_Y6_N1
--register power-up is low

QC1_W_bstatus_reg = DFFEAS(QC1L823, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_E_valid_from_R,  ,  ,  ,  );


--QC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X22_Y6_N42
QC1L625 = ( !QC1_D_iw[8] & ( (!QC1_D_iw[10] & (!QC1_D_iw[9] & QC1_D_iw[7])) ) );


--QC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X22_Y6_N37
--register power-up is low

QC1_W_ienable_reg[0] = DFFEAS(QC1L834, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X17_Y6_N14
--register power-up is low

QC1_W_ipending_reg[0] = DFFEAS(QC1L838, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X22_Y6_N18
QC1L347 = ( !QC1_D_iw[9] & ( !QC1_D_iw[6] & ( (!QC1_D_iw[10] & (QC1_D_iw[8] & (!QC1_D_iw[7] & QC1L837Q))) ) ) );


--QC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X22_Y6_N12
QC1L348 = ( QC1L625 & ( (!QC1_D_iw[6] & (!QC1_W_bstatus_reg)) # (QC1_D_iw[6] & (((!QC1_W_ienable_reg[0] & !QC1L347)))) ) ) # ( !QC1L625 & ( !QC1L347 ) );


--QC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X22_Y6_N6
QC1L349 = ( QC1L624 & ( QC1L348 & ( (!QC1L623 & ((QC1_W_estatus_reg))) # (QC1L623 & (QC1_W_status_reg_pie)) ) ) ) # ( !QC1L624 & ( QC1L348 & ( (QC1_W_status_reg_pie & QC1L623) ) ) ) # ( QC1L624 & ( !QC1L348 & ( (!QC1L623 & ((QC1_W_estatus_reg))) # (QC1L623 & (QC1_W_status_reg_pie)) ) ) ) # ( !QC1L624 & ( !QC1L348 & ( (!QC1L623) # (QC1_W_status_reg_pie) ) ) );


--QC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X17_Y7_N12
QC1L311 = ( QC1L130 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[0] ) ) ) # ( !QC1L130 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[0] ) ) ) # ( QC1L130 & ( !QC1_R_ctrl_shift_rot & ( (!QC1_R_ctrl_logic) # (QC1L353) ) ) ) # ( !QC1L130 & ( !QC1_R_ctrl_shift_rot & ( (QC1L353 & QC1_R_ctrl_logic) ) ) );


--QC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X17_Y6_N15
QC1_intr_req = ( QC1_W_ipending_reg[0] & ( QC1_W_status_reg_pie ) );


--WB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X12_Y8_N7
--register power-up is low

WB3_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[22],  ,  , VCC);


--RB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0 at MLABCELL_X6_Y6_N12
RB2L2 = ( VB3_mem[0][74] & ( (WB3_read_latency_shift_reg[0] & VB3_mem[0][56]) ) );


--RB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X10_Y7_N9
RB3L2 = ( VB4_mem[0][74] & ( (WB4_read_latency_shift_reg[0] & VB4_mem[0][56]) ) );


--QC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X16_Y6_N12
QC1L648 = ( RB3L2 & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[22])) # (WD1_q_a[22]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[22])) ) );


--QC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X8_Y6_N38
--register power-up is low

QC1_hbreak_pending = DFFEAS(QC1L1081, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X8_Y6_N44
--register power-up is low

BD1_jtag_break = DFFEAS(BD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--QC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X8_Y6_N41
--register power-up is low

QC1_wait_for_one_post_bret_inst = DFFEAS(QC1L1092, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1082 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at MLABCELL_X8_Y6_N51
QC1L1082 = ( QC1_W_valid & ( (!QC1_hbreak_enabled & ((QC1_hbreak_pending) # (BD1_jtag_break))) ) ) # ( !QC1_W_valid & ( (!QC1_hbreak_enabled & (!QC1_wait_for_one_post_bret_inst & ((QC1_hbreak_pending) # (BD1_jtag_break)))) ) );


--QC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X16_Y6_N57
QC1L694 = ( !QC1L1085Q & ( (RB2L2) # (RB3L2) ) );


--WB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X12_Y6_N10
--register power-up is low

WB3_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[23],  ,  , VCC);


--QC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X16_Y6_N45
QC1L649 = ( RB3L2 & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[23])) # (WD1_q_a[23]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[23])) ) );


--WB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X16_Y6_N7
--register power-up is low

WB3_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[24],  ,  , VCC);


--QC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X16_Y6_N51
QC1L650 = ( WD1_q_a[24] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[24])) # (RB3L2))) ) ) # ( !WD1_q_a[24] & ( (RB2L2 & (WB3_av_readdata_pre[24] & !QC1_intr_req)) ) );


--WB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X17_Y6_N43
--register power-up is low

WB3_av_readdata_pre[25] = DFFEAS(WB3L33, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X17_Y6_N24
QC1L651 = ( WB3_av_readdata_pre[25] & ( (!QC1_intr_req & (((WD1_q_a[25] & RB3L2)) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[25] & ( (WD1_q_a[25] & (!QC1_intr_req & RB3L2)) ) );


--WB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X18_Y6_N28
--register power-up is low

WB3_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[26],  ,  , VCC);


--QC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X17_Y6_N57
QC1L652 = ( WB3_av_readdata_pre[26] & ( (!QC1_intr_req & (((WD1_q_a[26] & RB3L2)) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[26] & ( (!QC1_intr_req & (WD1_q_a[26] & RB3L2)) ) );


--Y2_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3] at FF_X11_Y3_N8
--register power-up is low

Y2_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y2_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Y2_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2] at FF_X11_Y3_N49
--register power-up is low

Y2_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--Y2_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2] at FF_X11_Y3_N14
--register power-up is low

Y2_r_sync_rst_chain[2] = DFFEAS(Y2L19, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y2L18 is nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain~0 at LABCELL_X11_Y3_N15
Y2L18 = ( Y2_r_sync_rst_chain[2] & ( Y2_altera_reset_synchronizer_int_chain[2] ) );


--Y1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N35
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Y1L7, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X8_Y3_N5
--register power-up is low

Y1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Y1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X8_Y3_N48
Y1L22 = (Y1_altera_reset_synchronizer_int_chain[2] & Y1_r_sync_rst_chain[3]);


--WB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X15_Y7_N49
--register power-up is low

WB3_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[11],  ,  , VCC);


--QC1L289 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0 at LABCELL_X17_Y6_N27
QC1L289 = (!QC1_intr_req & !QC1L1082);


--QC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at LABCELL_X17_Y6_N0
QC1L637 = ( WD1_q_a[11] & ( (!QC1L289) # (((WB3_av_readdata_pre[11] & RB2L2)) # (RB3L2)) ) ) # ( !WD1_q_a[11] & ( (!QC1L289) # ((WB3_av_readdata_pre[11] & RB2L2)) ) );


--WB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X10_Y5_N5
--register power-up is low

WB3_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[12],  ,  , VCC);


--QC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X16_Y6_N33
QC1L638 = ( !QC1_intr_req & ( RB3L2 & ( ((WB3_av_readdata_pre[12] & RB2L2)) # (WD1_q_a[12]) ) ) ) # ( !QC1_intr_req & ( !RB3L2 & ( (WB3_av_readdata_pre[12] & RB2L2) ) ) );


--WB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X10_Y6_N10
--register power-up is low

WB3_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[13],  ,  , VCC);


--QC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at LABCELL_X17_Y6_N9
QC1L639 = ( RB2L2 & ( WB3_av_readdata_pre[13] ) ) # ( !RB2L2 & ( WB3_av_readdata_pre[13] & ( (!QC1L289) # ((WD1_q_a[13] & RB3L2)) ) ) ) # ( RB2L2 & ( !WB3_av_readdata_pre[13] & ( (!QC1L289) # ((WD1_q_a[13] & RB3L2)) ) ) ) # ( !RB2L2 & ( !WB3_av_readdata_pre[13] & ( (!QC1L289) # ((WD1_q_a[13] & RB3L2)) ) ) );


--WB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X10_Y5_N10
--register power-up is low

WB3_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[14],  ,  , VCC);


--QC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at LABCELL_X17_Y6_N36
QC1L640 = ( WD1_q_a[14] & ( QC1_intr_req ) ) # ( !WD1_q_a[14] & ( QC1_intr_req ) ) # ( WD1_q_a[14] & ( !QC1_intr_req & ( ((RB2L2 & WB3_av_readdata_pre[14])) # (RB3L2) ) ) ) # ( !WD1_q_a[14] & ( !QC1_intr_req & ( (RB2L2 & WB3_av_readdata_pre[14]) ) ) );


--WB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X10_Y5_N25
--register power-up is low

WB3_av_readdata_pre[15] = DFFEAS(WB3L22, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X17_Y6_N3
QC1L641 = ( WB3_av_readdata_pre[15] & ( (!QC1L289) # (((RB3L2 & WD1_q_a[15])) # (RB2L2)) ) ) # ( !WB3_av_readdata_pre[15] & ( (!QC1L289) # ((RB3L2 & WD1_q_a[15])) ) );


--WB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X12_Y6_N16
--register power-up is low

WB3_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[16],  ,  , VCC);


--QC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X12_Y6_N39
QC1L642 = ( WD1_q_a[16] & ( (!QC1L289) # (((WB3_av_readdata_pre[16] & RB2L2)) # (RB3L2)) ) ) # ( !WD1_q_a[16] & ( (!QC1L289) # ((WB3_av_readdata_pre[16] & RB2L2)) ) );


--QC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X16_Y6_N48
QC1L626 = ( WB3_av_readdata_pre[0] & ( (!QC1_intr_req & (((RB3L2 & WD1_q_a[0])) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[0] & ( (RB3L2 & (WD1_q_a[0] & !QC1_intr_req)) ) );


--WB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X13_Y8_N40
--register power-up is low

WB3_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[1],  ,  , VCC);


--QC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X13_Y6_N21
QC1L627 = ( WB3_av_readdata_pre[1] & ( ((!QC1L289) # ((WD1_q_a[1] & RB3L2))) # (RB2L2) ) ) # ( !WB3_av_readdata_pre[1] & ( (!QC1L289) # ((WD1_q_a[1] & RB3L2)) ) );


--WB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X10_Y6_N23
--register power-up is low

WB3_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[2],  ,  , VCC);


--QC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at LABCELL_X16_Y6_N36
QC1L628 = ( WD1_q_a[2] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[2])) # (RB3L2))) ) ) # ( !WD1_q_a[2] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[2])) ) );


--WB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X6_Y6_N10
--register power-up is low

WB3_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[3],  ,  , VCC);


--QC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X13_Y6_N0
QC1L629 = ( WD1_q_a[3] & ( (!QC1L289) # (((RB2L2 & WB3_av_readdata_pre[3])) # (RB3L2)) ) ) # ( !WD1_q_a[3] & ( (!QC1L289) # ((RB2L2 & WB3_av_readdata_pre[3])) ) );


--WB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X19_Y6_N16
--register power-up is low

WB3_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[4],  ,  , VCC);


--QC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X13_Y6_N3
QC1L630 = ( WD1_q_a[4] & ( (!QC1L289) # (((RB2L2 & WB3_av_readdata_pre[4])) # (RB3L2)) ) ) # ( !WD1_q_a[4] & ( (!QC1L289) # ((RB2L2 & WB3_av_readdata_pre[4])) ) );


--WB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X13_Y6_N35
--register power-up is low

WB3_av_readdata_pre[5] = DFFEAS(WB3L9, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X13_Y6_N18
QC1L631 = ( WB3_av_readdata_pre[5] & ( ((!QC1L289) # ((WD1_q_a[5] & RB3L2))) # (RB2L2) ) ) # ( !WB3_av_readdata_pre[5] & ( (!QC1L289) # ((WD1_q_a[5] & RB3L2)) ) );


--QC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X22_Y8_N21
QC1L244 = ( QC1_D_iw[11] & ( (QC1_D_iw[12] & ((!QC1_D_iw[16]) # (QC1_D_iw[15]))) ) ) # ( !QC1_D_iw[11] & ( (QC1_D_iw[12] & QC1_D_iw[15]) ) );


--QC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X22_Y8_N18
QC1L245 = ( QC1L244 & ( (QC1_D_iw[14] & (!QC1_D_iw[13] & QC1L579)) ) );


--QC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X16_Y7_N45
QC1L578 = ( YB1L3 & ( ((!QC1L576) # (QC1_R_valid)) # (QC1L1023) ) ) # ( !YB1L3 & ( (((!QC1L576) # (QC1_R_valid)) # (QC1_d_write)) # (QC1L1023) ) );


--QC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X17_Y6_N53
--register power-up is low

QC1_D_valid = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L694,  ,  , VCC);


--QC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X19_Y6_N54
QC1L211 = ( !QC1L589 & ( (!QC1L215 & (!QC1L214 & !QC1L216)) ) );


--QC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X23_Y6_N27
QC1L601 = ( QC1_D_iw[15] & ( !QC1_D_iw[12] & ( (QC1_D_iw[16] & (QC1_D_iw[13] & (!QC1_D_iw[11] & !QC1_D_iw[14]))) ) ) );


--QC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X23_Y6_N12
QC1L602 = ( QC1_D_iw[11] & ( QC1_D_iw[16] & ( (!QC1_D_iw[12] & (QC1_D_iw[15] & (!QC1_D_iw[14] & QC1_D_iw[13]))) ) ) );


--QC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X23_Y6_N54
QC1L603 = ( QC1_D_iw[11] & ( !QC1_D_iw[12] & ( (QC1_D_iw[14] & (QC1_D_iw[15] & (QC1_D_iw[16] & QC1_D_iw[13]))) ) ) );


--QC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X23_Y6_N33
QC1L604 = ( QC1_D_iw[13] & ( !QC1_D_iw[12] & ( (!QC1_D_iw[16] & (QC1_D_iw[15] & (QC1_D_iw[11] & QC1_D_iw[14]))) ) ) );


--QC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X19_Y6_N57
QC1L238 = ( !QC1L586 & ( (!QC1L587 & ((!QC1L240) # (!QC1L579))) ) );


--QC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X19_Y6_N0
QC1L239 = ( QC1L238 & ( QC1L579 & ( (!QC1L211) # (((QC1L588) # (QC1L223)) # (QC1L241)) ) ) ) # ( !QC1L238 & ( QC1L579 ) ) # ( QC1L238 & ( !QC1L579 & ( (!QC1L211) # (QC1L588) ) ) ) # ( !QC1L238 & ( !QC1L579 ) );


--QC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X18_Y7_N36
QC1L227 = ( !QC1L271Q & ( (!QC1_D_iw[1] & (!QC1_D_iw[3] & (!QC1_D_iw[2] & !QC1_D_iw[5]))) ) );


--WB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X10_Y5_N44
--register power-up is low

WB3_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[7],  ,  , VCC);


--QC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~17 at LABCELL_X17_Y6_N18
QC1L633 = ( WB3_av_readdata_pre[7] & ( (!QC1_intr_req & (((WD1_q_a[7] & RB3L2)) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[7] & ( (!QC1_intr_req & (WD1_q_a[7] & RB3L2)) ) );


--QC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X18_Y6_N39
QC1L775 = ( QC1L780 ) # ( !QC1L780 & ( (((QC1_R_valid & QC1L703)) # (QC1L206)) # (QC1L776) ) );


--QC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X22_Y8_N45
QC1L248 = ( !QC1_D_iw[11] & ( (!QC1_D_iw[14] & (!QC1_D_iw[16])) # (QC1_D_iw[14] & ((QC1_D_iw[15]))) ) );


--QC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X22_Y8_N39
QC1L249 = (!QC1_D_iw[13] & (QC1_D_iw[12] & (QC1L248 & QC1L579)));


--WB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X12_Y8_N10
--register power-up is low

WB3_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[9],  ,  , VCC);


--QC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~18 at LABCELL_X16_Y6_N39
QC1L635 = ( RB3L2 & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[9])) # (WD1_q_a[9]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[9])) ) );


--QC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X18_Y7_N6
QC1L220 = ( QC1_D_iw[5] & ( QC1_D_iw[3] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & QC1_D_iw[2])) ) ) ) # ( QC1_D_iw[5] & ( !QC1_D_iw[3] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (QC1_D_iw[2] & QC1L271Q))) ) ) );


--QC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at MLABCELL_X21_Y6_N48
QC1L221 = ( !QC1L599 & ( (!QC1L224 & (!QC1L226 & (!QC1L600 & !QC1L225))) ) );


--QC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X24_Y6_N0
QC1L605 = ( QC1_D_iw[13] & ( !QC1_D_iw[14] & ( (!QC1_D_iw[12] & (!QC1_D_iw[15] & (!QC1_D_iw[16] & QC1_D_iw[11]))) ) ) );


--QC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X23_Y6_N42
QC1L606 = ( !QC1_D_iw[12] & ( QC1_D_iw[11] & ( (QC1_D_iw[14] & (!QC1_D_iw[15] & (!QC1_D_iw[16] & QC1_D_iw[13]))) ) ) );


--QC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X23_Y6_N0
QC1L217 = ( !QC1L602 & ( (!QC1L605 & (!QC1L606 & (!QC1L601 & !QC1L603))) ) );


--QC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X24_Y6_N18
QC1L607 = ( !QC1_D_iw[16] & ( QC1_D_iw[11] & ( (!QC1_D_iw[13] & (!QC1_D_iw[14] & (!QC1_D_iw[12] & !QC1_D_iw[15]))) ) ) );


--QC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X24_Y6_N3
QC1L608 = ( QC1_D_iw[14] & ( !QC1_D_iw[13] & ( (!QC1_D_iw[12] & (!QC1_D_iw[15] & (QC1_D_iw[11] & !QC1_D_iw[16]))) ) ) );


--QC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at MLABCELL_X21_Y6_N18
QC1L218 = ( QC1L607 & ( (!QC1L590 & !QC1L579) ) ) # ( !QC1L607 & ( (!QC1L590 & ((!QC1L608) # (!QC1L579))) ) );


--QC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at MLABCELL_X21_Y6_N54
QC1L219 = ( QC1L238 & ( QC1L217 & ( (!QC1L211) # ((!QC1L218) # ((!QC1L221 & QC1L579))) ) ) ) # ( !QC1L238 & ( QC1L217 ) ) # ( QC1L238 & ( !QC1L217 & ( (!QC1L211) # ((!QC1L218) # (QC1L579)) ) ) ) # ( !QC1L238 & ( !QC1L217 ) );


--QC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X18_Y6_N54
QC1L591 = ( !QC1_D_iw[3] & ( QC1L271Q & ( (!QC1_D_iw[5] & (!QC1_D_iw[0] & (QC1_D_iw[1] & QC1_D_iw[2]))) ) ) );


--QC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X18_Y7_N3
QC1L345 = ( QC1L205 & ( QC1_R_valid ) ) # ( !QC1L205 & ( (QC1_R_valid & (((QC1L204 & QC1L579)) # (QC1L203))) ) );


--QC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15 at MLABCELL_X21_Y7_N6
QC1L450 = ( QC1_E_shift_rot_result[0] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1L404Q) ) ) # ( !QC1_E_shift_rot_result[0] & ( (QC1_R_ctrl_shift_rot_right & QC1L404Q) ) );


--WB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X10_Y6_N7
--register power-up is low

WB3_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[8],  ,  , VCC);


--QC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X16_Y6_N18
QC1L634 = ( RB3L2 & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[8])) # (WD1_q_a[8]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[8])) ) );


--WB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X10_Y5_N40
--register power-up is low

WB3_av_readdata_pre[6] = DFFEAS(WB3L11, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~20 at LABCELL_X16_Y6_N27
QC1L632 = ( WD1_q_a[6] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[6])) # (RB3L2))) ) ) # ( !WD1_q_a[6] & ( (RB2L2 & (WB3_av_readdata_pre[6] & !QC1_intr_req)) ) );


--VB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X11_Y7_N27
VB2L3 = ( VB2_mem_used[0] & ( (!WB2_read_latency_shift_reg[0]) # (VB2_mem_used[1]) ) );


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X11_Y7_N18
VB2L4 = ( VB2L3 & ( WB2_wait_latency_counter[1] ) ) # ( VB2L3 & ( !WB2_wait_latency_counter[1] ) ) # ( !VB2L3 & ( !WB2_wait_latency_counter[1] & ( (WB1L35 & (UB2L3 & (!WB2_wait_latency_counter[0] $ (!UB2L2)))) ) ) );


--VB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X12_Y7_N30
VB5L3 = ( WB5_read_latency_shift_reg[0] & ( (VB5L5Q & VB5_mem_used[1]) ) ) # ( !WB5_read_latency_shift_reg[0] & ( VB5L5Q ) );


--VB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X11_Y7_N42
VB5L4 = ( UB5L1 & ( WB1L35 & ( ((!WB5_wait_latency_counter[1] & (!WB5_wait_latency_counter[0] $ (!UB2L2)))) # (VB5L3) ) ) ) # ( !UB5L1 & ( WB1L35 & ( VB5L3 ) ) ) # ( UB5L1 & ( !WB1L35 & ( VB5L3 ) ) ) # ( !UB5L1 & ( !WB1L35 & ( VB5L3 ) ) );


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X13_Y7_N57
VB1L3 = ( VB1_mem_used[0] & ( (!WB1_read_latency_shift_reg[0]) # (VB1_mem_used[1]) ) );


--VB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X13_Y7_N18
VB1L4 = ( VB1L3 & ( XB1_hold_waitrequest ) ) # ( !VB1L3 & ( XB1_hold_waitrequest & ( (YB1L9 & (T1_av_waitrequest & (ZB1L5 & !VB1_mem_used[1]))) ) ) ) # ( VB1L3 & ( !XB1_hold_waitrequest ) );


--HC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1 at MLABCELL_X15_Y5_N42
HC1L3 = ( HC1_top_priority_reg[0] & ( ZB1L1 & ( (RB1L1 & HC1_top_priority_reg[1]) ) ) ) # ( !HC1_top_priority_reg[0] & ( ZB1L1 & ( (RB1L1 & ((!UB2L1) # ((HC1_top_priority_reg[1]) # (QB1L8)))) ) ) ) # ( HC1_top_priority_reg[0] & ( !ZB1L1 & ( (RB1L1 & HC1_top_priority_reg[1]) ) ) ) # ( !HC1_top_priority_reg[0] & ( !ZB1L1 & ( RB1L1 ) ) );


--HC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at MLABCELL_X15_Y5_N33
HC1L6 = ( TB1_packet_in_progress & ( QB1L10 & ( (VB3L19 & (((RB1L1 & TB1_saved_grant[1])) # (TB1_saved_grant[0]))) ) ) ) # ( !TB1_packet_in_progress & ( QB1L10 & ( ((!TB1_saved_grant[0] & ((!RB1L1) # (!TB1_saved_grant[1])))) # (VB3L19) ) ) ) # ( TB1_packet_in_progress & ( !QB1L10 & ( (RB1L1 & (TB1_saved_grant[1] & VB3L19)) ) ) ) # ( !TB1_packet_in_progress & ( !QB1L10 & ( (RB1L1 & ((!TB1_saved_grant[1]) # (VB3L19))) ) ) );


--QC1L1084 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X13_Y7_N36
QC1L1084 = ( RB3L2 & ( !QC1_W_valid ) ) # ( !RB3L2 & ( (!QC1_W_valid & ((QC1_i_read) # (RB2L2))) ) );


--YB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at MLABCELL_X15_Y5_N36
YB2L2 = ( AC1L1 & ( TB1_saved_grant[1] & ( VB3L19 ) ) ) # ( !AC1L1 & ( TB1_saved_grant[1] & ( (TB2_saved_grant[1] & VB4L18) ) ) ) # ( !AC1L1 & ( !TB1_saved_grant[1] & ( (TB2_saved_grant[1] & VB4L18) ) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y7_N12
YB2L3 = ( YB2_read_accepted & ( XB1_hold_waitrequest & ( (!RB3L2 & !RB2L2) ) ) ) # ( !YB2_read_accepted & ( XB1_hold_waitrequest & ( (YB2L2 & (!RB3L2 & (!QC1_i_read & !RB2L2))) ) ) ) # ( YB2_read_accepted & ( !XB1_hold_waitrequest & ( (!RB3L2 & !RB2L2) ) ) );


--QC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X19_Y6_N53
--register power-up is low

QC1_R_ctrl_exception = DFFEAS(QC1L212, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X23_Y6_N16
--register power-up is low

QC1_R_ctrl_break = DFFEAS(QC1L209, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X21_Y6_N14
--register power-up is low

QC1_R_ctrl_uncond_cti_non_br = DFFEAS(QC1L252, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X18_Y5_N46
--register power-up is low

QC1_R_ctrl_br_uncond = DFFEAS(QC1L582, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at MLABCELL_X21_Y6_N45
QC1L693 = ( QC1_R_ctrl_br & ( (!QC1_R_ctrl_br_uncond & (!QC1_R_ctrl_uncond_cti_non_br & !QC1_W_cmp_result)) ) ) # ( !QC1_R_ctrl_br & ( (!QC1_R_ctrl_br_uncond & !QC1_R_ctrl_uncond_cti_non_br) ) );


--QC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0 at LABCELL_X19_Y8_N30
QC1L687 = ( QC1L693 & ( (!QC1_R_ctrl_exception & ((!QC1L50) # (QC1_R_ctrl_break))) ) ) # ( !QC1L693 & ( (!QC1_R_ctrl_exception & ((!QC1L110) # (QC1_R_ctrl_break))) ) );


--QC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X19_Y8_N33
QC1L690 = ( QC1_R_ctrl_break & ( !QC1_R_ctrl_exception ) );


--QC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X22_Y6_N45
QC1L691 = (!QC1_R_ctrl_exception & !QC1_R_ctrl_break);


--QC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at MLABCELL_X21_Y6_N42
QC1L692 = ( QC1L691 & ( !QC1L693 ) );


--QC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at LABCELL_X19_Y8_N27
QC1L683 = ( QC1L38 & ( QC1L98 ) ) # ( !QC1L38 & ( QC1L98 & ( (QC1L690) # (QC1L692) ) ) ) # ( QC1L38 & ( !QC1L98 & ( (!QC1L692) # (QC1L690) ) ) ) # ( !QC1L38 & ( !QC1L98 & ( QC1L690 ) ) );


--QC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~2 at LABCELL_X19_Y8_N57
QC1L685 = ( QC1L118 & ( !QC1L690 & ( (QC1L58) # (QC1L692) ) ) ) # ( !QC1L118 & ( !QC1L690 & ( (!QC1L692 & QC1L58) ) ) );


--QC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3 at LABCELL_X19_Y8_N0
QC1L686 = ( QC1L692 & ( !QC1L690 & ( QC1L114 ) ) ) # ( !QC1L692 & ( !QC1L690 & ( QC1L54 ) ) );


--QC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~4 at LABCELL_X19_Y8_N6
QC1L688 = ( QC1L692 & ( QC1L690 ) ) # ( !QC1L692 & ( QC1L690 ) ) # ( QC1L692 & ( !QC1L690 & ( QC1L106 ) ) ) # ( !QC1L692 & ( !QC1L690 & ( QC1L46 ) ) );


--QC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~5 at LABCELL_X19_Y8_N36
QC1L684 = ( QC1L102 & ( (!QC1L690 & ((QC1L42) # (QC1L692))) ) ) # ( !QC1L102 & ( (!QC1L690 & (!QC1L692 & QC1L42)) ) );


--TB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46] at LABCELL_X13_Y8_N6
TB1_src_data[46] = ( QC1_F_pc[8] & ( ((TB1_saved_grant[0] & QC1L800Q)) # (TB1_saved_grant[1]) ) ) # ( !QC1_F_pc[8] & ( (TB1_saved_grant[0] & QC1L800Q) ) );


--LD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X7_Y6_N12
LD1L64 = ( !LD1_ir[0] & ( (LD1_enable_action_strobe & !LD1_ir[1]) ) );


--LD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X7_Y6_N17
--register power-up is low

LD1_jdo[34] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[34],  ,  , VCC);


--LD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X7_Y6_N8
--register power-up is low

LD1_jdo[17] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[17],  ,  , VCC);


--JD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X7_Y6_N3
JD1L135 = ( LD1_jdo[34] & ( (LD1L64 & ((!LD1_jdo[35] & (!LD1_jdo[17])) # (LD1_jdo[35] & ((JD1L2))))) ) ) # ( !LD1_jdo[34] & ( (LD1L64 & JD1L2) ) );


--JD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at MLABCELL_X6_Y6_N3
JD1L133 = ( JD1_waitrequest & ( (!TC1_write & (TC1_read & (!JD1L191))) # (TC1_write & (((JD1_avalon_ociram_readdata_ready)))) ) );


--VB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 at MLABCELL_X6_Y6_N39
VB3L9 = (VB3_mem_used[0] & ((!WB3_read_latency_shift_reg[0]) # (VB3_mem_used[1])));


--VB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 at MLABCELL_X6_Y6_N21
VB3L10 = ( VB3L9 & ( VB3L19 ) ) # ( !VB3L9 & ( VB3L19 & ( (VB3L16 & (((TB1_saved_grant[0] & QB1L10)) # (TB1L55))) ) ) ) # ( VB3L9 & ( !VB3L19 ) );


--HC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X12_Y5_N36
HC2L3 = ( QB1L8 & ( ZB1L1 & ( (RB1L2 & ((!HC2_top_priority_reg[0]) # (HC2_top_priority_reg[1]))) ) ) ) # ( !QB1L8 & ( ZB1L1 & ( (RB1L2 & ((!HC2_top_priority_reg[0]) # (HC2_top_priority_reg[1]))) ) ) ) # ( QB1L8 & ( !ZB1L1 & ( (RB1L2 & ((!HC2_top_priority_reg[0]) # (HC2_top_priority_reg[1]))) ) ) ) # ( !QB1L8 & ( !ZB1L1 & ( (RB1L2 & (((!HC2_top_priority_reg[0] & !UB2L1)) # (HC2_top_priority_reg[1]))) ) ) );


--HC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X12_Y5_N54
HC2L6 = ( TB2_saved_grant[0] & ( RB1L2 & ( (!QB1L11 & ((!TB2_saved_grant[1] & (!TB2_packet_in_progress)) # (TB2_saved_grant[1] & ((VB4L18))))) # (QB1L11 & (((VB4L18)))) ) ) ) # ( !TB2_saved_grant[0] & ( RB1L2 & ( (!TB2_saved_grant[1] & (!TB2_packet_in_progress)) # (TB2_saved_grant[1] & ((VB4L18))) ) ) ) # ( TB2_saved_grant[0] & ( !RB1L2 & ( (QB1L11 & VB4L18) ) ) ) # ( !TB2_saved_grant[0] & ( !RB1L2 & ( (!TB2_packet_in_progress & QB1L11) ) ) );


--VB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X10_Y7_N48
VB4L9 = ( VB4_mem_used[1] & ( VB4_mem_used[0] ) ) # ( !VB4_mem_used[1] & ( (!WB4_read_latency_shift_reg[0] & VB4_mem_used[0]) ) );


--VB4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X10_Y7_N54
VB4L10 = ( VB4L18 & ( VB4L9 ) ) # ( !VB4L18 & ( VB4L9 ) ) # ( VB4L18 & ( !VB4L9 & ( (TB2_src_data[56] & (((QB1L11 & TB2_saved_grant[0])) # (TB2L58))) ) ) );


--WB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X12_Y8_N1
--register power-up is low

WB3_av_readdata_pre[10] = DFFEAS(WB3L16, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21 at LABCELL_X17_Y6_N54
QC1L636 = ( WB3_av_readdata_pre[10] & ( (!QC1_intr_req & (((WD1_q_a[10] & RB3L2)) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[10] & ( (!QC1_intr_req & (WD1_q_a[10] & RB3L2)) ) );


--QC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X15_Y6_N26
--register power-up is low

QC1_av_ld_byte1_data[2] = DFFEAS(QC1L924, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~7 at LABCELL_X27_Y7_N33
QC1L852 = ( QC1_R_ctrl_ld & ( QC1_W_alu_result[10] & ( QC1L904Q ) ) ) # ( !QC1_R_ctrl_ld & ( QC1_W_alu_result[10] & ( (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_rd_ctl_reg) ) ) ) # ( QC1_R_ctrl_ld & ( !QC1_W_alu_result[10] & ( QC1L904Q ) ) );


--QC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~8 at LABCELL_X18_Y8_N42
QC1L850 = ( QC1_R_ctrl_br_cmp & ( QC1_R_ctrl_ld & ( QC1_av_ld_byte1_data[0] ) ) ) # ( !QC1_R_ctrl_br_cmp & ( QC1_R_ctrl_ld & ( QC1_av_ld_byte1_data[0] ) ) ) # ( !QC1_R_ctrl_br_cmp & ( !QC1_R_ctrl_ld & ( (QC1_W_alu_result[8] & !QC1_R_ctrl_rd_ctl_reg) ) ) );


--QC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X12_Y8_N37
--register power-up is low

QC1_av_ld_byte1_data[1] = DFFEAS(QC1L919, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~9 at LABCELL_X18_Y8_N3
QC1L851 = ( QC1_W_alu_result[9] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte1_data[1])))) ) ) # ( !QC1_W_alu_result[9] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte1_data[1]) ) );


--QC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X15_Y7_N31
--register power-up is low

QC1_av_ld_byte1_data[3] = DFFEAS(QC1L928, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~10 at LABCELL_X18_Y9_N9
QC1L853 = ( QC1_R_ctrl_rd_ctl_reg & ( (QC1_av_ld_byte1_data[3] & QC1_R_ctrl_ld) ) ) # ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (((QC1_W_alu_result[11] & !QC1_R_ctrl_br_cmp)))) # (QC1_R_ctrl_ld & (QC1_av_ld_byte1_data[3])) ) );


--WB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X12_Y6_N13
--register power-up is low

WB3_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[17],  ,  , VCC);


--QC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22 at LABCELL_X17_Y6_N21
QC1L643 = ( WD1_q_a[17] & ( (((RB2L2 & WB3_av_readdata_pre[17])) # (RB3L2)) # (QC1_intr_req) ) ) # ( !WD1_q_a[17] & ( ((RB2L2 & WB3_av_readdata_pre[17])) # (QC1_intr_req) ) );


--QC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X15_Y6_N31
--register power-up is low

QC1_av_ld_byte1_data[4] = DFFEAS(QC1L931, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~11 at LABCELL_X18_Y9_N36
QC1L854 = ( QC1_W_alu_result[12] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & ((!QC1_R_ctrl_br_cmp)))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte1_data[4])))) ) ) # ( !QC1_W_alu_result[12] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte1_data[4]) ) );


--WB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X15_Y6_N46
--register power-up is low

WB3_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[18],  ,  , VCC);


--QC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~23 at LABCELL_X16_Y6_N3
QC1L644 = ( QC1_intr_req & ( WB3_av_readdata_pre[18] & ( QC1L1082 ) ) ) # ( !QC1_intr_req & ( WB3_av_readdata_pre[18] & ( (((WD1_q_a[18] & RB3L2)) # (RB2L2)) # (QC1L1082) ) ) ) # ( QC1_intr_req & ( !WB3_av_readdata_pre[18] & ( QC1L1082 ) ) ) # ( !QC1_intr_req & ( !WB3_av_readdata_pre[18] & ( ((WD1_q_a[18] & RB3L2)) # (QC1L1082) ) ) );


--QC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16 at MLABCELL_X21_Y7_N24
QC1L466 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[16]))) # (QC1_R_ctrl_shift_rot_right & (QC1L426Q));


--WB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X11_Y6_N31
--register power-up is low

WB3_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[20],  ,  , VCC);


--QC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~24 at LABCELL_X17_Y6_N30
QC1L646 = ( WD1_q_a[20] & ( ((!QC1L289) # ((RB2L2 & WB3_av_readdata_pre[20]))) # (RB3L2) ) ) # ( !WD1_q_a[20] & ( (!QC1L289) # ((RB2L2 & WB3_av_readdata_pre[20])) ) );


--QC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X12_Y6_N31
--register power-up is low

QC1_av_ld_byte2_data[0] = DFFEAS(QC1L962, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~12 at LABCELL_X18_Y9_N45
QC1L858 = ( QC1_W_alu_result[16] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & ((!QC1_R_ctrl_br_cmp)))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[0])))) ) ) # ( !QC1_W_alu_result[16] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[0]) ) );


--WB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X15_Y6_N43
--register power-up is low

WB3_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[21],  ,  , VCC);


--QC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25 at LABCELL_X17_Y6_N33
QC1L647 = ( WD1_q_a[21] & ( ((!QC1L289) # ((RB2L2 & WB3_av_readdata_pre[21]))) # (RB3L2) ) ) # ( !WD1_q_a[21] & ( (!QC1L289) # ((RB2L2 & WB3_av_readdata_pre[21])) ) );


--QC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X18_Y6_N36
QC1L253 = ( QC1L232 ) # ( !QC1L232 & ( (QC1L254) # (QC1L776) ) );


--QC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X15_Y7_N20
--register power-up is low

QC1_av_ld_byte1_data[7] = DFFEAS(QC1L946, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~13 at LABCELL_X18_Y9_N42
QC1L857 = ( QC1L911Q & ( ((!QC1_R_ctrl_rd_ctl_reg & (QC1_W_alu_result[15] & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1L911Q & ( (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_ld & (QC1_W_alu_result[15] & !QC1_R_ctrl_br_cmp))) ) );


--WB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X12_Y6_N7
--register power-up is low

WB3_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[19],  ,  , VCC);


--QC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~26 at LABCELL_X12_Y6_N36
QC1L645 = ( WB3_av_readdata_pre[19] & ( (!QC1L289) # (((RB3L2 & WD1_q_a[19])) # (RB2L2)) ) ) # ( !WB3_av_readdata_pre[19] & ( (!QC1L289) # ((RB3L2 & WD1_q_a[19])) ) );


--QC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X12_Y8_N31
--register power-up is low

QC1_av_ld_byte1_data[6] = DFFEAS(QC1L941, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~14 at LABCELL_X18_Y9_N39
QC1L856 = ( QC1_av_ld_byte1_data[6] & ( ((!QC1_R_ctrl_rd_ctl_reg & (QC1_W_alu_result[14] & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[6] & ( (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_ld & (QC1_W_alu_result[14] & !QC1_R_ctrl_br_cmp))) ) );


--QC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X15_Y6_N14
--register power-up is low

QC1_av_ld_byte1_data[5] = DFFEAS(QC1L936, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~15 at LABCELL_X19_Y9_N33
QC1L855 = ( QC1_R_ctrl_ld & ( QC1_W_alu_result[13] & ( QC1L908Q ) ) ) # ( !QC1_R_ctrl_ld & ( QC1_W_alu_result[13] & ( (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_rd_ctl_reg) ) ) ) # ( QC1_R_ctrl_ld & ( !QC1_W_alu_result[13] & ( QC1L908Q ) ) );


--WB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1] at FF_X12_Y4_N56
--register power-up is low

WB5_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[1],  ,  , VCC);


--WB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X12_Y4_N41
--register power-up is low

WB6_av_readdata_pre[1] = DFFEAS(U1_readdata[1], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~2 at LABCELL_X12_Y4_N54
EC1L9 = ( WB5_av_readdata_pre[1] & ( WB6_av_readdata_pre[1] & ( (!WB5_read_latency_shift_reg[0] & (!WB6L12Q & ((!WB1_av_readdata_pre[1]) # (!WB1_read_latency_shift_reg[0])))) ) ) ) # ( !WB5_av_readdata_pre[1] & ( WB6_av_readdata_pre[1] & ( (!WB6L12Q & ((!WB1_av_readdata_pre[1]) # (!WB1_read_latency_shift_reg[0]))) ) ) ) # ( WB5_av_readdata_pre[1] & ( !WB6_av_readdata_pre[1] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_av_readdata_pre[1]) # (!WB1_read_latency_shift_reg[0]))) ) ) ) # ( !WB5_av_readdata_pre[1] & ( !WB6_av_readdata_pre[1] & ( (!WB1_av_readdata_pre[1]) # (!WB1_read_latency_shift_reg[0]) ) ) );


--EC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X13_Y6_N42
EC1_src_data[1] = ( WB3_av_readdata_pre[1] & ( ((!EC1L9) # ((WD1_q_a[1] & RB3L1))) # (RB2L1) ) ) # ( !WB3_av_readdata_pre[1] & ( (!EC1L9) # ((WD1_q_a[1] & RB3L1)) ) );


--QC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X17_Y7_N57
QC1L312 = ( QC1L354 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[1] ) ) ) # ( !QC1L354 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[1] ) ) ) # ( QC1L354 & ( !QC1_R_ctrl_shift_rot & ( (QC1_R_ctrl_logic) # (QC1L122) ) ) ) # ( !QC1L354 & ( !QC1_R_ctrl_shift_rot & ( (QC1L122 & !QC1_R_ctrl_logic) ) ) );


--WB5_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2] at FF_X12_Y4_N20
--register power-up is low

WB5_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[2],  ,  , VCC);


--WB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X12_Y4_N2
--register power-up is low

WB6_av_readdata_pre[2] = DFFEAS(U1_readdata[2], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3 at LABCELL_X12_Y4_N18
EC1L11 = ( !WB5_av_readdata_pre[2] & ( WB5_read_latency_shift_reg[0] & ( (!WB6_av_readdata_pre[2] & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[2])))) # (WB6_av_readdata_pre[2] & (!WB6L12Q & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2])))) ) ) ) # ( WB5_av_readdata_pre[2] & ( !WB5_read_latency_shift_reg[0] & ( (!WB6_av_readdata_pre[2] & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[2])))) # (WB6_av_readdata_pre[2] & (!WB6L12Q & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2])))) ) ) ) # ( !WB5_av_readdata_pre[2] & ( !WB5_read_latency_shift_reg[0] & ( (!WB6_av_readdata_pre[2] & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[2])))) # (WB6_av_readdata_pre[2] & (!WB6L12Q & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2])))) ) ) );


--EC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X13_Y6_N12
EC1_src_data[2] = ( RB3L1 & ( EC1L11 & ( ((WB3L5Q & RB2L1)) # (WD1_q_a[2]) ) ) ) # ( !RB3L1 & ( EC1L11 & ( (WB3L5Q & RB2L1) ) ) ) # ( RB3L1 & ( !EC1L11 ) ) # ( !RB3L1 & ( !EC1L11 ) );


--WB5_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3] at FF_X11_Y4_N20
--register power-up is low

WB5_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[3],  ,  , VCC);


--WB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X11_Y4_N32
--register power-up is low

WB6_av_readdata_pre[3] = DFFEAS(U1_readdata[3], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4 at LABCELL_X11_Y4_N18
EC1L13 = ( WB5_av_readdata_pre[3] & ( WB6_av_readdata_pre[3] & ( (!WB5_read_latency_shift_reg[0] & (!WB6L12Q & ((!WB1_av_readdata_pre[3]) # (!WB1_read_latency_shift_reg[0])))) ) ) ) # ( !WB5_av_readdata_pre[3] & ( WB6_av_readdata_pre[3] & ( (!WB6L12Q & ((!WB1_av_readdata_pre[3]) # (!WB1_read_latency_shift_reg[0]))) ) ) ) # ( WB5_av_readdata_pre[3] & ( !WB6_av_readdata_pre[3] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_av_readdata_pre[3]) # (!WB1_read_latency_shift_reg[0]))) ) ) ) # ( !WB5_av_readdata_pre[3] & ( !WB6_av_readdata_pre[3] & ( (!WB1_av_readdata_pre[3]) # (!WB1_read_latency_shift_reg[0]) ) ) );


--EC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X13_Y6_N54
EC1_src_data[3] = ( WB3_av_readdata_pre[3] & ( WD1_q_a[3] & ( (!EC1L13) # ((RB3L1) # (RB2L1)) ) ) ) # ( !WB3_av_readdata_pre[3] & ( WD1_q_a[3] & ( (!EC1L13) # (RB3L1) ) ) ) # ( WB3_av_readdata_pre[3] & ( !WD1_q_a[3] & ( (!EC1L13) # (RB2L1) ) ) ) # ( !WB3_av_readdata_pre[3] & ( !WD1_q_a[3] & ( !EC1L13 ) ) );


--WB5_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4] at FF_X11_Y4_N14
--register power-up is low

WB5_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[4],  ,  , VCC);


--WB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X11_Y4_N26
--register power-up is low

WB6_av_readdata_pre[4] = DFFEAS(U1_readdata[4], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~5 at LABCELL_X11_Y4_N12
EC1L15 = ( WB5_av_readdata_pre[4] & ( WB1_av_readdata_pre[4] & ( (!WB5_read_latency_shift_reg[0] & (!WB1_read_latency_shift_reg[0] & ((!WB6L12Q) # (!WB6_av_readdata_pre[4])))) ) ) ) # ( !WB5_av_readdata_pre[4] & ( WB1_av_readdata_pre[4] & ( (!WB1_read_latency_shift_reg[0] & ((!WB6L12Q) # (!WB6_av_readdata_pre[4]))) ) ) ) # ( WB5_av_readdata_pre[4] & ( !WB1_av_readdata_pre[4] & ( (!WB5_read_latency_shift_reg[0] & ((!WB6L12Q) # (!WB6_av_readdata_pre[4]))) ) ) ) # ( !WB5_av_readdata_pre[4] & ( !WB1_av_readdata_pre[4] & ( (!WB6L12Q) # (!WB6_av_readdata_pre[4]) ) ) );


--EC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at LABCELL_X13_Y6_N48
EC1_src_data[4] = ( RB3L1 & ( EC1L15 & ( ((RB2L1 & WB3_av_readdata_pre[4])) # (WD1_q_a[4]) ) ) ) # ( !RB3L1 & ( EC1L15 & ( (RB2L1 & WB3_av_readdata_pre[4]) ) ) ) # ( RB3L1 & ( !EC1L15 ) ) # ( !RB3L1 & ( !EC1L15 ) );


--WB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X10_Y4_N56
--register power-up is low

WB6_av_readdata_pre[5] = DFFEAS(U1_readdata[5], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X10_Y4_N39
EC1L22 = ( WB6L12Q & ( WB6_av_readdata_pre[5] ) );


--WB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X11_Y6_N41
--register power-up is low

WB2_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , QC1_W_alu_result[2],  ,  , VCC);


--EC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X11_Y6_N39
EC1L23 = ( WB2_av_readdata_pre[30] & ( WB2_read_latency_shift_reg[0] ) );


--WB5_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5] at FF_X11_Y4_N44
--register power-up is low

WB5_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[5],  ,  , VCC);


--EC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~6 at LABCELL_X11_Y4_N42
EC1L17 = ( WB5_read_latency_shift_reg[0] & ( (!EC1L23 & (!WB5_av_readdata_pre[5] & ((!WB1_av_readdata_pre[5]) # (!WB1_read_latency_shift_reg[0])))) ) ) # ( !WB5_read_latency_shift_reg[0] & ( (!EC1L23 & ((!WB1_av_readdata_pre[5]) # (!WB1_read_latency_shift_reg[0]))) ) );


--EC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at LABCELL_X13_Y6_N6
EC1_src_data[5] = ( RB2L1 & ( WB3_av_readdata_pre[5] ) ) # ( !RB2L1 & ( WB3_av_readdata_pre[5] & ( (!EC1L17) # (((WD1_q_a[5] & RB3L1)) # (EC1L22)) ) ) ) # ( RB2L1 & ( !WB3_av_readdata_pre[5] & ( (!EC1L17) # (((WD1_q_a[5] & RB3L1)) # (EC1L22)) ) ) ) # ( !RB2L1 & ( !WB3_av_readdata_pre[5] & ( (!EC1L17) # (((WD1_q_a[5] & RB3L1)) # (EC1L22)) ) ) );


--WB5_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6] at FF_X10_Y4_N44
--register power-up is low

WB5_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[6],  ,  , VCC);


--WB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X10_Y4_N58
--register power-up is low

WB6_av_readdata_pre[6] = DFFEAS(U1_readdata[6], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~7 at LABCELL_X10_Y4_N42
EC1L19 = ( WB5_av_readdata_pre[6] & ( WB6_av_readdata_pre[6] & ( (!WB5_read_latency_shift_reg[0] & (!WB6L12Q & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6])))) ) ) ) # ( !WB5_av_readdata_pre[6] & ( WB6_av_readdata_pre[6] & ( (!WB6L12Q & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6]))) ) ) ) # ( WB5_av_readdata_pre[6] & ( !WB6_av_readdata_pre[6] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6]))) ) ) ) # ( !WB5_av_readdata_pre[6] & ( !WB6_av_readdata_pre[6] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6]) ) ) );


--EC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at LABCELL_X10_Y8_N24
EC1_src_data[6] = ( EC1L19 & ( RB2L1 & ( ((RB3L1 & WD1_q_a[6])) # (WB3_av_readdata_pre[6]) ) ) ) # ( !EC1L19 & ( RB2L1 ) ) # ( EC1L19 & ( !RB2L1 & ( (RB3L1 & WD1_q_a[6]) ) ) ) # ( !EC1L19 & ( !RB2L1 ) );


--WB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X10_Y4_N49
--register power-up is low

WB6_av_readdata_pre[7] = DFFEAS(U1_readdata[7], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X10_Y4_N51
EC1L24 = ( WB6L12Q & ( WB6_av_readdata_pre[7] ) );


--WB5_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7] at FF_X11_Y4_N11
--register power-up is low

WB5_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , Z1_readdata[7],  ,  , VCC);


--EC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~8 at LABCELL_X11_Y4_N9
EC1L21 = ( !EC1L23 & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # ((!WB1_av_readdata_pre[7])))) # (WB5_read_latency_shift_reg[0] & (!WB5_av_readdata_pre[7] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[7])))) ) );


--EC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at LABCELL_X13_Y6_N24
EC1_src_data[7] = ( RB2L1 & ( WB3_av_readdata_pre[7] ) ) # ( !RB2L1 & ( WB3_av_readdata_pre[7] & ( (!EC1L21) # (((RB3L1 & WD1_q_a[7])) # (EC1L24)) ) ) ) # ( RB2L1 & ( !WB3_av_readdata_pre[7] & ( (!EC1L21) # (((RB3L1 & WD1_q_a[7])) # (EC1L24)) ) ) ) # ( !RB2L1 & ( !WB3_av_readdata_pre[7] & ( (!EC1L21) # (((RB3L1 & WD1_q_a[7])) # (EC1L24)) ) ) );


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X7_Y4_N23
--register power-up is low

T1_r_val = DFFEAS(T1L86, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X7_Y3_N26
--register power-up is low

BB1_r_ena1 = AMPP_FUNCTION(A1L123, BB1L48, !Y1_r_sync_rst);


--BB1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X7_Y3_N51
BB1L27 = AMPP_FUNCTION(!BB1_r_ena1, !T1_r_val);


--KB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X9_Y4_N2
--register power-up is low

KB2_b_full = DFFEAS(KB2L7, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X4_Y3_N48
BB1L110 = AMPP_FUNCTION(!BB1_td_shift[10], !BB1_write_stalled, !A1L106, !BB1_tck_t_dav);


--BB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X4_Y3_N0
BB1L111 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !N1_irf_reg[1][0], !BB1_state, !BB1_count[1], !H1_splitter_nodes_receive_0[3]);


--BB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X3_Y3_N4
--register power-up is low

BB1_td_shift[3] = AMPP_FUNCTION(A1L105, BB1L81, !N1_clr_reg, BB1L64);


--BB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at MLABCELL_X3_Y3_N15
BB1L80 = AMPP_FUNCTION(!BB1_td_shift[3], !Q1_state[4], !N1_irf_reg[1][0], !BB1L78, !BB1_rdata[0], !BB1_count[9]);


--BB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X7_Y3_N24
BB1L48 = AMPP_FUNCTION(!T1_r_val, !BB1_rvalid0, !BB1_r_ena1);


--BB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X3_Y1_N20
--register power-up is low

BB1_read_req = AMPP_FUNCTION(A1L105, BB1L41, !N1_clr_reg, BB1L111);


--BB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X4_Y1_N23
--register power-up is low

BB1_read1 = AMPP_FUNCTION(A1L123, BB1_read, !Y1_r_sync_rst, GND);


--BB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X8_Y4_N22
--register power-up is low

BB1_read2 = AMPP_FUNCTION(A1L123, BB1_read1, !Y1_r_sync_rst, GND);


--BB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X7_Y4_N52
--register power-up is low

BB1_rst2 = AMPP_FUNCTION(A1L123, BB1_rst1, !Y1_r_sync_rst, GND);


--BB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X7_Y3_N18
BB1L49 = AMPP_FUNCTION(!BB1_rst2, !BB1_read1, !BB1L89Q, !BB1_read_req, !BB1L48, !BB1_read2);


--LD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X7_Y6_N24
LD1_take_action_ocimem_a = ( !LD1_ir[0] & ( LD1_enable_action_strobe & ( (LD1_jdo[34] & (!LD1_jdo[35] & !LD1_ir[1])) ) ) );


--LD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X7_Y6_N47
--register power-up is low

LD1_jdo[25] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[25],  ,  , VCC);


--TC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X10_Y4_N37
--register power-up is low

TC1_writedata[0] = DFFEAS(TB1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X8_Y8_N37
--register power-up is low

TC1_address[0] = DFFEAS(TB1_src_data[38], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X8_Y8_N19
--register power-up is low

TC1_address[2] = DFFEAS(TB1_src_data[40], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X8_Y8_N1
--register power-up is low

TC1_address[1] = DFFEAS(TB1_src_data[39], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X13_Y8_N43
--register power-up is low

TC1_address[7] = DFFEAS(TB1_src_data[45], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X13_Y8_N26
--register power-up is low

TC1_address[6] = DFFEAS(TB1_src_data[44], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X13_Y8_N19
--register power-up is low

TC1_address[5] = DFFEAS(TB1_src_data[43], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X13_Y8_N47
--register power-up is low

TC1_address[4] = DFFEAS(TB1_src_data[42], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X8_Y8_N55
--register power-up is low

TC1_address[3] = DFFEAS(TB1_src_data[41], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X13_Y8_N36
YC1L1 = ( !TC1_address[4] & ( TC1_address[8] & ( (!TC1_address[3] & (!TC1_address[5] & (!TC1_address[6] & !TC1_address[7]))) ) ) );


--YC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X7_Y6_N51
YC1L2 = ( YC1L1 & ( (!TC1_address[2] & !TC1_address[1]) ) );


--TC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X8_Y6_N55
--register power-up is low

TC1_debugaccess = DFFEAS(TB1L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X7_Y6_N54
YC1L14 = ( TC1_debugaccess & ( (YC1L2 & (TC1_write & !TC1_address[0])) ) );


--BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X7_Y6_N48
BD1L10 = ( LD1_take_action_ocimem_a & ( (!LD1_jdo[25] & (((TC1_writedata[0] & YC1L14)) # (BD1_monitor_ready))) ) ) # ( !LD1_take_action_ocimem_a & ( ((TC1_writedata[0] & YC1L14)) # (BD1_monitor_ready) ) );


--MD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y5_N6
MD1L62 = ( MD1_sr[4] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[2])))) # (KD1L3) ) ) # ( !MD1_sr[4] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[2]))))) ) );


--LD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X2_Y5_N56
--register power-up is low

LD1_jdo[1] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[1],  ,  , VCC);


--LD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N35
--register power-up is low

LD1_jdo[4] = DFFEAS(LD1L12, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~3 at LABCELL_X7_Y5_N33
JD1L61 = ( !LD1_take_action_ocimem_b & ( !JD1_jtag_ram_rd_d1 ) );


--LD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X1_Y6_N5
--register power-up is low

LD1_update_jdo_strobe = DFFEAS(LD1L70, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X1_Y3_N28
--register power-up is low

MD1_sr[36] = DFFEAS(MD1L64, A1L105,  ,  , MD1L56,  ,  ,  ,  );


--MD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X1_Y3_N26
--register power-up is low

MD1_sr[37] = DFFEAS(MD1L65, A1L105,  ,  , MD1L56,  ,  ,  ,  );


--LD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X4_Y6_N19
--register power-up is low

LD1_jxuir = DFFEAS(LD1L60, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y3_N11
--register power-up is low

MD1_sr[35] = DFFEAS(MD1L66, A1L105,  ,  ,  ,  ,  ,  ,  );


--JD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X7_Y6_N40
--register power-up is low

JD1_jtag_ram_rd = DFFEAS(JD1L138, GLOBAL(A1L123),  ,  , !LD1_take_action_ocimem_b,  ,  ,  ,  );


--JD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X7_Y6_N23
--register power-up is low

JD1_jtag_ram_wr = DFFEAS(JD1L140, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X7_Y6_N18
JD1L189 = ( TC1_debugaccess & ( (!JD1_jtag_ram_access & (((TC1_write & !TC1_address[8])))) # (JD1_jtag_ram_access & (JD1_jtag_ram_wr)) ) ) # ( !TC1_debugaccess & ( (JD1_jtag_ram_wr & JD1_jtag_ram_access) ) );


--Y2_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller_001|r_early_rst at FF_X11_Y3_N10
--register power-up is low

Y2_r_early_rst = DFFEAS(Y2L11, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X10_Y5_N57
JD1_ociram_reset_req = ( Y2_r_early_rst & ( JD1_jtag_ram_access ) ) # ( !Y2_r_early_rst & ( JD1_jtag_ram_access ) ) # ( !Y2_r_early_rst & ( !JD1_jtag_ram_access ) );


--JD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X1_Y5_N39
JD1L157 = ( JD1_MonDReg[0] & ( (JD1_jtag_ram_access) # (TC1_writedata[0]) ) ) # ( !JD1_MonDReg[0] & ( (TC1_writedata[0] & !JD1_jtag_ram_access) ) );


--JD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X9_Y5_N15
JD1L144 = ( TC1_address[0] & ( (!JD1_jtag_ram_access) # (JD1_MonAReg[2]) ) ) # ( !TC1_address[0] & ( (JD1_MonAReg[2] & JD1_jtag_ram_access) ) );


--JD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X4_Y6_N3
JD1L145 = ( JD1_MonAReg[3] & ( JD1_jtag_ram_access ) ) # ( JD1_MonAReg[3] & ( !JD1_jtag_ram_access & ( TC1_address[1] ) ) ) # ( !JD1_MonAReg[3] & ( !JD1_jtag_ram_access & ( TC1_address[1] ) ) );


--JD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X7_Y6_N57
JD1L146 = ( JD1_jtag_ram_access & ( JD1_MonAReg[4] ) ) # ( !JD1_jtag_ram_access & ( TC1_address[2] ) );


--JD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X10_Y8_N57
JD1L147 = ( TC1_address[3] & ( (!JD1_jtag_ram_access) # (JD1_MonAReg[5]) ) ) # ( !TC1_address[3] & ( (JD1_jtag_ram_access & JD1_MonAReg[5]) ) );


--JD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X1_Y6_N9
JD1L148 = ( JD1_jtag_ram_access & ( JD1_MonAReg[6] ) ) # ( !JD1_jtag_ram_access & ( JD1_MonAReg[6] & ( TC1L7Q ) ) ) # ( !JD1_jtag_ram_access & ( !JD1_MonAReg[6] & ( TC1L7Q ) ) );


--JD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X1_Y6_N12
JD1L149 = ( JD1_jtag_ram_access & ( JD1_MonAReg[7] ) ) # ( !JD1_jtag_ram_access & ( JD1_MonAReg[7] & ( TC1_address[5] ) ) ) # ( !JD1_jtag_ram_access & ( !JD1_MonAReg[7] & ( TC1_address[5] ) ) );


--JD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X1_Y6_N21
JD1L150 = ( JD1_jtag_ram_access & ( JD1_MonAReg[8] ) ) # ( !JD1_jtag_ram_access & ( JD1_MonAReg[8] & ( TC1_address[6] ) ) ) # ( !JD1_jtag_ram_access & ( !JD1_MonAReg[8] & ( TC1_address[6] ) ) );


--JD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X9_Y6_N12
JD1L151 = ( JD1_MonAReg[9] & ( (TC1_address[7]) # (JD1_jtag_ram_access) ) ) # ( !JD1_MonAReg[9] & ( (!JD1_jtag_ram_access & TC1_address[7]) ) );


--TC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X8_Y8_N58
--register power-up is low

TC1_byteenable[0] = DFFEAS(TB1_src_data[32], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X10_Y5_N51
JD1L152 = ( TC1_byteenable[0] ) # ( !TC1_byteenable[0] & ( JD1_jtag_ram_access ) );


--LD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X1_Y6_N41
--register power-up is low

LD1_jdo[27] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[27],  ,  , VCC);


--LD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X4_Y6_N44
--register power-up is low

LD1_jdo[26] = DFFEAS(LD1L45, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X4_Y5_N47
--register power-up is low

LD1_jdo[28] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[28],  ,  , VCC);


--JD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X7_Y6_N37
--register power-up is low

JD1_jtag_rd = DFFEAS(LD1L65, GLOBAL(A1L123),  ,  , !LD1_take_action_ocimem_b,  ,  ,  ,  );


--QC1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret at MLABCELL_X21_Y6_N21
QC1_D_op_bret = (QC1L608 & QC1L579);


--QC1L1078 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at MLABCELL_X8_Y6_N18
QC1L1078 = ( QC1_R_ctrl_break ) # ( !QC1_R_ctrl_break & ( (QC1_hbreak_enabled & !QC1_D_op_bret) ) );


--QC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X16_Y7_N48
QC1L197 = ( QC1L573 & ( !QC1_E_shift_rot_cnt[4] ) ) # ( !QC1L573 & ( QC1_E_shift_rot_cnt[4] ) );


--QC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X16_Y7_N33
QC1L198 = ( QC1L395Q & ( QC1_E_shift_rot_cnt[3] ) ) # ( !QC1L395Q & ( !QC1_E_shift_rot_cnt[3] $ (((QC1_E_shift_rot_cnt[2]) # (QC1_E_shift_rot_cnt[0]))) ) );


--QC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X16_Y7_N12
QC1L199 = ( QC1_E_shift_rot_cnt[2] & ( QC1L395Q ) ) # ( QC1_E_shift_rot_cnt[2] & ( !QC1L395Q & ( QC1_E_shift_rot_cnt[0] ) ) ) # ( !QC1_E_shift_rot_cnt[2] & ( !QC1L395Q & ( !QC1_E_shift_rot_cnt[0] ) ) );


--QC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X16_Y7_N21
QC1L200 = ( QC1_E_shift_rot_cnt[1] & ( QC1_E_shift_rot_cnt[0] ) ) # ( !QC1_E_shift_rot_cnt[1] & ( !QC1_E_shift_rot_cnt[0] ) );


--QC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2 at LABCELL_X16_Y7_N6
QC1L889 = ( QC1L888 & ( (QC1L887 & (!QC1L237 & !QC1_av_ld_aligning_data)) ) ) # ( !QC1L888 & ( ((QC1L887 & !QC1L237)) # (QC1_av_ld_aligning_data) ) );


--QC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X17_Y7_N51
QC1L885 = ( !QC1_av_ld_align_cycle[1] & ( QC1_av_ld_align_cycle[0] & ( !QC1L887 ) ) ) # ( QC1_av_ld_align_cycle[1] & ( !QC1_av_ld_align_cycle[0] & ( !QC1L887 ) ) );


--QC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X17_Y7_N9
QC1L884 = ( !QC1_av_ld_align_cycle[0] & ( !QC1L887 ) );


--X1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X13_Y7_N24
X1L2 = ( !YB1_write_accepted & ( (TB2_saved_grant[0] & (QC1_d_write & !VB4_mem_used[1])) ) );


--X1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X13_Y7_N42
X1L3 = ( TB2L58 & ( ZB1L1 & ( !X1L2 ) ) ) # ( !TB2L58 & ( ZB1L1 ) ) # ( TB2L58 & ( !ZB1L1 & ( !X1L2 ) ) ) # ( !TB2L58 & ( !ZB1L1 & ( (!X1L2) # (((!TB2_saved_grant[0]) # (!UB2L1)) # (QB1L8)) ) ) );


--Y1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X8_Y3_N22
--register power-up is low

Y1_r_early_rst = DFFEAS(Y1L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0 at MLABCELL_X25_Y5_N3
TB2L26 = (TB2_saved_grant[0] & QC1_d_writedata[0]);


--TB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38] at MLABCELL_X8_Y8_N39
TB2_src_data[38] = ( TB2_saved_grant[0] & ( ((QC1_F_pc[0] & TB2_saved_grant[1])) # (QC1_W_alu_result[2]) ) ) # ( !TB2_saved_grant[0] & ( (QC1_F_pc[0] & TB2_saved_grant[1]) ) );


--TB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39] at MLABCELL_X8_Y8_N3
TB2_src_data[39] = ( TB2_saved_grant[0] & ( ((QC1_F_pc[1] & TB2_saved_grant[1])) # (QC1_W_alu_result[3]) ) ) # ( !TB2_saved_grant[0] & ( (QC1_F_pc[1] & TB2_saved_grant[1]) ) );


--TB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40] at MLABCELL_X8_Y8_N21
TB2_src_data[40] = ( TB2_saved_grant[0] & ( ((QC1_F_pc[2] & TB2_saved_grant[1])) # (QC1_W_alu_result[4]) ) ) # ( !TB2_saved_grant[0] & ( (QC1_F_pc[2] & TB2_saved_grant[1]) ) );


--TB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41] at MLABCELL_X8_Y8_N15
TB2_src_data[41] = ( TB2_saved_grant[1] & ( QC1_W_alu_result[5] & ( (QC1L663Q) # (TB2_saved_grant[0]) ) ) ) # ( !TB2_saved_grant[1] & ( QC1_W_alu_result[5] & ( TB2_saved_grant[0] ) ) ) # ( TB2_saved_grant[1] & ( !QC1_W_alu_result[5] & ( QC1L663Q ) ) );


--TB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42] at LABCELL_X13_Y8_N9
TB2_src_data[42] = ( QC1_F_pc[4] & ( ((QC1L794Q & TB2_saved_grant[0])) # (TB2_saved_grant[1]) ) ) # ( !QC1_F_pc[4] & ( (QC1L794Q & TB2_saved_grant[0]) ) );


--TB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43] at LABCELL_X13_Y8_N21
TB2_src_data[43] = (!QC1_F_pc[5] & (QC1_W_alu_result[7] & ((TB2_saved_grant[0])))) # (QC1_F_pc[5] & (((QC1_W_alu_result[7] & TB2_saved_grant[0])) # (TB2_saved_grant[1])));


--TB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44] at LABCELL_X13_Y8_N27
TB2_src_data[44] = (!QC1_W_alu_result[8] & (QC1_F_pc[6] & (TB2_saved_grant[1]))) # (QC1_W_alu_result[8] & (((QC1_F_pc[6] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--TB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45] at LABCELL_X13_Y8_N3
TB2_src_data[45] = ( QC1_F_pc[7] & ( ((TB2_saved_grant[0] & QC1L798Q)) # (TB2_saved_grant[1]) ) ) # ( !QC1_F_pc[7] & ( (TB2_saved_grant[0] & QC1L798Q) ) );


--TB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46] at LABCELL_X19_Y8_N51
TB2_src_data[46] = ( TB2_saved_grant[1] & ( ((TB2_saved_grant[0] & QC1L800Q)) # (QC1_F_pc[8]) ) ) # ( !TB2_saved_grant[1] & ( (TB2_saved_grant[0] & QC1L800Q) ) );


--TB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[47] at LABCELL_X18_Y9_N6
TB2_src_data[47] = ( TB2_saved_grant[0] & ( ((TB2_saved_grant[1] & QC1_F_pc[9])) # (QC1_W_alu_result[11]) ) ) # ( !TB2_saved_grant[0] & ( (TB2_saved_grant[1] & QC1_F_pc[9]) ) );


--TB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[48] at LABCELL_X18_Y9_N21
TB2_src_data[48] = ( TB2_saved_grant[1] & ( ((QC1_W_alu_result[12] & TB2_saved_grant[0])) # (QC1_F_pc[10]) ) ) # ( !TB2_saved_grant[1] & ( (QC1_W_alu_result[12] & TB2_saved_grant[0]) ) );


--TB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[49] at LABCELL_X18_Y9_N15
TB2_src_data[49] = ( TB2_saved_grant[1] & ( ((QC1_W_alu_result[13] & TB2_saved_grant[0])) # (QC1_F_pc[11]) ) ) # ( !TB2_saved_grant[1] & ( (QC1_W_alu_result[13] & TB2_saved_grant[0]) ) );


--TB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[50] at LABCELL_X18_Y9_N54
TB2_src_data[50] = ( QC1_W_alu_result[14] & ( QC1_F_pc[12] & ( (TB2_saved_grant[0]) # (TB2_saved_grant[1]) ) ) ) # ( !QC1_W_alu_result[14] & ( QC1_F_pc[12] & ( TB2_saved_grant[1] ) ) ) # ( QC1_W_alu_result[14] & ( !QC1_F_pc[12] & ( TB2_saved_grant[0] ) ) );


--QC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X17_Y7_N1
--register power-up is low

QC1_d_byteenable[0] = DFFEAS(QC1L388, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32] at MLABCELL_X8_Y8_N42
TB2_src_data[32] = ( TB2_saved_grant[0] & ( (QC1_d_byteenable[0]) # (TB2_saved_grant[1]) ) ) # ( !TB2_saved_grant[0] & ( TB2_saved_grant[1] ) );


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X11_Y4_N1
--register power-up is low

T1_ien_AF = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L79, QC1_d_writedata[0],  ,  , VCC);


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X9_Y4_N5
--register power-up is low

T1_read_0 = DFFEAS(T1L75, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0] at FF_X12_Y4_N47
--register power-up is low

Z1_readdata[0] = DFFEAS(Z1_read_mux_out[0], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at LABCELL_X12_Y4_N15
U1_readdata[0] = (!QC1_W_alu_result[2] & (!QC1_W_alu_result[3] & U1_data_out[0]));


--QC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X17_Y7_N21
QC1L695 = ( QC1_av_ld_align_cycle[1] & ( (QC1L788Q & (!QC1_av_ld_align_cycle[0] & QC1L786Q)) ) ) # ( !QC1_av_ld_align_cycle[1] & ( ((!QC1_av_ld_align_cycle[0] & QC1L786Q)) # (QC1L788Q) ) );


--WB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X12_Y4_N28
--register power-up is low

WB1_av_readdata_pre[8] = DFFEAS(T1L65, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X15_Y7_N44
--register power-up is low

QC1_R_ctrl_ld_signed = DFFEAS(QC1L228, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at MLABCELL_X15_Y7_N39
QC1L880 = ( QC1L235 & ( QC1_av_ld_byte1_data[7] & ( (QC1_R_ctrl_ld_signed & ((!QC1L271Q) # (QC1_av_ld_byte0_data[7]))) ) ) ) # ( !QC1L235 & ( QC1_av_ld_byte1_data[7] & ( (QC1_R_ctrl_ld_signed & QC1_av_ld_byte0_data[7]) ) ) ) # ( QC1L235 & ( !QC1_av_ld_byte1_data[7] & ( (QC1L271Q & (QC1_R_ctrl_ld_signed & QC1_av_ld_byte0_data[7])) ) ) ) # ( !QC1L235 & ( !QC1_av_ld_byte1_data[7] & ( (QC1_R_ctrl_ld_signed & QC1_av_ld_byte0_data[7]) ) ) );


--QC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X13_Y6_N39
QC1L912 = ((!QC1L235) # (QC1L897)) # (QC1_D_iw[4]);


--QC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X22_Y6_N51
QC1L769 = ( WC2_q_b[1] & ( (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & ((QC1_D_iw[7]) # (QC1L773)))) ) ) # ( !WC2_q_b[1] & ( (!QC1L773 & (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & QC1_D_iw[7]))) ) );


--QC1L483 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~0 at LABCELL_X24_Y8_N6
QC1L483 = ( QC1L750 ) # ( !QC1L750 & ( QC1L749 ) );


--QC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~2 at LABCELL_X24_Y7_N54
QC1L752 = ( QC1_D_iw[7] & ( WC2_q_b[17] & ( (!QC1_R_src2_use_imm) # ((QC1_D_iw[21]) # (QC1_R_ctrl_hi_imm16)) ) ) ) # ( !QC1_D_iw[7] & ( WC2_q_b[17] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # (QC1_D_iw[21]))) ) ) ) # ( QC1_D_iw[7] & ( !WC2_q_b[17] & ( ((QC1_R_src2_use_imm & QC1_D_iw[21])) # (QC1_R_ctrl_hi_imm16) ) ) ) # ( !QC1_D_iw[7] & ( !WC2_q_b[17] & ( (QC1_R_src2_use_imm & (!QC1_R_ctrl_hi_imm16 & QC1_D_iw[21])) ) ) );


--QC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~3 at LABCELL_X24_Y7_N39
QC1L757 = ( QC1_R_src2_use_imm & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21])) # (QC1_R_ctrl_hi_imm16 & ((QC1_D_iw[12]))) ) ) # ( !QC1_R_src2_use_imm & ( (!QC1_R_ctrl_hi_imm16 & ((WC2_q_b[22]))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[12])) ) );


--QC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~4 at LABCELL_X24_Y7_N6
QC1L756 = ( WC2_q_b[21] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm)) # (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[11])))) ) ) # ( !WC2_q_b[21] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21] & ((QC1_R_src2_use_imm)))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[11])))) ) );


--QC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~5 at LABCELL_X24_Y7_N9
QC1L755 = ( QC1_D_iw[10] & ( ((!QC1_R_src2_use_imm & ((WC2_q_b[20]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16) ) ) # ( !QC1_D_iw[10] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm & ((WC2_q_b[20]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21])))) ) );


--QC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~6 at LABCELL_X24_Y7_N24
QC1L754 = ( WC2_q_b[19] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm)) # (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[9])))) ) ) # ( !WC2_q_b[19] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21] & ((QC1_R_src2_use_imm)))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[9])))) ) );


--QC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~7 at LABCELL_X24_Y7_N18
QC1L753 = ( QC1_D_iw[8] & ( QC1_R_ctrl_hi_imm16 ) ) # ( QC1_D_iw[8] & ( !QC1_R_ctrl_hi_imm16 & ( (!QC1_R_src2_use_imm & ((WC2_q_b[18]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21])) ) ) ) # ( !QC1_D_iw[8] & ( !QC1_R_ctrl_hi_imm16 & ( (!QC1_R_src2_use_imm & ((WC2_q_b[18]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21])) ) ) );


--QC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~8 at LABCELL_X24_Y7_N27
QC1L758 = ( WC2_q_b[23] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm)) # (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[13])))) ) ) # ( !WC2_q_b[23] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21] & ((QC1_R_src2_use_imm)))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[13])))) ) );


--QC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9 at LABCELL_X24_Y7_N48
QC1L760 = ( QC1_R_src2_use_imm & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21])) # (QC1_R_ctrl_hi_imm16 & ((QC1_D_iw[15]))) ) ) # ( !QC1_R_src2_use_imm & ( (!QC1_R_ctrl_hi_imm16 & ((WC2_q_b[25]))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[15])) ) );


--QC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~10 at LABCELL_X24_Y7_N51
QC1L759 = ( WC2_q_b[24] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm)) # (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[14])))) ) ) # ( !WC2_q_b[24] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21] & ((QC1_R_src2_use_imm)))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[14])))) ) );


--QC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11 at LABCELL_X24_Y7_N30
QC1L762 = ( QC1_R_src2_use_imm & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21])) # (QC1_R_ctrl_hi_imm16 & ((QC1_D_iw[17]))) ) ) # ( !QC1_R_src2_use_imm & ( (!QC1_R_ctrl_hi_imm16 & ((WC2_q_b[27]))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[17])) ) );


--QC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12 at LABCELL_X24_Y7_N33
QC1L761 = ( QC1_D_iw[16] & ( ((!QC1_R_src2_use_imm & ((WC2_q_b[26]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16) ) ) # ( !QC1_D_iw[16] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm & ((WC2_q_b[26]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21])))) ) );


--QC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13 at LABCELL_X24_Y7_N12
QC1L764 = ( WC2_q_b[29] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm)) # (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[19])))) ) ) # ( !WC2_q_b[29] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_D_iw[21] & (QC1_R_src2_use_imm))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[19])))) ) );


--QC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14 at LABCELL_X24_Y7_N15
QC1L763 = ( QC1_D_iw[18] & ( ((!QC1_R_src2_use_imm & ((WC2_q_b[28]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16) ) ) # ( !QC1_D_iw[18] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm & ((WC2_q_b[28]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21])))) ) );


--QC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X22_Y6_N54
QC1L768 = ( QC1L773 & ( (!QC1_R_ctrl_force_src2_zero & (WC2_q_b[0] & !QC1_R_ctrl_hi_imm16)) ) ) # ( !QC1L773 & ( (!QC1_R_ctrl_force_src2_zero & (!QC1_R_ctrl_hi_imm16 & QC1_D_iw[6])) ) );


--QC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at LABCELL_X24_Y7_N42
QC1L766 = ( WC2_q_b[31] & ( QC1_R_ctrl_hi_imm16 & ( (!QC1L767 & QC1_D_iw[21]) ) ) ) # ( !WC2_q_b[31] & ( QC1_R_ctrl_hi_imm16 & ( (!QC1L767 & QC1_D_iw[21]) ) ) ) # ( WC2_q_b[31] & ( !QC1_R_ctrl_hi_imm16 & ( (!QC1L767 & ((!QC1_R_src2_use_imm) # (QC1_D_iw[21]))) ) ) ) # ( !WC2_q_b[31] & ( !QC1_R_ctrl_hi_imm16 & ( (QC1_R_src2_use_imm & (!QC1L767 & QC1_D_iw[21])) ) ) );


--QC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at LABCELL_X24_Y7_N36
QC1L765 = ( QC1_D_iw[20] & ( ((!QC1_R_src2_use_imm & ((WC2_q_b[30]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16) ) ) # ( !QC1_D_iw[20] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm & ((WC2_q_b[30]))) # (QC1_R_src2_use_imm & (QC1_D_iw[21])))) ) );


--QC1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret at MLABCELL_X21_Y6_N51
QC1_D_op_eret = (QC1L607 & QC1L579);


--QC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X22_Y6_N59
--register power-up is low

QC1_R_ctrl_wrctl_inst = DFFEAS(QC1_D_op_wrctl, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at MLABCELL_X21_Y6_N15
QC1L876 = ( QC1_E_src1[0] & ( ((QC1L623 & QC1_R_ctrl_wrctl_inst)) # (QC1_W_status_reg_pie) ) ) # ( !QC1_E_src1[0] & ( (QC1_W_status_reg_pie & ((!QC1L623) # (!QC1_R_ctrl_wrctl_inst))) ) );


--QC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at MLABCELL_X21_Y6_N30
QC1L877 = ( QC1_W_bstatus_reg & ( QC1_D_op_eret & ( (QC1_W_estatus_reg & QC1L691) ) ) ) # ( !QC1_W_bstatus_reg & ( QC1_D_op_eret & ( (QC1_W_estatus_reg & QC1L691) ) ) ) # ( QC1_W_bstatus_reg & ( !QC1_D_op_eret & ( (QC1L691 & ((QC1L876) # (QC1_D_op_bret))) ) ) ) # ( !QC1_W_bstatus_reg & ( !QC1_D_op_eret & ( (!QC1_D_op_bret & (QC1L691 & QC1L876)) ) ) );


--QC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at MLABCELL_X21_Y6_N24
QC1L831 = ( QC1_W_estatus_reg & ( QC1_E_src1[0] ) ) # ( !QC1_W_estatus_reg & ( QC1_E_src1[0] & ( (QC1L624 & QC1_R_ctrl_wrctl_inst) ) ) ) # ( QC1_W_estatus_reg & ( !QC1_E_src1[0] & ( (!QC1L624) # (!QC1_R_ctrl_wrctl_inst) ) ) );


--QC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X22_Y6_N36
QC1L834 = ( QC1_W_ienable_reg[0] & ( QC1L625 & ( (!QC1_D_iw[6]) # (((!QC1_E_valid_from_R) # (!QC1_R_ctrl_wrctl_inst)) # (QC1_E_src1[0])) ) ) ) # ( !QC1_W_ienable_reg[0] & ( QC1L625 & ( (QC1_D_iw[6] & (QC1_E_src1[0] & (QC1_E_valid_from_R & QC1_R_ctrl_wrctl_inst))) ) ) ) # ( QC1_W_ienable_reg[0] & ( !QC1L625 ) );


--YC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X10_Y6_N28
--register power-up is low

YC1_oci_ienable[0] = DFFEAS(YC1L6, GLOBAL(A1L123), !Y2_r_sync_rst,  , YC1L13,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X7_Y4_N7
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X12_Y4_N11
--register power-up is low

T1_ien_AE = DFFEAS(T1L80, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L79,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X12_Y4_N33
T1_av_readdata[9] = (T1_ien_AE & T1_fifo_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X12_Y4_N26
--register power-up is low

T1_pause_irq = DFFEAS(T1L84, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X8_Y4_N25
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X12_Y4_N27
T1L65 = ( T1_fifo_AF & ( T1_ien_AF ) ) # ( !T1_fifo_AF & ( (T1_pause_irq & T1_ien_AF) ) );


--QC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X17_Y6_N12
QC1L838 = ( QC1_W_ienable_reg[0] & ( (!YC1_oci_ienable[0] & ((T1L65) # (T1_av_readdata[9]))) ) );


--QC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X23_Y6_N19
--register power-up is low

QC1_R_ctrl_shift_logical = DFFEAS(QC1L243, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X18_Y7_N1
--register power-up is low

QC1_R_ctrl_rot_right = DFFEAS(QC1_R_ctrl_rot_right_nxt, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L399 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X21_Y7_N33
QC1L399 = ( QC1_E_shift_rot_result[31] & ( (!QC1_R_ctrl_shift_logical & ((!QC1_R_ctrl_rot_right) # (QC1_E_shift_rot_result[0]))) ) ) # ( !QC1_E_shift_rot_result[31] & ( (!QC1_R_ctrl_shift_logical & (QC1_E_shift_rot_result[0] & QC1_R_ctrl_rot_right)) ) );


--QC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at MLABCELL_X21_Y7_N12
QC1L449 = ( QC1L399 & ( (!QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[1]) ) ) # ( !QC1L399 & ( (QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[1]) ) );


--TB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1 at MLABCELL_X6_Y5_N3
TB2L27 = ( QC1_d_writedata[22] & ( TB2_saved_grant[0] ) );


--QC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X10_Y8_N49
--register power-up is low

QC1_d_byteenable[2] = DFFEAS(QC1L386, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34] at MLABCELL_X8_Y8_N6
TB2_src_data[34] = ( TB2_saved_grant[0] & ( (TB2_saved_grant[1]) # (QC1_d_byteenable[2]) ) ) # ( !TB2_saved_grant[0] & ( TB2_saved_grant[1] ) );


--QC1L1081 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at MLABCELL_X8_Y6_N36
QC1L1081 = ( QC1L1082 & ( (!QC1_hbreak_enabled) # (!QC1_hbreak_pending) ) ) # ( !QC1L1082 & ( (!QC1_hbreak_enabled & QC1_hbreak_pending) ) );


--LD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X4_Y5_N56
--register power-up is low

LD1_jdo[21] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[21],  ,  , VCC);


--LD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X4_Y5_N59
--register power-up is low

LD1_jdo[20] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[20],  ,  , VCC);


--BD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X6_Y5_N1
--register power-up is low

BD1_break_on_reset = DFFEAS(BD1L2, GLOBAL(A1L123),  ,  , LD1_take_action_ocimem_a,  ,  ,  ,  );


--PD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X12_Y5_N47
--register power-up is low

PD1_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , PD1_din_s1,  ,  , VCC);


--BD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at MLABCELL_X8_Y6_N42
BD1L4 = ( BD1_jtag_break & ( LD1_take_action_ocimem_a & ( (!LD1_jdo[20]) # (LD1_jdo[21]) ) ) ) # ( !BD1_jtag_break & ( LD1_take_action_ocimem_a & ( LD1_jdo[21] ) ) ) # ( BD1_jtag_break & ( !LD1_take_action_ocimem_a & ( (!PD1_dreg[0]) # (BD1_break_on_reset) ) ) ) # ( !BD1_jtag_break & ( !LD1_take_action_ocimem_a & ( (BD1_break_on_reset & PD1_dreg[0]) ) ) );


--YC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X8_Y6_N13
--register power-up is low

YC1_oci_single_step_mode = DFFEAS(YC1L12, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1092 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at MLABCELL_X8_Y6_N39
QC1L1092 = ( QC1L694 & ( (QC1_hbreak_enabled & YC1_oci_single_step_mode) ) ) # ( !QC1L694 & ( (YC1_oci_single_step_mode & ((QC1_wait_for_one_post_bret_inst) # (QC1_hbreak_enabled))) ) );


--TB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2 at MLABCELL_X6_Y5_N33
TB2L28 = ( QC1_d_writedata[23] & ( TB2_saved_grant[0] ) );


--QC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X16_Y8_N11
--register power-up is low

QC1_d_writedata[24] = DFFEAS(QC1L564, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3 at LABCELL_X16_Y8_N39
TB2L29 = ( TB2_saved_grant[0] & ( QC1_d_writedata[24] ) );


--QC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X17_Y7_N5
--register power-up is low

QC1_d_byteenable[3] = DFFEAS(QC1L387, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35] at MLABCELL_X8_Y8_N27
TB2_src_data[35] = ( TB2_saved_grant[0] & ( (TB2_saved_grant[1]) # (QC1_d_byteenable[3]) ) ) # ( !TB2_saved_grant[0] & ( TB2_saved_grant[1] ) );


--QC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X16_Y8_N34
--register power-up is low

QC1_d_writedata[25] = DFFEAS(QC1L565, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4 at MLABCELL_X6_Y5_N15
TB2L30 = ( TB2_saved_grant[0] & ( QC1_d_writedata[25] ) );


--QC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X16_Y8_N46
--register power-up is low

QC1_d_writedata[26] = DFFEAS(QC1L566, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5 at LABCELL_X13_Y5_N21
TB2L31 = ( TB2_saved_grant[0] & ( QC1_d_writedata[26] ) );


--Y2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1] at FF_X11_Y3_N59
--register power-up is low

Y2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--Y2_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3] at FF_X11_Y3_N41
--register power-up is low

Y2_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y2_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Y2L19 is nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain~1 at LABCELL_X11_Y3_N12
Y2L19 = ( Y2_r_sync_rst_chain[3] & ( Y2_altera_reset_synchronizer_int_chain[2] ) );


--Y1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N32
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XD1_altera_reset_synchronizer_int_chain_out,  ,  , VCC);


--TB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6 at LABCELL_X13_Y5_N3
TB2L32 = ( TB2_saved_grant[0] & ( QC1_d_writedata[11] ) );


--QC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X10_Y8_N46
--register power-up is low

QC1_d_byteenable[1] = DFFEAS(QC1L385, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33] at LABCELL_X13_Y8_N33
TB2_src_data[33] = ((QC1_d_byteenable[1] & TB2_saved_grant[0])) # (TB2_saved_grant[1]);


--TB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7 at LABCELL_X13_Y5_N57
TB2L33 = ( TB2_saved_grant[0] & ( QC1_d_writedata[12] ) );


--TB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8 at LABCELL_X13_Y5_N51
TB2L34 = ( TB2_saved_grant[0] & ( QC1_d_writedata[13] ) );


--TB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9 at MLABCELL_X6_Y5_N9
TB2L35 = ( TB2_saved_grant[0] & ( QC1_d_writedata[14] ) );


--TB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10 at LABCELL_X16_Y8_N21
TB2L36 = ( TB2_saved_grant[0] & ( QC1_d_writedata[15] ) );


--TB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11 at MLABCELL_X25_Y5_N21
TB2L37 = ( TB2_saved_grant[0] & ( QC1_d_writedata[16] ) );


--TB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12 at LABCELL_X16_Y4_N12
TB2L38 = ( QC1_d_writedata[1] & ( TB2_saved_grant[0] ) );


--TB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13 at MLABCELL_X25_Y5_N15
TB2L39 = (TB2_saved_grant[0] & QC1_d_writedata[2]);


--TB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14 at MLABCELL_X8_Y6_N33
TB2L40 = ( QC1_d_writedata[3] & ( TB2_saved_grant[0] ) );


--TB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15 at LABCELL_X13_Y8_N0
TB2L41 = (TB2_saved_grant[0] & QC1_d_writedata[4]);


--TB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16 at MLABCELL_X8_Y8_N33
TB2L42 = ( QC1_d_writedata[5] & ( TB2_saved_grant[0] ) );


--QC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~6 at LABCELL_X19_Y8_N39
QC1L676 = ( !QC1L690 & ( (!QC1L692 & ((QC1L2))) # (QC1L692 & (QC1L62)) ) );


--TB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17 at LABCELL_X16_Y4_N18
TB2L43 = ( QC1_d_writedata[7] & ( TB2_saved_grant[0] ) );


--WB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X12_Y6_N44
--register power-up is low

WB3_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[27],  ,  , VCC);


--QC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X16_Y6_N15
QC1L653 = ( RB3L2 & ( (!QC1_intr_req & (((RB2L2 & WB3L36Q)) # (WD1_q_a[27]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (RB2L2 & WB3L36Q)) ) );


--WB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X16_Y7_N5
--register power-up is low

WB3_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[28],  ,  , VCC);


--QC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X16_Y6_N21
QC1L654 = ( RB3L2 & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[28])) # (WD1_q_a[28]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[28])) ) );


--WB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X17_Y8_N46
--register power-up is low

WB3_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[29],  ,  , VCC);


--QC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X16_Y6_N54
QC1L655 = ( WB3_av_readdata_pre[29] & ( (!QC1_intr_req & (((RB3L2 & WD1_q_a[29])) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[29] & ( (RB3L2 & (!QC1_intr_req & WD1_q_a[29])) ) );


--WB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X10_Y5_N19
--register power-up is low

WB3_av_readdata_pre[30] = DFFEAS(WB3L40, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X16_Y6_N24
QC1L656 = ( WB3_av_readdata_pre[30] & ( (!QC1_intr_req & (((RB3L2 & WD1_q_a[30])) # (RB2L2))) ) ) # ( !WB3_av_readdata_pre[30] & ( (RB3L2 & (!QC1_intr_req & WD1_q_a[30])) ) );


--WB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X10_Y6_N31
--register power-up is low

WB3_av_readdata_pre[31] = DFFEAS(WB3L42, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X16_Y6_N42
QC1L657 = ( WD1_q_a[31] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[31])) # (RB3L2))) ) ) # ( !WD1_q_a[31] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[31])) ) );


--TB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18 at LABCELL_X16_Y8_N15
TB2L44 = ( TB2_saved_grant[0] & ( QC1_d_writedata[9] ) );


--TB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19 at LABCELL_X16_Y8_N57
TB2L45 = ( TB2_saved_grant[0] & ( QC1_d_writedata[8] ) );


--QC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~7 at LABCELL_X19_Y8_N18
QC1L675 = ( !QC1L690 & ( (!QC1L692 & ((QC1L6))) # (QC1L692 & (QC1L66)) ) );


--TB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20 at LABCELL_X16_Y8_N6
TB2L46 = ( TB2_saved_grant[0] & ( QC1_d_writedata[6] ) );


--QC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X19_Y6_N51
QC1L212 = ( QC1L210 & ( (QC1L579 & ((QC1L223) # (QC1L213))) ) ) # ( !QC1L210 );


--QC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X23_Y6_N15
QC1L209 = ( QC1L579 & ( QC1_D_iw[16] & ( (!QC1_D_iw[12] & (QC1_D_iw[15] & (QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X23_Y6_N3
QC1L251 = ( QC1L604 & ( QC1L579 ) ) # ( !QC1L604 & ( (QC1L579 & ((QC1L606) # (QC1L605))) ) );


--QC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at MLABCELL_X21_Y6_N12
QC1L252 = ( QC1_D_op_eret ) # ( !QC1_D_op_eret & ( ((QC1_D_op_bret) # (QC1L251)) # (QC1L227) ) );


--QC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~8 at LABCELL_X19_Y8_N21
QC1L682 = ( QC1L82 & ( (!QC1L690 & ((QC1L22) # (QC1L692))) ) ) # ( !QC1L82 & ( (!QC1L690 & (!QC1L692 & QC1L22)) ) );


--MD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y6_N56
--register power-up is low

MD1_sr[34] = DFFEAS(MD1L67, A1L105,  ,  , MD1L31,  ,  ,  ,  );


--QC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~9 at LABCELL_X17_Y8_N48
QC1L689 = ( QC1L690 ) # ( !QC1L690 & ( (!QC1L692 & ((QC1L10))) # (QC1L692 & (QC1L70)) ) );


--TB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21 at LABCELL_X13_Y8_N12
TB2L47 = (QC1_d_writedata[10] & TB2_saved_grant[0]);


--QC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~10 at LABCELL_X19_Y8_N12
QC1L677 = ( QC1L74 & ( (!QC1L690 & ((QC1L692) # (QC1L14))) ) ) # ( !QC1L74 & ( (!QC1L690 & (QC1L14 & !QC1L692)) ) );


--QC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~11 at LABCELL_X19_Y8_N15
QC1L678 = ( QC1L18 & ( (!QC1L690 & ((!QC1L692) # (QC1L78))) ) ) # ( !QC1L18 & ( (!QC1L690 & (QC1L692 & QC1L78)) ) );


--WB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X15_Y4_N5
--register power-up is low

WB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , T1_ac,  ,  , VCC);


--QC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X15_Y6_N20
--register power-up is low

QC1_av_ld_byte2_data[2] = DFFEAS(QC1L972, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~12 at LABCELL_X19_Y8_N42
QC1L679 = ( QC1L86 & ( (!QC1L690 & ((QC1L26) # (QC1L692))) ) ) # ( !QC1L86 & ( (!QC1L690 & (!QC1L692 & QC1L26)) ) );


--QC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~13 at LABCELL_X19_Y8_N45
QC1L680 = ( !QC1L690 & ( (!QC1L692 & (QC1L30)) # (QC1L692 & ((QC1L90))) ) );


--WB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X12_Y4_N34
--register power-up is low

WB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X12_Y6_N49
--register power-up is low

QC1_av_ld_byte2_data[1] = DFFEAS(QC1L967, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~14 at LABCELL_X19_Y8_N48
QC1L681 = ( !QC1L690 & ( (!QC1L692 & (QC1L34)) # (QC1L692 & ((QC1L94))) ) );


--QC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X12_Y6_N19
--register power-up is low

QC1_av_ld_byte2_data[3] = DFFEAS(QC1L977, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at MLABCELL_X15_Y7_N30
QC1L928 = ( QC1L695 & ( RB3L1 & ( ((WD1_q_a[11] & !QC1_av_ld_aligning_data)) # (QC1L929) ) ) ) # ( !QC1L695 & ( RB3L1 & ( (!QC1_av_ld_aligning_data & (((WD1_q_a[11])) # (QC1L929))) # (QC1_av_ld_aligning_data & (((QC1L880)))) ) ) ) # ( QC1L695 & ( !RB3L1 & ( QC1L929 ) ) ) # ( !QC1L695 & ( !RB3L1 & ( (!QC1_av_ld_aligning_data & (QC1L929)) # (QC1_av_ld_aligning_data & ((QC1L880))) ) ) );


--TB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22 at MLABCELL_X25_Y5_N6
TB2L48 = ( TB2_saved_grant[0] & ( QC1_d_writedata[17] ) );


--WB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X11_Y6_N47
--register power-up is low

WB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , KB2L10Q,  ,  , VCC);


--QC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X15_Y6_N50
--register power-up is low

QC1_av_ld_byte2_data[4] = DFFEAS(QC1L982, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23 at MLABCELL_X25_Y5_N45
TB2L49 = ( TB2_saved_grant[0] & ( QC1_d_writedata[18] ) );


--QC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at MLABCELL_X21_Y7_N15
QC1L467 = ( QC1_E_shift_rot_result[19] & ( (QC1_E_shift_rot_result[17]) # (QC1_R_ctrl_shift_rot_right) ) ) # ( !QC1_E_shift_rot_result[19] & ( (!QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[17]) ) );


--TB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24 at MLABCELL_X25_Y5_N48
TB2L50 = ( QC1_d_writedata[20] & ( TB2_saved_grant[0] ) );


--TB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25 at MLABCELL_X25_Y5_N12
TB2L51 = (TB2_saved_grant[0] & QC1_d_writedata[21]);


--WB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X15_Y7_N56
--register power-up is low

WB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , T1_rvalid,  ,  , VCC);


--QC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X19_Y6_N28
--register power-up is low

QC1_av_ld_byte2_data[7] = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L996,  ,  , VCC);


--TB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26 at MLABCELL_X8_Y6_N3
TB2L52 = ( TB2_saved_grant[0] & ( QC1_d_writedata[19] ) );


--WB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X9_Y4_N8
--register power-up is low

WB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !Y1_r_sync_rst,  ,  , T1_woverflow,  ,  , VCC);


--QC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X12_Y8_N26
--register power-up is low

QC1_av_ld_byte2_data[6] = DFFEAS(QC1L992, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X11_Y6_N49
--register power-up is low

WB1_av_readdata_pre[13] = DFFEAS(WB1L23, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X15_Y6_N7
--register power-up is low

QC1_av_ld_byte2_data[5] = DFFEAS(QC1L987, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1] at FF_X12_Y4_N38
--register power-up is low

Z1_readdata[1] = DFFEAS(Z1_read_mux_out[1], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at LABCELL_X12_Y4_N39
U1_readdata[1] = ( U1_data_out[1] & ( (!QC1_W_alu_result[2] & !QC1_W_alu_result[3]) ) );


--Z1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2] at FF_X12_Y4_N5
--register power-up is low

Z1_readdata[2] = DFFEAS(Z1_read_mux_out[2], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at LABCELL_X12_Y4_N0
U1_readdata[2] = ( U1_data_out[2] & ( (!QC1_W_alu_result[2] & !QC1_W_alu_result[3]) ) );


--Z1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3] at FF_X11_Y4_N56
--register power-up is low

Z1_readdata[3] = DFFEAS(Z1_read_mux_out[3], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at LABCELL_X11_Y4_N30
U1_readdata[3] = ( !QC1_W_alu_result[2] & ( (U1_data_out[3] & !QC1_W_alu_result[3]) ) );


--Z1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4] at FF_X11_Y4_N59
--register power-up is low

Z1_readdata[4] = DFFEAS(Z1_read_mux_out[4], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at LABCELL_X11_Y4_N24
U1_readdata[4] = (!QC1_W_alu_result[2] & (U1_data_out[4] & !QC1_W_alu_result[3]));


--U1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at LABCELL_X10_Y4_N54
U1_readdata[5] = ( U1_data_out[5] & ( (!QC1_W_alu_result[2] & !QC1_W_alu_result[3]) ) );


--Z1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5] at FF_X12_Y4_N43
--register power-up is low

Z1_readdata[5] = DFFEAS(Z1_read_mux_out[5], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6] at FF_X11_Y4_N49
--register power-up is low

Z1_readdata[6] = DFFEAS(Z1_read_mux_out[6], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at LABCELL_X10_Y4_N57
U1_readdata[6] = (!QC1_W_alu_result[2] & (!QC1_W_alu_result[3] & U1_data_out[6]));


--U1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X10_Y4_N48
U1_readdata[7] = ( !QC1_W_alu_result[2] & ( (!QC1_W_alu_result[3] & U1_data_out[7]) ) );


--Z1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7] at FF_X11_Y4_N7
--register power-up is low

Z1_readdata[7] = DFFEAS(Z1_read_mux_out[7], GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X7_Y4_N26
--register power-up is low

T1_fifo_wr = DFFEAS(T1L77, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X7_Y4_N5
--register power-up is low

KB1_b_non_empty = DFFEAS(KB1L9, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X7_Y4_N21
T1L86 = ( BB1_r_ena1 & ( (KB1_b_non_empty & (!BB1_rvalid0 & !T1_r_val)) ) ) # ( !BB1_r_ena1 & ( (KB1_b_non_empty & !BB1_rvalid0) ) );


--MB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X7_Y3_N31
--register power-up is low

MB2_counter_reg_bit[0] = DFFEAS(MB2_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X7_Y3_N34
--register power-up is low

MB2_counter_reg_bit[1] = DFFEAS(MB2_counter_comb_bita1, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X7_Y3_N37
--register power-up is low

MB2_counter_reg_bit[2] = DFFEAS(MB2_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X7_Y3_N40
--register power-up is low

MB2_counter_reg_bit[3] = DFFEAS(MB2_counter_comb_bita3, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X7_Y3_N43
--register power-up is low

MB2_counter_reg_bit[4] = DFFEAS(MB2_counter_comb_bita4, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X7_Y3_N46
--register power-up is low

MB2_counter_reg_bit[5] = DFFEAS(MB2_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X7_Y3_N1
--register power-up is low

MB1_counter_reg_bit[0] = DFFEAS(MB1_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L86,  ,  ,  ,  );


--MB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X7_Y3_N4
--register power-up is low

MB1_counter_reg_bit[1] = DFFEAS(MB1_counter_comb_bita1, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L86,  ,  ,  ,  );


--MB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X7_Y3_N8
--register power-up is low

MB1_counter_reg_bit[2] = DFFEAS(MB1_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L86,  ,  ,  ,  );


--MB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X7_Y3_N10
--register power-up is low

MB1_counter_reg_bit[3] = DFFEAS(MB1_counter_comb_bita3, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L86,  ,  ,  ,  );


--MB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X7_Y3_N14
--register power-up is low

MB1_counter_reg_bit[4] = DFFEAS(MB1_counter_comb_bita4, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L86,  ,  ,  ,  );


--MB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X7_Y3_N16
--register power-up is low

MB1_counter_reg_bit[5] = DFFEAS(MB1_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L86,  ,  ,  ,  );


--KB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X9_Y4_N14
--register power-up is low

KB2_b_non_empty = DFFEAS(KB2L9, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X9_Y7_N15
T1L73 = ( QC1L1021Q & ( (!YB1_read_accepted & !QC1_W_alu_result[2]) ) );


--NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y4_N38
--register power-up is low

NB2_counter_reg_bit[2] = DFFEAS(NB2_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y4_N35
--register power-up is low

NB2_counter_reg_bit[1] = DFFEAS(NB2_counter_comb_bita1, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y4_N32
--register power-up is low

NB2_counter_reg_bit[0] = DFFEAS(NB2_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--BB1L57Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X4_Y1_N20
--register power-up is low

BB1L57Q = AMPP_FUNCTION(A1L123, BB1L56, !Y1_r_sync_rst);


--NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y4_N47
--register power-up is low

NB2_counter_reg_bit[5] = DFFEAS(NB2_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y4_N43
--register power-up is low

NB2_counter_reg_bit[4] = DFFEAS(NB2_counter_comb_bita4, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y4_N41
--register power-up is low

NB2_counter_reg_bit[3] = DFFEAS(NB2_counter_comb_bita3, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--KB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X9_Y4_N18
KB2L5 = ( KB2_b_non_empty & ( (NB2_counter_reg_bit[3] & (NB2_counter_reg_bit[4] & NB2_counter_reg_bit[5])) ) );


--KB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X9_Y4_N48
KB2L6 = ( NB2_counter_reg_bit[1] & ( (NB2_counter_reg_bit[2] & (NB2_counter_reg_bit[0] & (KB2L5 & BB1L57Q))) ) );


--KB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2 at LABCELL_X9_Y4_N0
KB2L7 = ( KB2_b_non_empty & ( (!KB2L6 & (KB2_b_full & ((!T1L73) # (!T1L69)))) # (KB2L6 & ((!T1L73) # ((!T1L69)))) ) ) # ( !KB2_b_non_empty & ( (KB2_b_full) # (KB2L6) ) );


--BB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y3_N10
--register power-up is low

BB1_td_shift[4] = AMPP_FUNCTION(A1L105, BB1L82, !N1_clr_reg, BB1L64);


--BB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X3_Y3_N3
BB1L81 = AMPP_FUNCTION(!BB1L78, !BB1_td_shift[4], !Q1_state[4], !BB1_rdata[1], !BB1_count[9]);


--BB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X3_Y1_N28
--register power-up is low

BB1_read = AMPP_FUNCTION(A1L105, BB1L42, !N1_clr_reg, GND, BB1L111);


--TB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0 at LABCELL_X10_Y4_N36
TB1L22 = ( QC1_d_writedata[0] & ( TB1_saved_grant[0] ) );


--TB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38] at MLABCELL_X8_Y8_N36
TB1_src_data[38] = ( TB1_saved_grant[0] & ( ((QC1_F_pc[0] & TB1_saved_grant[1])) # (QC1_W_alu_result[2]) ) ) # ( !TB1_saved_grant[0] & ( (QC1_F_pc[0] & TB1_saved_grant[1]) ) );


--TB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40] at MLABCELL_X8_Y8_N18
TB1_src_data[40] = ( TB1_saved_grant[0] & ( ((QC1_F_pc[2] & TB1_saved_grant[1])) # (QC1_W_alu_result[4]) ) ) # ( !TB1_saved_grant[0] & ( (QC1_F_pc[2] & TB1_saved_grant[1]) ) );


--TB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39] at MLABCELL_X8_Y8_N0
TB1_src_data[39] = ( TB1_saved_grant[0] & ( ((QC1_F_pc[1] & TB1_saved_grant[1])) # (QC1_W_alu_result[3]) ) ) # ( !TB1_saved_grant[0] & ( (QC1_F_pc[1] & TB1_saved_grant[1]) ) );


--TB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45] at LABCELL_X13_Y8_N42
TB1_src_data[45] = ( QC1L798Q & ( ((TB1_saved_grant[1] & QC1_F_pc[7])) # (TB1_saved_grant[0]) ) ) # ( !QC1L798Q & ( (TB1_saved_grant[1] & QC1_F_pc[7]) ) );


--TB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44] at LABCELL_X13_Y8_N24
TB1_src_data[44] = ( TB1_saved_grant[1] & ( ((QC1_W_alu_result[8] & TB1_saved_grant[0])) # (QC1_F_pc[6]) ) ) # ( !TB1_saved_grant[1] & ( (QC1_W_alu_result[8] & TB1_saved_grant[0]) ) );


--TB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43] at LABCELL_X13_Y8_N18
TB1_src_data[43] = ( TB1_saved_grant[1] & ( ((QC1_W_alu_result[7] & TB1_saved_grant[0])) # (QC1_F_pc[5]) ) ) # ( !TB1_saved_grant[1] & ( (QC1_W_alu_result[7] & TB1_saved_grant[0]) ) );


--TB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42] at LABCELL_X13_Y8_N45
TB1_src_data[42] = ( QC1L794Q & ( ((TB1_saved_grant[1] & QC1_F_pc[4])) # (TB1_saved_grant[0]) ) ) # ( !QC1L794Q & ( (TB1_saved_grant[1] & QC1_F_pc[4]) ) );


--TB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41] at MLABCELL_X8_Y8_N54
TB1_src_data[41] = ( QC1_W_alu_result[5] & ( ((TB1_saved_grant[1] & QC1L663Q)) # (TB1_saved_grant[0]) ) ) # ( !QC1_W_alu_result[5] & ( (TB1_saved_grant[1] & QC1L663Q) ) );


--TB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1 at MLABCELL_X8_Y6_N54
TB1L23 = (TB1_saved_grant[0] & QC1_hbreak_enabled);


--MD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y5_N9
MD1L63 = ( MD1_sr[5] & ( ((!N1_irf_reg[2][1] & ((JD1_MonDReg[3]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[3]))) # (KD1L3) ) ) # ( !MD1_sr[5] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & ((JD1_MonDReg[3]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[3])))) ) );


--LD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N31
--register power-up is low

LD1_jdo[2] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[2],  ,  , VCC);


--LD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N17
--register power-up is low

LD1_jdo[5] = DFFEAS(LD1L14, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X8_Y6_N10
--register power-up is low

TC1_writedata[1] = DFFEAS(TB1L24, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X4_Y5_N57
JD1L158 = ( JD1_jtag_ram_access & ( JD1_MonDReg[1] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[1] ) );


--LD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X1_Y6_N2
--register power-up is low

LD1_sync2_udr = DFFEAS( , GLOBAL(A1L123),  ,  ,  , PD4_dreg[0],  ,  , VCC);


--PD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X1_Y6_N53
--register power-up is low

PD4_dreg[0] = DFFEAS(PD4L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X1_Y6_N3
LD1L70 = ( !LD1_sync2_udr & ( PD4_dreg[0] ) );


--MD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X1_Y3_N27
MD1L64 = ( MD1_sr[37] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) );


--MD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X1_Y3_N48
MD1L56 = ( Q1_state[3] & ( N1_irf_reg[2][1] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & ((!N1_irf_reg[2][0]) # (Q1_state[4])))) ) ) ) # ( !Q1_state[3] & ( N1_irf_reg[2][1] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) ) ) # ( Q1_state[3] & ( !N1_irf_reg[2][1] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & ((Q1_state[4]) # (N1_irf_reg[2][0])))) ) ) ) # ( !Q1_state[3] & ( !N1_irf_reg[2][1] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) ) );


--MD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X1_Y3_N24
MD1L65 = (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & (Q1_state[4] & A1L106)));


--LD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X1_Y6_N43
--register power-up is low

LD1_sync2_uir = DFFEAS( , GLOBAL(A1L123),  ,  ,  , PD5_dreg[0],  ,  , VCC);


--PD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X1_Y6_N46
--register power-up is low

PD5_dreg[0] = DFFEAS(PD5L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X4_Y6_N18
LD1L60 = ( !LD1_sync2_uir & ( PD5_dreg[0] ) );


--KD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y4_N18
KD1_virtual_state_cdr = (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[3]));


--MD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y4_N43
--register power-up is low

MD1_DRsize.100 = DFFEAS( , A1L105,  ,  , KD1_virtual_state_uir, MD1L5,  ,  , VCC);


--MD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y3_N9
MD1L66 = ( KD1L3 & ( MD1_sr[36] & ( (!MD1_DRsize.100) # (A1L106) ) ) ) # ( !KD1L3 & ( MD1_sr[36] & ( MD1L101 ) ) ) # ( KD1L3 & ( !MD1_sr[36] & ( (MD1_DRsize.100 & A1L106) ) ) ) # ( !KD1L3 & ( !MD1_sr[36] & ( MD1L101 ) ) );


--LD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X7_Y6_N36
LD1L65 = ( !LD1_ir[1] & ( (LD1_enable_action_strobe & (!LD1_jdo[35] & !LD1_ir[0])) ) );


--JD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X7_Y6_N39
JD1L138 = ( LD1_jdo[34] & ( (!LD1_jdo[17] & LD1L65) ) ) # ( !LD1_jdo[34] & ( (JD1L2 & LD1L65) ) );


--JD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X7_Y6_N21
JD1L140 = ( JD1L2 & ( (LD1L64 & ((LD1_jdo[35]) # (JD1_jtag_ram_wr))) ) ) # ( !JD1L2 & ( (JD1_jtag_ram_wr & (LD1L64 & !LD1_jdo[35])) ) );


--XD4_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X11_Y3_N2
--register power-up is low

XD4_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XD4_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--Y2L11 is nios_system:u0|altera_reset_controller:rst_controller_001|always2~0 at LABCELL_X11_Y3_N9
Y2L11 = ( XD4_altera_reset_synchronizer_int_chain_out & ( Y2_r_sync_rst_chain[2] ) ) # ( XD4_altera_reset_synchronizer_int_chain_out & ( !Y2_r_sync_rst_chain[2] ) ) # ( !XD4_altera_reset_synchronizer_int_chain_out & ( !Y2_r_sync_rst_chain[2] ) );


--LD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X4_Y5_N14
--register power-up is low

LD1_jdo[29] = DFFEAS(LD1L49, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X2_Y5_N59
--register power-up is low

LD1_jdo[30] = DFFEAS(LD1L51, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X4_Y5_N49
--register power-up is low

LD1_jdo[31] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[31],  ,  , VCC);


--LD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X4_Y6_N37
--register power-up is low

LD1_jdo[32] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[32],  ,  , VCC);


--LD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X1_Y6_N26
--register power-up is low

LD1_jdo[33] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[33],  ,  , VCC);


--TB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32] at MLABCELL_X8_Y8_N57
TB1_src_data[32] = ((TB1_saved_grant[0] & QC1_d_byteenable[0])) # (TB1_saved_grant[1]);


--XD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y3_N14
--register power-up is low

XD2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XD2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--Y1L13 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X8_Y3_N21
Y1L13 = ( Y1_r_sync_rst_chain[2] & ( XD2_altera_reset_synchronizer_int_chain_out ) ) # ( !Y1_r_sync_rst_chain[2] );


--QC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X13_Y6_N45
QC1L236 = (!QC1L271Q & QC1L235);


--QC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at MLABCELL_X15_Y7_N27
QC1L233 = ( QC1_D_iw[2] & ( (QC1_D_iw[0] & !QC1_D_iw[3]) ) ) # ( !QC1_D_iw[2] & ( (QC1_D_iw[1] & (QC1_D_iw[0] & !QC1_D_iw[3])) ) );


--QC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at MLABCELL_X15_Y7_N24
QC1L234 = (!QC1L233) # (QC1L271Q);


--QC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X17_Y7_N0
QC1L388 = ( QC1L234 & ( (!QC1L122) # (!QC1L236) ) ) # ( !QC1L234 & ( ((!QC1L122 & !QC1L130)) # (QC1L236) ) );


--BD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X8_Y6_N7
--register power-up is low

BD1_monitor_error = DFFEAS(BD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at LABCELL_X10_Y6_N48
YC1L9 = ( TC1_address[0] & ( (YC1L2 & !YC1_oci_ienable[0]) ) ) # ( !TC1_address[0] & ( (YC1L2 & BD1_monitor_error) ) );


--T1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X13_Y4_N15
T1L79 = ( U1L1 & ( (ZB1L5 & (QC1_W_alu_result[2] & T1L68)) ) );


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X9_Y4_N24
T1_wr_rfifo = (!KB2_b_full & BB1L57Q);


--T1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X9_Y4_N57
T1L74 = ( ZB1L5 & ( (T1L68 & (KB2_b_non_empty & T1L73)) ) );


--BB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X3_Y1_N7
--register power-up is low

BB1_wdata[0] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, BB1L111);


--MB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X4_Y1_N31
--register power-up is low

MB4_counter_reg_bit[0] = DFFEAS(MB4_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X4_Y1_N34
--register power-up is low

MB4_counter_reg_bit[1] = DFFEAS(MB4_counter_comb_bita1, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X4_Y1_N37
--register power-up is low

MB4_counter_reg_bit[2] = DFFEAS(MB4_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X4_Y1_N40
--register power-up is low

MB4_counter_reg_bit[3] = DFFEAS(MB4_counter_comb_bita3, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X4_Y1_N43
--register power-up is low

MB4_counter_reg_bit[4] = DFFEAS(MB4_counter_comb_bita4, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X4_Y1_N46
--register power-up is low

MB4_counter_reg_bit[5] = DFFEAS(MB4_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X4_Y1_N1
--register power-up is low

MB3_counter_reg_bit[0] = DFFEAS(MB3_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L74,  ,  ,  ,  );


--MB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X4_Y1_N4
--register power-up is low

MB3_counter_reg_bit[1] = DFFEAS(MB3_counter_comb_bita1, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L74,  ,  ,  ,  );


--MB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X4_Y1_N7
--register power-up is low

MB3_counter_reg_bit[2] = DFFEAS(MB3_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L74,  ,  ,  ,  );


--MB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X4_Y1_N10
--register power-up is low

MB3_counter_reg_bit[3] = DFFEAS(MB3_counter_comb_bita3, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L74,  ,  ,  ,  );


--MB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X4_Y1_N13
--register power-up is low

MB3_counter_reg_bit[4] = DFFEAS(MB3_counter_comb_bita4, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L74,  ,  ,  ,  );


--MB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X4_Y1_N16
--register power-up is low

MB3_counter_reg_bit[5] = DFFEAS(MB3_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , T1L74,  ,  ,  ,  );


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X9_Y4_N3
T1L75 = ( T1L68 & ( (T1L73 & ZB1L5) ) );


--Z1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0] at LABCELL_X12_Y4_N45
Z1_read_mux_out[0] = ( A1L238 & ( (!QC1_W_alu_result[2] & !QC1_W_alu_result[3]) ) );


--QC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X18_Y6_N1
--register power-up is low

QC1_E_invert_arith_src_msb = DFFEAS(QC1L352, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16 at LABCELL_X18_Y8_N54
QC1L859 = ( QC1_W_alu_result[17] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & ((!QC1_R_ctrl_br_cmp)))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[1])))) ) ) # ( !QC1_W_alu_result[17] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[1]) ) );


--QC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~17 at MLABCELL_X15_Y8_N33
QC1L864 = ( QC1_R_ctrl_rd_ctl_reg & ( (QC1L959Q & QC1_R_ctrl_ld) ) ) # ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_br_cmp & (QC1_W_alu_result[22]))) # (QC1_R_ctrl_ld & (((QC1L959Q)))) ) );


--QC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18 at LABCELL_X22_Y7_N51
QC1L863 = ( QC1_R_ctrl_br_cmp & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[5]) ) ) # ( !QC1_R_ctrl_br_cmp & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & ((QC1_W_alu_result[21])))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[5])))) ) );


--QC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~19 at LABCELL_X22_Y7_N9
QC1L862 = ( QC1_R_ctrl_ld & ( QC1_av_ld_byte2_data[4] ) ) # ( !QC1_R_ctrl_ld & ( (!QC1_R_ctrl_br_cmp & (!QC1_R_ctrl_rd_ctl_reg & QC1_W_alu_result[20])) ) );


--QC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~20 at LABCELL_X22_Y7_N6
QC1L861 = ( QC1_W_alu_result[19] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_br_cmp & (!QC1_R_ctrl_rd_ctl_reg))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[3])))) ) ) # ( !QC1_W_alu_result[19] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[3]) ) );


--QC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~21 at LABCELL_X22_Y7_N15
QC1L860 = ( QC1L954Q & ( QC1_R_ctrl_rd_ctl_reg & ( QC1_R_ctrl_ld ) ) ) # ( QC1L954Q & ( !QC1_R_ctrl_rd_ctl_reg & ( ((!QC1_R_ctrl_br_cmp & QC1_W_alu_result[18])) # (QC1_R_ctrl_ld) ) ) ) # ( !QC1L954Q & ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_br_cmp & (QC1_W_alu_result[18] & !QC1_R_ctrl_ld)) ) ) );


--QC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~22 at LABCELL_X22_Y7_N21
QC1L865 = ( QC1_W_alu_result[23] & ( QC1_R_ctrl_ld & ( QC1_av_ld_byte2_data[7] ) ) ) # ( !QC1_W_alu_result[23] & ( QC1_R_ctrl_ld & ( QC1_av_ld_byte2_data[7] ) ) ) # ( QC1_W_alu_result[23] & ( !QC1_R_ctrl_ld & ( (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_rd_ctl_reg) ) ) );


--QC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23 at LABCELL_X27_Y7_N48
QC1L867 = ( QC1_W_alu_result[25] & ( QC1_R_ctrl_rd_ctl_reg & ( (QC1L1002Q & QC1_R_ctrl_ld) ) ) ) # ( !QC1_W_alu_result[25] & ( QC1_R_ctrl_rd_ctl_reg & ( (QC1L1002Q & QC1_R_ctrl_ld) ) ) ) # ( QC1_W_alu_result[25] & ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_br_cmp)) # (QC1_R_ctrl_ld & ((QC1L1002Q))) ) ) ) # ( !QC1_W_alu_result[25] & ( !QC1_R_ctrl_rd_ctl_reg & ( (QC1L1002Q & QC1_R_ctrl_ld) ) ) );


--QC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~24 at LABCELL_X27_Y7_N21
QC1L866 = ( QC1_W_alu_result[24] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_br_cmp & (!QC1_R_ctrl_rd_ctl_reg))) # (QC1_R_ctrl_ld & (((QC1L1000Q)))) ) ) # ( !QC1_W_alu_result[24] & ( (QC1L1000Q & QC1_R_ctrl_ld) ) );


--QC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25 at LABCELL_X22_Y7_N48
QC1L869 = ( QC1L1005Q & ( ((!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & QC1_W_alu_result[27]))) # (QC1_R_ctrl_ld) ) ) # ( !QC1L1005Q & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & QC1_W_alu_result[27]))) ) );


--QC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26 at LABCELL_X27_Y7_N12
QC1L868 = ( QC1_W_alu_result[26] & ( QC1_R_ctrl_rd_ctl_reg & ( (QC1_av_ld_byte3_data[2] & QC1_R_ctrl_ld) ) ) ) # ( !QC1_W_alu_result[26] & ( QC1_R_ctrl_rd_ctl_reg & ( (QC1_av_ld_byte3_data[2] & QC1_R_ctrl_ld) ) ) ) # ( QC1_W_alu_result[26] & ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_br_cmp)) # (QC1_R_ctrl_ld & ((QC1_av_ld_byte3_data[2]))) ) ) ) # ( !QC1_W_alu_result[26] & ( !QC1_R_ctrl_rd_ctl_reg & ( (QC1_av_ld_byte3_data[2] & QC1_R_ctrl_ld) ) ) );


--QC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at LABCELL_X27_Y7_N9
QC1L871 = ( QC1_R_ctrl_br_cmp & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[5]) ) ) # ( !QC1_R_ctrl_br_cmp & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & ((QC1_W_alu_result[29])))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[5])))) ) );


--QC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28 at LABCELL_X27_Y7_N6
QC1L870 = ( QC1_W_alu_result[28] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[4])))) ) ) # ( !QC1_W_alu_result[28] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[4]) ) );


--QC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29 at LABCELL_X19_Y9_N36
QC1L873 = ( QC1_R_ctrl_ld & ( QC1_W_alu_result[31] & ( QC1_av_ld_byte3_data[7] ) ) ) # ( !QC1_R_ctrl_ld & ( QC1_W_alu_result[31] & ( (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp) ) ) ) # ( QC1_R_ctrl_ld & ( !QC1_W_alu_result[31] & ( QC1_av_ld_byte3_data[7] ) ) );


--QC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30 at LABCELL_X27_Y7_N0
QC1L872 = ( QC1_W_alu_result[30] & ( QC1_R_ctrl_br_cmp & ( (QC1_av_ld_byte3_data[6] & QC1_R_ctrl_ld) ) ) ) # ( !QC1_W_alu_result[30] & ( QC1_R_ctrl_br_cmp & ( (QC1_av_ld_byte3_data[6] & QC1_R_ctrl_ld) ) ) ) # ( QC1_W_alu_result[30] & ( !QC1_R_ctrl_br_cmp & ( (!QC1_R_ctrl_ld & ((!QC1_R_ctrl_rd_ctl_reg))) # (QC1_R_ctrl_ld & (QC1_av_ld_byte3_data[6])) ) ) ) # ( !QC1_W_alu_result[30] & ( !QC1_R_ctrl_br_cmp & ( (QC1_av_ld_byte3_data[6] & QC1_R_ctrl_ld) ) ) );


--QC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at LABCELL_X24_Y6_N48
QC1L609 = ( QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[14] & (QC1_D_iw[12] & !QC1_D_iw[15]))) ) ) );


--QC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X22_Y6_N57
QC1_D_op_wrctl = ( QC1L609 & ( QC1L579 ) );


--YC1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X7_Y6_N42
YC1L13 = ( !TC1_address[2] & ( TC1_write & ( (!TC1_address[1] & (TC1_address[0] & (YC1L1 & TC1_debugaccess))) ) ) );


--KB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X7_Y4_N50
--register power-up is low

KB1_b_full = DFFEAS(KB1L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X7_Y4_N40
--register power-up is low

NB1_counter_reg_bit[3] = DFFEAS(NB1_counter_comb_bita3, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X7_Y4_N32
--register power-up is low

NB1_counter_reg_bit[0] = DFFEAS(NB1_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X7_Y4_N38
--register power-up is low

NB1_counter_reg_bit[2] = DFFEAS(NB1_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X7_Y4_N34
--register power-up is low

NB1_counter_reg_bit[1] = DFFEAS(NB1_counter_comb_bita1, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X7_Y4_N9
T1L57 = ( NB1L27Q & ( NB1_counter_reg_bit[3] ) ) # ( !NB1L27Q & ( (NB1_counter_reg_bit[3] & ((NB1_counter_reg_bit[2]) # (NB1_counter_reg_bit[1]))) ) );


--NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X7_Y4_N47
--register power-up is low

NB1_counter_reg_bit[5] = DFFEAS(NB1_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X7_Y4_N43
--register power-up is low

NB1_counter_reg_bit[4] = DFFEAS(NB1_counter_comb_bita4, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X7_Y4_N6
T1L58 = ( !T1L57 & ( (!NB1_counter_reg_bit[4] & (!KB1_b_full & !NB1_counter_reg_bit[5])) ) );


--BB1L59Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X4_Y1_N26
--register power-up is low

BB1L59Q = AMPP_FUNCTION(A1L123, BB1L58, !Y1_r_sync_rst);


--T1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X12_Y4_N24
T1L84 = ( KB2L10Q & ( ((!T1_read_0 & T1_pause_irq)) # (BB1L59Q) ) ) # ( !KB2L10Q & ( (!T1_read_0 & T1_pause_irq) ) );


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at MLABCELL_X8_Y4_N54
T1L59 = ( T1L18 & ( NB2_counter_reg_bit[0] ) ) # ( T1L18 & ( !NB2_counter_reg_bit[0] & ( (T1L26) # (T1L22) ) ) );


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at MLABCELL_X8_Y4_N24
T1L60 = ( !T1L10 & ( !T1L2 & ( (!T1L14 & (!T1L6 & !T1L59)) ) ) );


--QC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X23_Y6_N18
QC1L243 = ( QC1L594 & ( QC1L579 ) ) # ( !QC1L594 & ( (QC1L579 & ((QC1L242) # (QC1L592))) ) );


--QC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X18_Y7_N0
QC1_R_ctrl_rot_right_nxt = ( QC1L593 & ( QC1L579 ) );


--QC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at MLABCELL_X21_Y7_N30
QC1L480 = ( QC1_E_shift_rot_result[30] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1L399) ) ) # ( !QC1_E_shift_rot_result[30] & ( (QC1_R_ctrl_shift_rot_right & QC1L399) ) );


--YC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X10_Y6_N26
--register power-up is low

YC1_oci_ienable[31] = DFFEAS(YC1L8, GLOBAL(A1L123), !Y2_r_sync_rst,  , YC1L13,  ,  ,  ,  );


--YC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at LABCELL_X10_Y6_N36
YC1L10 = ( YC1_oci_ienable[31] & ( (YC1L2 & TC1_address[0]) ) );


--QC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at MLABCELL_X15_Y7_N9
QC1L563 = ( QC1L233 & ( QC1L271Q ) ) # ( !QC1L233 & ( QC1L271Q ) ) # ( !QC1L233 & ( !QC1L271Q & ( !QC1L235 ) ) );


--QC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X10_Y8_N48
QC1L386 = ( QC1L122 & ( QC1L130 & ( (QC1L236) # (QC1L234) ) ) ) # ( !QC1L122 & ( QC1L130 & ( !QC1L234 $ (!QC1L236) ) ) ) # ( QC1L122 & ( !QC1L130 ) ) # ( !QC1L122 & ( !QC1L130 & ( !QC1L234 $ (!QC1L236) ) ) );


--LD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X4_Y5_N17
--register power-up is low

LD1_jdo[19] = DFFEAS(LD1L36, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X2_Y5_N40
--register power-up is low

LD1_jdo[18] = DFFEAS(LD1L34, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--BD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X6_Y5_N0
BD1L2 = ( LD1_jdo[18] & ( LD1_jdo[19] ) ) # ( !LD1_jdo[18] & ( (BD1_break_on_reset) # (LD1_jdo[19]) ) );


--PD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X12_Y5_N59
--register power-up is low

PD1_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Y2_r_sync_rst,  ,  , VCC);


--TC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X8_Y6_N49
--register power-up is low

TC1_writedata[3] = DFFEAS(TB1L25, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at MLABCELL_X8_Y6_N12
YC1L12 = ( YC1_oci_single_step_mode & ( YC1L14 & ( TC1_writedata[3] ) ) ) # ( !YC1_oci_single_step_mode & ( YC1L14 & ( TC1_writedata[3] ) ) ) # ( YC1_oci_single_step_mode & ( !YC1L14 ) );


--QC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X16_Y8_N9
QC1L564 = ( QC1L234 & ( (!QC1L236 & (WC2_q_b[24])) # (QC1L236 & ((WC2_q_b[8]))) ) ) # ( !QC1L234 & ( WC2_q_b[0] ) );


--QC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X17_Y7_N3
QC1L387 = ( QC1L234 & ( (!QC1L236) # (QC1L122) ) ) # ( !QC1L234 & ( ((QC1L122 & QC1L130)) # (QC1L236) ) );


--QC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X16_Y8_N33
QC1L565 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[25]))) # (QC1L236 & (WC2_q_b[9])) ) ) # ( !QC1L234 & ( WC2_q_b[1] ) );


--QC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X16_Y8_N45
QC1L566 = ( QC1L234 & ( (!QC1L236 & (WC2_q_b[26])) # (QC1L236 & ((WC2_q_b[10]))) ) ) # ( !QC1L234 & ( WC2_q_b[2] ) );


--Y2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0] at FF_X11_Y3_N56
--register power-up is low

Y2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XD3_altera_reset_synchronizer_int_chain_out,  ,  , VCC);


--XD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y3_N38
--register power-up is low

XD1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), !Y1L14,  ,  , XD1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--QC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X10_Y8_N45
QC1L385 = ( QC1L122 & ( QC1L130 & ( !QC1L236 $ (!QC1L234) ) ) ) # ( !QC1L122 & ( QC1L130 ) ) # ( QC1L122 & ( !QC1L130 & ( !QC1L236 $ (!QC1L234) ) ) ) # ( !QC1L122 & ( !QC1L130 & ( (QC1L234) # (QC1L236) ) ) );


--TC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X10_Y6_N0
TC1L80 = ( TC1_address[0] & ( (YC1_oci_ienable[31] & YC1L2) ) ) # ( !TC1_address[0] & ( (YC1L2 & BD1_monitor_ready) ) );


--BD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X8_Y3_N46
--register power-up is low

BD1_monitor_go = DFFEAS(BD1L8, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X10_Y6_N3
TC1L81 = ( TC1_address[0] & ( (YC1_oci_ienable[31] & YC1L2) ) ) # ( !TC1_address[0] & ( (YC1L2 & BD1_monitor_go) ) );


--TC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X10_Y6_N42
TC1L82 = ( YC1_oci_ienable[31] & ( (YC1L2 & ((TC1_address[0]) # (YC1_oci_single_step_mode))) ) ) # ( !YC1_oci_ienable[31] & ( (YC1_oci_single_step_mode & (!TC1_address[0] & YC1L2)) ) );


--QC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X16_Y8_N28
--register power-up is low

QC1_d_writedata[27] = DFFEAS(QC1L567, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27 at MLABCELL_X6_Y5_N39
TB2L53 = ( TB2_saved_grant[0] & ( QC1_d_writedata[27] ) );


--QC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X13_Y5_N46
--register power-up is low

QC1_d_writedata[28] = DFFEAS(QC1L568, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28 at MLABCELL_X6_Y5_N54
TB2L54 = ( QC1_d_writedata[28] & ( TB2_saved_grant[0] ) );


--QC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X13_Y5_N17
--register power-up is low

QC1_d_writedata[29] = DFFEAS(QC1L569, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29 at LABCELL_X13_Y5_N9
TB2L55 = ( TB2_saved_grant[0] & ( QC1_d_writedata[29] ) );


--QC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X16_Y8_N49
--register power-up is low

QC1_d_writedata[30] = DFFEAS(QC1L570, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30 at LABCELL_X13_Y8_N57
TB2L56 = (QC1_d_writedata[30] & TB2_saved_grant[0]);


--QC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X16_Y8_N4
--register power-up is low

QC1_d_writedata[31] = DFFEAS(QC1L571, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31 at LABCELL_X12_Y5_N0
TB2L57 = ( QC1_d_writedata[31] & ( TB2_saved_grant[0] ) );


--MD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X2_Y4_N27
MD1L5 = (!N1_irf_reg[2][1] & !N1_irf_reg[2][0]);


--MD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y6_N54
MD1L67 = ( BD1_monitor_error & ( (!KD1L3 & (MD1L5)) # (KD1L3 & ((MD1_sr[35]))) ) ) # ( !BD1_monitor_error & ( (KD1L3 & MD1_sr[35]) ) );


--MD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~19 at LABCELL_X2_Y4_N6
MD1L31 = ( Q1_state[3] & ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & ((!N1_irf_reg[2][1]) # ((!N1_irf_reg[2][0]) # (Q1_state[4])))) ) ) ) # ( !Q1_state[3] & ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & Q1_state[4]) ) ) );


--MD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at MLABCELL_X3_Y5_N51
MD1L68 = ( JD1_MonDReg[16] & ( ZC1_break_readreg[16] & ( (!KD1L3) # (MD1_sr[18]) ) ) ) # ( !JD1_MonDReg[16] & ( ZC1_break_readreg[16] & ( (!KD1L3 & ((N1_irf_reg[2][1]))) # (KD1L3 & (MD1_sr[18])) ) ) ) # ( JD1_MonDReg[16] & ( !ZC1_break_readreg[16] & ( (!KD1L3 & ((!N1_irf_reg[2][1]))) # (KD1L3 & (MD1_sr[18])) ) ) ) # ( !JD1_MonDReg[16] & ( !ZC1_break_readreg[16] & ( (KD1L3 & MD1_sr[18]) ) ) );


--MD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~21 at LABCELL_X1_Y3_N30
MD1L32 = ( H1_splitter_nodes_receive_1[3] & ( N1_irf_reg[2][0] & ( (!N1_irf_reg[2][1] & ((!Q1_state[4]) # (N1_virtual_ir_scan_reg))) ) ) ) # ( !H1_splitter_nodes_receive_1[3] & ( N1_irf_reg[2][0] & ( !N1_irf_reg[2][1] ) ) );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X13_Y4_N58
--register power-up is low

T1_ac = DFFEAS(T1L63, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at MLABCELL_X21_Y7_N3
QC1L468 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[18]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[20]));


--EC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X12_Y6_N3
EC1L25 = ( WD1_q_a[24] & ( RB2L1 & ( (WB3_av_readdata_pre[24]) # (RB3L1) ) ) ) # ( !WD1_q_a[24] & ( RB2L1 & ( WB3_av_readdata_pre[24] ) ) ) # ( WD1_q_a[24] & ( !RB2L1 & ( RB3L1 ) ) );


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X9_Y4_N28
--register power-up is low

T1_rvalid = DFFEAS(T1L89, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0 at LABCELL_X12_Y6_N45
QC1L996 = ( RB3L1 & ( QC1_av_ld_aligning_data & ( (!QC1L695 & (QC1L880)) # (QC1L695 & ((!QC1L997))) ) ) ) # ( !RB3L1 & ( QC1_av_ld_aligning_data & ( (!QC1L695 & (QC1L880)) # (QC1L695 & ((!QC1L997))) ) ) ) # ( RB3L1 & ( !QC1_av_ld_aligning_data & ( (!QC1L997) # (WD1_q_a[23]) ) ) ) # ( !RB3L1 & ( !QC1_av_ld_aligning_data & ( !QC1L997 ) ) );


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X7_Y4_N28
--register power-up is low

T1_woverflow = DFFEAS(T1L94, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X3_Y1_N4
--register power-up is low

BB1_wdata[1] = AMPP_FUNCTION(A1L105, BB1L94, !N1_clr_reg, BB1L93);


--Z1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1] at LABCELL_X12_Y4_N36
Z1_read_mux_out[1] = (!QC1_W_alu_result[2] & (!QC1_W_alu_result[3] & A1L240));


--BB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X3_Y1_N31
--register power-up is low

BB1_wdata[2] = AMPP_FUNCTION(A1L105, BB1L96, !N1_clr_reg, BB1L93);


--Z1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2] at LABCELL_X12_Y4_N3
Z1_read_mux_out[2] = ( A1L242 & ( (!QC1_W_alu_result[2] & !QC1_W_alu_result[3]) ) );


--BB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X3_Y1_N34
--register power-up is low

BB1_wdata[3] = AMPP_FUNCTION(A1L105, BB1L98, !N1_clr_reg, BB1L93);


--Z1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3] at LABCELL_X11_Y4_N54
Z1_read_mux_out[3] = ( A1L244 & ( (!QC1_W_alu_result[2] & !QC1_W_alu_result[3]) ) );


--BB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X3_Y1_N49
--register power-up is low

BB1_wdata[4] = AMPP_FUNCTION(A1L105, BB1L100, !N1_clr_reg, BB1L93);


--Z1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4] at LABCELL_X11_Y4_N57
Z1_read_mux_out[4] = ( A1L246 & ( (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]) ) );


--BB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X3_Y1_N46
--register power-up is low

BB1_wdata[5] = AMPP_FUNCTION(A1L105, BB1L102, !N1_clr_reg, BB1L93);


--Z1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5] at LABCELL_X12_Y4_N42
Z1_read_mux_out[5] = (!QC1_W_alu_result[2] & (!QC1_W_alu_result[3] & A1L248));


--BB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X3_Y1_N43
--register power-up is low

BB1_wdata[6] = AMPP_FUNCTION(A1L105, BB1L104, !N1_clr_reg, BB1L93);


--Z1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6] at LABCELL_X11_Y4_N48
Z1_read_mux_out[6] = ( !QC1_W_alu_result[3] & ( (!QC1_W_alu_result[2] & A1L250) ) );


--BB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X3_Y1_N1
--register power-up is low

BB1_wdata[7] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, BB1L93);


--Z1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7] at LABCELL_X11_Y4_N6
Z1_read_mux_out[7] = ( !QC1_W_alu_result[2] & ( (!QC1_W_alu_result[3] & A1L252) ) );


--T1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X7_Y4_N24
T1L77 = ( U1L1 & ( (!QC1_W_alu_result[2] & (T1L69 & !KB1L5Q)) ) );


--KB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X7_Y4_N0
KB1L7 = ( !NB1_counter_reg_bit[1] & ( (!NB1_counter_reg_bit[4] & (!NB1_counter_reg_bit[2] & !NB1_counter_reg_bit[5])) ) );


--KB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X7_Y4_N57
KB1L8 = ( NB1L27Q & ( (!NB1_counter_reg_bit[3] & (T1L86 & KB1L7)) ) );


--KB1L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X7_Y4_N3
KB1L9 = ( T1_fifo_wr ) # ( !T1_fifo_wr & ( ((!KB1L8 & KB1_b_non_empty)) # (KB1L5Q) ) );


--KB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X9_Y4_N21
KB2L1 = ( !T1_wr_rfifo & ( (!NB2_counter_reg_bit[3] & (!NB2_counter_reg_bit[4] & !NB2_counter_reg_bit[5])) ) );


--KB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X9_Y4_N51
KB2L2 = ( !NB2_counter_reg_bit[1] & ( (!NB2_counter_reg_bit[2] & (NB2_counter_reg_bit[0] & KB2L1)) ) );


--KB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X9_Y4_N12
KB2L9 = ( KB2_b_non_empty & ( KB2L2 & ( ((!T1L73) # (!T1L69)) # (KB2_b_full) ) ) ) # ( !KB2_b_non_empty & ( KB2L2 & ( (BB1L57Q) # (KB2_b_full) ) ) ) # ( KB2_b_non_empty & ( !KB2L2 ) ) # ( !KB2_b_non_empty & ( !KB2L2 & ( (BB1L57Q) # (KB2_b_full) ) ) );


--KB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X9_Y4_N54
KB2L3 = ( ZB1L5 & ( !T1_wr_rfifo $ (((!T1L68) # ((!KB2_b_non_empty) # (!T1L73)))) ) ) # ( !ZB1L5 & ( T1_wr_rfifo ) );


--BB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X4_Y1_N29
--register power-up is low

BB1_write1 = AMPP_FUNCTION(A1L123, BB1_write, !Y1_r_sync_rst, GND);


--BB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X4_Y1_N49
--register power-up is low

BB1_write2 = AMPP_FUNCTION(A1L123, BB1_write1, !Y1_r_sync_rst, GND);


--BB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X4_Y1_N48
BB1L2 = AMPP_FUNCTION(!BB1_write1, !BB1_write2);


--BB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X3_Y1_N16
--register power-up is low

BB1_write_valid = AMPP_FUNCTION(A1L105, BB1L113, !N1_clr_reg, BB1L111);


--BB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X4_Y1_N18
BB1L56 = AMPP_FUNCTION(!BB1_write_stalled, !BB1_rst2, !T1_t_dav, !BB1_write_valid, !BB1L57Q, !BB1L2);


--BB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X3_Y3_N41
--register power-up is low

BB1_td_shift[5] = AMPP_FUNCTION(A1L105, BB1L83, !N1_clr_reg, BB1L64);


--BB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y3_N9
BB1L82 = AMPP_FUNCTION(!BB1_td_shift[5], !Q1_state[4], !BB1L78, !BB1_rdata[2], !BB1_count[9]);


--MD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y5_N21
MD1L69 = ( ZC1_break_readreg[24] & ( KD1L3 & ( MD1_sr[26] ) ) ) # ( !ZC1_break_readreg[24] & ( KD1L3 & ( MD1_sr[26] ) ) ) # ( ZC1_break_readreg[24] & ( !KD1L3 & ( (N1_irf_reg[2][1]) # (JD1_MonDReg[24]) ) ) ) # ( !ZC1_break_readreg[24] & ( !KD1L3 & ( (JD1_MonDReg[24] & !N1_irf_reg[2][1]) ) ) );


--JD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y5_N52
--register power-up is low

JD1_MonDReg[4] = DFFEAS(JD1L118, GLOBAL(A1L123),  ,  , JD1L50,  ,  ,  ,  );


--MD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X1_Y5_N48
MD1L70 = ( MD1_sr[6] & ( ((!N1_irf_reg[2][1] & ((JD1_MonDReg[4]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[4]))) # (KD1L3) ) ) # ( !MD1_sr[6] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & ((JD1_MonDReg[4]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[4])))) ) );


--LD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N44
--register power-up is low

LD1_jdo[6] = DFFEAS(LD1L16, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X10_Y4_N34
--register power-up is low

TC1_writedata[2] = DFFEAS(TB1L26, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X7_Y5_N39
JD1L159 = ( JD1L54Q & ( (TC1_writedata[2]) # (JD1_jtag_ram_access) ) ) # ( !JD1L54Q & ( (!JD1_jtag_ram_access & TC1_writedata[2]) ) );


--TB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2 at MLABCELL_X8_Y6_N9
TB1L24 = (TB1_saved_grant[0] & QC1_d_writedata[1]);


--PD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X3_Y4_N49
--register power-up is low

PD4_din_s1 = DFFEAS(KD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X3_Y4_N58
--register power-up is low

PD5_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , KD1_virtual_state_uir,  ,  , VCC);


--XD4_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X11_Y3_N47
--register power-up is low

XD4_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XD4_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--MD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y4_N17
--register power-up is low

MD1_sr[31] = DFFEAS(MD1L49, A1L105,  ,  ,  ,  ,  ,  ,  );


--MD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y6_N59
--register power-up is low

MD1_sr[33] = DFFEAS(MD1L84, A1L105,  ,  , MD1L31,  ,  ,  ,  );


--MD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y5_N15
MD1L71 = ( ZC1_break_readreg[26] & ( (!KD1L3 & (((JD1_MonDReg[26])) # (N1_irf_reg[2][1]))) # (KD1L3 & (((MD1_sr[28])))) ) ) # ( !ZC1_break_readreg[26] & ( (!KD1L3 & (!N1_irf_reg[2][1] & (JD1_MonDReg[26]))) # (KD1L3 & (((MD1_sr[28])))) ) );


--MD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at MLABCELL_X3_Y5_N12
MD1L72 = ( MD1_sr[27] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[25])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[25])))) # (KD1L3) ) ) # ( !MD1_sr[27] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[25])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[25]))))) ) );


--MD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y5_N54
MD1L73 = ( JD1_MonDReg[27] & ( (!KD1L3 & ((!N1_irf_reg[2][1]) # ((ZC1_break_readreg[27])))) # (KD1L3 & (((MD1_sr[29])))) ) ) # ( !JD1_MonDReg[27] & ( (!KD1L3 & (N1_irf_reg[2][1] & (ZC1_break_readreg[27]))) # (KD1L3 & (((MD1_sr[29])))) ) );


--XD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N59
--register power-up is low

XD2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XD2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--BD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X8_Y6_N6
BD1L6 = ( YC1L14 & ( (!LD1_jdo[25] & (((BD1_monitor_error) # (TC1_writedata[1])))) # (LD1_jdo[25] & (!LD1_take_action_ocimem_a & ((BD1_monitor_error) # (TC1_writedata[1])))) ) ) # ( !YC1L14 & ( (BD1_monitor_error & ((!LD1_jdo[25]) # (!LD1_take_action_ocimem_a))) ) );


--QC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X18_Y6_N30
QC1L351 = ( QC1L597 & ( (!QC1L580 & (!QC1L581 & !QC1L579)) ) ) # ( !QC1L597 & ( (!QC1L580 & (!QC1L581 & ((!QC1L595) # (!QC1L579)))) ) );


--QC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X18_Y6_N0
QC1L352 = ( QC1L585 & ( QC1_R_valid ) ) # ( !QC1L585 & ( (QC1_R_valid & ((!QC1L351) # (QC1L591))) ) );


--QC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18 at LABCELL_X18_Y8_N24
QC1L328 = ( QC1_R_ctrl_shift_rot & ( QC1L370 & ( QC1_E_shift_rot_result[17] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( QC1L370 & ( (QC1_R_ctrl_logic) # (QC1L150) ) ) ) # ( QC1_R_ctrl_shift_rot & ( !QC1L370 & ( QC1_E_shift_rot_result[17] ) ) ) # ( !QC1_R_ctrl_shift_rot & ( !QC1L370 & ( (QC1L150 & !QC1_R_ctrl_logic) ) ) );


--QC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~19 at LABCELL_X22_Y7_N0
QC1L333 = ( QC1L375 & ( (!QC1_R_ctrl_shift_rot & (((QC1L154)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[22])))) ) ) # ( !QC1L375 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & ((QC1L154)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[22])))) ) );


--QC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~20 at LABCELL_X22_Y7_N45
QC1L332 = ( QC1L158 & ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & (QC1L374)) # (QC1_R_ctrl_shift_rot & ((QC1L431Q))) ) ) ) # ( !QC1L158 & ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & (QC1L374)) # (QC1_R_ctrl_shift_rot & ((QC1L431Q))) ) ) ) # ( QC1L158 & ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot) # (QC1L431Q) ) ) ) # ( !QC1L158 & ( !QC1_R_ctrl_logic & ( (QC1_R_ctrl_shift_rot & QC1L431Q) ) ) );


--QC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21 at LABCELL_X22_Y7_N3
QC1L331 = ( QC1L162 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L373)))) # (QC1_R_ctrl_shift_rot & (((QC1L429Q)))) ) ) # ( !QC1L162 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L373)))) # (QC1_R_ctrl_shift_rot & (((QC1L429Q)))) ) );


--QC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~22 at LABCELL_X22_Y7_N39
QC1L330 = ( QC1L372 & ( (!QC1_R_ctrl_shift_rot & (((QC1L166)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[19])))) ) ) # ( !QC1L372 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & ((QC1L166)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[19])))) ) );


--QC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~23 at LABCELL_X22_Y7_N54
QC1L329 = ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & (QC1L371)) # (QC1_R_ctrl_shift_rot & ((QC1L426Q))) ) ) # ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L170))) # (QC1_R_ctrl_shift_rot & (QC1L426Q)) ) );


--QC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24 at LABCELL_X22_Y7_N36
QC1L334 = ( QC1L174 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L376)))) # (QC1_R_ctrl_shift_rot & (((QC1L435Q)))) ) ) # ( !QC1L174 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L376)))) # (QC1_R_ctrl_shift_rot & (((QC1L435Q)))) ) );


--EC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X12_Y6_N54
EC1L26 = ( RB2L1 & ( ((WD1_q_a[25] & RB3L1)) # (WB3_av_readdata_pre[25]) ) ) # ( !RB2L1 & ( (WD1_q_a[25] & RB3L1) ) );


--QC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~26 at MLABCELL_X25_Y7_N48
QC1L378 = ( QC1_E_src2[25] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[25]))) ) ) # ( !QC1_E_src2[25] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[25])) # (QC1_R_logic_op[1] & ((QC1_E_src1[25]))) ) );


--QC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25 at LABCELL_X27_Y7_N57
QC1L336 = ( QC1L378 & ( (!QC1_R_ctrl_shift_rot & (((QC1L178)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1L439Q)))) ) ) # ( !QC1L378 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & ((QC1L178)))) # (QC1_R_ctrl_shift_rot & (((QC1L439Q)))) ) );


--QC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~27 at MLABCELL_X25_Y7_N51
QC1L377 = ( QC1_E_src2[24] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[24]))) ) ) # ( !QC1_E_src2[24] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[24])) # (QC1_R_logic_op[1] & ((QC1_E_src1[24]))) ) );


--QC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~26 at LABCELL_X27_Y7_N24
QC1L335 = ( QC1L182 & ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & (QC1L377)) # (QC1_R_ctrl_shift_rot & ((QC1L437Q))) ) ) ) # ( !QC1L182 & ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & (QC1L377)) # (QC1_R_ctrl_shift_rot & ((QC1L437Q))) ) ) ) # ( QC1L182 & ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot) # (QC1L437Q) ) ) ) # ( !QC1L182 & ( !QC1_R_ctrl_logic & ( (QC1_R_ctrl_shift_rot & QC1L437Q) ) ) );


--EC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X12_Y6_N27
EC1L27 = ( WD1_q_a[27] & ( ((RB2L1 & WB3_av_readdata_pre[27])) # (RB3L1) ) ) # ( !WD1_q_a[27] & ( (RB2L1 & WB3_av_readdata_pre[27]) ) );


--QC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28 at MLABCELL_X25_Y7_N36
QC1L380 = ( QC1_E_src1[27] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[27]))) ) ) # ( !QC1_E_src1[27] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[27])) # (QC1_R_logic_op[1] & ((QC1_E_src2[27]))) ) );


--QC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27 at LABCELL_X22_Y7_N27
QC1L338 = ( QC1_R_ctrl_shift_rot & ( QC1L186 & ( QC1L442Q ) ) ) # ( !QC1_R_ctrl_shift_rot & ( QC1L186 & ( (!QC1_R_ctrl_logic) # (QC1L380) ) ) ) # ( QC1_R_ctrl_shift_rot & ( !QC1L186 & ( QC1L442Q ) ) ) # ( !QC1_R_ctrl_shift_rot & ( !QC1L186 & ( (QC1_R_ctrl_logic & QC1L380) ) ) );


--EC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at MLABCELL_X15_Y6_N0
EC1L28 = ( WB3_av_readdata_pre[26] & ( (((WD1_q_a[26] & RB3L1)) # (RB2L1)) # (EC1L23) ) ) # ( !WB3_av_readdata_pre[26] & ( ((WD1_q_a[26] & RB3L1)) # (EC1L23) ) );


--QC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~29 at MLABCELL_X25_Y7_N39
QC1L379 = (!QC1_E_src2[26] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[26])) # (QC1_R_logic_op[1] & ((QC1_E_src1[26]))))) # (QC1_E_src2[26] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[26])))));


--QC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28 at LABCELL_X27_Y7_N54
QC1L337 = ( QC1L379 & ( (!QC1_R_ctrl_shift_rot & (((QC1L190)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[26])))) ) ) # ( !QC1L379 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & ((QC1L190)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[26])))) ) );


--EC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at MLABCELL_X15_Y6_N54
EC1L29 = ( WB3_av_readdata_pre[29] & ( (((RB3L1 & WD1_q_a[29])) # (EC1L23)) # (RB2L1) ) ) # ( !WB3_av_readdata_pre[29] & ( ((RB3L1 & WD1_q_a[29])) # (EC1L23) ) );


--QC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30 at MLABCELL_X25_Y7_N21
QC1L382 = ( QC1_E_src2[29] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[29]))) ) ) # ( !QC1_E_src2[29] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[29])) # (QC1_R_logic_op[1] & ((QC1_E_src1[29]))) ) );


--QC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at LABCELL_X27_Y7_N45
QC1L340 = ( QC1L146 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L382)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[29])))) ) ) # ( !QC1L146 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L382)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[29])))) ) );


--EC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X11_Y8_N36
EC1L30 = ( WB3_av_readdata_pre[28] & ( WD1_q_a[28] & ( (RB3L1) # (RB2L1) ) ) ) # ( !WB3_av_readdata_pre[28] & ( WD1_q_a[28] & ( RB3L1 ) ) ) # ( WB3_av_readdata_pre[28] & ( !WD1_q_a[28] & ( RB2L1 ) ) );


--QC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31 at MLABCELL_X25_Y7_N18
QC1L381 = ( QC1_E_src2[28] & ( !QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[28]))) ) ) # ( !QC1_E_src2[28] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[28])) # (QC1_R_logic_op[1] & ((QC1_E_src1[28]))) ) );


--QC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30 at LABCELL_X27_Y7_N42
QC1L339 = ( QC1L381 & ( (!QC1_R_ctrl_shift_rot & (((QC1L194)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1L444Q)))) ) ) # ( !QC1L381 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & (QC1L194))) # (QC1_R_ctrl_shift_rot & (((QC1L444Q)))) ) );


--EC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X12_Y6_N24
EC1L31 = ( WB3_av_readdata_pre[31] & ( ((RB3L1 & WD1_q_a[31])) # (RB2L1) ) ) # ( !WB3_av_readdata_pre[31] & ( (RB3L1 & WD1_q_a[31]) ) );


--QC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31 at LABCELL_X19_Y9_N9
QC1L342 = ( QC1L384 & ( QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot) # (QC1L448Q) ) ) ) # ( !QC1L384 & ( QC1_R_ctrl_logic & ( (QC1_R_ctrl_shift_rot & QC1L448Q) ) ) ) # ( QC1L384 & ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L134))) # (QC1_R_ctrl_shift_rot & (QC1L448Q)) ) ) ) # ( !QC1L384 & ( !QC1_R_ctrl_logic & ( (!QC1_R_ctrl_shift_rot & ((QC1L134))) # (QC1_R_ctrl_shift_rot & (QC1L448Q)) ) ) );


--EC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at MLABCELL_X15_Y6_N36
EC1L32 = ( WB3_av_readdata_pre[30] & ( (((RB3L1 & WD1_q_a[30])) # (EC1L23)) # (RB2L1) ) ) # ( !WB3_av_readdata_pre[30] & ( ((RB3L1 & WD1_q_a[30])) # (EC1L23) ) );


--QC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32 at LABCELL_X29_Y7_N36
QC1L341 = ( QC1L383 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[30] ) ) ) # ( !QC1L383 & ( QC1_R_ctrl_shift_rot & ( QC1_E_shift_rot_result[30] ) ) ) # ( QC1L383 & ( !QC1_R_ctrl_shift_rot & ( (QC1_R_ctrl_logic) # (QC1L142) ) ) ) # ( !QC1L383 & ( !QC1_R_ctrl_shift_rot & ( (QC1L142 & !QC1_R_ctrl_logic) ) ) );


--KB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X7_Y4_N54
KB1L3 = ( NB1L34Q & ( (T1_fifo_wr & (NB1_counter_reg_bit[3] & (KB1_b_non_empty & NB1_counter_reg_bit[4]))) ) );


--KB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X7_Y4_N48
KB1L4 = ( KB1_b_full & ( NB1_counter_reg_bit[1] & ( !T1L86 ) ) ) # ( !KB1_b_full & ( NB1_counter_reg_bit[1] & ( (KB1L3 & (!T1L86 & (NB1_counter_reg_bit[2] & NB1_counter_reg_bit[0]))) ) ) ) # ( KB1_b_full & ( !NB1_counter_reg_bit[1] & ( !T1L86 ) ) );


--KB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X7_Y4_N18
KB1L1 = ( BB1_r_ena1 & ( !T1_fifo_wr $ (((!KB1_b_non_empty) # ((T1_r_val) # (BB1_rvalid0)))) ) ) # ( !BB1_r_ena1 & ( !T1_fifo_wr $ (((!KB1_b_non_empty) # (BB1_rvalid0))) ) );


--BB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X4_Y1_N56
--register power-up is low

BB1_jupdate1 = AMPP_FUNCTION(A1L123, BB1_jupdate, !Y1_r_sync_rst, GND);


--BB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X4_Y1_N58
--register power-up is low

BB1_jupdate2 = AMPP_FUNCTION(A1L123, BB1_jupdate1, !Y1_r_sync_rst, GND);


--BB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X4_Y1_N57
BB1L3 = AMPP_FUNCTION(!BB1_jupdate1, !BB1_jupdate2);


--BB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X4_Y1_N24
BB1L58 = AMPP_FUNCTION(!BB1_write_stalled, !BB1_write_valid, !T1_t_dav, !BB1L3, !BB1_rst2, !BB1L2);


--QC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at MLABCELL_X21_Y7_N18
QC1L479 = ( QC1_E_shift_rot_result[31] & ( (QC1_E_shift_rot_result[29]) # (QC1_R_ctrl_shift_rot_right) ) ) # ( !QC1_E_shift_rot_result[31] & ( (!QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[29]) ) );


--TC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X6_Y5_N50
--register power-up is low

TC1_writedata[22] = DFFEAS(TB1L27, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at MLABCELL_X6_Y5_N51
JD1L179 = ( JD1_jtag_ram_access & ( JD1_MonDReg[22] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[22] ) );


--TC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X8_Y8_N46
--register power-up is low

TC1_byteenable[2] = DFFEAS(TB1_src_data[34], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X1_Y4_N33
JD1L154 = ( TC1_byteenable[2] ) # ( !TC1_byteenable[2] & ( JD1_jtag_ram_access ) );


--MD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at MLABCELL_X3_Y5_N27
MD1L74 = ( JD1_MonDReg[20] & ( (!KD1L3 & ((!N1_irf_reg[2][1]) # ((ZC1_break_readreg[20])))) # (KD1L3 & (((MD1_sr[22])))) ) ) # ( !JD1_MonDReg[20] & ( (!KD1L3 & (N1_irf_reg[2][1] & ((ZC1_break_readreg[20])))) # (KD1L3 & (((MD1_sr[22])))) ) );


--MD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at MLABCELL_X3_Y5_N24
MD1L75 = ( ZC1_break_readreg[19] & ( (!KD1L3 & (((JD1_MonDReg[19])) # (N1_irf_reg[2][1]))) # (KD1L3 & (((MD1_sr[21])))) ) ) # ( !ZC1_break_readreg[19] & ( (!KD1L3 & (!N1_irf_reg[2][1] & (JD1_MonDReg[19]))) # (KD1L3 & (((MD1_sr[21])))) ) );


--TB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3 at MLABCELL_X8_Y6_N48
TB1L25 = (QC1_d_writedata[3] & TB1_saved_grant[0]);


--TC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X6_Y5_N19
--register power-up is low

TC1_writedata[23] = DFFEAS(TB1L28, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at MLABCELL_X6_Y5_N21
JD1L180 = ( JD1_MonDReg[23] & ( (TC1_writedata[23]) # (JD1_jtag_ram_access) ) ) # ( !JD1_MonDReg[23] & ( (!JD1_jtag_ram_access & TC1_writedata[23]) ) );


--TC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X16_Y8_N37
--register power-up is low

TC1_writedata[24] = DFFEAS(TB1L29, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X1_Y4_N48
JD1L181 = ( JD1_jtag_ram_access & ( JD1_MonDReg[24] ) ) # ( !JD1_jtag_ram_access & ( JD1_MonDReg[24] & ( TC1_writedata[24] ) ) ) # ( !JD1_jtag_ram_access & ( !JD1_MonDReg[24] & ( TC1_writedata[24] ) ) );


--TC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X8_Y8_N25
--register power-up is low

TC1_byteenable[3] = DFFEAS(TB1_src_data[35], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at MLABCELL_X3_Y7_N0
JD1L155 = ( TC1_byteenable[3] ) # ( !TC1_byteenable[3] & ( JD1_jtag_ram_access ) );


--TC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X6_Y5_N13
--register power-up is low

TC1_writedata[25] = DFFEAS(TB1L30, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X4_Y5_N42
JD1L182 = ( TC1_writedata[25] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[25]) ) ) # ( !TC1_writedata[25] & ( (JD1_jtag_ram_access & JD1_MonDReg[25]) ) );


--TC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X13_Y5_N19
--register power-up is low

TC1_writedata[26] = DFFEAS(TB1L31, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X2_Y4_N48
JD1L183 = (!JD1_jtag_ram_access & (TC1_writedata[26])) # (JD1_jtag_ram_access & ((JD1L105Q)));


--XD3_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X11_Y3_N23
--register power-up is low

XD3_altera_reset_synchronizer_int_chain_out = DFFEAS(XD3L7, GLOBAL(A1L123), !BD1_resetrequest,  ,  ,  ,  ,  ,  );


--XD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N28
--register power-up is low

XD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(XD1L3, GLOBAL(A1L123), !Y1L14,  ,  ,  ,  ,  ,  );


--BD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X8_Y3_N8
--register power-up is low

BD1_resetrequest = DFFEAS(BD1L15, GLOBAL(A1L123),  ,  , LD1_take_action_ocimem_a,  ,  ,  ,  );


--Y1L14 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X8_Y3_N39
Y1L14 = (!key0_d3) # (BD1_resetrequest);


--TC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X13_Y5_N1
--register power-up is low

TC1_writedata[11] = DFFEAS(TB1L32, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at MLABCELL_X6_Y5_N27
JD1L168 = ( TC1_writedata[11] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[11]) ) ) # ( !TC1_writedata[11] & ( (JD1_jtag_ram_access & JD1_MonDReg[11]) ) );


--TC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X13_Y8_N32
--register power-up is low

TC1_byteenable[1] = DFFEAS(TB1_src_data[33], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X12_Y8_N57
JD1L153 = ( TC1_byteenable[1] ) # ( !TC1_byteenable[1] & ( JD1_jtag_ram_access ) );


--JD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X2_Y5_N7
--register power-up is low

JD1_MonDReg[12] = DFFEAS(JD1L119, GLOBAL(A1L123),  ,  , JD1L50,  ,  ,  ,  );


--TC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X13_Y5_N55
--register power-up is low

TC1_writedata[12] = DFFEAS(TB1L33, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at LABCELL_X13_Y5_N33
JD1L169 = ( JD1_jtag_ram_access & ( JD1_MonDReg[12] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[12] ) );


--TC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X13_Y5_N50
--register power-up is low

TC1_writedata[13] = DFFEAS(TB1L34, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at LABCELL_X13_Y5_N39
JD1L170 = ( TC1_writedata[13] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[13]) ) ) # ( !TC1_writedata[13] & ( (JD1_jtag_ram_access & JD1_MonDReg[13]) ) );


--TC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X6_Y5_N7
--register power-up is low

TC1_writedata[14] = DFFEAS(TB1L35, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at LABCELL_X4_Y4_N12
JD1L171 = ( JD1_MonDReg[14] & ( JD1_jtag_ram_access ) ) # ( JD1_MonDReg[14] & ( !JD1_jtag_ram_access & ( TC1_writedata[14] ) ) ) # ( !JD1_MonDReg[14] & ( !JD1_jtag_ram_access & ( TC1_writedata[14] ) ) );


--JD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X3_Y6_N13
--register power-up is low

JD1_MonDReg[15] = DFFEAS(JD1L80, GLOBAL(A1L123),  ,  , JD1L79,  ,  ,  ,  );


--TC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X16_Y8_N19
--register power-up is low

TC1_writedata[15] = DFFEAS(TB1L36, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at LABCELL_X1_Y6_N30
JD1L172 = ( JD1_jtag_ram_access & ( JD1_MonDReg[15] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[15] ) );


--TC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X25_Y5_N19
--register power-up is low

TC1_writedata[16] = DFFEAS(TB1L37, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at MLABCELL_X6_Y3_N42
JD1L173 = ( JD1_MonDReg[16] & ( (JD1_jtag_ram_access) # (TC1_writedata[16]) ) ) # ( !JD1_MonDReg[16] & ( (TC1_writedata[16] & !JD1_jtag_ram_access) ) );


--LD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X4_Y5_N38
--register power-up is low

LD1_jdo[23] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[23],  ,  , VCC);


--BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at MLABCELL_X8_Y3_N45
BD1L8 = ( BD1_monitor_go & ( Q1_state[1] & ( (LD1_jdo[23] & LD1_take_action_ocimem_a) ) ) ) # ( !BD1_monitor_go & ( Q1_state[1] & ( (LD1_jdo[23] & LD1_take_action_ocimem_a) ) ) ) # ( BD1_monitor_go & ( !Q1_state[1] ) ) # ( !BD1_monitor_go & ( !Q1_state[1] & ( (LD1_jdo[23] & LD1_take_action_ocimem_a) ) ) );


--JD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at MLABCELL_X6_Y3_N36
JD1L160 = ( JD1_MonDReg[3] & ( TC1_writedata[3] ) ) # ( !JD1_MonDReg[3] & ( TC1_writedata[3] & ( !JD1_jtag_ram_access ) ) ) # ( JD1_MonDReg[3] & ( !TC1_writedata[3] & ( JD1_jtag_ram_access ) ) );


--TC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X10_Y4_N26
--register power-up is low

TC1_writedata[4] = DFFEAS(TB1L38, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at LABCELL_X4_Y5_N51
JD1L161 = ( TC1_writedata[4] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[4]) ) ) # ( !TC1_writedata[4] & ( (JD1_jtag_ram_access & JD1_MonDReg[4]) ) );


--JD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X3_Y6_N19
--register power-up is low

JD1_MonDReg[5] = DFFEAS(JD1L128, GLOBAL(A1L123),  ,  , JD1L50,  ,  ,  ,  );


--TC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X10_Y5_N16
--register power-up is low

TC1_writedata[5] = DFFEAS(TB1L39, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at MLABCELL_X6_Y3_N21
JD1L162 = ( TC1_writedata[5] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[5]) ) ) # ( !TC1_writedata[5] & ( (JD1_jtag_ram_access & JD1_MonDReg[5]) ) );


--TC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X10_Y4_N31
--register power-up is low

TC1_writedata[7] = DFFEAS(TB1L40, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~17 at MLABCELL_X6_Y4_N3
JD1L164 = ( TC1_writedata[7] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[7]) ) ) # ( !TC1_writedata[7] & ( (JD1_jtag_ram_access & JD1_MonDReg[7]) ) );


--QC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X16_Y8_N27
QC1L567 = ( QC1L236 & ( (!QC1L234 & ((WC2_q_b[3]))) # (QC1L234 & (WC2_q_b[11])) ) ) # ( !QC1L236 & ( (!QC1L234 & ((WC2_q_b[3]))) # (QC1L234 & (WC2_q_b[27])) ) );


--QC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X13_Y5_N45
QC1L568 = ( WC2_q_b[12] & ( QC1L234 & ( (QC1L236) # (WC2_q_b[28]) ) ) ) # ( !WC2_q_b[12] & ( QC1L234 & ( (WC2_q_b[28] & !QC1L236) ) ) ) # ( WC2_q_b[12] & ( !QC1L234 & ( WC2_q_b[4] ) ) ) # ( !WC2_q_b[12] & ( !QC1L234 & ( WC2_q_b[4] ) ) );


--QC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X13_Y5_N15
QC1L569 = ( WC2_q_b[29] & ( WC2_q_b[5] & ( ((!QC1L236) # (!QC1L234)) # (WC2_q_b[13]) ) ) ) # ( !WC2_q_b[29] & ( WC2_q_b[5] & ( (!QC1L234) # ((WC2_q_b[13] & QC1L236)) ) ) ) # ( WC2_q_b[29] & ( !WC2_q_b[5] & ( (QC1L234 & ((!QC1L236) # (WC2_q_b[13]))) ) ) ) # ( !WC2_q_b[29] & ( !WC2_q_b[5] & ( (WC2_q_b[13] & (QC1L236 & QC1L234)) ) ) );


--QC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X16_Y8_N48
QC1L570 = ( WC2_q_b[14] & ( (!QC1L234 & (((WC2_q_b[6])))) # (QC1L234 & (((WC2_q_b[30])) # (QC1L236))) ) ) # ( !WC2_q_b[14] & ( (!QC1L234 & (((WC2_q_b[6])))) # (QC1L234 & (!QC1L236 & ((WC2_q_b[30])))) ) );


--QC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X16_Y8_N3
QC1L571 = ( QC1L236 & ( (!QC1L234 & ((WC2_q_b[7]))) # (QC1L234 & (WC2_q_b[15])) ) ) # ( !QC1L236 & ( (!QC1L234 & ((WC2_q_b[7]))) # (QC1L234 & (WC2_q_b[31])) ) );


--TC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X16_Y8_N13
--register power-up is low

TC1_writedata[9] = DFFEAS(TB1L41, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~18 at MLABCELL_X6_Y3_N3
JD1L166 = ( JD1_jtag_ram_access & ( JD1_MonDReg[9] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[9] ) );


--JD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X4_Y5_N31
--register power-up is low

JD1_MonDReg[8] = DFFEAS(JD1L66, GLOBAL(A1L123),  ,  , JD1L79,  ,  ,  ,  );


--TC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X16_Y8_N56
--register power-up is low

TC1_writedata[8] = DFFEAS(TB1L42, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at MLABCELL_X8_Y5_N57
JD1L165 = ( JD1_jtag_ram_access & ( JD1_MonDReg[8] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[8] ) );


--TC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X3_Y4_N41
--register power-up is low

TC1_writedata[6] = DFFEAS(TB1L43, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20 at MLABCELL_X3_Y4_N36
JD1L163 = ( TC1_writedata[6] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[6]) ) ) # ( !TC1_writedata[6] & ( (JD1_jtag_ram_access & JD1_MonDReg[6]) ) );


--MD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at MLABCELL_X3_Y5_N42
MD1L76 = ( MD1_sr[19] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[17])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[17])))) # (KD1L3) ) ) # ( !MD1_sr[19] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[17])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[17]))))) ) );


--LD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X2_Y5_N37
--register power-up is low

LD1_jdo[16] = DFFEAS(LD1L31, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X13_Y8_N17
--register power-up is low

TC1_writedata[10] = DFFEAS(TB1L44, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21 at MLABCELL_X6_Y3_N33
JD1L167 = ( TC1_writedata[10] & ( JD1_jtag_ram_access & ( JD1_MonDReg[10] ) ) ) # ( !TC1_writedata[10] & ( JD1_jtag_ram_access & ( JD1_MonDReg[10] ) ) ) # ( TC1_writedata[10] & ( !JD1_jtag_ram_access ) );


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X9_Y4_N9
T1L62 = ( !BB1L59Q & ( !BB1L57Q ) );


--T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1 at LABCELL_X13_Y4_N57
T1L63 = ( T1_ac & ( U1L1 & ( (!T1L62) # ((!QC1_d_writedata[10]) # ((!QC1_W_alu_result[2]) # (!T1L69))) ) ) ) # ( !T1_ac & ( U1L1 & ( !T1L62 ) ) ) # ( T1_ac & ( !U1L1 ) ) # ( !T1_ac & ( !U1L1 & ( !T1L62 ) ) );


--TC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X25_Y5_N59
--register power-up is low

TC1_writedata[17] = DFFEAS(TB1L45, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22 at MLABCELL_X6_Y3_N48
JD1L174 = ( TC1_writedata[17] & ( JD1_MonDReg[17] ) ) # ( !TC1_writedata[17] & ( JD1_MonDReg[17] & ( JD1_jtag_ram_access ) ) ) # ( TC1_writedata[17] & ( !JD1_MonDReg[17] & ( !JD1_jtag_ram_access ) ) );


--JD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X3_Y6_N1
--register power-up is low

JD1_MonDReg[18] = DFFEAS(JD1L124, GLOBAL(A1L123),  ,  , JD1L50,  ,  ,  ,  );


--TC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X25_Y5_N55
--register power-up is low

TC1_writedata[18] = DFFEAS(TB1L46, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23 at MLABCELL_X3_Y4_N33
JD1L175 = ( TC1_writedata[18] & ( (!JD1_jtag_ram_access) # (JD1_MonDReg[18]) ) ) # ( !TC1_writedata[18] & ( (JD1_jtag_ram_access & JD1_MonDReg[18]) ) );


--QC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at MLABCELL_X21_Y7_N0
QC1L469 = ( QC1_E_shift_rot_result[19] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[21]) ) ) # ( !QC1_E_shift_rot_result[19] & ( (QC1_R_ctrl_shift_rot_right & QC1_E_shift_rot_result[21]) ) );


--TC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X25_Y5_N10
--register power-up is low

TC1_writedata[20] = DFFEAS(TB1L47, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~24 at LABCELL_X2_Y4_N51
JD1L177 = ( TC1_writedata[20] & ( (!JD1_jtag_ram_access) # (JD1L92Q) ) ) # ( !TC1_writedata[20] & ( (JD1_jtag_ram_access & JD1L92Q) ) );


--TC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X25_Y5_N52
--register power-up is low

TC1_writedata[21] = DFFEAS(TB1L48, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25 at MLABCELL_X8_Y5_N39
JD1L178 = ( JD1_jtag_ram_access & ( JD1_MonDReg[21] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[21] ) );


--T1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X9_Y4_N27
T1L89 = ( T1L69 & ( (!T1L73 & ((T1_rvalid))) # (T1L73 & (KB2_b_non_empty)) ) ) # ( !T1L69 & ( T1_rvalid ) );


--TC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X8_Y6_N1
--register power-up is low

TC1_writedata[19] = DFFEAS(TB1L49, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26 at LABCELL_X4_Y4_N30
JD1L176 = ( JD1_MonDReg[19] & ( JD1_jtag_ram_access ) ) # ( JD1_MonDReg[19] & ( !JD1_jtag_ram_access & ( TC1_writedata[19] ) ) ) # ( !JD1_MonDReg[19] & ( !JD1_jtag_ram_access & ( TC1_writedata[19] ) ) );


--T1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X7_Y4_N27
T1L94 = ( U1L1 & ( (!QC1_W_alu_result[2] & ((!T1L69 & ((T1_woverflow))) # (T1L69 & (KB1L5Q)))) # (QC1_W_alu_result[2] & (((T1_woverflow)))) ) ) # ( !U1L1 & ( T1_woverflow ) );


--BB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X4_Y3_N3
BB1L93 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !BB1_state, !N1_irf_reg[1][0], !BB1_count[8], !H1_splitter_nodes_receive_0[3]);


--BB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X3_Y3_N35
--register power-up is low

BB1_td_shift[6] = AMPP_FUNCTION(A1L105, BB1L84, !N1_clr_reg, BB1L64);


--BB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X3_Y3_N20
--register power-up is low

BB1_td_shift[7] = AMPP_FUNCTION(A1L105, BB1L85, !N1_clr_reg, GND, BB1L64);


--BB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X3_Y1_N52
--register power-up is low

BB1_write = AMPP_FUNCTION(A1L105, BB1L114, !N1_clr_reg, GND, BB1L93);


--BB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X3_Y3_N39
BB1L83 = AMPP_FUNCTION(!BB1L78, !BB1_count[9], !Q1_state[4], !N1_irf_reg[1][0], !BB1_rdata[3], !BB1_td_shift[6]);


--LD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X2_Y5_N55
--register power-up is low

LD1_jdo[24] = DFFEAS(LD1L42, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N20
--register power-up is low

MD1_sr[7] = DFFEAS(MD1L18, A1L105,  ,  ,  ,  ,  ,  ,  );


--MD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X1_Y5_N51
MD1L77 = ( ZC1_break_readreg[5] & ( (!KD1L3 & (((JD1_MonDReg[5])) # (N1_irf_reg[2][1]))) # (KD1L3 & (((MD1_sr[7])))) ) ) # ( !ZC1_break_readreg[5] & ( (!KD1L3 & (!N1_irf_reg[2][1] & ((JD1_MonDReg[5])))) # (KD1L3 & (((MD1_sr[7])))) ) );


--LD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X2_Y5_N38
--register power-up is low

LD1_jdo[7] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[7],  ,  , VCC);


--JD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y5_N51
JD1L118 = ( JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (((VD1_q_a[4])) # (JD1L116))) # (LD1_take_action_ocimem_b & (((LD1_jdo[7])))) ) ) # ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (JD1L116)) # (LD1_take_action_ocimem_b & ((LD1_jdo[7]))) ) );


--TB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4 at LABCELL_X10_Y4_N33
TB1L26 = ( QC1_d_writedata[2] & ( TB1_saved_grant[0] ) );


--KD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X3_Y4_N48
KD1L4 = ( H1_splitter_nodes_receive_1[3] & ( !N1_virtual_ir_scan_reg & ( Q1_state[8] ) ) );


--XD4_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X11_Y3_N38
--register power-up is low

XD4_altera_reset_synchronizer_int_chain[1] = DFFEAS(XD4L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y5_N57
MD1L78 = ( ZC1_break_readreg[28] & ( (!KD1L3 & (((JD1_MonDReg[28])) # (N1_irf_reg[2][1]))) # (KD1L3 & (((MD1_sr[30])))) ) ) # ( !ZC1_break_readreg[28] & ( (!KD1L3 & (!N1_irf_reg[2][1] & ((JD1_MonDReg[28])))) # (KD1L3 & (((MD1_sr[30])))) ) );


--JD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X3_Y6_N7
--register power-up is low

JD1_MonDReg[29] = DFFEAS(JD1L120, GLOBAL(A1L123),  ,  , JD1L50,  ,  ,  ,  );


--MD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at MLABCELL_X3_Y5_N36
MD1L79 = ( ZC1_break_readreg[29] & ( (!KD1L3 & (((N1_irf_reg[2][1])) # (JD1_MonDReg[29]))) # (KD1L3 & (((MD1_sr[31])))) ) ) # ( !ZC1_break_readreg[29] & ( (!KD1L3 & (JD1_MonDReg[29] & (!N1_irf_reg[2][1]))) # (KD1L3 & (((MD1_sr[31])))) ) );


--MD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~33 at MLABCELL_X3_Y4_N12
MD1L33 = ( N1_irf_reg[2][0] & ( (!N1_irf_reg[2][1] & (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & !N1_virtual_ir_scan_reg))) ) ) # ( !N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & !N1_virtual_ir_scan_reg)) ) );


--MD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y4_N15
MD1L80 = ( ZC1_break_readreg[30] & ( (JD1_MonDReg[30]) # (N1_irf_reg[2][1]) ) ) # ( !ZC1_break_readreg[30] & ( (!N1_irf_reg[2][1] & JD1_MonDReg[30]) ) );


--MD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X4_Y3_N30
MD1L81 = ( !N1_irf_reg[2][0] & ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & Q1_state[3]) ) ) );


--MD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at MLABCELL_X3_Y4_N54
MD1L82 = ( MD1_sr[31] & ( MD1L81 & ( (!KD1L3 & (((!MD1L33)) # (MD1L80))) # (KD1L3 & (((MD1_sr[32])))) ) ) ) # ( !MD1_sr[31] & ( MD1L81 & ( (!KD1L3 & (MD1L80)) # (KD1L3 & ((MD1_sr[32]))) ) ) ) # ( MD1_sr[31] & ( !MD1L81 & ( (!KD1L3 & ((!MD1L33))) # (KD1L3 & (MD1_sr[32])) ) ) ) # ( !MD1_sr[31] & ( !MD1L81 & ( (KD1L3 & MD1_sr[32]) ) ) );


--MD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X3_Y5_N6
MD1L83 = ( MD1_sr[33] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[31])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[31])))) # (KD1L3) ) ) # ( !MD1_sr[33] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[31])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[31]))))) ) );


--BD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X8_Y6_N58
--register power-up is low

BD1_resetlatch = DFFEAS(BD1L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X1_Y6_N57
MD1L84 = ( MD1_sr[34] & ( ((MD1L5 & BD1_resetlatch)) # (KD1L3) ) ) # ( !MD1_sr[34] & ( (MD1L5 & (!KD1L3 & BD1_resetlatch)) ) );


--XD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X7_Y7_N25
--register power-up is low

XD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(XD2L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--QC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~23 at MLABCELL_X21_Y7_N51
QC1L471 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[21]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[23]));


--QC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~24 at MLABCELL_X21_Y7_N21
QC1L470 = ( QC1L433Q & ( (QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[20]) ) ) # ( !QC1L433Q & ( (QC1_E_shift_rot_result[20] & !QC1_R_ctrl_shift_rot_right) ) );


--QC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~25 at MLABCELL_X21_Y7_N48
QC1L472 = (!QC1_R_ctrl_shift_rot_right & (QC1L433Q)) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[24])));


--QC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26 at MLABCELL_X21_Y7_N42
QC1L474 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[24]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[26]));


--QC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~27 at MLABCELL_X21_Y7_N45
QC1L473 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[23])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[25])));


--QC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at MLABCELL_X21_Y7_N36
QC1L476 = ( QC1_E_shift_rot_result[26] & ( (!QC1_R_ctrl_shift_rot_right) # (QC1_E_shift_rot_result[28]) ) ) # ( !QC1_E_shift_rot_result[26] & ( (QC1_E_shift_rot_result[28] & QC1_R_ctrl_shift_rot_right) ) );


--QC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29 at MLABCELL_X21_Y7_N57
QC1L475 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[25]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[27]));


--QC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30 at MLABCELL_X21_Y7_N39
QC1L478 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[28])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[30])));


--QC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31 at MLABCELL_X21_Y7_N54
QC1L477 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[27])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[29])));


--BB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X6_Y3_N10
--register power-up is low

BB1_jupdate = AMPP_FUNCTION(!A1L105, BB1L25, !N1_clr_reg, GND);


--TB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5 at MLABCELL_X6_Y5_N48
TB1L27 = ( QC1_d_writedata[22] & ( TB1_saved_grant[0] ) );


--TB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34] at MLABCELL_X8_Y8_N45
TB1_src_data[34] = ( TB1_saved_grant[0] & ( (QC1_d_byteenable[2]) # (TB1_saved_grant[1]) ) ) # ( !TB1_saved_grant[0] & ( TB1_saved_grant[1] ) );


--MD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at MLABCELL_X3_Y5_N0
MD1L85 = ( JD1_MonDReg[21] & ( (!KD1L3 & ((!N1_irf_reg[2][1]) # ((ZC1_break_readreg[21])))) # (KD1L3 & (((MD1_sr[23])))) ) ) # ( !JD1_MonDReg[21] & ( (!KD1L3 & (N1_irf_reg[2][1] & (ZC1_break_readreg[21]))) # (KD1L3 & (((MD1_sr[23])))) ) );


--LD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X4_Y5_N53
--register power-up is low

LD1_jdo[22] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[22],  ,  , VCC);


--MD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at MLABCELL_X3_Y5_N45
MD1L86 = ( JD1_MonDReg[18] & ( (!KD1L3 & ((!N1_irf_reg[2][1]) # ((ZC1_break_readreg[18])))) # (KD1L3 & (((MD1_sr[20])))) ) ) # ( !JD1_MonDReg[18] & ( (!KD1L3 & (N1_irf_reg[2][1] & ((ZC1_break_readreg[18])))) # (KD1L3 & (((MD1_sr[20])))) ) );


--TB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6 at MLABCELL_X6_Y5_N18
TB1L28 = ( QC1_d_writedata[23] & ( TB1_saved_grant[0] ) );


--TB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7 at LABCELL_X16_Y8_N36
TB1L29 = ( TB1_saved_grant[0] & ( QC1_d_writedata[24] ) );


--TB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35] at MLABCELL_X8_Y8_N24
TB1_src_data[35] = ( TB1_saved_grant[0] & ( (TB1_saved_grant[1]) # (QC1_d_byteenable[3]) ) ) # ( !TB1_saved_grant[0] & ( TB1_saved_grant[1] ) );


--TB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8 at MLABCELL_X6_Y5_N12
TB1L30 = ( TB1_saved_grant[0] & ( QC1_d_writedata[25] ) );


--TB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9 at LABCELL_X13_Y5_N18
TB1L31 = ( TB1_saved_grant[0] & ( QC1_d_writedata[26] ) );


--XD3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X11_Y3_N20
--register power-up is low

XD3_altera_reset_synchronizer_int_chain[0] = DFFEAS(XD3L3, GLOBAL(A1L123), !BD1_resetrequest,  ,  ,  ,  ,  ,  );


--XD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N26
--register power-up is low

XD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(XD1L5, GLOBAL(A1L123), !Y1L14,  ,  ,  ,  ,  ,  );


--LD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y5_N14
--register power-up is low

LD1_jdo[14] = DFFEAS(LD1L28, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10 at LABCELL_X13_Y5_N0
TB1L32 = ( TB1_saved_grant[0] & ( QC1_d_writedata[11] ) );


--TB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33] at LABCELL_X13_Y8_N30
TB1_src_data[33] = ( TB1_saved_grant[1] ) # ( !TB1_saved_grant[1] & ( (QC1_d_byteenable[1] & TB1_saved_grant[0]) ) );


--LD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y5_N41
--register power-up is low

LD1_jdo[15] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[15],  ,  , VCC);


--JD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X2_Y5_N6
JD1L119 = ( LD1_take_action_ocimem_b & ( VD1_q_a[12] & ( LD1_jdo[15] ) ) ) # ( !LD1_take_action_ocimem_b & ( VD1_q_a[12] & ( (JD1L116) # (JD1_jtag_ram_rd_d1) ) ) ) # ( LD1_take_action_ocimem_b & ( !VD1_q_a[12] & ( LD1_jdo[15] ) ) ) # ( !LD1_take_action_ocimem_b & ( !VD1_q_a[12] & ( JD1L116 ) ) );


--TB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11 at LABCELL_X13_Y5_N54
TB1L33 = ( TB1_saved_grant[0] & ( QC1_d_writedata[12] ) );


--TB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12 at LABCELL_X13_Y5_N48
TB1L34 = ( TB1_saved_grant[0] & ( QC1_d_writedata[13] ) );


--TB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13 at MLABCELL_X6_Y5_N6
TB1L35 = ( TB1_saved_grant[0] & ( QC1_d_writedata[14] ) );


--JD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6 at LABCELL_X7_Y6_N33
JD1L79 = ( JD1_jtag_rd_d1 & ( (((!LD1L2Q) # (LD1_ir[1])) # (LD1_ir[0])) # (LD1_jdo[35]) ) ) # ( !JD1_jtag_rd_d1 & ( (LD1_jdo[35] & (!LD1_ir[0] & (!LD1_ir[1] & LD1L2Q))) ) );


--TB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14 at LABCELL_X16_Y8_N18
TB1L36 = ( TB1_saved_grant[0] & ( QC1_d_writedata[15] ) );


--TB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15 at MLABCELL_X25_Y5_N18
TB1L37 = ( TB1_saved_grant[0] & ( QC1_d_writedata[16] ) );


--TB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16 at LABCELL_X10_Y4_N24
TB1L38 = ( QC1_d_writedata[4] & ( TB1_saved_grant[0] ) );


--LD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X4_Y5_N50
--register power-up is low

LD1_jdo[8] = DFFEAS(LD1L19, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17 at LABCELL_X10_Y5_N15
TB1L39 = ( TB1_saved_grant[0] & ( QC1_d_writedata[5] ) );


--LD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N32
--register power-up is low

LD1_jdo[10] = DFFEAS(LD1L23, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18 at LABCELL_X10_Y4_N30
TB1L40 = ( QC1_d_writedata[7] & ( TB1_saved_grant[0] ) );


--TC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X6_Y5_N38
--register power-up is low

TC1_writedata[27] = DFFEAS(TB1L50, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at MLABCELL_X6_Y5_N24
JD1L184 = (!JD1_jtag_ram_access & (TC1_writedata[27])) # (JD1_jtag_ram_access & ((JD1_MonDReg[27])));


--TC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X6_Y5_N47
--register power-up is low

TC1_writedata[28] = DFFEAS(TB1L51, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X6_Y5_N42
JD1L185 = ( JD1_jtag_ram_access & ( JD1_MonDReg[28] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[28] ) );


--TC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X13_Y5_N7
--register power-up is low

TC1_writedata[29] = DFFEAS(TB1L52, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X10_Y5_N42
JD1L186 = ( TC1_writedata[29] & ( JD1_MonDReg[29] ) ) # ( !TC1_writedata[29] & ( JD1_MonDReg[29] & ( JD1_jtag_ram_access ) ) ) # ( TC1_writedata[29] & ( !JD1_MonDReg[29] & ( !JD1_jtag_ram_access ) ) );


--TC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X13_Y8_N56
--register power-up is low

TC1_writedata[30] = DFFEAS(TB1L53, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at MLABCELL_X3_Y4_N30
JD1L187 = ( JD1_MonDReg[30] & ( (TC1_writedata[30]) # (JD1_jtag_ram_access) ) ) # ( !JD1_MonDReg[30] & ( (!JD1_jtag_ram_access & TC1_writedata[30]) ) );


--TC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X12_Y5_N49
--register power-up is low

TC1_writedata[31] = DFFEAS(TB1L54, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--JD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X10_Y5_N3
JD1L188 = ( JD1_jtag_ram_access & ( JD1_MonDReg[31] ) ) # ( !JD1_jtag_ram_access & ( TC1_writedata[31] ) );


--LD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N43
--register power-up is low

LD1_jdo[12] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[12],  ,  , VCC);


--TB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19 at LABCELL_X16_Y8_N12
TB1L41 = ( TB1_saved_grant[0] & ( QC1_d_writedata[9] ) );


--LD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y5_N13
--register power-up is low

LD1_jdo[11] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[11],  ,  , VCC);


--JD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7 at LABCELL_X4_Y5_N30
JD1L66 = ( LD1_jdo[11] & ( JD1_MonAReg[4] & ( ((JD1_jtag_ram_rd_d1 & VD1_q_a[8])) # (LD1_take_action_ocimem_b) ) ) ) # ( !LD1_jdo[11] & ( JD1_MonAReg[4] & ( (!LD1_take_action_ocimem_b & (JD1_jtag_ram_rd_d1 & VD1_q_a[8])) ) ) ) # ( LD1_jdo[11] & ( !JD1_MonAReg[4] & ( ((!JD1_jtag_ram_rd_d1 & (JD1_MonAReg[2])) # (JD1_jtag_ram_rd_d1 & ((VD1_q_a[8])))) # (LD1_take_action_ocimem_b) ) ) ) # ( !LD1_jdo[11] & ( !JD1_MonAReg[4] & ( (!LD1_take_action_ocimem_b & ((!JD1_jtag_ram_rd_d1 & (JD1_MonAReg[2])) # (JD1_jtag_ram_rd_d1 & ((VD1_q_a[8]))))) ) ) );


--TB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20 at LABCELL_X16_Y8_N54
TB1L42 = ( TB1_saved_grant[0] & ( QC1_d_writedata[8] ) );


--LD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N47
--register power-up is low

LD1_jdo[9] = DFFEAS(LD1L21, GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21 at MLABCELL_X3_Y4_N39
TB1L43 = ( TB1_saved_grant[0] & ( QC1_d_writedata[6] ) );


--LD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N16
--register power-up is low

LD1_jdo[13] = DFFEAS( , GLOBAL(A1L123),  ,  , LD1_update_jdo_strobe, MD1_sr[13],  ,  , VCC);


--TB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22 at LABCELL_X13_Y8_N15
TB1L44 = ( TB1_saved_grant[0] & ( QC1_d_writedata[10] ) );


--TB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23 at MLABCELL_X25_Y5_N57
TB1L45 = ( QC1_d_writedata[17] & ( TB1_saved_grant[0] ) );


--TB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24 at MLABCELL_X25_Y5_N54
TB1L46 = ( QC1_d_writedata[18] & ( TB1_saved_grant[0] ) );


--TB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25 at MLABCELL_X25_Y5_N9
TB1L47 = ( QC1_d_writedata[20] & ( TB1_saved_grant[0] ) );


--TB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26 at MLABCELL_X25_Y5_N51
TB1L48 = ( TB1_saved_grant[0] & ( QC1_d_writedata[21] ) );


--TB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27 at MLABCELL_X8_Y6_N0
TB1L49 = (QC1_d_writedata[19] & TB1_saved_grant[0]);


--BB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at MLABCELL_X3_Y3_N33
BB1L84 = AMPP_FUNCTION(!BB1_rdata[4], !BB1_td_shift[7], !Q1_state[4], !BB1L78, !N1_irf_reg[1][0], !BB1_count[9]);


--BB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at MLABCELL_X6_Y3_N12
BB1L85 = AMPP_FUNCTION(!BB1_rdata[5], !BB1_count[9], !Q1_state[4], !BB1_td_shift[8], !BB1L78);


--BB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X3_Y3_N21
BB1L86 = AMPP_FUNCTION(!BB1_rdata[6], !BB1_td_shift[9], !BB1_count[9]);


--MD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at MLABCELL_X3_Y4_N18
MD1L87 = ( N1_irf_reg[2][1] & ( ZC1_break_readreg[6] ) ) # ( !N1_irf_reg[2][1] & ( ZC1_break_readreg[6] & ( JD1_MonDReg[6] ) ) ) # ( !N1_irf_reg[2][1] & ( !ZC1_break_readreg[6] & ( JD1_MonDReg[6] ) ) );


--MD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X2_Y4_N42
MD1L88 = ( MD1_sr[8] & ( MD1L87 & ( ((!KD1_virtual_state_cdr & (MD1_sr[7])) # (KD1_virtual_state_cdr & ((!N1_irf_reg[2][0])))) # (KD1L3) ) ) ) # ( !MD1_sr[8] & ( MD1L87 & ( (!KD1L3 & ((!KD1_virtual_state_cdr & (MD1_sr[7])) # (KD1_virtual_state_cdr & ((!N1_irf_reg[2][0]))))) ) ) ) # ( MD1_sr[8] & ( !MD1L87 & ( ((MD1_sr[7] & !KD1_virtual_state_cdr)) # (KD1L3) ) ) ) # ( !MD1_sr[8] & ( !MD1L87 & ( (MD1_sr[7] & (!KD1_virtual_state_cdr & !KD1L3)) ) ) );


--BD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at MLABCELL_X8_Y6_N57
BD1L13 = ( LD1_take_action_ocimem_a & ( (!LD1_jdo[24] & BD1_resetlatch) ) ) # ( !LD1_take_action_ocimem_a & ( (BD1_resetlatch) # (PD1_dreg[0]) ) );


--BB1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X1_Y3_N18
BB1L25 = AMPP_FUNCTION(!N1_irf_reg[1][0], !H1_splitter_nodes_receive_0[3], !Q1_state[8], !BB1_jupdate, !N1_virtual_ir_scan_reg);


--MD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at MLABCELL_X3_Y5_N3
MD1L89 = ( MD1_sr[24] & ( ((!N1_irf_reg[2][1] & ((JD1_MonDReg[22]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[22]))) # (KD1L3) ) ) # ( !MD1_sr[24] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & ((JD1_MonDReg[22]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[22])))) ) );


--XD3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X11_Y3_N26
--register power-up is low

XD3_altera_reset_synchronizer_int_chain[1] = DFFEAS(XD3L5, GLOBAL(A1L123), !BD1_resetrequest,  ,  ,  ,  ,  ,  );


--MD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N26
--register power-up is low

MD1_sr[15] = DFFEAS(MD1L95, A1L105,  ,  ,  ,  ,  ,  ,  );


--TB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28 at MLABCELL_X6_Y5_N36
TB1L50 = ( TB1_saved_grant[0] & ( QC1_d_writedata[27] ) );


--TB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29 at MLABCELL_X6_Y5_N45
TB1L51 = ( TB1_saved_grant[0] & ( QC1_d_writedata[28] ) );


--TB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30 at LABCELL_X13_Y5_N6
TB1L52 = ( TB1_saved_grant[0] & ( QC1_d_writedata[29] ) );


--TB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31 at LABCELL_X13_Y8_N54
TB1L53 = ( TB1_saved_grant[0] & ( QC1_d_writedata[30] ) );


--TB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32 at LABCELL_X12_Y5_N48
TB1L54 = ( QC1_d_writedata[31] & ( TB1_saved_grant[0] ) );


--MD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at MLABCELL_X3_Y5_N9
MD1L90 = ( MD1_sr[17] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[15])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[15])))) # (KD1L3) ) ) # ( !MD1_sr[17] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[15])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[15]))))) ) );


--MD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at MLABCELL_X3_Y5_N30
MD1L91 = ( JD1_MonDReg[23] & ( ZC1_break_readreg[23] & ( (!KD1L3) # (MD1_sr[25]) ) ) ) # ( !JD1_MonDReg[23] & ( ZC1_break_readreg[23] & ( (!KD1L3 & ((N1_irf_reg[2][1]))) # (KD1L3 & (MD1_sr[25])) ) ) ) # ( JD1_MonDReg[23] & ( !ZC1_break_readreg[23] & ( (!KD1L3 & ((!N1_irf_reg[2][1]))) # (KD1L3 & (MD1_sr[25])) ) ) ) # ( !JD1_MonDReg[23] & ( !ZC1_break_readreg[23] & ( (MD1_sr[25] & KD1L3) ) ) );


--MD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y5_N54
MD1L92 = ( ZC1_break_readreg[7] & ( (!KD1L3 & (((JD1_MonDReg[7])) # (N1_irf_reg[2][1]))) # (KD1L3 & (((MD1_sr[9])))) ) ) # ( !ZC1_break_readreg[7] & ( (!KD1L3 & (!N1_irf_reg[2][1] & ((JD1_MonDReg[7])))) # (KD1L3 & (((MD1_sr[9])))) ) );


--MD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y5_N36
MD1L93 = ( JD1_MonDReg[13] & ( (!KD1L3 & (((!N1_irf_reg[2][1]) # (ZC1_break_readreg[13])))) # (KD1L3 & (MD1_sr[15])) ) ) # ( !JD1_MonDReg[13] & ( (!KD1L3 & (((ZC1_break_readreg[13] & N1_irf_reg[2][1])))) # (KD1L3 & (MD1_sr[15])) ) );


--MD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y4_N10
--register power-up is low

MD1_DRsize.010 = DFFEAS(MD1L34, A1L105,  ,  , KD1_virtual_state_uir,  ,  ,  ,  );


--MD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y4_N12
MD1L94 = ( JD1_MonDReg[14] & ( KD1_virtual_state_cdr & ( (!N1_irf_reg[2][0] & ((!N1_irf_reg[2][1]) # (ZC1_break_readreg[14]))) ) ) ) # ( !JD1_MonDReg[14] & ( KD1_virtual_state_cdr & ( (N1_irf_reg[2][1] & (ZC1_break_readreg[14] & !N1_irf_reg[2][0])) ) ) ) # ( JD1_MonDReg[14] & ( !KD1_virtual_state_cdr & ( MD1_sr[15] ) ) ) # ( !JD1_MonDReg[14] & ( !KD1_virtual_state_cdr & ( MD1_sr[15] ) ) );


--MD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N24
MD1L95 = ( MD1L94 & ( (!KD1L3) # ((!MD1_DRsize.010 & (MD1_sr[16])) # (MD1_DRsize.010 & ((A1L106)))) ) ) # ( !MD1L94 & ( (KD1L3 & ((!MD1_DRsize.010 & (MD1_sr[16])) # (MD1_DRsize.010 & ((A1L106))))) ) );


--MD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y5_N18
MD1L96 = ( JD1_MonDReg[9] & ( (!KD1L3 & ((!N1_irf_reg[2][1]) # ((ZC1_break_readreg[9])))) # (KD1L3 & (((MD1_sr[11])))) ) ) # ( !JD1_MonDReg[9] & ( (!KD1L3 & (N1_irf_reg[2][1] & ((ZC1_break_readreg[9])))) # (KD1L3 & (((MD1_sr[11])))) ) );


--MD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y5_N0
MD1L97 = ( MD1_sr[13] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[11])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[11])))) # (KD1L3) ) ) # ( !MD1_sr[13] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[11])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[11]))))) ) );


--MD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y5_N21
MD1L98 = ( JD1_MonDReg[10] & ( (!KD1L3 & ((!N1_irf_reg[2][1]) # ((ZC1_break_readreg[10])))) # (KD1L3 & (((MD1_sr[12])))) ) ) # ( !JD1_MonDReg[10] & ( (!KD1L3 & (N1_irf_reg[2][1] & (ZC1_break_readreg[10]))) # (KD1L3 & (((MD1_sr[12])))) ) );


--MD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y5_N57
MD1L99 = ( MD1_sr[10] & ( ((!N1_irf_reg[2][1] & (JD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[8])))) # (KD1L3) ) ) # ( !MD1_sr[10] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & (JD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((ZC1_break_readreg[8]))))) ) );


--MD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y5_N3
MD1L100 = ( MD1_sr[14] & ( ((!N1_irf_reg[2][1] & ((JD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[12]))) # (KD1L3) ) ) # ( !MD1_sr[14] & ( (!KD1L3 & ((!N1_irf_reg[2][1] & ((JD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (ZC1_break_readreg[12])))) ) );


--MD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~55 at LABCELL_X1_Y4_N9
MD1L34 = ( N1_irf_reg[2][1] & ( N1_irf_reg[2][0] ) );


--QC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at LABCELL_X10_Y6_N6
QC1L913 = ( WB3_av_readdata_pre[8] & ( WB1_av_readdata_pre[8] & ( (((BB1_rst1 & WB2_read_latency_shift_reg[0])) # (RB2L1)) # (WB1_read_latency_shift_reg[0]) ) ) ) # ( !WB3_av_readdata_pre[8] & ( WB1_av_readdata_pre[8] & ( ((BB1_rst1 & WB2_read_latency_shift_reg[0])) # (WB1_read_latency_shift_reg[0]) ) ) ) # ( WB3_av_readdata_pre[8] & ( !WB1_av_readdata_pre[8] & ( ((BB1_rst1 & WB2_read_latency_shift_reg[0])) # (RB2L1) ) ) ) # ( !WB3_av_readdata_pre[8] & ( !WB1_av_readdata_pre[8] & ( (BB1_rst1 & WB2_read_latency_shift_reg[0]) ) ) );


--QC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2 at LABCELL_X12_Y8_N9
QC1L918 = ( EC1L23 ) # ( !EC1L23 & ( (!WB1_read_latency_shift_reg[0] & (RB2L1 & ((WB3_av_readdata_pre[9])))) # (WB1_read_latency_shift_reg[0] & (((RB2L1 & WB3_av_readdata_pre[9])) # (WB1_av_readdata_pre[9]))) ) );


--QC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3 at MLABCELL_X15_Y7_N48
QC1L929 = ( WB3_av_readdata_pre[11] & ( QC1_av_ld_aligning_data & ( QC1_av_ld_byte2_data[3] ) ) ) # ( !WB3_av_readdata_pre[11] & ( QC1_av_ld_aligning_data & ( QC1_av_ld_byte2_data[3] ) ) ) # ( WB3_av_readdata_pre[11] & ( !QC1_av_ld_aligning_data & ( RB2L1 ) ) );


--QC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1 at LABCELL_X12_Y6_N15
QC1L961 = ( WB1_read_latency_shift_reg[0] & ( (((RB2L1 & WB3_av_readdata_pre[16])) # (WB1_av_readdata_pre[16])) # (EC1L23) ) ) # ( !WB1_read_latency_shift_reg[0] & ( ((RB2L1 & WB3_av_readdata_pre[16])) # (EC1L23) ) );


--QC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~4 at LABCELL_X10_Y6_N9
QC1L935 = ( WB3_av_readdata_pre[13] & ( WB1_av_readdata_pre[13] & ( (((BB1_rst1 & WB2_read_latency_shift_reg[0])) # (RB2L1)) # (WB1_read_latency_shift_reg[0]) ) ) ) # ( !WB3_av_readdata_pre[13] & ( WB1_av_readdata_pre[13] & ( ((BB1_rst1 & WB2_read_latency_shift_reg[0])) # (WB1_read_latency_shift_reg[0]) ) ) ) # ( WB3_av_readdata_pre[13] & ( !WB1_av_readdata_pre[13] & ( ((BB1_rst1 & WB2_read_latency_shift_reg[0])) # (RB2L1) ) ) ) # ( !WB3_av_readdata_pre[13] & ( !WB1_av_readdata_pre[13] & ( (BB1_rst1 & WB2_read_latency_shift_reg[0]) ) ) );


--MD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y3_N3
MD1L101 = ( MD1_sr[35] & ( (!KD1_virtual_state_cdr) # ((!N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & PD2_dreg[0])) # (N1_irf_reg[2][0] & (N1_irf_reg[2][1]))) ) ) # ( !MD1_sr[35] & ( (!N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & (KD1_virtual_state_cdr & PD2_dreg[0]))) ) );


--QC1L966 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~2 at LABCELL_X12_Y6_N12
QC1L966 = ( WB1_av_readdata_pre[17] & ( (((RB2L1 & WB3_av_readdata_pre[17])) # (WB1_read_latency_shift_reg[0])) # (EC1L23) ) ) # ( !WB1_av_readdata_pre[17] & ( ((RB2L1 & WB3_av_readdata_pre[17])) # (EC1L23) ) );


--QC1L976 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~3 at LABCELL_X12_Y6_N6
QC1L976 = ( WB1_read_latency_shift_reg[0] & ( (((RB2L1 & WB3_av_readdata_pre[19])) # (WB1_av_readdata_pre[19])) # (EC1L23) ) ) # ( !WB1_read_latency_shift_reg[0] & ( ((RB2L1 & WB3_av_readdata_pre[19])) # (EC1L23) ) );


--QC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~4 at LABCELL_X11_Y6_N30
QC1L981 = ( WB3_av_readdata_pre[20] & ( EC1L23 ) ) # ( !WB3_av_readdata_pre[20] & ( EC1L23 ) ) # ( WB3_av_readdata_pre[20] & ( !EC1L23 & ( ((WB1_av_readdata_pre[20] & WB1_read_latency_shift_reg[0])) # (RB2L1) ) ) ) # ( !WB3_av_readdata_pre[20] & ( !EC1L23 & ( (WB1_av_readdata_pre[20] & WB1_read_latency_shift_reg[0]) ) ) );


--QC1L997 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~5 at LABCELL_X12_Y6_N9
QC1L997 = ( QC1_av_ld_byte3_data[7] & ( (!EC1L23 & (!QC1_av_ld_aligning_data & ((!RB2L1) # (!WB3_av_readdata_pre[23])))) ) ) # ( !QC1_av_ld_byte3_data[7] & ( ((!EC1L23 & ((!RB2L1) # (!WB3_av_readdata_pre[23])))) # (QC1_av_ld_aligning_data) ) );


--QC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6 at LABCELL_X12_Y8_N6
QC1L991 = ( WB1_av_readdata_pre[22] & ( (((RB2L1 & WB3_av_readdata_pre[22])) # (EC1L23)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[22] & ( ((RB2L1 & WB3_av_readdata_pre[22])) # (EC1L23) ) );


--QC1L986 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~7 at MLABCELL_X15_Y6_N42
QC1L986 = ( WB1_av_readdata_pre[21] & ( (((RB2L1 & WB3_av_readdata_pre[21])) # (EC1L23)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[21] & ( ((RB2L1 & WB3_av_readdata_pre[21])) # (EC1L23) ) );


--QC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~5 at MLABCELL_X15_Y4_N3
QC1L923 = ( WB1_av_readdata_pre[10] & ( ((RB2L1 & WB3_av_readdata_pre[10])) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[10] & ( (RB2L1 & WB3_av_readdata_pre[10]) ) );


--QC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6 at LABCELL_X11_Y6_N45
QC1L930 = ( WB1_av_readdata_pre[12] & ( WB3_av_readdata_pre[12] & ( (WB1_read_latency_shift_reg[0]) # (RB2L1) ) ) ) # ( !WB1_av_readdata_pre[12] & ( WB3_av_readdata_pre[12] & ( RB2L1 ) ) ) # ( WB1_av_readdata_pre[12] & ( !WB3_av_readdata_pre[12] & ( WB1_read_latency_shift_reg[0] ) ) );


--QC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7 at MLABCELL_X15_Y7_N54
QC1L945 = ( WB1_av_readdata_pre[15] & ( RB2L1 & ( (WB3_av_readdata_pre[15]) # (WB1_read_latency_shift_reg[0]) ) ) ) # ( !WB1_av_readdata_pre[15] & ( RB2L1 & ( WB3_av_readdata_pre[15] ) ) ) # ( WB1_av_readdata_pre[15] & ( !RB2L1 & ( WB1_read_latency_shift_reg[0] ) ) );


--QC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8 at LABCELL_X9_Y4_N6
QC1L940 = ( WB3_av_readdata_pre[14] & ( ((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[14])) # (RB2L1) ) ) # ( !WB3_av_readdata_pre[14] & ( (WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[14]) ) );


--QC1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~8 at MLABCELL_X15_Y6_N45
QC1L971 = ( WB1_av_readdata_pre[18] & ( ((RB2L1 & WB3_av_readdata_pre[18])) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[18] & ( (RB2L1 & WB3_av_readdata_pre[18]) ) );


--QC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X24_Y6_N30
QC1L213 = ( QC1_D_iw[14] & ( QC1_D_iw[15] & ( (!QC1_D_iw[12] & (QC1_D_iw[11] & (QC1_D_iw[13] & QC1_D_iw[16]))) ) ) ) # ( QC1_D_iw[14] & ( !QC1_D_iw[15] & ( (!QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[16])) ) ) ) # ( !QC1_D_iw[14] & ( !QC1_D_iw[15] & ( (QC1_D_iw[13] & (QC1_D_iw[16] & ((!QC1_D_iw[12]) # (QC1_D_iw[11])))) ) ) );


--QC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X18_Y7_N27
QC1L203 = ( QC1_D_iw[2] & ( (QC1_D_iw[1] & (QC1L271Q & (!QC1_D_iw[3] & !QC1_D_iw[0]))) ) ) # ( !QC1_D_iw[2] & ( (!QC1_D_iw[1] & (QC1L271Q & (!QC1_D_iw[3] & !QC1_D_iw[0]))) ) );


--QC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X24_Y6_N36
QC1L204 = ( !QC1_D_iw[13] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[14] & (!QC1_D_iw[12] & QC1_D_iw[15]))) ) ) ) # ( !QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[12] & (!QC1_D_iw[14] $ (!QC1_D_iw[15]))) ) ) );


--QC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X23_Y6_N39
QC1L240 = ( QC1_D_iw[14] & ( (QC1_D_iw[13] & (!QC1_D_iw[12] & (!QC1_D_iw[16] $ (!QC1_D_iw[15])))) ) );


--QC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X24_Y6_N33
QC1L241 = ( QC1_D_iw[15] & ( QC1_D_iw[14] & ( (!QC1_D_iw[12] & (QC1_D_iw[11] & (QC1_D_iw[16] & QC1_D_iw[13]))) ) ) ) # ( QC1_D_iw[15] & ( !QC1_D_iw[14] & ( (!QC1_D_iw[12] & (QC1_D_iw[16] & QC1_D_iw[13])) ) ) ) # ( !QC1_D_iw[15] & ( !QC1_D_iw[14] & ( (QC1_D_iw[16] & (QC1_D_iw[13] & ((!QC1_D_iw[12]) # (QC1_D_iw[11])))) ) ) );


--QC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X18_Y7_N24
QC1L229 = ( QC1_D_iw[3] & ( (QC1_D_iw[1] & (!QC1L271Q & QC1_D_iw[0])) ) ) # ( !QC1_D_iw[3] & ( (QC1_D_iw[1] & (QC1_D_iw[0] & ((!QC1L271Q) # (QC1_D_iw[2])))) ) );


--QC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at LABCELL_X18_Y7_N51
QC1L780 = ( QC1_D_iw[2] & ( (QC1_D_iw[0] & (!QC1_D_iw[1] & ((!QC1_D_iw[3]) # (!QC1L271Q)))) ) );


--QC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X18_Y5_N54
QC1L214 = ( QC1_D_iw[1] & ( QC1_D_iw[2] & ( (QC1L271Q & (QC1_D_iw[0] & (QC1_D_iw[3] & !QC1_D_iw[5]))) ) ) ) # ( !QC1_D_iw[1] & ( QC1_D_iw[2] & ( (QC1L271Q & (QC1_D_iw[0] & (QC1_D_iw[3] & !QC1_D_iw[5]))) ) ) ) # ( QC1_D_iw[1] & ( !QC1_D_iw[2] & ( (!QC1L271Q & (!QC1_D_iw[0] & (!QC1_D_iw[3] & QC1_D_iw[5]))) ) ) ) # ( !QC1_D_iw[1] & ( !QC1_D_iw[2] & ( (!QC1L271Q & (QC1_D_iw[0] & QC1_D_iw[5])) ) ) );


--QC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X18_Y5_N12
QC1L215 = ( QC1L271Q & ( !QC1_D_iw[2] & ( (!QC1_D_iw[5] & (!QC1_D_iw[1] $ (!QC1_D_iw[0]))) ) ) ) # ( !QC1L271Q & ( !QC1_D_iw[2] & ( (!QC1_D_iw[5] & (QC1_D_iw[3] & (!QC1_D_iw[1] $ (!QC1_D_iw[0])))) ) ) );


--QC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X18_Y5_N30
QC1L216 = ( QC1_D_iw[1] & ( QC1_D_iw[2] & ( (QC1_D_iw[5] & (QC1_D_iw[3] & QC1L271Q)) ) ) ) # ( !QC1_D_iw[1] & ( QC1_D_iw[2] & ( (QC1_D_iw[5] & (QC1_D_iw[0] & (QC1_D_iw[3] & QC1L271Q))) ) ) ) # ( !QC1_D_iw[1] & ( !QC1_D_iw[2] & ( (QC1_D_iw[5] & (QC1L271Q & ((QC1_D_iw[3]) # (QC1_D_iw[0])))) ) ) );


--QC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X24_Y6_N6
QC1L222 = ( QC1_D_iw[13] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[14] & !QC1_D_iw[15])) ) ) ) # ( QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[12] & !QC1_D_iw[15])) ) ) );


--QC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X24_Y6_N24
QC1L223 = ( QC1_D_iw[13] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (((!QC1_D_iw[14] & QC1_D_iw[15])) # (QC1_D_iw[12]))) # (QC1_D_iw[16] & (QC1_D_iw[12] & ((QC1_D_iw[15]) # (QC1_D_iw[14])))) ) ) ) # ( !QC1_D_iw[13] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (((!QC1_D_iw[12] & QC1_D_iw[15])))) # (QC1_D_iw[16] & ((!QC1_D_iw[14] & ((!QC1_D_iw[15]) # (QC1_D_iw[12]))) # (QC1_D_iw[14] & (QC1_D_iw[12] & !QC1_D_iw[15])))) ) ) ) # ( QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (QC1_D_iw[15] & ((!QC1_D_iw[16] & (!QC1_D_iw[14] & !QC1_D_iw[12])) # (QC1_D_iw[16] & (QC1_D_iw[14])))) ) ) ) # ( !QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[15] & (!QC1_D_iw[14] $ (QC1_D_iw[12])))) # (QC1_D_iw[16] & (!QC1_D_iw[12] $ (((!QC1_D_iw[14]) # (!QC1_D_iw[15]))))) ) ) );


--QC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at MLABCELL_X21_Y6_N36
QC1L224 = ( QC1_D_iw[14] & ( QC1_D_iw[11] & ( (!QC1_D_iw[13] & ((!QC1_D_iw[16] & (QC1_D_iw[15] & !QC1_D_iw[12])) # (QC1_D_iw[16] & (!QC1_D_iw[15] & QC1_D_iw[12])))) ) ) ) # ( !QC1_D_iw[14] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & !QC1_D_iw[13])) ) ) ) # ( QC1_D_iw[14] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & (QC1_D_iw[12] & !QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[14] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & (QC1_D_iw[12] & !QC1_D_iw[13]))) ) ) );


--QC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X24_Y6_N54
QC1L225 = ( QC1_D_iw[13] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & ((!QC1_D_iw[14] & (!QC1_D_iw[12] & QC1_D_iw[15])) # (QC1_D_iw[14] & (QC1_D_iw[12] & !QC1_D_iw[15])))) ) ) ) # ( !QC1_D_iw[13] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[14] & (!QC1_D_iw[12] & QC1_D_iw[15]))) ) ) ) # ( QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[14] & (!QC1_D_iw[12] & QC1_D_iw[15]))) ) ) ) # ( !QC1_D_iw[13] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[15] & (!QC1_D_iw[14] $ (QC1_D_iw[12])))) ) ) );


--QC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at MLABCELL_X21_Y6_N6
QC1L226 = ( QC1_D_iw[14] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & (QC1_D_iw[12] & QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[14] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & QC1_D_iw[12])) ) ) ) # ( QC1_D_iw[14] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & !QC1_D_iw[12])) ) ) ) # ( !QC1_D_iw[14] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & (QC1_D_iw[12] & !QC1_D_iw[13]))) ) ) );


--QC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X18_Y6_N48
QC1L254 = ( QC1_D_iw[3] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[1] & (!QC1_D_iw[2] & (QC1_D_iw[5] & !QC1L271Q))) ) ) ) # ( !QC1_D_iw[3] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[1] & (!QC1_D_iw[2] & (QC1_D_iw[5] & QC1L271Q))) ) ) );


--QC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X18_Y7_N54
QC1L201 = ( !QC1_D_iw[5] & ( QC1_D_iw[3] & ( (!QC1_D_iw[0] & (QC1L271Q & (!QC1_D_iw[1] $ (QC1_D_iw[2])))) ) ) ) # ( QC1_D_iw[5] & ( !QC1_D_iw[3] & ( (!QC1_D_iw[0] & (!QC1L271Q & (!QC1_D_iw[1] $ (QC1_D_iw[2])))) ) ) ) # ( !QC1_D_iw[5] & ( !QC1_D_iw[3] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (QC1_D_iw[2] & !QC1L271Q))) ) ) );


--QC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X18_Y7_N48
QC1L205 = ( !QC1L271Q & ( (!QC1_D_iw[0] & (QC1_D_iw[3] & (!QC1_D_iw[2] $ (QC1_D_iw[1])))) ) );


--QC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X23_Y6_N6
QC1L202 = ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[13] & ((!QC1_D_iw[16] & (QC1_D_iw[14])) # (QC1_D_iw[16] & ((!QC1_D_iw[15]))))) ) ) );


--QC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X18_Y7_N12
QC1L231 = ( QC1_D_iw[0] & ( QC1L230 ) ) # ( !QC1_D_iw[0] & ( QC1L230 ) ) # ( !QC1_D_iw[0] & ( !QC1L230 & ( (!QC1_D_iw[1] & (QC1_D_iw[2] & ((QC1L271Q) # (QC1_D_iw[3])))) ) ) );


--QC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X18_Y6_N6
QC1L232 = ( QC1_D_iw[3] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[1] & (QC1_D_iw[2] & !QC1_D_iw[5])) ) ) ) # ( !QC1_D_iw[3] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[1] & (QC1_D_iw[2] & (!QC1_D_iw[5] & QC1L271Q))) ) ) );


--QC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X22_Y8_N6
QC1L246 = ( QC1_D_iw[14] & ( QC1_D_iw[16] & ( (QC1_D_iw[15] & (!QC1_D_iw[13] & QC1_D_iw[12])) ) ) ) # ( QC1_D_iw[14] & ( !QC1_D_iw[16] & ( (!QC1_D_iw[13] & (QC1_D_iw[12] & ((QC1_D_iw[11]) # (QC1_D_iw[15])))) ) ) ) # ( !QC1_D_iw[14] & ( !QC1_D_iw[16] & ( (!QC1_D_iw[13] & QC1_D_iw[12]) ) ) );


--QC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at MLABCELL_X25_Y8_N48
QC1L247 = ( QC1L579 & ( QC1L246 ) );


--Y1L12 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X8_Y3_N54
Y1L12 = !Y1_altera_reset_synchronizer_int_chain[3];


--BB1L61 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X4_Y3_N15
BB1L61 = AMPP_FUNCTION(!T1_t_dav);


--Y2L10 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X11_Y3_N42
Y2L10 = ( !Y2_altera_reset_synchronizer_int_chain[3] );


--HC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X13_Y7_N0
HC1L7 = ( !HC1L3 );


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0 at LABCELL_X19_Y5_N12
TB1L3 = ( !TB1L56 );


--HC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X12_Y5_N12
HC2L7 = !HC2L3;


--TB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0 at LABCELL_X12_Y5_N24
TB2L3 = ( !TB2L59 );


--YC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X9_Y6_N9
YC1L5 = ( !TC1_writedata[0] );


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X11_Y6_N48
WB1L23 = ( !KB1L5Q );


--BB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at MLABCELL_X3_Y1_N9
BB1L42 = AMPP_FUNCTION(!BB1_read);


--BB1L114 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at MLABCELL_X3_Y1_N57
BB1L114 = AMPP_FUNCTION(!BB1L115Q);


--XD4L4 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X11_Y3_N33
XD4L4 = GND;


--XD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X7_Y7_N6
XD2L4 = GND;


--A1L258 is ~GND at LABCELL_X11_Y4_N3
A1L258 = GND;


--BB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X4_Y3_N6
BB1L20 = AMPP_FUNCTION(!BB1_count[9]);


--QC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X22_Y9_N48
QC1L392 = ( !QC1_E_shift_rot_cnt[0] );


--JD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at MLABCELL_X3_Y6_N24
JD1L3 = !JD1L2;


--A1L107 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L107 = EQUATION NOT SUPPORTED;

--A1L108 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L108 = EQUATION NOT SUPPORTED;

--A1L105 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L105 = EQUATION NOT SUPPORTED;

--A1L106 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L106 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X3_Y2_N26
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L105, Q1L20, A1L108, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X3_Y2_N44
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L105, Q1L23, A1L108, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X3_Y2_N14
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L105, Q1L25, A1L108, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X3_Y2_N35
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L105, Q1L29, A1L108, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X3_Y2_N16
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L105, Q1L31, A1L108, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y3_N50
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L105, N1L78, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L68);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y3_N7
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L105, N1L80, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L68);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X4_Y2_N2
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L105, Q1L38, !A1L108, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X4_Y2_N5
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L105, Q1L40, !A1L108, GND);


--P1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X2_Y1_N24
P1L30 = AMPP_FUNCTION(!P1_word_counter[1], !P1_clear_signal, !A1L106, !P1_word_counter[0], !Q1_state[4], !P1_word_counter[4], !P1_word_counter[2]);


--N1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X1_Y3_N54
N1L74 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !XD4L4, !XD4L4, !A1L106, !Q1_state[3], !N1_irsr_reg[6], !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L105, N1L150);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X4_Y2_N32
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L105, N1L121, !N1_clr_reg, N1L122);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X6_Y2_N26
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L105, N1L22, Q1_state[0], N1L152);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N41
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L105, N1L2, GND);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X4_Y2_N26
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L105, Q1L19, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X3_Y2_N50
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L105, Q1L21);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X4_Y2_N11
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L105, Q1L22);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X4_Y2_N8
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L105, Q1L24);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X3_Y2_N11
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L105, Q1L26);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X3_Y2_N38
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L105, Q1L27);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X4_Y2_N53
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L105, N1L119);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y2_N35
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L105, Q1L28, GND);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X4_Y2_N20
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L105, Q1L30);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X4_Y2_N29
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L105, Q1L32);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X2_Y2_N50
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L105, N1L152, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X2_Y3_N2
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L55, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X4_Y2_N14
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L105, N1L123, !N1_clr_reg, N1L122);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y4_N26
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L61, !N1_clr_reg, N1L59);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X3_Y4_N29
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L62, !N1_clr_reg, N1L59);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at MLABCELL_X3_Y2_N42
N1L25 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X2_Y2_N44
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L105, N1_irsr_reg[6], !N1_clr_reg, GND, N1L125);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X2_Y2_N29
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L105, N1_irsr_reg[5], !N1_clr_reg, GND, N1L125);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X2_Y2_N27
N1L143 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_virtual_ir_tdo_sel_reg[1], !BB1_adapted_tdo, !N1_virtual_ir_tdo_sel_reg[0], !N1_virtual_ir_scan_reg);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y3_N52
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L105, N1L79, !N1_clr_reg, N1L68);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X1_Y3_N56
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L105, N1L74, !N1_clr_reg);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X2_Y3_N34
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L105, N1L72, !N1_clr_reg, GND);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X2_Y2_N6
N1L23 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X2_Y1_N55
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L105, P1L24, P1L19);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X2_Y2_N0
N1L144 = AMPP_FUNCTION(!P1_WORD_SR[0], !N1L23, !N1_irsr_reg[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X2_Y2_N42
N1L145 = AMPP_FUNCTION(!MD1_sr[0], !N1_irsr_reg[5], !BB1_adapted_tdo, !N1_virtual_ir_scan_reg, !N1_irsr_reg[6], !N1_virtual_ir_tdo_sel_reg[1]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N31
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L105, N1L142, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N13
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L105, N1L31, N1L25);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y2_N25
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L105, N1L13, N1L9);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X2_Y2_N24
N1L146 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_minor_ver_reg[0], !N1_design_hash_reg[0]);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N54
N1L147 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X2_Y3_N3
N1L148 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[1], !N1_irsr_reg[6], !N1_irsr_reg[0], !N1_irsr_reg[2], !N1_virtual_ir_scan_reg);


--N1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N30
N1L149 = AMPP_FUNCTION(!N1L146, !Q1_state[8], !N1L147, !N1L148, !N1_tdo_bypass_reg, !N1L25);


--N1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L150 = AMPP_FUNCTION(!N1L149, !N1L25, !N1L145, !N1L144, !N1L143);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N14
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L105, N1L38, !N1_clr_reg, GND);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y2_N48
N1L120 = AMPP_FUNCTION(!Q1_state[2], !A1L108, !N1_hub_mode_reg[1]);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y2_N30
N1L121 = AMPP_FUNCTION(!N1L120, !A1L108, !N1_irsr_reg[6], !N1_irsr_reg[5], !A1L106, !Q1_state[4]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X6_Y2_N56
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L105, N1L21, Q1_state[0], N1L152);


--N1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at MLABCELL_X3_Y2_N30
N1L122 = AMPP_FUNCTION(!Q1_state[2], !Q1_state[4], !Q1_state[15], !A1L108, !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X6_Y2_N14
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L105, N1L87, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X6_Y2_N19
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L105, N1L92, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X6_Y2_N1
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X6_Y2_N47
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L105, N1L89, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X6_Y2_N40
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L105, N1L85, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X6_Y2_N35
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L105, N1L102, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X6_Y2_N32
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L105, N1L100, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X6_Y2_N53
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L105, N1L99Q, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X6_Y2_N49
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L105, N1L95, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X6_Y2_N11
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X6_Y2_N9
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[5], !N1_jtag_ir_reg[8], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[7]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X6_Y2_N24
N1L22 = AMPP_FUNCTION(!N1_jtag_ir_reg[4], !N1L20, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[2]);


--N1L152 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X4_Y2_N54
N1L152 = AMPP_FUNCTION(!Q1_state[14], !A1L108, !Q1_state[12]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X3_Y2_N58
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L105, N1L41, N1_virtual_ir_scan_reg, GND);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at MLABCELL_X3_Y2_N6
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X4_Y2_N0
Q1L19 = AMPP_FUNCTION(!A1L108, !Q1_state[9], !Q1_tms_cnt[2], !Q1_state[0]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y2_N0
Q1L20 = AMPP_FUNCTION(!Q1_state[0], !Q1_state[15], !Q1_state[8], !Q1_state[1]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at MLABCELL_X3_Y2_N48
Q1L21 = AMPP_FUNCTION(!A1L108, !Q1_state[15], !Q1_state[1], !Q1_state[8]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X4_Y2_N9
Q1L22 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at MLABCELL_X3_Y2_N45
Q1L23 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !Q1_state[7]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X4_Y2_N6
Q1L24 = AMPP_FUNCTION(!A1L108, !Q1_state[4], !Q1_state[3]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at MLABCELL_X3_Y2_N51
Q1L25 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X3_Y2_N9
Q1L26 = AMPP_FUNCTION(!A1L108, !Q1_state[6]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at MLABCELL_X3_Y2_N36
Q1L27 = AMPP_FUNCTION(!A1L108, !Q1_state[5], !Q1_state[7]);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X4_Y2_N51
N1L119 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X4_Y2_N24
Q1L28 = AMPP_FUNCTION(!A1L108, !Q1_state[9]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X4_Y2_N21
Q1L29 = AMPP_FUNCTION(!Q1_state[10], !Q1_state[11], !Q1_state[14]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X4_Y2_N18
Q1L30 = AMPP_FUNCTION(!Q1_state[10], !Q1_state[11], !A1L108);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X4_Y2_N39
Q1L31 = AMPP_FUNCTION(!Q1_state[13], !Q1_state[12]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X4_Y2_N27
Q1L32 = AMPP_FUNCTION(!A1L108, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X2_Y3_N17
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L131, !N1_clr_reg, GND);


--N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y3_N30
N1L53 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[0], !N1_irsr_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[5]);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at MLABCELL_X3_Y2_N18
N1L134 = AMPP_FUNCTION(!Q1_state[7], !A1L108, !N1_virtual_ir_scan_reg, !Q1_state[5], !Q1_state[3]);


--N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y3_N12
N1L54 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[1], !N1_irf_reg[1][0], !N1_irsr_reg[2], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[1][0]);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X2_Y3_N18
N1L55 = AMPP_FUNCTION(!N1L134, !N1L54, !N1_irsr_reg[6], !N1L53, !N1_irf_reg[1][0], !N1_irsr_reg[0]);


--N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X4_Y2_N12
N1L123 = AMPP_FUNCTION(!N1L120, !A1L108, !N1_irsr_reg[6], !N1_irsr_reg[5], !A1L106, !Q1_state[4]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X3_Y4_N8
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L137, !N1_clr_reg, N1L135);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at MLABCELL_X3_Y4_N24
N1L61 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1_shadow_irf_reg[2][0]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at MLABCELL_X3_Y2_N39
Q1L33 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[7]);


--N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X2_Y2_N15
N1L58 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_irsr_reg[5], !N1_irsr_reg[2], !N1_irsr_reg[6], !N1_irsr_reg[1], !N1_hub_mode_reg[1]);


--N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N27
N1L59 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1L33, !A1L108, !N1L58);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X3_Y4_N10
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L138, !N1_clr_reg, N1L135);


--N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at MLABCELL_X3_Y4_N27
N1L62 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1], !N1_irsr_reg[1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X2_Y2_N23
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L105, N1L42, !N1_clr_reg, N1L125);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y3_N37
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L105, N1L81, !N1_clr_reg, N1L68);


--N1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y3_N48
N1L78 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !MD1_ir_out[0], !N1_irsr_reg[4], !N1_irsr_reg[6], !N1_irf_reg[1][0]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y3_N41
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L105, N1L82, !N1_clr_reg, N1L68);


--N1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y3_N9
N1L67 = AMPP_FUNCTION(!N1_irsr_reg[4], !N1_hub_mode_reg[0], !N1_irsr_reg[3], !N1_irsr_reg[6], !N1_irsr_reg[5]);


--N1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y3_N45
N1L68 = AMPP_FUNCTION(!Q1_state[3], !N1L67, !Q1_state[4], !N1_virtual_ir_scan_reg);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X3_Y2_N21
N1L125 = AMPP_FUNCTION(!Q1_state[7], !A1L108, !N1_virtual_ir_scan_reg, !Q1_state[5]);


--N1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y3_N51
N1L79 = AMPP_FUNCTION(!N1_irsr_reg[3], !Q1_state[3]);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y3_N6
N1L80 = AMPP_FUNCTION(!N1_irsr_reg[4], !N1_hub_mode_reg[0], !N1_irsr_reg[6], !MD1_ir_out[1]);


--N1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X4_Y2_N57
N1L72 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_virtual_ir_scan_reg, !N1_irsr_reg[5], !Q1_state[4], !Q1_state[3]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y1_N41
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L105, P1L26, P1L19);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X1_Y2_N21
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X2_Y1_N16
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L105, P1L12, GND, P1L8);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X2_Y1_N8
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L105, P1L13, GND, P1L8);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X2_Y1_N40
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L105, P1L14, GND, P1L8);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X2_Y1_N47
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L105, P1L15, GND, P1L8);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X2_Y1_N5
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L105, P1L16, GND, P1L8);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X2_Y1_N12
P1L23 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[4], !P1_word_counter[0], !P1_word_counter[1]);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X2_Y1_N54
P1L24 = AMPP_FUNCTION(!P1_clear_signal, !P1_WORD_SR[1], !P1L23, !Q1_state[4], !P1L9Q);


--P1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y2_N45
P1L19 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[8]);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N18
N1L142 = AMPP_FUNCTION(!N1_tdo_bypass_reg, !A1L106, !Q1_state[4]);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N58
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L105, N1L32, N1L25);


--N1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N12
N1L31 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y2_N42
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X1_Y1_N58
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L105, N1L114, GND, N1L107);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X1_Y1_N4
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L105, N1L105, N1L107);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X1_Y1_N1
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L105, N1L113, N1L107);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y1_N47
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L105, N1L117, GND, N1L107);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y1_N14
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L105, N1L118, GND, N1L107);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y1_N0
N1L8 = AMPP_FUNCTION(!N1L108Q, !N1_mixer_addr_reg_internal[2], !N1L111Q, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0]);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X1_Y1_N6
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y2_N28
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L105, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X2_Y2_N58
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y2_N24
N1L13 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[0], !N1_design_hash_reg[1], !N1L12);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y2_N3
N1L9 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y2_N51
N1L38 = AMPP_FUNCTION(!N1L125, !N1L23, !N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X6_Y2_N54
N1L21 = AMPP_FUNCTION(!N1_jtag_ir_reg[4], !N1L20, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[2]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y2_N10
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L105, N1L125, GND);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y2_N9
N1L40 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5], !N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y2_N12
N1L41 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1_hub_mode_reg[2], !N1_reset_ena_reg, !N1L40);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X4_Y2_N44
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L105, Q1L39, GND);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X4_Y2_N3
Q1L38 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--N1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y3_N42
N1L128 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y3_N24
N1L129 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[6], !N1_hub_mode_reg[1], !N1_irsr_reg[5]);


--N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y3_N27
N1L130 = AMPP_FUNCTION(!Q1_state[3], !N1_irf_reg[1][0], !N1_irsr_reg[0]);


--N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y3_N54
N1L131 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1L27, !N1L128, !N1_shadow_irf_reg[1][0], !N1L130, !N1L129);


--N1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at MLABCELL_X3_Y4_N6
N1L137 = AMPP_FUNCTION(!Q1_state[3], !N1_irf_reg[2][0], !N1_irsr_reg[0]);


--N1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at MLABCELL_X3_Y2_N54
N1L135 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1L33, !N1_irsr_reg[6], !N1_hub_mode_reg[1], !A1L108, !Q1_state[3]);


--N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at MLABCELL_X3_Y4_N9
N1L138 = AMPP_FUNCTION(!Q1_state[3], !N1_irf_reg[2][1], !N1_irsr_reg[1]);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y2_N21
N1L42 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[5], !N1_irsr_reg[0]);


--N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y3_N36
N1L81 = AMPP_FUNCTION(!N1_irsr_reg[5], !Q1_state[3]);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y3_N39
N1L82 = AMPP_FUNCTION(!N1_irsr_reg[4], !Q1_state[3]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X2_Y1_N31
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L105, P1L29, P1L19);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X2_Y1_N45
P1L25 = AMPP_FUNCTION(!P1_word_counter[0], !P1L11Q);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y1_N39
P1L26 = AMPP_FUNCTION(!P1L5Q, !P1L25, !Q1_state[4], !P1_clear_signal, !P1_WORD_SR[2], !P1_word_counter[2]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X2_Y1_N36
P1L12 = AMPP_FUNCTION(!P1L9Q, !P1L5Q, !P1_word_counter[2], !P1_word_counter[0], !P1_clear_signal, !P1L11Q);


--P1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y2_N9
P1L8 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[8]);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X2_Y1_N48
P1L13 = AMPP_FUNCTION(!P1_word_counter[2], !P1L9Q, !P1_word_counter[1], !P1_word_counter[0], !P1_clear_signal, !P1L11Q);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X2_Y1_N42
P1L14 = AMPP_FUNCTION(!P1_word_counter[0], !P1_clear_signal, !P1_word_counter[1]);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X2_Y1_N9
P1L15 = AMPP_FUNCTION(!P1L9Q, !P1_clear_signal, !P1_word_counter[0], !P1_word_counter[1], !P1_word_counter[2], !P1L11Q);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X2_Y1_N57
P1L16 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[0], !P1_word_counter[2], !P1L5Q);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N31
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L105, N1L33, N1L25);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N57
N1L32 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X1_Y1_N48
N1L114 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X1_Y2_N6
N1L107 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !Q1_state[8], !N1_virtual_ir_scan_reg);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X1_Y1_N9
N1L115 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X1_Y1_N42
N1L116 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2]);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X1_Y1_N30
N1L117 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1_mixer_addr_reg_internal[1]);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y1_N24
N1L118 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X1_Y1_N54
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y2_N37
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L105, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y1_N52
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N27
N1L15 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[1], !N1_design_hash_reg[2], !N1L14);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y4_N1
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L105, N1L46, N1L45);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X2_Y2_N57
H1L6 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !N1L40, !Q1_state[4], !Q1_state[8], !N1_irsr_reg[0]);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X4_Y2_N45
Q1L39 = AMPP_FUNCTION(!A1L108, !Q1_tms_cnt[0]);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X4_Y2_N36
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X2_Y1_N18
P1L27 = AMPP_FUNCTION(!P1_word_counter[2], !P1L5Q, !Q1_state[8], !Q1_state[4], !N1_virtual_ir_scan_reg);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y1_N28
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L105, P1L30, GND, P1L19);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X2_Y1_N21
P1L28 = AMPP_FUNCTION(!P1_word_counter[2], !P1L5Q, !P1_word_counter[4], !P1_word_counter[3]);


--P1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X2_Y1_N30
P1L29 = AMPP_FUNCTION(!P1L27, !P1L28, !P1_WORD_SR[3], !Q1_state[4], !P1_clear_signal, !P1_word_counter[0]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N34
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L105, N1L34, N1L25);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N30
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y2_N40
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L105, N1L19, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X2_Y2_N4
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y1_N21
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0]);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N36
N1L17 = AMPP_FUNCTION(!N1L8, !N1L4, !N1L16, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3]);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y4_N58
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L105, N1L48, N1L45);


--N1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X2_Y2_N36
N1L45 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1L23, !N1_virtual_dr_scan_reg, !N1_irsr_reg[1], !N1_irsr_reg[2], !Q1_state[4]);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N33
N1L34 = AMPP_FUNCTION(!Q1_state[3], !A1L106);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y1_N15
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y1_N34
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y2_N39
N1L19 = AMPP_FUNCTION(!N1L8, !N1L4, !A1L106, !H1_sldfabric_ident_writedata[3], !N1L18);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X2_Y1_N52
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, N1L45);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X3_Y2_N5
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L105, A1L106, GND, N1L45);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X6_Y2_N45
N1L89 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X6_Y2_N39
N1L85 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--SW[8] is SW[8] at PIN_AD10
SW[8] = INPUT();



--SW[9] is SW[9] at PIN_AE12
SW[9] = INPUT();



--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L217 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L217 = OUTPUT_BUFFER.O(.I(U1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L219 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L219 = OUTPUT_BUFFER.O(.I(U1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L221 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L221 = OUTPUT_BUFFER.O(.I(U1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L223 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L223 = OUTPUT_BUFFER.O(.I(U1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L225 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L225 = OUTPUT_BUFFER.O(.I(U1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L227 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L227 = OUTPUT_BUFFER.O(.I(U1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L229 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L229 = OUTPUT_BUFFER.O(.I(U1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L231 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L231 = OUTPUT_BUFFER.O(.I(U1L18Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L233 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L233 = OUTPUT_BUFFER.O(.I(cntr[24]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L235 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L235 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L122 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L122 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L208 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L208 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L238 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L238 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L240 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L240 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();


--A1L242 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L242 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L244 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L244 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L246 is SW[4]~input at IOIBUF_X2_Y0_N41
A1L246 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();


--A1L248 is SW[5]~input at IOIBUF_X16_Y0_N18
A1L248 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();


--A1L250 is SW[6]~input at IOIBUF_X4_Y0_N35
A1L250 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();


--A1L252 is SW[7]~input at IOIBUF_X4_Y0_N1
A1L252 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();










--A1L123 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L123 = cyclonev_clkena(.INCLK = A1L122) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--QC1L1038 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X16_Y8_N42
QC1L1038 = ( WC2_q_b[0] );


--QC1L1054 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at MLABCELL_X25_Y5_N0
QC1L1054 = WC2_q_b[0];


--QC1L1040 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X16_Y8_N24
QC1L1040 = WC2_q_b[1];


--QC1L1056 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at MLABCELL_X25_Y5_N33
QC1L1056 = WC2_q_b[1];


--QC1L1058 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at MLABCELL_X25_Y5_N42
QC1L1058 = WC2_q_b[2];


--QC1L1042 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X16_Y8_N0
QC1L1042 = WC2_q_b[2];


--QC1L1060 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at MLABCELL_X8_Y6_N24
QC1L1060 = WC2_q_b[3];


--QC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]~feeder at MLABCELL_X8_Y6_N27
QC1L1030 = WC2_q_b[3];


--QC1L1044 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X13_Y5_N24
QC1L1044 = ( WC2_q_b[3] );


--QC1L1062 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at MLABCELL_X25_Y5_N24
QC1L1062 = ( WC2_q_b[4] );


--QC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X13_Y5_N30
QC1L1046 = WC2_q_b[4];


--QC1L1064 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at MLABCELL_X25_Y5_N27
QC1L1064 = WC2_q_b[5];


--QC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X13_Y5_N36
QC1L1048 = ( WC2_q_b[5] );


--QC1L1033 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~feeder at MLABCELL_X8_Y8_N48
QC1L1033 = ( WC2_q_b[5] );


--QC1L1066 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at MLABCELL_X25_Y5_N39
QC1L1066 = WC2_q_b[6];


--QC1L1050 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X16_Y8_N51
QC1L1050 = WC2_q_b[6];


--QC1L1052 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X16_Y8_N30
QC1L1052 = WC2_q_b[7];


--QC1L1068 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at MLABCELL_X25_Y5_N30
QC1L1068 = WC2_q_b[7];


--QC1L1036 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~feeder at LABCELL_X16_Y4_N30
QC1L1036 = ( WC2_q_b[7] );


--BB1L102 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X3_Y1_N45
BB1L102 = AMPP_FUNCTION(!BB1_td_shift[9]);


--BB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at MLABCELL_X3_Y1_N18
BB1L41 = AMPP_FUNCTION(!BB1_td_shift[9]);


--QC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X22_Y8_N57
QC1L527 = QC1_D_iw[12];


--QC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X22_Y8_N48
QC1L531 = QC1_D_iw[14];


--QC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X22_Y8_N30
QC1L538 = QC1_D_iw[17];


--BB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder at MLABCELL_X3_Y3_N54
BB1L7 = AMPP_FUNCTION(!BB1_count[0]);


--BB1L104 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X3_Y1_N42
BB1L104 = AMPP_FUNCTION(!BB1_td_shift[10]);


--BB1L113 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at MLABCELL_X3_Y1_N15
BB1L113 = AMPP_FUNCTION(!BB1_td_shift[10]);


--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at LABCELL_X1_Y5_N33
LD1L12 = ( MD1_sr[4] );


--WB3L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder at LABCELL_X17_Y6_N42
WB3L33 = ( TC1_readdata[25] );


--WB3L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder at LABCELL_X10_Y5_N24
WB3L22 = ( TC1_readdata[15] );


--WB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X13_Y6_N33
WB3L9 = ( TC1_readdata[5] );


--WB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X10_Y5_N39
WB3L11 = ( TC1_readdata[6] );


--WB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~feeder at LABCELL_X12_Y8_N0
WB3L16 = ( TC1_readdata[10] );


--BB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at MLABCELL_X3_Y3_N24
BB1L16 = AMPP_FUNCTION(!BB1_count[6]);


--LD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at LABCELL_X1_Y5_N15
LD1L14 = MD1_sr[5];


--LD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder at LABCELL_X4_Y6_N42
LD1L45 = ( MD1_sr[26] );


--WB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder at LABCELL_X10_Y5_N18
WB3L40 = ( TC1_readdata[30] );


--WB3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder at LABCELL_X10_Y6_N30
WB3L42 = ( TC1_readdata[31] );


--LD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X2_Y5_N39
LD1L34 = ( MD1_sr[18] );


--BB1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at MLABCELL_X3_Y3_N9
BB1L14 = AMPP_FUNCTION(!BB1_count[5]);


--LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X1_Y5_N42
LD1L16 = ( MD1_sr[6] );


--LD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at LABCELL_X4_Y5_N12
LD1L49 = ( MD1_sr[29] );


--LD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at LABCELL_X2_Y5_N57
LD1L51 = ( MD1_sr[30] );


--LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at LABCELL_X4_Y5_N15
LD1L36 = ( MD1_sr[19] );


--BB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X3_Y1_N48
BB1L100 = AMPP_FUNCTION(!BB1_td_shift[8]);


--LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X2_Y5_N36
LD1L31 = ( MD1_sr[16] );


--LD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X2_Y5_N54
LD1L42 = ( MD1_sr[24] );


--LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X4_Y5_N48
LD1L19 = MD1_sr[8];


--LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at LABCELL_X1_Y5_N12
LD1L28 = MD1_sr[14];


--LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X1_Y5_N30
LD1L23 = MD1_sr[10];


--LD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X1_Y5_N45
LD1L21 = ( MD1_sr[9] );


--BB1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder at MLABCELL_X3_Y3_N45
BB1L10 = AMPP_FUNCTION(!BB1_count[2]);


--U1L7 is nios_system:u0|nios_system_leds:leds|data_out[0]~feeder at LABCELL_X10_Y4_N12
U1L7 = ( QC1_d_writedata[0] );


--T1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~feeder at LABCELL_X12_Y4_N9
T1L80 = ( QC1_d_writedata[1] );


--U1L9 is nios_system:u0|nios_system_leds:leds|data_out[1]~feeder at LABCELL_X10_Y4_N15
U1L9 = ( QC1_d_writedata[1] );


--U1L11 is nios_system:u0|nios_system_leds:leds|data_out[2]~feeder at LABCELL_X10_Y4_N9
U1L11 = ( QC1_d_writedata[2] );


--U1L14 is nios_system:u0|nios_system_leds:leds|data_out[4]~feeder at LABCELL_X10_Y4_N0
U1L14 = ( QC1_d_writedata[4] );


--U1L19 is nios_system:u0|nios_system_leds:leds|data_out[7]~feeder at LABCELL_X10_Y4_N18
U1L19 = ( QC1_d_writedata[7] );


--QC1L525 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X22_Y8_N3
QC1L525 = QC1_D_iw[11];


--QC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X22_Y8_N54
QC1L529 = QC1_D_iw[13];


--QC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X22_Y8_N51
QC1L534 = QC1_D_iw[15];


--QC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X22_Y8_N0
QC1L536 = ( QC1_D_iw[16] );


--TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]~feeder at MLABCELL_X15_Y5_N48
TB1L6 = ( HC1L2 );


--QC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X22_Y8_N12
QC1L540 = QC1_D_iw[18];


--QC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X22_Y8_N15
QC1L544 = QC1_D_iw[20];


--QC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X22_Y8_N33
QC1L546 = QC1_D_iw[21];


--QC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X22_Y8_N42
QC1L542 = QC1_D_iw[19];


--ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X2_Y5_N45
ZC1L7 = LD1_jdo[3];


--QC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X22_Y9_N24
QC1L393 = QC1_E_src2[0];


--Y1L9 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~feeder at MLABCELL_X8_Y3_N0
Y1L9 = ( Y1_altera_reset_synchronizer_int_chain[1] );


--QC1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid~feeder at LABCELL_X17_Y6_N48
QC1L782 = ( QC1_D_valid );


--JD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X4_Y6_N27
JD1L115 = ( LD1_jdo[34] );


--JD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at MLABCELL_X8_Y5_N42
JD1L77 = ( LD1_jdo[17] );


--JD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X7_Y5_N54
JD1L97 = LD1_jdo[25];


--BD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder at LABCELL_X11_Y5_N39
BD1L11 = ( BD1L10 );


--JD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X7_Y5_N27
JD1L52 = LD1_jdo[4];


--JD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X7_Y5_N51
JD1L101 = LD1_jdo[27];


--JD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X8_Y5_N21
JD1L99 = LD1_jdo[26];


--JD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X7_Y5_N15
JD1L103 = ( LD1_jdo[28] );


--WB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X12_Y4_N12
WB1L3 = ( T1_ien_AF );


--WB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X12_Y4_N30
WB1L5 = T1_ien_AE;


--ZC1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X2_Y5_N24
ZC1L37 = LD1_jdo[21];


--ZC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X2_Y5_N12
ZC1L35 = LD1_jdo[20];


--JD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X7_Y5_N45
JD1L87 = ( LD1_jdo[20] );


--Y1L7 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y3_N33
Y1L7 = ( Y1_altera_reset_synchronizer_int_chain[0] );


--ZC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X2_Y5_N0
ZC1L5 = ( LD1_jdo[2] );


--JD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X7_Y5_N18
JD1L55 = LD1_jdo[5];


--ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X2_Y5_N42
ZC1L10 = LD1_jdo[5];


--JD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X7_Y5_N6
JD1L106 = ( LD1_jdo[29] );


--JD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X8_Y5_N33
JD1L108 = ( LD1_jdo[30] );


--JD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X7_Y5_N3
JD1L110 = LD1_jdo[31];


--ZC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X2_Y5_N18
ZC1L51 = LD1_jdo[31];


--JD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X7_Y5_N0
JD1L113 = LD1_jdo[33];


--TC1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X10_Y6_N45
TC1L33 = YC1L10;


--TC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X10_Y6_N54
TC1L43 = YC1L10;


--TC1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X10_Y6_N57
TC1L57 = YC1L10;


--TC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X10_Y6_N39
TC1L79 = YC1L10;


--TC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X9_Y5_N54
TC1L39 = YC1L10;


--TC1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X9_Y5_N57
TC1L45 = YC1L10;


--TC1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X9_Y5_N24
TC1L73 = YC1L10;


--TC1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X9_Y5_N27
TC1L41 = YC1L10;


--TC1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X9_Y5_N12
TC1L25 = ( YC1L10 );


--TC1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X9_Y5_N21
TC1L49 = YC1L10;


--TC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X9_Y5_N18
TC1L47 = YC1L10;


--TC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X9_Y5_N36
TC1L63 = YC1L10;


--TC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X9_Y5_N39
TC1L31 = YC1L10;


--TC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X9_Y5_N6
TC1L51 = YC1L10;


--TC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X9_Y5_N9
TC1L53 = YC1L10;


--TC1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X9_Y5_N51
TC1L29 = YC1L10;


--TC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X9_Y5_N48
TC1L55 = YC1L10;


--TC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X9_Y5_N45
TC1L67 = YC1L10;


--TC1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X9_Y5_N42
TC1L65 = YC1L10;


--TC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X9_Y5_N30
TC1L27 = YC1L10;


--TC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X9_Y5_N33
TC1L59 = YC1L10;


--TC1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X9_Y5_N3
TC1L69 = YC1L10;


--TC1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X9_Y5_N0
TC1L77 = YC1L10;


--TC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X12_Y8_N18
TC1L35 = ( YC1L10 );


--TC1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X12_Y8_N48
TC1L61 = ( YC1L10 );


--TC1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X12_Y8_N15
TC1L37 = YC1L10;


--TC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X12_Y8_N12
TC1L75 = YC1L10;


--TC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X12_Y8_N45
TC1L71 = ( YC1L10 );


--ZC1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at LABCELL_X2_Y5_N3
ZC1L33 = LD1_jdo[19];


--JD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X7_Y5_N21
JD1L85 = ( LD1_jdo[19] );


--ZC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X2_Y5_N21
ZC1L31 = LD1_jdo[18];


--BB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at MLABCELL_X3_Y1_N3
BB1L94 = AMPP_FUNCTION(!BB1_td_shift[5]);


--ZC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X2_Y5_N27
ZC1L12 = LD1_jdo[6];


--JD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at MLABCELL_X8_Y5_N0
JD1L57 = ( LD1_jdo[6] );


--PD4L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]~feeder at LABCELL_X1_Y6_N51
PD4L4 = ( PD4_din_s1 );


--PD5L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at LABCELL_X1_Y6_N45
PD5L4 = ( PD5_din_s1 );


--JD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X7_Y5_N12
JD1L93 = LD1_jdo[23];


--JD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X8_Y5_N15
JD1L75 = LD1_jdo[16];


--BB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X3_Y1_N30
BB1L96 = AMPP_FUNCTION(!BB1_td_shift[6]);


--BB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X3_Y1_N33
BB1L98 = AMPP_FUNCTION(!BB1_td_shift[7]);


--JD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X8_Y5_N36
JD1L95 = ( LD1_jdo[24] );


--ZC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X2_Y5_N33
ZC1L14 = LD1_jdo[7];


--MD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X1_Y4_N15
MD1L49 = MD1L82;


--ZC1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X4_Y5_N9
ZC1L41 = ( LD1_jdo[22] );


--JD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X8_Y5_N48
JD1L90 = LD1_jdo[22];


--BD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder at MLABCELL_X8_Y3_N6
BD1L15 = ( LD1_jdo[22] );


--XD3L7 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at LABCELL_X11_Y3_N21
XD3L7 = ( XD3_altera_reset_synchronizer_int_chain[0] );


--XD1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y3_N27
XD1L3 = ( XD1_altera_reset_synchronizer_int_chain[1] );


--ZC1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X4_Y5_N0
ZC1L25 = ( LD1_jdo[14] );


--JD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X7_Y5_N24
JD1L72 = LD1_jdo[14];


--ZC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X2_Y5_N30
ZC1L27 = ( LD1_jdo[15] );


--ZC1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X4_Y5_N6
ZC1L16 = ( LD1_jdo[8] );


--ZC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X4_Y5_N21
ZC1L19 = ( LD1_jdo[10] );


--JD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X7_Y5_N57
JD1L64 = LD1_jdo[10];


--JD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X7_Y5_N36
JD1L68 = ( LD1_jdo[12] );


--JD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X7_Y5_N42
JD1L62 = LD1_jdo[9];


--ZC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at LABCELL_X4_Y5_N27
ZC1L23 = ( LD1_jdo[13] );


--JD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X7_Y5_N48
JD1L70 = LD1_jdo[13];


--MD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder at LABCELL_X1_Y4_N18
MD1L18 = MD1L88;


--XD3L3 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X11_Y3_N18
XD3L3 = ( XD3_altera_reset_synchronizer_int_chain[1] );


--YC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~feeder at LABCELL_X10_Y6_N27
YC1L6 = ( YC1L5 );


--XD4L5 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X11_Y3_N36
XD4L5 = ( XD4L4 );


--XD2L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y7_N24
XD2L5 = ( XD2L4 );


--WB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X11_Y4_N45
WB1L13 = ( A1L258 );


--WB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X11_Y4_N27
WB1L11 = A1L258;


--WB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X11_Y4_N33
WB1L9 = A1L258;


--WB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X11_Y4_N51
WB1L7 = A1L258;


--WB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y4_N39
WB1L17 = A1L258;


--WB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X11_Y4_N36
WB1L15 = A1L258;


--N1L102 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at MLABCELL_X6_Y2_N33
N1L102 = AMPP_FUNCTION(!A1L106);


--N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder at MLABCELL_X6_Y2_N12
N1L87 = AMPP_FUNCTION(!N1_jtag_ir_reg[2]);


--N1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X6_Y2_N30
N1L100 = AMPP_FUNCTION(!N1_jtag_ir_reg[9]);


--N1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at MLABCELL_X6_Y2_N48
N1L95 = AMPP_FUNCTION(!N1L97Q);


--N1L92 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at MLABCELL_X6_Y2_N18
N1L92 = AMPP_FUNCTION(!N1_jtag_ir_reg[5]);


--N1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder at LABCELL_X1_Y1_N3
N1L105 = AMPP_FUNCTION(!N1L115);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder at LABCELL_X1_Y1_N0
N1L113 = AMPP_FUNCTION(!N1L116);


--N1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder at LABCELL_X1_Y4_N0
N1L46 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[1]);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X1_Y4_N57
N1L48 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--A1L204 is key0_d1~feeder at LABCELL_X37_Y4_N57
A1L204 = ( A1L208 );


--XB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest~feeder at LABCELL_X13_Y7_N39
XB1L2 = VCC;


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y4_N39
MD1L2 = VCC;


--BB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at MLABCELL_X15_Y8_N24
BB1L44 = AMPP_FUNCTION();


--YC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X10_Y6_N24
YC1L8 = VCC;


--XD1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y3_N24
XD1L5 = VCC;


--XD3L5 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X11_Y3_N24
XD3L5 = VCC;


--QC1L794Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]~DUPLICATE at FF_X18_Y8_N37
--register power-up is low

QC1L794Q = DFFEAS(QC1L317, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1L800Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]~DUPLICATE at FF_X27_Y7_N40
--register power-up is low

QC1L800Q = DFFEAS(QC1L321, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1L798Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]~DUPLICATE at FF_X18_Y8_N40
--register power-up is low

QC1L798Q = DFFEAS(QC1L320, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1L406Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X21_Y9_N52
--register power-up is low

QC1L406Q = DFFEAS(QC1L452, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[3],  ,  , QC1_E_new_inst);


--QC1L404Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE at FF_X21_Y9_N43
--register power-up is low

QC1L404Q = DFFEAS(QC1L451, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[2],  ,  , QC1_E_new_inst);


--QC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X21_Y9_N26
--register power-up is low

QC1L409Q = DFFEAS(QC1L454, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[5],  ,  , QC1_E_new_inst);


--QC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE at FF_X21_Y9_N34
--register power-up is low

QC1L411Q = DFFEAS(QC1L455, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[6],  ,  , QC1_E_new_inst);


--QC1L414Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X21_Y9_N58
--register power-up is low

QC1L414Q = DFFEAS(QC1L457, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[8],  ,  , QC1_E_new_inst);


--QC1L533Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~DUPLICATE at FF_X22_Y8_N53
--register power-up is low

QC1L533Q = DFFEAS(QC1L534, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC2_q_b[9],  , QC1L524, !QC1_R_src2_use_imm);


--QC1L419Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X21_Y9_N37
--register power-up is low

QC1L419Q = DFFEAS(QC1L461, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[12],  ,  , QC1_E_new_inst);


--QC1L786Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]~DUPLICATE at FF_X17_Y7_N14
--register power-up is low

QC1L786Q = DFFEAS(QC1L311, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1L788Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]~DUPLICATE at FF_X17_Y7_N58
--register power-up is low

QC1L788Q = DFFEAS(QC1L312, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  , QC1L343,  );


--QC1L395Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]~DUPLICATE at FF_X16_Y7_N22
--register power-up is low

QC1L395Q = DFFEAS(QC1L200, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src2[1],  ,  , QC1_E_new_inst);


--QC1L502Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE at FF_X25_Y7_N4
--register power-up is low

QC1L502Q = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[18],  , QC1L483, VCC);


--QC1L509Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]~DUPLICATE at FF_X25_Y7_N16
--register power-up is low

QC1L509Q = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , WC1_q_b[24],  , QC1L483, VCC);


--QC1L663Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]~DUPLICATE at FF_X17_Y8_N49
--register power-up is low

QC1L663Q = DFFEAS(QC1L689, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_W_valid, VCC,  ,  , QC1_R_ctrl_exception);


--QC1L426Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE at FF_X21_Y7_N16
--register power-up is low

QC1L426Q = DFFEAS(QC1L467, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L502Q,  ,  , QC1_E_new_inst);


--JD1L54Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE at FF_X7_Y5_N20
--register power-up is low

JD1L54Q = DFFEAS(JD1L55, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[2],  , JD1L61, !LD1_take_action_ocimem_b);


--QC1L448Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X21_Y7_N31
--register power-up is low

QC1L448Q = DFFEAS(QC1L480, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[31],  ,  , QC1_E_new_inst);


--QC1L1000Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]~DUPLICATE at FF_X12_Y6_N4
--register power-up is low

QC1L1000Q = DFFEAS(EC1L25, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1L1002Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]~DUPLICATE at FF_X12_Y6_N55
--register power-up is low

QC1L1002Q = DFFEAS(EC1L26, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1L1005Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]~DUPLICATE at FF_X12_Y6_N28
--register power-up is low

QC1L1005Q = DFFEAS(EC1L27, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1L1008Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]~DUPLICATE at FF_X15_Y6_N56
--register power-up is low

QC1L1008Q = DFFEAS(EC1L29, GLOBAL(A1L123), !Y2_r_sync_rst,  , !QC1L1011, QC1L880,  ,  , QC1_av_ld_aligning_data);


--QC1L429Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X21_Y7_N1
--register power-up is low

QC1L429Q = DFFEAS(QC1L469, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[20],  ,  , QC1_E_new_inst);


--JD1L105Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE at FF_X7_Y5_N7
--register power-up is low

JD1L105Q = DFFEAS(JD1L106, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[26],  , JD1L61, !LD1_take_action_ocimem_b);


--QC1L433Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X21_Y7_N53
--register power-up is low

QC1L433Q = DFFEAS(QC1L471, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[22],  ,  , QC1_E_new_inst);


--QC1L431Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X21_Y7_N22
--register power-up is low

QC1L431Q = DFFEAS(QC1L470, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[21],  ,  , QC1_E_new_inst);


--QC1L435Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X21_Y7_N49
--register power-up is low

QC1L435Q = DFFEAS(QC1L472, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[23],  ,  , QC1_E_new_inst);


--QC1L439Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X21_Y7_N43
--register power-up is low

QC1L439Q = DFFEAS(QC1L474, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[25],  ,  , QC1_E_new_inst);


--QC1L437Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X21_Y7_N46
--register power-up is low

QC1L437Q = DFFEAS(QC1L473, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1L509Q,  ,  , QC1_E_new_inst);


--QC1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X21_Y7_N37
--register power-up is low

QC1L442Q = DFFEAS(QC1L476, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[27],  ,  , QC1_E_new_inst);


--QC1L444Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X21_Y7_N55
--register power-up is low

QC1L444Q = DFFEAS(QC1L477, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , QC1_E_src1[28],  ,  , QC1_E_new_inst);


--JD1L92Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~DUPLICATE at FF_X7_Y5_N13
--register power-up is low

JD1L92Q = DFFEAS(JD1L93, GLOBAL(A1L123),  ,  , JD1L50, VD1_q_a[20],  , JD1L61, !LD1_take_action_ocimem_b);


--U1L18Q is nios_system:u0|nios_system_leds:leds|data_out[7]~DUPLICATE at FF_X10_Y4_N19
--register power-up is low

U1L18Q = DFFEAS(U1L19, GLOBAL(A1L123), !Y1_r_sync_rst,  , U1L4,  ,  ,  ,  );


--QC1L1029Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]~DUPLICATE at FF_X8_Y6_N28
--register power-up is low

QC1L1029Q = DFFEAS(QC1L1030, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1021Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE at FF_X12_Y7_N34
--register power-up is low

QC1L1021Q = DFFEAS(QC1_d_read_nxt, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JD1L193Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X6_Y6_N2
--register power-up is low

JD1L193Q = DFFEAS(JD1L192, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--WB6L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X10_Y7_N28
--register power-up is low

WB6L12Q = DFFEAS(WB6L13, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1L89Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE at FF_X4_Y3_N40
--register power-up is low

BB1L89Q = AMPP_FUNCTION(A1L105, BB1L88, !N1_clr_reg, GND);


--QC1L271Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]~DUPLICATE at FF_X13_Y6_N4
--register power-up is low

QC1L271Q = DFFEAS(QC1L630, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L694,  ,  ,  ,  );


--VB5L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X11_Y7_N43
--register power-up is low

VB5L5Q = DFFEAS(VB5L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X13_Y7_N19
--register power-up is low

VB1L5Q = DFFEAS(VB1L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1085Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X13_Y7_N37
--register power-up is low

QC1L1085Q = DFFEAS(QC1L1084, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L4Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~DUPLICATE at FF_X13_Y7_N13
--register power-up is low

YB2L4Q = DFFEAS(YB2L3, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--LD1L2Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE at FF_X7_Y6_N31
--register power-up is low

LD1L2Q = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_update_jdo_strobe,  ,  , VCC);


--QC1L1079Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~DUPLICATE at FF_X8_Y6_N22
--register power-up is low

QC1L1079Q = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1_E_valid_from_R, QC1L1078,  ,  , VCC);


--QC1L837Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]~DUPLICATE at FF_X17_Y6_N13
--register power-up is low

QC1L837Q = DFFEAS(QC1L838, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~DUPLICATE at FF_X10_Y6_N22
--register power-up is low

WB3L5Q = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[2],  ,  , VCC);


--QC1L904Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]~DUPLICATE at FF_X15_Y6_N25
--register power-up is low

QC1L904Q = DFFEAS(QC1L924, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L911Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]~DUPLICATE at FF_X15_Y7_N19
--register power-up is low

QC1L911Q = DFFEAS(QC1L946, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--QC1L908Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]~DUPLICATE at FF_X15_Y6_N13
--register power-up is low

QC1L908Q = DFFEAS(QC1L936, GLOBAL(A1L123), !Y2_r_sync_rst,  , QC1L912,  ,  ,  ,  );


--TC1L7Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE at FF_X13_Y8_N46
--register power-up is low

TC1L7Q = DFFEAS(TB1_src_data[42], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--WB3L36Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~DUPLICATE at FF_X12_Y6_N43
--register power-up is low

WB3L36Q = DFFEAS( , GLOBAL(A1L123), !Y2_r_sync_rst,  ,  , TC1_readdata[27],  ,  , VCC);


--QC1L954Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X15_Y6_N19
--register power-up is low

QC1L954Q = DFFEAS(QC1L972, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L959Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE at FF_X12_Y8_N25
--register power-up is low

QC1L959Q = DFFEAS(QC1L992, GLOBAL(A1L123), !Y2_r_sync_rst,  ,  ,  ,  ,  ,  );


--KB2L10Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X9_Y4_N13
--register power-up is low

KB2L10Q = DFFEAS(KB2L9, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KB1L5Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X7_Y4_N49
--register power-up is low

KB1L5Q = DFFEAS(KB1L4, GLOBAL(A1L123), !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1L27Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE at FF_X7_Y4_N31
--register power-up is low

NB1L27Q = DFFEAS(NB1_counter_comb_bita0, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X7_Y4_N37
--register power-up is low

NB1L30Q = DFFEAS(NB1_counter_comb_bita2, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1L34Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X7_Y4_N46
--register power-up is low

NB1L34Q = DFFEAS(NB1_counter_comb_bita5, GLOBAL(A1L123), !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--BB1L115Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE at FF_X3_Y1_N53
--register power-up is low

BB1L115Q = AMPP_FUNCTION(A1L105, BB1L114, !N1_clr_reg, GND, BB1L93);


--N1L99Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE at FF_X6_Y2_N31
--register power-up is low

N1L99Q = AMPP_FUNCTION(A1L105, N1L100, Q1_state[0], Q1_state[11]);


--N1L97Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE at FF_X6_Y2_N52
--register power-up is low

N1L97Q = AMPP_FUNCTION(A1L105, N1L99Q, Q1_state[0], GND, Q1_state[11]);


--P1L9Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE at FF_X2_Y1_N17
--register power-up is low

P1L9Q = AMPP_FUNCTION(A1L105, P1L12, GND, P1L8);


--P1L11Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X2_Y1_N7
--register power-up is low

P1L11Q = AMPP_FUNCTION(A1L105, P1L13, GND, P1L8);


--P1L5Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE at FF_X2_Y1_N41
--register power-up is low

P1L5Q = AMPP_FUNCTION(A1L105, P1L14, GND, P1L8);


--N1L108Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE at FF_X1_Y1_N46
--register power-up is low

N1L108Q = AMPP_FUNCTION(A1L105, N1L117, GND, N1L107);


--N1L111Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE at FF_X1_Y1_N13
--register power-up is low

N1L111Q = AMPP_FUNCTION(A1L105, N1L118, GND, N1L107);


