// Seed: 1548670860
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[-1-1] = id_6 + id_4;
endmodule
module module_2 #(
    parameter id_14 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14
);
  output wire _id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_14 : -1] id_15;
  final $signed(5);
  ;
  wire id_16;
  ;
  module_0 modCall_1 ();
endmodule
