description: SerDes Configuration
register:
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_18_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: PIPE_TX_DEEMPH_7_0
    type: rw
  name: L0_TX_ANA_TM_18
  offset: '0x00000048'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_117_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: MULTILANE_BYP1_7_6_RSVD
    type: ro
  - bits: '5'
    name: TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '4'
    name: FORCE_TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '3'
    name: TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '2'
    name: FORCE_TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '1'
    name: TX_DP_MULTILANE_CFG_EN
    type: rw
  - bits: '0'
    name: FORCE_TX_DP_MULTILANE_CFG_EN
    type: rw
  name: L0_TX_ANA_TM_117
  offset: '0x000001D4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_118_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: ANA_BYP30_7_4_RSVD
    type: ro
  - bits: '3'
    name: FORCE_TX_DEEMPH_17_12
    type: rw
  - bits: '2'
    name: FORCE_TX_DEEMPH_11_6
    type: rw
  - bits: '1'
    name: FORCE_TX_DEEMPH_5_0
    type: rw
  - bits: '0'
    name: FORCE_TX_DEEMPH_17_0
    type: rw
  name: L0_TX_ANA_TM_118
  offset: '0x000001D8'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_0_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: TX_PHY_MODE
    type: ro
  - bits: '3:0'
    name: TX_PHY_GEAR
    type: ro
  name: L0_TXPMA_ST_0
  offset: '0x00000B00'
  type: ro
  width: 32
- default: '0x00000020'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_3_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_ST3_7_6_SPARE
    type: ro
  - bits: '5:0'
    name: TX_LSEG_DN_RESCAL_CODE
    type: ro
  name: L0_TXPMA_ST_3
  offset: '0x00000B0C'
  type: ro
  width: 32
- default: '0x00000020'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_4_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_ST4_7_6_SPARE
    type: ro
  - bits: '5:0'
    name: TX_USEG_DP_RESCAL_CODE
    type: ro
  name: L0_TXPMA_ST_4
  offset: '0x00000B10'
  type: ro
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_45_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_DP_BYP0_7_6_RSVD
    type: ro
  - bits: '5'
    name: DP_TM_TX_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '4'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '3'
    name: DP_TM_TX_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '2'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '1'
    name: DP_TM_TX_DP_ENABLE_MAIN_PATH
    type: rw
  - bits: '0'
    name: DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH
    type: rw
  name: L0_TXPMD_TM_45
  offset: '0x00000CB4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_48_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_MISC2_7_6_RSVD
    type: ro
  - bits: '5'
    name: TM_FORCE_RESULTANT_MARGINING_FACTOR
    type: rw
  - bits: '4:0'
    name: TM_RESULTANT_MARGINING_FACTOR
    type: rw
  name: L0_TXPMD_TM_48
  offset: '0x00000CC0'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_12_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_PSO_HSRXDIG
    type: rw
  - bits: '6'
    name: FORCE_UPHY_PSO_HSRXDIG
    type: rw
  - bits: '5'
    name: UPHY_PDN_HS_DES
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PDN_HS_DES
    type: rw
  - bits: '3'
    name: UPHY_RST_GF_MUX
    type: rw
  - bits: '2'
    name: FORCE_UPHY_RST_GF_MUX
    type: rw
  - bits: '1'
    name: UPHY_ENABLE_CDR
    type: rw
  - bits: '0'
    name: FORCE_UPHY_ENABLE_CDR
    type: rw
  name: L0_TM_ANA_BYP_12
  offset: '0x0000102C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_15_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '6'
    name: FORCE_UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '5'
    name: UPHY_PD_SAMP_C2C
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PD_SAMP_C2C
    type: rw
  - bits: '3'
    name: UPHY_PSO_CORE_EQ
    type: rw
  - bits: '2'
    name: FORCE_UPHY_PSO_CORE_EQ
    type: rw
  - bits: '1'
    name: UPHY_PSO_IO_EQ
    type: rw
  - bits: '0'
    name: FORCE_UPHY_PSO_IO_EQ
    type: rw
  name: L0_TM_ANA_BYP_15
  offset: '0x00001038'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_6_31_8_RSVD
    type: ro
  - bits: '7'
    name: RESERVED
    type: ro
  - bits: '6'
    name: FORCE_BYPASS_ON_ERR
    type: rw
  - bits: '5'
    name: SUPPRESS_ERR
    type: rw
  - bits: '4'
    name: BYPASS_OHC
    type: rw
  - bits: '3'
    name: BYPASS_DECODER
    type: rw
  - bits: '2'
    name: FORCE_BYPASS_DEC
    type: rw
  - bits: '1'
    name: BYPASS_DESCRAM
    type: rw
  - bits: '0'
    name: FORCE_BYPASS_DESCRAM
    type: rw
  name: L0_TM_DIG_6
  offset: '0x0000106C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_8_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: EYESURF_ENABLE
    type: rw
  - bits: '3'
    name: USE_EB_IN_MPHY
    type: rw
  - bits: '2'
    name: BYPASS_EB
    type: rw
  - bits: '1'
    name: EB_MODE
    type: rw
  - bits: '0'
    name: FORCE_EB_MODE
    type: rw
  name: L0_TM_DIG_8
  offset: '0x00001074'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_10_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: RESERVED
    type: ro
  - bits: '3:0'
    name: CDR_BIT_LOCK_TIME
    type: rw
  name: L0_TM_DIG_10
  offset: '0x0000107C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_21_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: COMMA_LOCATION_RST
    type: rw
  - bits: '3:2'
    name: SSC_WAIT_CNT
    type: rw
  - bits: '1:0'
    name: COMMA_PRE_LOCK_THRESH
    type: rw
  name: L0_TM_DIG_21
  offset: '0x000010A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_AUX_0_31_8_RSVD
    type: ro
  - bits: '7'
    name: BIT_0
    type: rw
  - bits: '6'
    name: BIT_1
    type: rw
  - bits: '5'
    name: BIT_2
    type: rw
  - bits: '4'
    name: BIT_3
    type: rw
  - bits: '3'
    name: BIT_4
    type: rw
  - bits: '2'
    name: BIT_5
    type: rw
  - bits: '1'
    name: BIT_6
    type: rw
  - bits: '0'
    name: BIT_7
    type: rw
  name: L0_TM_AUX_0
  offset: '0x000010CC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_MISC2_31_8_RSVD
    type: ro
  - bits: '7'
    name: ILL_CAL_BYPASS_COUNTS
    type: rw
  - bits: '6'
    name: PWR_SEQ_SAMP_CAL_ALWAYS
    type: rw
  - bits: '5'
    name: PWR_SEQ_BYP_CAL_DONE
    type: rw
  - bits: '4'
    name: PWR_SEQ_BYP_CAL_DONE_VAL
    type: rw
  - bits: '3'
    name: SAMP_BYPASS_CAL_TO_EQ
    type: rw
  - bits: '2'
    name: SAMP_BYPASS_CAL_TO_EQ_VAL
    type: rw
  - bits: '1:0'
    name: UNUSED
    type: ro
  name: L0_TM_MISC2
  offset: '0x0000189C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F0
    type: rw
  name: L0_TM_IQ_ILL1
  offset: '0x000018F8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F1
    type: rw
  name: L0_TM_IQ_ILL2
  offset: '0x000018FC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F2
    type: rw
  name: L0_TM_IQ_ILL3
  offset: '0x00001900'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_POLYTRIM_VAL
    type: rw
  name: L0_TM_IQ_ILL8
  offset: '0x00001914'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_IQ_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_IQ_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_IQ_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_IQ_POLYTIM
    type: rw
  name: L0_TM_IQ_ILL9
  offset: '0x00001918'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F0
    type: rw
  name: L0_TM_E_ILL1
  offset: '0x00001924'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F1
    type: rw
  name: L0_TM_E_ILL2
  offset: '0x00001928'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F2
    type: rw
  name: L0_TM_E_ILL3
  offset: '0x0000192C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_POLYTRIM_VAL
    type: rw
  name: L0_TM_E_ILL8
  offset: '0x00001940'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_E_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_E_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_E_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_E_POLYTIM
    type: rw
  name: L0_TM_E_ILL9
  offset: '0x00001944'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ0_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_RL_PROG_MSB
    type: rw
  - bits: '6'
    name: EQ_STG1_CTRL_BYP
    type: rw
  - bits: '5'
    name: EQ_STG2_CTRL_BYP
    type: rw
  - bits: '4'
    name: EQ_ADAPTATION_FORCE
    type: rw
  - bits: '3'
    name: EQ_ADAPTATION_FORCE_VAL
    type: rw
  - bits: '2:0'
    name: EQ_ISOURCE_EN_VAL
    type: rw
  name: L0_TM_EQ0
  offset: '0x0000194C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ1_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_PREAMP_MODE_VAL
    type: rw
  - bits: '6:5'
    name: EQ_STG1_RL_PROG
    type: rw
  - bits: '4:3'
    name: EQ_STG2_CM_PROG
    type: rw
  - bits: '2'
    name: EQ_STG2_PREAMP_MODE_VAL
    type: rw
  - bits: '1:0'
    name: EQ_STG2_RL_PROG
    type: rw
  name: L0_TM_EQ1
  offset: '0x00001950'
  type: mixed
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_ITER_WAIT
    type: rw
  name: L0_TM_ILL8
  offset: '0x00001980'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL11_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL
    type: rw
  - bits: '3:0'
    name: G2B_PLL_CTR_11_8_BYP_VAL
    type: rw
  name: L0_TM_ILL11
  offset: '0x0000198C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL12_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: G1A_PLL_CTR_BYP_VAL
    type: rw
  name: L0_TM_ILL12
  offset: '0x00001990'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_RST_DLY_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: APB_RST_DLY
    type: rw
  name: L0_TM_RST_DLY
  offset: '0x000019A4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL15_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_REF_CTR_MSB_REG1
    type: rw
  name: L0_TM_ILL15
  offset: '0x000019A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR5_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: FPHL_FSM_ACC_CYCLES
    type: rw
  - bits: '4:0'
    name: FFL_PH0_INT_GAIN
    type: rw
  name: L0_TM_CDR5
  offset: '0x00001C14'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR16_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: UNUSED
    type: ro
  - bits: '4:0'
    name: FFL_PH0_PROP_GAIN
    type: rw
  name: L0_TM_CDR16
  offset: '0x00001C40'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG_37_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: TM_COARSE_CODE_SAT_VALUE_LSB
    type: rw
  - bits: '4'
    name: TM_ENABLE_COARSE_SATURATION
    type: rw
  - bits: '3:2'
    name: W_SPARE_OUTPUTS
    type: rw
  - bits: '1'
    name: TM_FORCE_EN_IP_DIV_BYPASS
    type: rw
  - bits: '0'
    name: TM_EN_IP_DIV_BYPASS
    type: rw
  name: L0_TM_PLL_DIG_37
  offset: '0x00002094'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_FBDIV_FRAC_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_FBDIV_FRAC_3_MSV_RSVD
    type: ro
  - bits: '6'
    name: TM_FORCE_EN_FRAC
    type: rw
  - bits: '5'
    name: TM_EN_FRAC
    type: rw
  - bits: '4:3'
    name: FBDIV_FRAC_3_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: FBDIV_FRAC_3_MSB
    type: rw
  name: L0_PLL_FBDIV_FRAC_3_MSB
  offset: '0x00002360'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_NUM_OF_STEPS_0_LSB
    type: rw
  name: L0_PLL_SS_STEPS_0_LSB
  offset: '0x00002368'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_1_MSB_31_8_RSVD
    type: ro
  - bits: '7:3'
    name: SS_NUM_OF_STEPS_1_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: SS_NUM_OF_STEPS_1_MSB
    type: rw
  name: L0_PLL_SS_STEPS_1_MSB
  offset: '0x0000236C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_0_LSB
    type: rw
  name: L0_PLL_SS_STEP_SIZE_0_LSB
  offset: '0x00002370'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_1
    type: rw
  name: L0_PLL_SS_STEP_SIZE_1
  offset: '0x00002374'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_2
    type: rw
  name: L0_PLL_SS_STEP_SIZE_2
  offset: '0x00002378'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_FORCE_EN_SS
    type: rw
  - bits: '6'
    name: TM_EN_SS
    type: rw
  - bits: '5'
    name: FORCE_SS_NUM_OF_STEPS
    type: rw
  - bits: '4'
    name: FORCE_SS_STEP_SIZE
    type: rw
  - bits: '3:2'
    name: SS_SPREAD_TYPE
    type: rw
  - bits: '1:0'
    name: SS_STEP_SIZE_3_MSB
    type: rw
  name: L0_PLL_SS_STEP_SIZE_3_MSB
  offset: '0x0000237C'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_STATUS_READ_1_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: PLL_STATUS_READ_1_RSVD
    type: ro
  - bits: '5'
    name: PLL_START_LOOP_STATUS_READ
    type: ro
  - bits: '4'
    name: PLL_LOCK_STATUS_READ
    type: ro
  - bits: '3'
    name: PLL_COARSE_DONE_STATUS_READ
    type: ro
  - bits: '2:0'
    name: PLL_COARSE_CODE_MSB_STATUS_READ
    type: ro
  name: L0_PLL_STATUS_READ_1
  offset: '0x000023E4'
  type: ro
  width: 32
- default: '0x00000080'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: L0_REF_CLK_SEL_31_8_RSVD
    type: ro
  - bits: '7'
    name: L0_REF_CLK_LCL_SEL
    type: rw
  - bits: '6'
    name: L0_REFCLK_SEL_6_RSVD
    type: ro
  - bits: '5'
    name: L0_REFCLK_SEL_5_RSVD
    type: ro
  - bits: '4'
    name: L0_REF_CLK_SEL_4
    type: rw
  - bits: '3'
    name: L0_REF_CLK_SEL_3
    type: rw
  - bits: '2'
    name: L0_REF_CLK_SEL_2
    type: rw
  - bits: '1'
    name: L0_REF_CLK_SEL_1
    type: rw
  - bits: '0'
    name: L0_REF_CLK_SEL_0
    type: rw
  name: L0_L0_REF_CLK_SEL
  offset: '0x00002860'
  type: mixed
  width: 32
- default: '0x00000080'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: L1_REF_CLK_SEL_31_8_RSVD
    type: ro
  - bits: '7'
    name: L1_REF_CLK_LCL_SEL
    type: rw
  - bits: '6'
    name: L1_REFCLK_SEL_6_RSVD
    type: ro
  - bits: '5'
    name: L1_REFCLK_SEL_5_RSVD
    type: ro
  - bits: '4'
    name: L1_REF_CLK_SEL_4
    type: rw
  - bits: '3'
    name: L1_REF_CLK_SEL_3
    type: rw
  - bits: '2'
    name: L1_REF_CLK_SEL_2
    type: rw
  - bits: '1'
    name: L1_REF_CLK_SEL_1
    type: rw
  - bits: '0'
    name: L1_REF_CLK_SEL_0
    type: rw
  name: L0_L1_REF_CLK_SEL
  offset: '0x00002864'
  type: mixed
  width: 32
- default: '0x00000080'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: L2_REF_CLK_SEL_31_8_RSVD
    type: ro
  - bits: '7'
    name: L2_REF_CLK_LCL_SEL
    type: rw
  - bits: '6'
    name: L2_REFCLK_SEL_6_RSVD
    type: ro
  - bits: '5'
    name: L2_REFCLK_SEL_5_RSVD
    type: ro
  - bits: '4'
    name: L2_REF_CLK_SEL_4
    type: rw
  - bits: '3'
    name: L2_REF_CLK_SEL_3
    type: rw
  - bits: '2'
    name: L2_REF_CLK_SEL_2
    type: rw
  - bits: '1'
    name: L2_REF_CLK_SEL_1
    type: rw
  - bits: '0'
    name: L2_REF_CLK_SEL_0
    type: rw
  name: L0_L2_REF_CLK_SEL
  offset: '0x00002868'
  type: mixed
  width: 32
- default: '0x00000080'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: L3_REF_CLK_SEL_31_8_RSVD
    type: ro
  - bits: '7'
    name: L3_REF_CLK_LCL_SEL
    type: rw
  - bits: '6'
    name: L3_REFCLK_SEL_6_RSVD
    type: ro
  - bits: '5'
    name: L3_REFCLK_SEL_5_RSVD
    type: ro
  - bits: '4'
    name: L3_REF_CLK_SEL_4
    type: rw
  - bits: '3'
    name: L3_REF_CLK_SEL_3
    type: rw
  - bits: '2'
    name: L3_REF_CLK_SEL_2
    type: rw
  - bits: '1'
    name: L3_REF_CLK_SEL_1
    type: rw
  - bits: '0'
    name: L3_REF_CLK_SEL_0
    type: rw
  name: L0_L3_REF_CLK_SEL
  offset: '0x0000286C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: UNKNOWN0
  offset: '0x0000289C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: POWER_GOOD
  offset: '0x00002B1C'
  type: mixed
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_18_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: PIPE_TX_DEEMPH_7_0
    type: rw
  name: L1_TX_ANA_TM_18
  offset: '0x00004048'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_117_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: MULTILANE_BYP1_7_6_RSVD
    type: ro
  - bits: '5'
    name: TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '4'
    name: FORCE_TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '3'
    name: TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '2'
    name: FORCE_TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '1'
    name: TX_DP_MULTILANE_CFG_EN
    type: rw
  - bits: '0'
    name: FORCE_TX_DP_MULTILANE_CFG_EN
    type: rw
  name: L1_TX_ANA_TM_117
  offset: '0x000041D4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_118_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: ANA_BYP30_7_4_RSVD
    type: ro
  - bits: '3'
    name: FORCE_TX_DEEMPH_17_12
    type: rw
  - bits: '2'
    name: FORCE_TX_DEEMPH_11_6
    type: rw
  - bits: '1'
    name: FORCE_TX_DEEMPH_5_0
    type: rw
  - bits: '0'
    name: FORCE_TX_DEEMPH_17_0
    type: rw
  name: L1_TX_ANA_TM_118
  offset: '0x000041D8'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_0_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: TX_PHY_MODE
    type: ro
  - bits: '3:0'
    name: TX_PHY_GEAR
    type: ro
  name: L1_TXPMA_ST_0
  offset: '0x00004B00'
  type: ro
  width: 32
- default: '0x00000020'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_4_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_ST4_7_6_SPARE
    type: ro
  - bits: '5:0'
    name: TX_USEG_DP_RESCAL_CODE
    type: ro
  name: L1_TXPMA_ST_4
  offset: '0x00004B10'
  type: ro
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_45_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_DP_BYP0_7_6_RSVD
    type: ro
  - bits: '5'
    name: DP_TM_TX_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '4'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '3'
    name: DP_TM_TX_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '2'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '1'
    name: DP_TM_TX_DP_ENABLE_MAIN_PATH
    type: rw
  - bits: '0'
    name: DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH
    type: rw
  name: L1_TXPMD_TM_45
  offset: '0x00004CB4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_48_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_MISC2_7_6_RSVD
    type: ro
  - bits: '5'
    name: TM_FORCE_RESULTANT_MARGINING_FACTOR
    type: rw
  - bits: '4:0'
    name: TM_RESULTANT_MARGINING_FACTOR
    type: rw
  name: L1_TXPMD_TM_48
  offset: '0x00004CC0'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_12_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_PSO_HSRXDIG
    type: rw
  - bits: '6'
    name: FORCE_UPHY_PSO_HSRXDIG
    type: rw
  - bits: '5'
    name: UPHY_PDN_HS_DES
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PDN_HS_DES
    type: rw
  - bits: '3'
    name: UPHY_RST_GF_MUX
    type: rw
  - bits: '2'
    name: FORCE_UPHY_RST_GF_MUX
    type: rw
  - bits: '1'
    name: UPHY_ENABLE_CDR
    type: rw
  - bits: '0'
    name: FORCE_UPHY_ENABLE_CDR
    type: rw
  name: L1_TM_ANA_BYP_12
  offset: '0x0000502C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_15_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '6'
    name: FORCE_UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '5'
    name: UPHY_PD_SAMP_C2C
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PD_SAMP_C2C
    type: rw
  - bits: '3'
    name: UPHY_PSO_CORE_EQ
    type: rw
  - bits: '2'
    name: FORCE_UPHY_PSO_CORE_EQ
    type: rw
  - bits: '1'
    name: UPHY_PSO_IO_EQ
    type: rw
  - bits: '0'
    name: FORCE_UPHY_PSO_IO_EQ
    type: rw
  name: L1_TM_ANA_BYP_15
  offset: '0x00005038'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_6_31_8_RSVD
    type: ro
  - bits: '7'
    name: RESERVED
    type: ro
  - bits: '6'
    name: FORCE_BYPASS_ON_ERR
    type: rw
  - bits: '5'
    name: SUPPRESS_ERR
    type: rw
  - bits: '4'
    name: BYPASS_OHC
    type: rw
  - bits: '3'
    name: BYPASS_DECODER
    type: rw
  - bits: '2'
    name: FORCE_BYPASS_DEC
    type: rw
  - bits: '1'
    name: BYPASS_DESCRAM
    type: rw
  - bits: '0'
    name: FORCE_BYPASS_DESCRAM
    type: rw
  name: L1_TM_DIG_6
  offset: '0x0000506C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_8_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: EYESURF_ENABLE
    type: rw
  - bits: '3'
    name: USE_EB_IN_MPHY
    type: rw
  - bits: '2'
    name: BYPASS_EB
    type: rw
  - bits: '1'
    name: EB_MODE
    type: rw
  - bits: '0'
    name: FORCE_EB_MODE
    type: rw
  name: L1_TM_DIG_8
  offset: '0x00005074'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_10_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: RESERVED
    type: ro
  - bits: '3:0'
    name: CDR_BIT_LOCK_TIME
    type: rw
  name: L1_TM_DIG_10
  offset: '0x0000507C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_21_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: COMMA_LOCATION_RST
    type: rw
  - bits: '3:2'
    name: SSC_WAIT_CNT
    type: rw
  - bits: '1:0'
    name: COMMA_PRE_LOCK_THRESH
    type: rw
  name: L1_TM_DIG_21
  offset: '0x000050A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_AUX_0_31_8_RSVD
    type: ro
  - bits: '7'
    name: BIT_0
    type: rw
  - bits: '6'
    name: BIT_1
    type: rw
  - bits: '5'
    name: BIT_2
    type: rw
  - bits: '4'
    name: BIT_3
    type: rw
  - bits: '3'
    name: BIT_4
    type: rw
  - bits: '2'
    name: BIT_5
    type: rw
  - bits: '1'
    name: BIT_6
    type: rw
  - bits: '0'
    name: BIT_7
    type: rw
  name: L1_TM_AUX_0
  offset: '0x000050CC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_MISC2_31_8_RSVD
    type: ro
  - bits: '7'
    name: ILL_CAL_BYPASS_COUNTS
    type: rw
  - bits: '6'
    name: PWR_SEQ_SAMP_CAL_ALWAYS
    type: rw
  - bits: '5'
    name: PWR_SEQ_BYP_CAL_DONE
    type: rw
  - bits: '4'
    name: PWR_SEQ_BYP_CAL_DONE_VAL
    type: rw
  - bits: '3'
    name: SAMP_BYPASS_CAL_TO_EQ
    type: rw
  - bits: '2'
    name: SAMP_BYPASS_CAL_TO_EQ_VAL
    type: rw
  - bits: '1:0'
    name: UNUSED
    type: ro
  name: L1_TM_MISC2
  offset: '0x0000589C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F0
    type: rw
  name: L1_TM_IQ_ILL1
  offset: '0x000058F8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F1
    type: rw
  name: L1_TM_IQ_ILL2
  offset: '0x000058FC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F2
    type: rw
  name: L1_TM_IQ_ILL3
  offset: '0x00005900'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_POLYTRIM_VAL
    type: rw
  name: L1_TM_IQ_ILL8
  offset: '0x00005914'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_IQ_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_IQ_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_IQ_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_IQ_POLYTIM
    type: rw
  name: L1_TM_IQ_ILL9
  offset: '0x00005918'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F0
    type: rw
  name: L1_TM_E_ILL1
  offset: '0x00005924'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F1
    type: rw
  name: L1_TM_E_ILL2
  offset: '0x00005928'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F2
    type: rw
  name: L1_TM_E_ILL3
  offset: '0x0000592C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_POLYTRIM_VAL
    type: rw
  name: L1_TM_E_ILL8
  offset: '0x00005940'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_E_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_E_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_E_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_E_POLYTIM
    type: rw
  name: L1_TM_E_ILL9
  offset: '0x00005944'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ0_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_RL_PROG_MSB
    type: rw
  - bits: '6'
    name: EQ_STG1_CTRL_BYP
    type: rw
  - bits: '5'
    name: EQ_STG2_CTRL_BYP
    type: rw
  - bits: '4'
    name: EQ_ADAPTATION_FORCE
    type: rw
  - bits: '3'
    name: EQ_ADAPTATION_FORCE_VAL
    type: rw
  - bits: '2:0'
    name: EQ_ISOURCE_EN_VAL
    type: rw
  name: L1_TM_EQ0
  offset: '0x0000594C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ1_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_PREAMP_MODE_VAL
    type: rw
  - bits: '6:5'
    name: EQ_STG1_RL_PROG
    type: rw
  - bits: '4:3'
    name: EQ_STG2_CM_PROG
    type: rw
  - bits: '2'
    name: EQ_STG2_PREAMP_MODE_VAL
    type: rw
  - bits: '1:0'
    name: EQ_STG2_RL_PROG
    type: rw
  name: L1_TM_EQ1
  offset: '0x00005950'
  type: mixed
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_ITER_WAIT
    type: rw
  name: L1_TM_ILL8
  offset: '0x00005980'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL11_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL
    type: rw
  - bits: '3:0'
    name: G2B_PLL_CTR_11_8_BYP_VAL
    type: rw
  name: L1_TM_ILL11
  offset: '0x0000598C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL12_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: G1A_PLL_CTR_BYP_VAL
    type: rw
  name: L1_TM_ILL12
  offset: '0x00005990'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_RST_DLY_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: APB_RST_DLY
    type: rw
  name: L1_TM_RST_DLY
  offset: '0x000059A4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL15_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_REF_CTR_MSB_REG1
    type: rw
  name: L1_TM_ILL15
  offset: '0x000059A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR5_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: FPHL_FSM_ACC_CYCLES
    type: rw
  - bits: '4:0'
    name: FFL_PH0_INT_GAIN
    type: rw
  name: L1_TM_CDR5
  offset: '0x00005C14'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR16_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: UNUSED
    type: ro
  - bits: '4:0'
    name: FFL_PH0_PROP_GAIN
    type: rw
  name: L1_TM_CDR16
  offset: '0x00005C40'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG_37_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: TM_COARSE_CODE_SAT_VALUE_LSB
    type: rw
  - bits: '4'
    name: TM_ENABLE_COARSE_SATURATION
    type: rw
  - bits: '3:2'
    name: W_SPARE_OUTPUTS
    type: rw
  - bits: '1'
    name: TM_FORCE_EN_IP_DIV_BYPASS
    type: rw
  - bits: '0'
    name: TM_EN_IP_DIV_BYPASS
    type: rw
  name: L1_TM_PLL_DIG_37
  offset: '0x00006094'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_FBDIV_FRAC_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_FBDIV_FRAC_3_MSV_RSVD
    type: ro
  - bits: '6'
    name: TM_FORCE_EN_FRAC
    type: rw
  - bits: '5'
    name: TM_EN_FRAC
    type: rw
  - bits: '4:3'
    name: FBDIV_FRAC_3_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: FBDIV_FRAC_3_MSB
    type: rw
  name: L1_PLL_FBDIV_FRAC_3_MSB
  offset: '0x00006360'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_NUM_OF_STEPS_0_LSB
    type: rw
  name: L1_PLL_SS_STEPS_0_LSB
  offset: '0x00006368'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_1_MSB_31_8_RSVD
    type: ro
  - bits: '7:3'
    name: SS_NUM_OF_STEPS_1_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: SS_NUM_OF_STEPS_1_MSB
    type: rw
  name: L1_PLL_SS_STEPS_1_MSB
  offset: '0x0000636C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_0_LSB
    type: rw
  name: L1_PLL_SS_STEP_SIZE_0_LSB
  offset: '0x00006370'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_1
    type: rw
  name: L1_PLL_SS_STEP_SIZE_1
  offset: '0x00006374'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_2
    type: rw
  name: L1_PLL_SS_STEP_SIZE_2
  offset: '0x00006378'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_FORCE_EN_SS
    type: rw
  - bits: '6'
    name: TM_EN_SS
    type: rw
  - bits: '5'
    name: FORCE_SS_NUM_OF_STEPS
    type: rw
  - bits: '4'
    name: FORCE_SS_STEP_SIZE
    type: rw
  - bits: '3:2'
    name: SS_SPREAD_TYPE
    type: rw
  - bits: '1:0'
    name: SS_STEP_SIZE_3_MSB
    type: rw
  name: L1_PLL_SS_STEP_SIZE_3_MSB
  offset: '0x0000637C'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_STATUS_READ_1_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: PLL_STATUS_READ_1_RSVD
    type: ro
  - bits: '5'
    name: PLL_START_LOOP_STATUS_READ
    type: ro
  - bits: '4'
    name: PLL_LOCK_STATUS_READ
    type: ro
  - bits: '3'
    name: PLL_COARSE_DONE_STATUS_READ
    type: ro
  - bits: '2:0'
    name: PLL_COARSE_CODE_MSB_STATUS_READ
    type: ro
  name: L1_PLL_STATUS_READ_1
  offset: '0x000063E4'
  type: ro
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_18_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: PIPE_TX_DEEMPH_7_0
    type: rw
  name: L2_TX_ANA_TM_18
  offset: '0x00008048'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_117_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: MULTILANE_BYP1_7_6_RSVD
    type: ro
  - bits: '5'
    name: TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '4'
    name: FORCE_TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '3'
    name: TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '2'
    name: FORCE_TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '1'
    name: TX_DP_MULTILANE_CFG_EN
    type: rw
  - bits: '0'
    name: FORCE_TX_DP_MULTILANE_CFG_EN
    type: rw
  name: L2_TX_ANA_TM_117
  offset: '0x000081D4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_118_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: ANA_BYP30_7_4_RSVD
    type: ro
  - bits: '3'
    name: FORCE_TX_DEEMPH_17_12
    type: rw
  - bits: '2'
    name: FORCE_TX_DEEMPH_11_6
    type: rw
  - bits: '1'
    name: FORCE_TX_DEEMPH_5_0
    type: rw
  - bits: '0'
    name: FORCE_TX_DEEMPH_17_0
    type: rw
  name: L2_TX_ANA_TM_118
  offset: '0x000081D8'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_0_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: TX_PHY_MODE
    type: ro
  - bits: '3:0'
    name: TX_PHY_GEAR
    type: ro
  name: L2_TXPMA_ST_0
  offset: '0x00008B00'
  type: ro
  width: 32
- default: '0x00000020'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_4_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_ST4_7_6_SPARE
    type: ro
  - bits: '5:0'
    name: TX_USEG_DP_RESCAL_CODE
    type: ro
  name: L2_TXPMA_ST_4
  offset: '0x00008B10'
  type: ro
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_45_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_DP_BYP0_7_6_RSVD
    type: ro
  - bits: '5'
    name: DP_TM_TX_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '4'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '3'
    name: DP_TM_TX_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '2'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '1'
    name: DP_TM_TX_DP_ENABLE_MAIN_PATH
    type: rw
  - bits: '0'
    name: DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH
    type: rw
  name: L2_TXPMD_TM_45
  offset: '0x00008CB4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_48_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_MISC2_7_6_RSVD
    type: ro
  - bits: '5'
    name: TM_FORCE_RESULTANT_MARGINING_FACTOR
    type: rw
  - bits: '4:0'
    name: TM_RESULTANT_MARGINING_FACTOR
    type: rw
  name: L2_TXPMD_TM_48
  offset: '0x00008CC0'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_12_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_PSO_HSRXDIG
    type: rw
  - bits: '6'
    name: FORCE_UPHY_PSO_HSRXDIG
    type: rw
  - bits: '5'
    name: UPHY_PDN_HS_DES
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PDN_HS_DES
    type: rw
  - bits: '3'
    name: UPHY_RST_GF_MUX
    type: rw
  - bits: '2'
    name: FORCE_UPHY_RST_GF_MUX
    type: rw
  - bits: '1'
    name: UPHY_ENABLE_CDR
    type: rw
  - bits: '0'
    name: FORCE_UPHY_ENABLE_CDR
    type: rw
  name: L2_TM_ANA_BYP_12
  offset: '0x0000902C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_15_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '6'
    name: FORCE_UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '5'
    name: UPHY_PD_SAMP_C2C
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PD_SAMP_C2C
    type: rw
  - bits: '3'
    name: UPHY_PSO_CORE_EQ
    type: rw
  - bits: '2'
    name: FORCE_UPHY_PSO_CORE_EQ
    type: rw
  - bits: '1'
    name: UPHY_PSO_IO_EQ
    type: rw
  - bits: '0'
    name: FORCE_UPHY_PSO_IO_EQ
    type: rw
  name: L2_TM_ANA_BYP_15
  offset: '0x00009038'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_6_31_8_RSVD
    type: ro
  - bits: '7'
    name: RESERVED
    type: ro
  - bits: '6'
    name: FORCE_BYPASS_ON_ERR
    type: rw
  - bits: '5'
    name: SUPPRESS_ERR
    type: rw
  - bits: '4'
    name: BYPASS_OHC
    type: rw
  - bits: '3'
    name: BYPASS_DECODER
    type: rw
  - bits: '2'
    name: FORCE_BYPASS_DEC
    type: rw
  - bits: '1'
    name: BYPASS_DESCRAM
    type: rw
  - bits: '0'
    name: FORCE_BYPASS_DESCRAM
    type: rw
  name: L2_TM_DIG_6
  offset: '0x0000906C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_8_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: EYESURF_ENABLE
    type: rw
  - bits: '3'
    name: USE_EB_IN_MPHY
    type: rw
  - bits: '2'
    name: BYPASS_EB
    type: rw
  - bits: '1'
    name: EB_MODE
    type: rw
  - bits: '0'
    name: FORCE_EB_MODE
    type: rw
  name: L2_TM_DIG_8
  offset: '0x00009074'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_10_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: RESERVED
    type: ro
  - bits: '3:0'
    name: CDR_BIT_LOCK_TIME
    type: rw
  name: L2_TM_DIG_10
  offset: '0x0000907C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_21_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: COMMA_LOCATION_RST
    type: rw
  - bits: '3:2'
    name: SSC_WAIT_CNT
    type: rw
  - bits: '1:0'
    name: COMMA_PRE_LOCK_THRESH
    type: rw
  name: L2_TM_DIG_21
  offset: '0x000090A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_AUX_0_31_8_RSVD
    type: ro
  - bits: '7'
    name: BIT_0
    type: rw
  - bits: '6'
    name: BIT_1
    type: rw
  - bits: '5'
    name: BIT_2
    type: rw
  - bits: '4'
    name: BIT_3
    type: rw
  - bits: '3'
    name: BIT_4
    type: rw
  - bits: '2'
    name: BIT_5
    type: rw
  - bits: '1'
    name: BIT_6
    type: rw
  - bits: '0'
    name: BIT_7
    type: rw
  name: L2_TM_AUX_0
  offset: '0x000090CC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_MISC2_31_8_RSVD
    type: ro
  - bits: '7'
    name: ILL_CAL_BYPASS_COUNTS
    type: rw
  - bits: '6'
    name: PWR_SEQ_SAMP_CAL_ALWAYS
    type: rw
  - bits: '5'
    name: PWR_SEQ_BYP_CAL_DONE
    type: rw
  - bits: '4'
    name: PWR_SEQ_BYP_CAL_DONE_VAL
    type: rw
  - bits: '3'
    name: SAMP_BYPASS_CAL_TO_EQ
    type: rw
  - bits: '2'
    name: SAMP_BYPASS_CAL_TO_EQ_VAL
    type: rw
  - bits: '1:0'
    name: UNUSED
    type: ro
  name: L2_TM_MISC2
  offset: '0x0000989C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F0
    type: rw
  name: L2_TM_IQ_ILL1
  offset: '0x000098F8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F1
    type: rw
  name: L2_TM_IQ_ILL2
  offset: '0x000098FC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F2
    type: rw
  name: L2_TM_IQ_ILL3
  offset: '0x00009900'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_POLYTRIM_VAL
    type: rw
  name: L2_TM_IQ_ILL8
  offset: '0x00009914'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_IQ_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_IQ_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_IQ_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_IQ_POLYTIM
    type: rw
  name: L2_TM_IQ_ILL9
  offset: '0x00009918'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F0
    type: rw
  name: L2_TM_E_ILL1
  offset: '0x00009924'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F1
    type: rw
  name: L2_TM_E_ILL2
  offset: '0x00009928'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F2
    type: rw
  name: L2_TM_E_ILL3
  offset: '0x0000992C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_POLYTRIM_VAL
    type: rw
  name: L2_TM_E_ILL8
  offset: '0x00009940'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_E_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_E_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_E_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_E_POLYTIM
    type: rw
  name: L2_TM_E_ILL9
  offset: '0x00009944'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ0_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_RL_PROG_MSB
    type: rw
  - bits: '6'
    name: EQ_STG1_CTRL_BYP
    type: rw
  - bits: '5'
    name: EQ_STG2_CTRL_BYP
    type: rw
  - bits: '4'
    name: EQ_ADAPTATION_FORCE
    type: rw
  - bits: '3'
    name: EQ_ADAPTATION_FORCE_VAL
    type: rw
  - bits: '2:0'
    name: EQ_ISOURCE_EN_VAL
    type: rw
  name: L2_TM_EQ0
  offset: '0x0000994C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ1_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_PREAMP_MODE_VAL
    type: rw
  - bits: '6:5'
    name: EQ_STG1_RL_PROG
    type: rw
  - bits: '4:3'
    name: EQ_STG2_CM_PROG
    type: rw
  - bits: '2'
    name: EQ_STG2_PREAMP_MODE_VAL
    type: rw
  - bits: '1:0'
    name: EQ_STG2_RL_PROG
    type: rw
  name: L2_TM_EQ1
  offset: '0x00009950'
  type: mixed
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_ITER_WAIT
    type: rw
  name: L2_TM_ILL8
  offset: '0x00009980'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL11_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL
    type: rw
  - bits: '3:0'
    name: G2B_PLL_CTR_11_8_BYP_VAL
    type: rw
  name: L2_TM_ILL11
  offset: '0x0000998C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL12_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: G1A_PLL_CTR_BYP_VAL
    type: rw
  name: L2_TM_ILL12
  offset: '0x00009990'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_RST_DLY_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: APB_RST_DLY
    type: rw
  name: L2_TM_RST_DLY
  offset: '0x000099A4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL15_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_REF_CTR_MSB_REG1
    type: rw
  name: L2_TM_ILL15
  offset: '0x000099A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR5_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: FPHL_FSM_ACC_CYCLES
    type: rw
  - bits: '4:0'
    name: FFL_PH0_INT_GAIN
    type: rw
  name: L2_TM_CDR5
  offset: '0x00009C14'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR16_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: UNUSED
    type: ro
  - bits: '4:0'
    name: FFL_PH0_PROP_GAIN
    type: rw
  name: L2_TM_CDR16
  offset: '0x00009C40'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG_37_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: TM_COARSE_CODE_SAT_VALUE_LSB
    type: rw
  - bits: '4'
    name: TM_ENABLE_COARSE_SATURATION
    type: rw
  - bits: '3:2'
    name: W_SPARE_OUTPUTS
    type: rw
  - bits: '1'
    name: TM_FORCE_EN_IP_DIV_BYPASS
    type: rw
  - bits: '0'
    name: TM_EN_IP_DIV_BYPASS
    type: rw
  name: L2_TM_PLL_DIG_37
  offset: '0x0000A094'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_FBDIV_FRAC_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_FBDIV_FRAC_3_MSV_RSVD
    type: ro
  - bits: '6'
    name: TM_FORCE_EN_FRAC
    type: rw
  - bits: '5'
    name: TM_EN_FRAC
    type: rw
  - bits: '4:3'
    name: FBDIV_FRAC_3_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: FBDIV_FRAC_3_MSB
    type: rw
  name: L2_PLL_FBDIV_FRAC_3_MSB
  offset: '0x0000A360'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_NUM_OF_STEPS_0_LSB
    type: rw
  name: L2_PLL_SS_STEPS_0_LSB
  offset: '0x0000A368'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_1_MSB_31_8_RSVD
    type: ro
  - bits: '7:3'
    name: SS_NUM_OF_STEPS_1_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: SS_NUM_OF_STEPS_1_MSB
    type: rw
  name: L2_PLL_SS_STEPS_1_MSB
  offset: '0x0000A36C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_0_LSB
    type: rw
  name: L2_PLL_SS_STEP_SIZE_0_LSB
  offset: '0x0000A370'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_1
    type: rw
  name: L2_PLL_SS_STEP_SIZE_1
  offset: '0x0000A374'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_2
    type: rw
  name: L2_PLL_SS_STEP_SIZE_2
  offset: '0x0000A378'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_FORCE_EN_SS
    type: rw
  - bits: '6'
    name: TM_EN_SS
    type: rw
  - bits: '5'
    name: FORCE_SS_NUM_OF_STEPS
    type: rw
  - bits: '4'
    name: FORCE_SS_STEP_SIZE
    type: rw
  - bits: '3:2'
    name: SS_SPREAD_TYPE
    type: rw
  - bits: '1:0'
    name: SS_STEP_SIZE_3_MSB
    type: rw
  name: L2_PLL_SS_STEP_SIZE_3_MSB
  offset: '0x0000A37C'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_STATUS_READ_1_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: PLL_STATUS_READ_1_RSVD
    type: ro
  - bits: '5'
    name: PLL_START_LOOP_STATUS_READ
    type: ro
  - bits: '4'
    name: PLL_LOCK_STATUS_READ
    type: ro
  - bits: '3'
    name: PLL_COARSE_DONE_STATUS_READ
    type: ro
  - bits: '2:0'
    name: PLL_COARSE_CODE_MSB_STATUS_READ
    type: ro
  name: L2_PLL_STATUS_READ_1
  offset: '0x0000A3E4'
  type: ro
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_18_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: PIPE_TX_DEEMPH_7_0
    type: rw
  name: L3_TX_ANA_TM_18
  offset: '0x0000C048'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_117_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: MULTILANE_BYP1_7_6_RSVD
    type: ro
  - bits: '5'
    name: TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '4'
    name: FORCE_TX_PCIE_4X_CFG_EN
    type: rw
  - bits: '3'
    name: TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '2'
    name: FORCE_TX_PCIE_2X_CFG_EN
    type: rw
  - bits: '1'
    name: TX_DP_MULTILANE_CFG_EN
    type: rw
  - bits: '0'
    name: FORCE_TX_DP_MULTILANE_CFG_EN
    type: rw
  name: L3_TX_ANA_TM_117
  offset: '0x0000C1D4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_ANA_TM_118_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: ANA_BYP30_7_4_RSVD
    type: ro
  - bits: '3'
    name: FORCE_TX_DEEMPH_17_12
    type: rw
  - bits: '2'
    name: FORCE_TX_DEEMPH_11_6
    type: rw
  - bits: '1'
    name: FORCE_TX_DEEMPH_5_0
    type: rw
  - bits: '0'
    name: FORCE_TX_DEEMPH_17_0
    type: rw
  name: L3_TX_ANA_TM_118
  offset: '0x0000C1D8'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_0_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: TX_PHY_MODE
    type: ro
  - bits: '3:0'
    name: TX_PHY_GEAR
    type: ro
  name: L3_TXPMA_ST_0
  offset: '0x0000CB00'
  type: ro
  width: 32
- default: '0x00000020'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMA_ST_4_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_ST4_7_6_SPARE
    type: ro
  - bits: '5:0'
    name: TX_USEG_DP_RESCAL_CODE
    type: ro
  name: L3_TXPMA_ST_4
  offset: '0x0000CB10'
  type: ro
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_45_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_DP_BYP0_7_6_RSVD
    type: ro
  - bits: '5'
    name: DP_TM_TX_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '4'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST2_PATH
    type: rw
  - bits: '3'
    name: DP_TM_TX_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '2'
    name: DP_TM_TX_OVRD_DP_ENABLE_POST1_PATH
    type: rw
  - bits: '1'
    name: DP_TM_TX_DP_ENABLE_MAIN_PATH
    type: rw
  - bits: '0'
    name: DP_TM_TX_OVRD_DP_ENABLE_MAIN_PATH
    type: rw
  name: L3_TXPMD_TM_45
  offset: '0x0000CCB4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TXPMD_TM_48_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: ANA_MISC2_7_6_RSVD
    type: ro
  - bits: '5'
    name: TM_FORCE_RESULTANT_MARGINING_FACTOR
    type: rw
  - bits: '4:0'
    name: TM_RESULTANT_MARGINING_FACTOR
    type: rw
  name: L3_TXPMD_TM_48
  offset: '0x0000CCC0'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_12_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_PSO_HSRXDIG
    type: rw
  - bits: '6'
    name: FORCE_UPHY_PSO_HSRXDIG
    type: rw
  - bits: '5'
    name: UPHY_PDN_HS_DES
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PDN_HS_DES
    type: rw
  - bits: '3'
    name: UPHY_RST_GF_MUX
    type: rw
  - bits: '2'
    name: FORCE_UPHY_RST_GF_MUX
    type: rw
  - bits: '1'
    name: UPHY_ENABLE_CDR
    type: rw
  - bits: '0'
    name: FORCE_UPHY_ENABLE_CDR
    type: rw
  name: L3_TM_ANA_BYP_12
  offset: '0x0000D02C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ANA_BYP_15_31_8_RSVD
    type: ro
  - bits: '7'
    name: UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '6'
    name: FORCE_UPHY_ENABLE_LOW_LEAKAGE
    type: rw
  - bits: '5'
    name: UPHY_PD_SAMP_C2C
    type: rw
  - bits: '4'
    name: FORCE_UPHY_PD_SAMP_C2C
    type: rw
  - bits: '3'
    name: UPHY_PSO_CORE_EQ
    type: rw
  - bits: '2'
    name: FORCE_UPHY_PSO_CORE_EQ
    type: rw
  - bits: '1'
    name: UPHY_PSO_IO_EQ
    type: rw
  - bits: '0'
    name: FORCE_UPHY_PSO_IO_EQ
    type: rw
  name: L3_TM_ANA_BYP_15
  offset: '0x0000D038'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_6_31_8_RSVD
    type: ro
  - bits: '7'
    name: RESERVED
    type: ro
  - bits: '6'
    name: FORCE_BYPASS_ON_ERR
    type: rw
  - bits: '5'
    name: SUPPRESS_ERR
    type: rw
  - bits: '4'
    name: BYPASS_OHC
    type: rw
  - bits: '3'
    name: BYPASS_DECODER
    type: rw
  - bits: '2'
    name: FORCE_BYPASS_DEC
    type: rw
  - bits: '1'
    name: BYPASS_DESCRAM
    type: rw
  - bits: '0'
    name: FORCE_BYPASS_DESCRAM
    type: rw
  name: L3_TM_DIG_6
  offset: '0x0000D06C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_8_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: EYESURF_ENABLE
    type: rw
  - bits: '3'
    name: USE_EB_IN_MPHY
    type: rw
  - bits: '2'
    name: BYPASS_EB
    type: rw
  - bits: '1'
    name: EB_MODE
    type: rw
  - bits: '0'
    name: FORCE_EB_MODE
    type: rw
  name: L3_TM_DIG_8
  offset: '0x0000D074'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_10_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: RESERVED
    type: ro
  - bits: '3:0'
    name: CDR_BIT_LOCK_TIME
    type: rw
  name: L3_TM_DIG_10
  offset: '0x0000D07C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_DIG_21_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: RESERVED
    type: ro
  - bits: '4'
    name: COMMA_LOCATION_RST
    type: rw
  - bits: '3:2'
    name: SSC_WAIT_CNT
    type: rw
  - bits: '1:0'
    name: COMMA_PRE_LOCK_THRESH
    type: rw
  name: L3_TM_DIG_21
  offset: '0x0000D0A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_AUX_0_31_8_RSVD
    type: ro
  - bits: '7'
    name: BIT_0
    type: rw
  - bits: '6'
    name: BIT_1
    type: rw
  - bits: '5'
    name: BIT_2
    type: rw
  - bits: '4'
    name: BIT_3
    type: rw
  - bits: '3'
    name: BIT_4
    type: rw
  - bits: '2'
    name: BIT_5
    type: rw
  - bits: '1'
    name: BIT_6
    type: rw
  - bits: '0'
    name: BIT_7
    type: rw
  name: L3_TM_AUX_0
  offset: '0x0000D0CC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_MISC2_31_8_RSVD
    type: ro
  - bits: '7'
    name: ILL_CAL_BYPASS_COUNTS
    type: rw
  - bits: '6'
    name: PWR_SEQ_SAMP_CAL_ALWAYS
    type: rw
  - bits: '5'
    name: PWR_SEQ_BYP_CAL_DONE
    type: rw
  - bits: '4'
    name: PWR_SEQ_BYP_CAL_DONE_VAL
    type: rw
  - bits: '3'
    name: SAMP_BYPASS_CAL_TO_EQ
    type: rw
  - bits: '2'
    name: SAMP_BYPASS_CAL_TO_EQ_VAL
    type: rw
  - bits: '1:0'
    name: UNUSED
    type: ro
  name: L3_TM_MISC2
  offset: '0x0000D89C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F0
    type: rw
  name: L3_TM_IQ_ILL1
  offset: '0x0000D8F8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F1
    type: rw
  name: L3_TM_IQ_ILL2
  offset: '0x0000D8FC'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_CALCODE_F2
    type: rw
  name: L3_TM_IQ_ILL3
  offset: '0x0000D900'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_IQ_POLYTRIM_VAL
    type: rw
  name: L3_TM_IQ_ILL8
  offset: '0x0000D914'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_IQ_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_IQ_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_IQ_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_IQ_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_IQ_POLYTIM
    type: rw
  name: L3_TM_IQ_ILL9
  offset: '0x0000D918'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F0
    type: rw
  name: L3_TM_E_ILL1
  offset: '0x0000D924'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F1
    type: rw
  name: L3_TM_E_ILL2
  offset: '0x0000D928'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL3_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_CALCODE_F2
    type: rw
  name: L3_TM_E_ILL3
  offset: '0x0000D92C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_BYPASS_E_POLYTRIM_VAL
    type: rw
  name: L3_TM_E_ILL8
  offset: '0x0000D940'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_E_ILL9_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: UNUSED
    type: ro
  - bits: '3'
    name: ILL_BYPASS_E_LFEN
    type: rw
  - bits: '2'
    name: ILL_BYPASS_E_LFEN_VAL
    type: rw
  - bits: '1'
    name: ILL_BYPASS_E_CNSTGMTRIM
    type: rw
  - bits: '0'
    name: ILL_BYPASS_E_POLYTIM
    type: rw
  name: L3_TM_E_ILL9
  offset: '0x0000D944'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ0_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_RL_PROG_MSB
    type: rw
  - bits: '6'
    name: EQ_STG1_CTRL_BYP
    type: rw
  - bits: '5'
    name: EQ_STG2_CTRL_BYP
    type: rw
  - bits: '4'
    name: EQ_ADAPTATION_FORCE
    type: rw
  - bits: '3'
    name: EQ_ADAPTATION_FORCE_VAL
    type: rw
  - bits: '2:0'
    name: EQ_ISOURCE_EN_VAL
    type: rw
  name: L3_TM_EQ0
  offset: '0x0000D94C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_EQ1_31_8_RSVD
    type: ro
  - bits: '7'
    name: EQ_STG1_PREAMP_MODE_VAL
    type: rw
  - bits: '6:5'
    name: EQ_STG1_RL_PROG
    type: rw
  - bits: '4:3'
    name: EQ_STG2_CM_PROG
    type: rw
  - bits: '2'
    name: EQ_STG2_PREAMP_MODE_VAL
    type: rw
  - bits: '1:0'
    name: EQ_STG2_RL_PROG
    type: rw
  name: L3_TM_EQ1
  offset: '0x0000D950'
  type: mixed
  width: 32
- default: '0x00000002'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL8_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_ITER_WAIT
    type: rw
  name: L3_TM_ILL8
  offset: '0x0000D980'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL11_31_8_RSVD
    type: ro
  - bits: '7:4'
    name: G2A_PCIEG1_PLL_CTR_11_8_BYP_VAL
    type: rw
  - bits: '3:0'
    name: G2B_PLL_CTR_11_8_BYP_VAL
    type: rw
  name: L3_TM_ILL11
  offset: '0x0000D98C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL12_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: G1A_PLL_CTR_BYP_VAL
    type: rw
  name: L3_TM_ILL12
  offset: '0x0000D990'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_RST_DLY_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: APB_RST_DLY
    type: rw
  name: L3_TM_RST_DLY
  offset: '0x0000D9A4'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_ILL15_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: ILL_CAL_REF_CTR_MSB_REG1
    type: rw
  name: L3_TM_ILL15
  offset: '0x0000D9A8'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR5_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: FPHL_FSM_ACC_CYCLES
    type: rw
  - bits: '4:0'
    name: FFL_PH0_INT_GAIN
    type: rw
  name: L3_TM_CDR5
  offset: '0x0000DC14'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CDR16_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: UNUSED
    type: ro
  - bits: '4:0'
    name: FFL_PH0_PROP_GAIN
    type: rw
  name: L3_TM_CDR16
  offset: '0x0000DC40'
  type: mixed
  width: 32
- default: '0x00000020'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG21_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_FORCE_EN_PLL_LDO_0P9_REF
    type: rw
  - bits: '6'
    name: ANA_TM_EN_PLL_0P9_FORCE_SW
    type: rw
  - bits: '5'
    name: TM_PLL_PD_OPDIV_SYM
    type: rw
  - bits: '4'
    name: TM_FORCE_PLL_PD_OPDIV_SYM
    type: rw
  - bits: '3'
    name: TM_PLL_RSVD_1
    type: ro
  - bits: '2'
    name: TM_PLL_RSVD_2
    type: ro
  - bits: '1'
    name: TM_PLL_EN
    type: rw
  - bits: '0'
    name: TM_FORCE_PLL_EN
    type: rw
  name: L3_TM_PLL_DIG21
  offset: '0x0000E054'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG_31_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_CLKDIST_ENABLE_MASTER_CLK_DRIVE
    type: rw
  - bits: '6'
    name: TM_FORCE_CLKDIST_ENABLE_MASTER_CLK_DRIVE
    type: rw
  - bits: '5'
    name: TM_CLKDIST_ENABLE_LANE_RST_DRIVE
    type: rw
  - bits: '4'
    name: TM_FORCE_CLKDIST_ENABLE_LANE_RST_DRIVE
    type: rw
  - bits: '3'
    name: TM_CLKDIST_ENABLE_LANE_CLK_DRIVE
    type: rw
  - bits: '2'
    name: TM_FORCE_CLKDIST_ENABLE_LANE_CLK_DRIVE
    type: rw
  - bits: '1'
    name: TM_CLKDIST_BIAS_RATE_SEL
    type: rw
  - bits: '0'
    name: TM_FORCE_CLKDIST_BIAS_RATE_SEL
    type: rw
  name: L3_TM_PLL_DIG_31
  offset: '0x0000E07C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG_33_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_FORCE_TX_CLK_RST_REL
    type: rw
  - bits: '6'
    name: TM_TX_CLK_RST_REL
    type: rw
  - bits: '5'
    name: TM_CLKDIST_MUX_XCVR_MASTER_RST_EN
    type: rw
  - bits: '4'
    name: TM_FORCE_CLKDIST_MUX_XCVR_MASTER_RST_EN
    type: rw
  - bits: '3'
    name: TM_CLKDIST_MUX_MASTER_CLK_SEL
    type: rw
  - bits: '2'
    name: TM_FORCE_CLKDIST_MUX_MASTER_CLK_SEL
    type: rw
  - bits: '1'
    name: TM_CLKDIST_MUX_LOCAL_CLK_SEL
    type: rw
  - bits: '0'
    name: TM_FORCE_CLKDIST_MUX_LOCAL_CLK_SEL
    type: rw
  name: L3_TM_PLL_DIG_33
  offset: '0x0000E084'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_PLL_DIG_37_31_8_RSVD
    type: ro
  - bits: '7:5'
    name: TM_COARSE_CODE_SAT_VALUE_LSB
    type: rw
  - bits: '4'
    name: TM_ENABLE_COARSE_SATURATION
    type: rw
  - bits: '3:2'
    name: W_SPARE_OUTPUTS
    type: rw
  - bits: '1'
    name: TM_FORCE_EN_IP_DIV_BYPASS
    type: rw
  - bits: '0'
    name: TM_EN_IP_DIV_BYPASS
    type: rw
  name: L3_TM_PLL_DIG_37
  offset: '0x0000E094'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_FBDIV_FRAC_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_FBDIV_FRAC_3_MSV_RSVD
    type: ro
  - bits: '6'
    name: TM_FORCE_EN_FRAC
    type: rw
  - bits: '5'
    name: TM_EN_FRAC
    type: rw
  - bits: '4:3'
    name: FBDIV_FRAC_3_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: FBDIV_FRAC_3_MSB
    type: rw
  name: L3_PLL_FBDIV_FRAC_3_MSB
  offset: '0x0000E360'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_NUM_OF_STEPS_0_LSB
    type: rw
  name: L3_PLL_SS_STEPS_0_LSB
  offset: '0x0000E368'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEPS_1_MSB_31_8_RSVD
    type: ro
  - bits: '7:3'
    name: SS_NUM_OF_STEPS_1_MSB_RSVD
    type: ro
  - bits: '2:0'
    name: SS_NUM_OF_STEPS_1_MSB
    type: rw
  name: L3_PLL_SS_STEPS_1_MSB
  offset: '0x0000E36C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_0_LSB_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_0_LSB
    type: rw
  name: L3_PLL_SS_STEP_SIZE_0_LSB
  offset: '0x0000E370'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_1_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_1
    type: rw
  name: L3_PLL_SS_STEP_SIZE_1
  offset: '0x0000E374'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_2_31_8_RSVD
    type: ro
  - bits: '7:0'
    name: SS_STEP_SIZE_2
    type: rw
  name: L3_PLL_SS_STEP_SIZE_2
  offset: '0x0000E378'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_SS_STEP_SIZE_3_MSB_31_8_RSVD
    type: ro
  - bits: '7'
    name: TM_FORCE_EN_SS
    type: rw
  - bits: '6'
    name: TM_EN_SS
    type: rw
  - bits: '5'
    name: FORCE_SS_NUM_OF_STEPS
    type: rw
  - bits: '4'
    name: FORCE_SS_STEP_SIZE
    type: rw
  - bits: '3:2'
    name: SS_SPREAD_TYPE
    type: rw
  - bits: '1:0'
    name: SS_STEP_SIZE_3_MSB
    type: rw
  name: L3_PLL_SS_STEP_SIZE_3_MSB
  offset: '0x0000E37C'
  type: mixed
  width: 32
- default: '0x00000001'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_STATUS_READ_1_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: PLL_STATUS_READ_1_RSVD
    type: ro
  - bits: '5'
    name: PLL_START_LOOP_STATUS_READ
    type: ro
  - bits: '4'
    name: PLL_LOCK_STATUS_READ
    type: ro
  - bits: '3'
    name: PLL_COARSE_DONE_STATUS_READ
    type: ro
  - bits: '2:0'
    name: PLL_COARSE_CODE_MSB_STATUS_READ
    type: ro
  name: L3_PLL_STATUS_READ_1
  offset: '0x0000E3E4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: L3_TM_CALIB_DIG14
  offset: '0x0000EC38'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: L3_TM_CALIB_DIG15
  offset: '0x0000EC3C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: L3_TM_CALIB_DIG16
  offset: '0x0000EC40'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CALIB_DIG18_31_8_RSVD
    type: ro
  - bits: '7'
    name: PIPE_NSW_CODE_OR_2
    type: rw
  - bits: '6'
    name: PIPE_NSW_CODE_OR_1
    type: rw
  - bits: '5'
    name: PIPE_NSW_CODE_OR_0
    type: rw
  - bits: '4'
    name: TM_OR_PIPE_NSW_CODE
    type: rw
  - bits: '3'
    name: FORCE_EN_PIPE_NSW
    type: rw
  - bits: '2'
    name: TM_OR_EN_PIPE_NSW
    type: rw
  - bits: '1'
    name: USB2_CODE_OR_4
    type: rw
  - bits: '0'
    name: USB2_CODE_OR_3
    type: rw
  name: L3_TM_CALIB_DIG18
  offset: '0x0000EC48'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TM_CALIB_DIG19_31_8_RSVD
    type: ro
  - bits: '7'
    name: PIPE_PSW_CODE_OR_1
    type: rw
  - bits: '6'
    name: PIPE_PSW_CODE_OR_0
    type: rw
  - bits: '5'
    name: TM_OR_PIPE_PSW_CODE
    type: rw
  - bits: '4'
    name: FORCE_EN_PIPE_PSW
    type: rw
  - bits: '3'
    name: TM_OR_EN_PIPE_PSW
    type: rw
  - bits: '2'
    name: PIPE_NSW_CODE_OR_5
    type: rw
  - bits: '1'
    name: PIPE_NSW_CODE_OR_4
    type: rw
  - bits: '0'
    name: PIPE_NSW_CODE_OR_3
    type: rw
  name: L3_TM_CALIB_DIG19
  offset: '0x0000EC4C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: L3_TM_CALIB_DIG20
  offset: '0x0000EC50'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: CALIB_DONE_STATUS_31_8_RSVD
    type: ro
  - bits: '7:2'
    name: CALIB_DONE_STATUS_2_7_RSVD
    type: ro
  - bits: '1'
    name: CALIB_DONE_STATUS
    type: ro
  - bits: '0'
    name: CALIB_COMP_OUT_STATUS
    type: ro
  name: L3_CALIB_DONE_STATUS
  offset: '0x0000EF14'
  type: ro
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: PMOS_CODE
  offset: '0x0000EF18'
  type: rw
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: NMOS_CODE
  offset: '0x0000EF1C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: MPHY_CODE
  offset: '0x0000EF20'
  type: rw
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: ICAL_CODE
  offset: '0x0000EF24'
  type: rw
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: RX_CODE
  offset: '0x0000EF28'
  type: rw
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  name: USB2_CODE
  offset: '0x0000EF2C'
  type: rw
  width: 32
- default: '0x0000000D'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_REF_SEL0_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_REF_SEL0_7_RSVD
    type: ro
  - bits: '6'
    name: PLL_REF_SEL0_6_RSVD
    type: ro
  - bits: '5'
    name: PLL_REF_SEL0_5_RSVD
    type: ro
  - bits: '4:0'
    name: PLLREFSEL0
    type: rw
  name: PLL_REF_SEL0
  offset: '0x00010000'
  type: mixed
  width: 32
- default: '0x00000008'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_REF_SEL1_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_REF_SEL0_7_RSVD
    type: ro
  - bits: '6'
    name: PLL_REF_SEL0_6_RSVD
    type: ro
  - bits: '5'
    name: PLL_REF_SEL0_5_RSVD
    type: ro
  - bits: '4:0'
    name: PLLREFSEL1
    type: rw
  name: PLL_REF_SEL1
  offset: '0x00010004'
  type: mixed
  width: 32
- default: '0x0000000F'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_REF_SEL2_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_REF_SEL0_7_RSVD
    type: ro
  - bits: '6'
    name: PLL_REF_SEL0_6_RSVD
    type: ro
  - bits: '5'
    name: PLL_REF_SEL0_5_RSVD
    type: ro
  - bits: '4:0'
    name: PLLREFSEL2
    type: rw
  name: PLL_REF_SEL2
  offset: '0x00010008'
  type: mixed
  width: 32
- default: '0x0000000E'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: PLL_REF_SEL3_31_8_RSVD
    type: ro
  - bits: '7'
    name: PLL_REF_SEL0_7_RSVD
    type: ro
  - bits: '6'
    name: PLL_REF_SEL0_6_RSVD
    type: ro
  - bits: '5'
    name: PLL_REF_SEL0_5_RSVD
    type: ro
  - bits: '4:0'
    name: PLLREFSEL3
    type: rw
  name: PLL_REF_SEL3
  offset: '0x0001000C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: ICM_CFG0_31_8_RSVD
    type: ro
  - bits: '7'
    name: ICM_CFG0_7_RSVD
    type: ro
  - bits: '6:4'
    enum:
    - name: POWER_DOWN
      value: 0
    - name: PCIE_1
      value: 1
    - name: SATA_1
      value: 2
    - name: USB_0
      value: 3
    - name: DP_0
      value: 4
    - name: SGMII1
      value: 5
    longdesc: Controls UPHY Lane 1 protocol configuration. 0 - PowerDown, 1 - PCIe.1,
      2 - Sata1, 3 - USB0, 4 - DP.0, 5 - SGMII1, 6 - Unused, 7 - Unused
    name: L1_ICM_CFG
    type: rw
  - bits: '3'
    name: ICM_CFG0_3_RSVD
    type: ro
  - bits: '2:0'
    enum:
    - name: POWER_DOWN
      value: 0
    - name: PCIE_0
      value: 1
    - name: SATA_0
      value: 2
    - name: USB_0
      value: 3
    - name: DP_1
      value: 4
    - name: SGMII0
      value: 5
    longdesc: Controls UPHY Lane 0 protocol configuration. 0 - PowerDown, 1 - PCIe.0,
      2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII0, 6 - Unused, 7 - Unused
    name: L0_ICM_CFG
    type: rw
  name: ICM_CFG0
  offset: '0x00010010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: ICM_CFG1_31_8_RSVD
    type: ro
  - bits: '7'
    name: ICM_CFG1_7_RSVD
    type: ro
  - bits: '6:4'
    enum:
    - name: POWER_DOWN
      value: 0
    - name: PCIE_3
      value: 1
    - name: SATA_1
      value: 2
    - name: USB_1
      value: 3
    - name: DP_0
      value: 4
    - name: SGMII3
      value: 5
    longdesc: Controls UPHY Lane 3 protocol configuration. 0 - PowerDown, 1 - PCIe.3,
      2 - Sata1, 3 - USB1, 4 - DP.0, 5 - SGMII3, 6 - Unused, 7 - Unused
    name: L3_ICM_CFG
    type: rw
  - bits: '3'
    name: ICM_CFG1_3_RSVD
    type: ro
  - bits: '2:0'
    enum:
    - name: POWER_DOWN
      value: 0
    - name: PCIE_1
      value: 1
    - name: SATA_0
      value: 2
    - name: USB_0
      value: 3
    - name: DP_1
      value: 4
    - name: SGMII2
      value: 5
    longdesc: Controls UPHY Lane 2 protocol configuration. 0 - PowerDown, 1 - PCIe.1,
      2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII2, 6 - Unused, 7 - Unused
    name: L2_ICM_CFG
    type: rw
  name: ICM_CFG1
  offset: '0x00010014'
  type: mixed
  width: 32
- default: '0x00000055'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: TX_PROT_BUS_WIDTH_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: L3_TX_PROT_BUSWIDTH
    type: rw
  - bits: '5:4'
    name: L2_TX_PROT_BUSWIDTH
    type: rw
  - bits: '3:2'
    name: L1_TX_PROT_BUSWIDTH
    type: rw
  - bits: '1:0'
    name: L0_TX_PROT_BUSWIDTH
    type: rw
  name: TX_PROT_BUS_WIDTH
  offset: '0x00010040'
  type: mixed
  width: 32
- default: '0x00000055'
  description: Register value is generated by Vivado PCW.
  field:
  - bits: '31:8'
    name: RX_PROT_BUS_WIDTH_31_8_RSVD
    type: ro
  - bits: '7:6'
    name: L3_RX_PROT_BUSWIDTH
    type: rw
  - bits: '5:4'
    name: L2_RX_PROT_BUSWIDTH
    type: rw
  - bits: '3:2'
    name: L1_RX_PROT_BUSWIDTH
    type: rw
  - bits: '1:0'
    name: L0_RX_PROT_BUSWIDTH
    type: rw
  name: RX_PROT_BUS_WIDTH
  offset: '0x00010044'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_EQ11
  offset: '0x1978'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_ILL13
  offset: '0x1994'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_MISC3
  offset: '0x19AC'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_EQ11
  offset: '0x5978'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_ILL13
  offset: '0x5994'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_MISC3
  offset: '0x59AC'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_EQ11
  offset: '0x9978'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_ILL13
  offset: '0x9994'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_MISC3
  offset: '0x99AC'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_EQ11
  offset: '0xD978'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_ILL13
  offset: '0xD994'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_MISC3
  offset: '0xD9AC'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TX_DIG_TM_61
  offset: '0x40F4'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_PLL_DIG_33
  offset: '0x2084'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_PLL_DIG_33
  offset: '0x6084'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_PLL_DIG_33
  offset: '0xA084'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_PLL_DIG_33
  offset: '0xE084'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_ANA_BYP_7
  offset: '0x1018'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_ANA_BYP_7
  offset: '0x5018'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_ANA_BYP_7
  offset: '0x9018'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_ANA_BYP_7
  offset: '0xD018'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_E_ILL7
  offset: '0x193C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_E_ILL7
  offset: '0x593C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_E_ILL7
  offset: '0x993C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_E_ILL7
  offset: '0xD93C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_IQ_ILL7
  offset: '0x1910'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_IQ_ILL7
  offset: '0x5910'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_IQ_ILL7
  offset: '0x9910'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_IQ_ILL7
  offset: '0xD910'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TX_DIG_TM_61
  offset: '0x00F4'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TX_DIG_TM_61
  offset: '0x40F4'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TX_DIG_TM_61
  offset: '0x80F4'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TX_DIG_TM_61
  offset: '0xC0F4'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L0_TM_DIG_6
  offset: '0x106C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L1_TM_DIG_6
  offset: '0x506C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L2_TM_DIG_6
  offset: '0x906C'
  type: mixed
  width: 32
- default: '0x0'
  description: SERDES
  name: L3_TM_DIG_6
  offset: '0xD06C'
  type: mixed
  width: 32
