{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@63:76@HdlStmFor", "wire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\ngenerate\ngenvar i;\nfor (i = 0; i < WIDTH / 8; i = i + 1) begin: gen_swizzle\n  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\nend\nendgenerate\n\nassign full_state = {state,DESCRAMBLE ? swizzle_in : feedback};\nassign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@69:79", "  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\nend\nendgenerate\n\nassign full_state = {state,DESCRAMBLE ? swizzle_in : feedback};\nassign feedback = full_state[WIDTH-1+15:15] ^ full_state[WIDTH-1+14:14] ^ swizzle_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    swizzle_out = swizzle_in;\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@62:72", "wire [WIDTH-1:0] swizzle_in;\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\ngenerate\ngenvar i;\nfor (i = 0; i < WIDTH / 8; i = i + 1) begin: gen_swizzle\n  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\nend\nendgenerate\n"]], "Diff Content": {"Delete": [[68, "for (i = 0; i < WIDTH / 8; i = i + 1) begin: gen_swizzle\n"], [69, "  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n"], [70, "  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\n"], [71, "end\n"]], "Add": []}}