/* 
 * Copyright (C) 2015 ETH Zurich and University of Bologna
 * All rights reserved.
 *
 * This software may be modified and distributed under the terms
 * of the BSD license.  See the LICENSE file for details.
 *
 * Authors: Germain Haugou (germain.haugou@gmail.com)
 */

#ifndef __RT_PULP4_H__
#define __RT_PULP4_H__

#define PLP_UDMA_SPIM0_TX_CHANNEL   2
#define PLP_UDMA_SPIM0_RX_CHANNEL   3
#define PLP_UDMA_SPIM1_TX_CHANNEL   4
#define PLP_UDMA_SPIM1_RX_CHANNEL   5
#define PLP_UDMA_SPIM2_TX_CHANNEL   6
#define PLP_UDMA_SPIM2_RX_CHANNEL   7
#define PLP_UDMA_UART_TX_CHANNEL    8
#define PLP_UDMA_UART_RX_CHANNEL    9
#define PLP_UDMA_I2C0_CMD_CHANNEL   10
#define PLP_UDMA_I2C0_DATA_CHANNEL  11
#define PLP_UDMA_I2C1_CMD_CHANNEL   12
#define PLP_UDMA_I2C1_DATA_CHANNEL  13
#define PLP_UDMA_I2S0_CHANNEL       16
#define PLP_UDMA_I2S1_CHANNEL       17
#define PLP_UDMA_CAM_CHANNEL        18

#endif