-- VHDL for IBM SMS ALD group ADataRegAndDrive
-- Title: ADataRegAndDrive
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/9/2020 11:42:57 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ADataRegAndDrive is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_SW_B_CH_TO_A_REG: in STD_LOGIC;
		PS_SW_AR_EXIT_CH_TO_A_REG: in STD_LOGIC;
		MS_RESET_A_DATA_REG: in STD_LOGIC;
		PS_GATE_A_DATA_REG_TO_A_CH: in STD_LOGIC;
		PS_GATE_OP_MOD_REG_TO_A_CH: in STD_LOGIC;
		PS_GATE_E2_DATA_REG_TO_A_CH: in STD_LOGIC;
		PS_GATE_F2_DATA_REG_TO_A_CH: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_AR_EXIT_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_E2_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_F2_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS: in STD_LOGIC_VECTOR (3 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_DATA_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PB_A_CH_BUS: out STD_LOGIC_VECTOR (6 downTo 0);
		PB_A_CH_NOT_BUS: out STD_LOGIC_VECTOR (6 downTo 0);
		LAMPS_A_CH: out STD_LOGIC_VECTOR (7 downTo 0));
end ADataRegAndDrive;


ARCHITECTURE structural of ADataRegAndDrive is

	 signal XX_PS_A_CH_1_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_2_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_4_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_8_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_A_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_B_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_C_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_WM_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_4_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_8_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_A_DATA_REG_WM_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_WM_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_1_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_2_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_4_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_8_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_A_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_B_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_WM_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_NOT_1_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_NOT_2_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_NOT_4_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_NOT_8_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_NOT_A_BIT: STD_LOGIC;
	 signal XX_PB_A_CH_NOT_WM_BIT: STD_LOGIC;
	 signal XX_LAMP_11C8K12: STD_LOGIC;
	 signal XX_LAMP_11C8J12: STD_LOGIC;
	 signal XX_LAMP_11C8H12: STD_LOGIC;
	 signal XX_LAMP_11C8G12: STD_LOGIC;
	 signal XX_LAMP_11C8F12: STD_LOGIC;
	 signal XX_LAMP_11C8E12: STD_LOGIC;
	 signal XX_LAMP_11C8D12: STD_LOGIC;
	 signal XX_LAMP_11C8C12: STD_LOGIC;

BEGIN


	PS_A_CH_BUS <= (
		XX_PS_A_CH_C_BIT,
		XX_PS_A_CH_WM_BIT,
		XX_PS_A_CH_B_BIT,
		XX_PS_A_CH_A_BIT,
		XX_PS_A_CH_8_BIT,
		XX_PS_A_CH_4_BIT,
		XX_PS_A_CH_2_BIT,
		XX_PS_A_CH_1_BIT);

	PS_A_DATA_REG_BUS <= (
		XX_PS_A_DATA_REG_C_BIT,
		XX_PS_A_DATA_REG_WM_BIT,
		XX_PS_A_DATA_REG_B_BIT,
		XX_PS_A_DATA_REG_A_BIT,
		XX_PS_A_DATA_REG_8_BIT,
		XX_PS_A_DATA_REG_4_BIT,
		XX_PS_A_DATA_REG_2_BIT,
		XX_PS_A_DATA_REG_1_BIT);

	PS_A_CH_NOT_BUS <= (
		XX_PS_A_CH_NOT_C_BIT,
		XX_PS_A_CH_NOT_WM_BIT,
		XX_PS_A_CH_NOT_B_BIT,
		XX_PS_A_CH_NOT_A_BIT,
		XX_PS_A_CH_NOT_8_BIT,
		XX_PS_A_CH_NOT_4_BIT,
		XX_PS_A_CH_NOT_2_BIT,
		XX_PS_A_CH_NOT_1_BIT);

	PB_A_CH_BUS <= (
		XX_PB_A_CH_WM_BIT,
		XX_PB_A_CH_B_BIT,
		XX_PB_A_CH_A_BIT,
		XX_PB_A_CH_8_BIT,
		XX_PB_A_CH_4_BIT,
		XX_PB_A_CH_2_BIT,
		XX_PB_A_CH_1_BIT);

	PB_A_CH_NOT_BUS <= (
		XX_PB_A_CH_NOT_WM_BIT,
		'0',
		XX_PB_A_CH_NOT_A_BIT,
		XX_PB_A_CH_NOT_8_BIT,
		XX_PB_A_CH_NOT_4_BIT,
		XX_PB_A_CH_NOT_2_BIT,
		XX_PB_A_CH_NOT_1_BIT);

	LAMPS_A_CH <= (
		XX_LAMP_11C8D12,
		XX_LAMP_11C8C12,
		XX_LAMP_11C8E12,
		XX_LAMP_11C8F12,
		XX_LAMP_11C8G12,
		XX_LAMP_11C8H12,
		XX_LAMP_11C8J12,
		XX_LAMP_11C8K12);

Page_15_39_01_1: ENTITY ALD_15_39_01_1_A_DATA_REG_1_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_BUS(0),
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_1_BIT =>
		PS_E2_REG_BUS(0),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_1_BIT =>
		PS_OP_MOD_REG_BUS(0),
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_1_BIT =>
		PS_F2_REG_BUS(0),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_1_BIT =>
		XX_PS_A_DATA_REG_1_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	PB_A_CH_1_BIT =>
		XX_PB_A_CH_1_BIT,
	PS_A_CH_1_BIT =>
		XX_PS_A_CH_1_BIT,
	PB_A_CH_NOT_1_BIT =>
		XX_PB_A_CH_NOT_1_BIT,
	LAMP_11C8K12 =>
		XX_LAMP_11C8K12
	);

Page_15_39_02_1: ENTITY ALD_15_39_02_1_A_DATA_REG_2_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_BUS(1),
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_2_BIT =>
		PS_E2_REG_BUS(1),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_2_BIT =>
		PS_OP_MOD_REG_BUS(1),
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_2_BIT =>
		PS_F2_REG_BUS(1),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_2_BIT =>
		XX_PS_A_DATA_REG_2_BIT,
	PS_A_CH_NOT_2_BIT =>
		XX_PS_A_CH_NOT_2_BIT,
	PB_A_CH_2_BIT =>
		XX_PB_A_CH_2_BIT,
	PS_A_CH_2_BIT =>
		XX_PS_A_CH_2_BIT,
	PB_A_CH_NOT_2_BIT =>
		XX_PB_A_CH_NOT_2_BIT,
	LAMP_11C8J12 =>
		XX_LAMP_11C8J12
	);

Page_15_39_03_1: ENTITY ALD_15_39_03_1_A_DATA_REG_4_BIT_AND_DRIVE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS(2),
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_4_BIT =>
		PS_E2_REG_BUS(2),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_4_BIT =>
		PS_OP_MOD_REG_BUS(2),
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_4_BIT =>
		PS_F2_REG_BUS(2),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_4_BIT =>
		XX_PS_A_DATA_REG_4_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	PB_A_CH_4_BIT =>
		XX_PB_A_CH_4_BIT,
	PS_A_CH_4_BIT =>
		XX_PS_A_CH_4_BIT,
	PB_A_CH_NOT_4_BIT =>
		XX_PB_A_CH_NOT_4_BIT,
	LAMP_11C8H12 =>
		XX_LAMP_11C8H12
	);

Page_15_39_04_1: ENTITY ALD_15_39_04_1_A_DATA_REG_8_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_BUS(3),
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_8_BIT =>
		PS_E2_REG_BUS(3),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_BUS(3),
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_8_BIT =>
		PS_F2_REG_BUS(3),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_8_BIT =>
		XX_PS_A_DATA_REG_8_BIT,
	PS_A_CH_NOT_8_BIT =>
		XX_PS_A_CH_NOT_8_BIT,
	PB_A_CH_8_BIT =>
		XX_PB_A_CH_8_BIT,
	PS_A_CH_8_BIT =>
		XX_PS_A_CH_8_BIT,
	PB_A_CH_NOT_8_BIT =>
		XX_PB_A_CH_NOT_8_BIT,
	LAMP_11C8G12 =>
		XX_LAMP_11C8G12
	);

Page_15_39_05_1: ENTITY ALD_15_39_05_1_A_DATA_REG_A_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_A_BIT =>
		PS_E2_REG_BUS(4),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_BUS(4),
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_A_BIT =>
		PS_F2_REG_BUS(4),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_A_BIT =>
		XX_PS_A_DATA_REG_A_BIT,
	PS_A_CH_NOT_A_BIT =>
		XX_PS_A_CH_NOT_A_BIT,
	PB_A_CH_A_BIT =>
		XX_PB_A_CH_A_BIT,
	PS_A_CH_A_BIT =>
		XX_PS_A_CH_A_BIT,
	PB_A_CH_NOT_A_BIT =>
		XX_PB_A_CH_NOT_A_BIT,
	LAMP_11C8F12 =>
		XX_LAMP_11C8F12
	);

Page_15_39_06_1: ENTITY ALD_15_39_06_1_A_DATA_REG_B_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_B_BIT =>
		PS_E2_REG_BUS(5),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_BUS(5),
	PS_F2_REG_B_BIT =>
		PS_F2_REG_BUS(5),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_B_BIT =>
		XX_PS_A_DATA_REG_B_BIT,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PB_A_CH_B_BIT =>
		XX_PB_A_CH_B_BIT,
	PS_A_CH_B_BIT =>
		XX_PS_A_CH_B_BIT,
	LAMP_11C8E12 =>
		XX_LAMP_11C8E12
	);

Page_15_39_07_1: ENTITY ALD_15_39_07_1_A_DATA_REG_C_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_BUS(7),
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_C_BIT =>
		PS_AR_EXIT_CH_BUS(7),
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_C_BIT =>
		PS_E2_REG_BUS(7),
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_OP_MOD_REG_C_BIT =>
		PS_OP_MOD_REG_BUS(7),
	PS_F2_REG_C_BIT =>
		PS_F2_REG_BUS(7),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_C_BIT =>
		XX_PS_A_DATA_REG_C_BIT,
	PS_A_CH_C_BIT =>
		XX_PS_A_CH_C_BIT,
	PS_A_CH_NOT_C_BIT =>
		XX_PS_A_CH_NOT_C_BIT,
	LAMP_11C8D12 =>
		XX_LAMP_11C8D12
	);

Page_15_39_08_1: ENTITY ALD_15_39_08_1_A_DATA_REG_WM_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_E2_REG_WM_BIT =>
		PS_E2_REG_BUS(6),
	PS_F2_REG_WM_BIT =>
		PS_F2_REG_BUS(6),
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_WM_BIT =>
		XX_PS_A_DATA_REG_WM_BIT,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PB_A_CH_WM_BIT =>
		XX_PB_A_CH_WM_BIT,
	PS_A_CH_WM_BIT =>
		XX_PS_A_CH_WM_BIT,
	PB_A_CH_NOT_WM_BIT =>
		XX_PB_A_CH_NOT_WM_BIT,
	LAMP_11C8C12 =>
		XX_LAMP_11C8C12
	);


END;
