Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed May 23 17:06:59 2018
| Host             : 310-2-21 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
| Design           : design_2_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.815  |
| Dynamic (W)              | 1.658  |
| Device Static (W)        | 0.156  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.1   |
| Junction Temperature (C) | 45.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        6 |       --- |             --- |
| Slice Logic             |     0.006 |     6115 |       --- |             --- |
|   LUT as Logic          |     0.005 |     1940 |     53200 |            3.65 |
|   Register              |    <0.001 |     2833 |    106400 |            2.66 |
|   LUT as Shift Register |    <0.001 |      117 |     17400 |            0.67 |
|   CARRY4                |    <0.001 |      116 |     13300 |            0.87 |
|   F7/F8 Muxes           |    <0.001 |       10 |     53200 |            0.02 |
|   Others                |     0.000 |      584 |       --- |             --- |
| Signals                 |     0.007 |     4393 |       --- |             --- |
| Block RAM               |     0.007 |        9 |       140 |            6.43 |
| MMCM                    |     0.105 |        1 |         4 |           25.00 |
| DSPs                    |    <0.001 |        2 |       220 |            0.91 |
| PS7                     |     1.525 |        1 |       --- |             --- |
| Static Power            |     0.156 |          |           |                 |
| Total                   |     1.815 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.028 |      0.016 |
| Vccaux    |       1.800 |     0.079 |       0.058 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                            | Constraint (ns) |
+--------------------+-----------------------------------------------------------------------------------+-----------------+
| clk_fpga_0         | design_2_i/processing_system7_0/inst/FCLK_CLK0                                    |            20.0 |
| clk_fpga_0         | design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                       |            20.0 |
| clk_out1_clk_wiz_0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0 | design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkfbout_clk_wiz_0 |            20.0 |
+--------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| design_2_wrapper                                                                            |     1.658 |
|   design_2_i                                                                                |     1.658 |
|     axi_bram_ctrl_0                                                                         |     0.001 |
|       U0                                                                                    |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                          |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                               |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                              |    <0.001 |
|             I_RD_CHNL                                                                       |    <0.001 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|             I_WR_CHNL                                                                       |    <0.001 |
|               BID_FIFO                                                                      |    <0.001 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|     axi_mem_intercon                                                                        |     0.004 |
|       m01_couplers                                                                          |     0.002 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar_pipe                                                                     |    <0.001 |
|                 aw_pipe                                                                     |    <0.001 |
|                 b_pipe                                                                      |    <0.001 |
|                 r_pipe                                                                      |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       s00_couplers                                                                          |     0.000 |
|         auto_pc                                                                             |     0.000 |
|           inst                                                                              |     0.000 |
|       xbar                                                                                  |     0.002 |
|         inst                                                                                |     0.002 |
|           gen_samd.crossbar_samd                                                            |     0.002 |
|             addr_arbiter_ar                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                |    <0.001 |
|               b_pipe                                                                        |    <0.001 |
|               r_pipe                                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                |    <0.001 |
|               b_pipe                                                                        |    <0.001 |
|               r_pipe                                                                        |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                |    <0.001 |
|               b_pipe                                                                        |    <0.001 |
|               r_pipe                                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                 |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                              |    <0.001 |
|             splitter_aw_mi                                                                  |    <0.001 |
|     blk_mem_gen_0                                                                           |     0.006 |
|       U0                                                                                    |     0.006 |
|         inst_blk_mem_gen                                                                    |     0.006 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |     0.006 |
|             valid.cstr                                                                      |     0.006 |
|               has_mux_a.A                                                                   |    <0.001 |
|               has_mux_b.B                                                                   |     0.000 |
|               ramloop[0].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[1].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[2].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[3].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[4].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[5].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[6].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[7].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|     myip_0                                                                                  |     0.121 |
|       inst                                                                                  |     0.121 |
|         myip_v1_0_S00_AXI_inst                                                              |     0.121 |
|           u_con                                                                             |     0.121 |
|             u_clk                                                                           |     0.106 |
|               inst                                                                          |     0.106 |
|             u_pe                                                                            |     0.014 |
|               u_float_dsp                                                                   |     0.012 |
|                 U0                                                                          |     0.012 |
|                   i_synth                                                                   |     0.012 |
|                     FMA_OP.OP                                                               |     0.012 |
|                       addsub                                                                |     0.010 |
|                         add                                                                 |     0.010 |
|                           A0_IP_DELAY                                                       |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           A1_IP_DELAY                                                       |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           ALIGN_BLK                                                         |     0.003 |
|                             ABS_DELAY                                                       |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             FRAC_ADDSUB                                                     |     0.002 |
|                               LOGIC_ADD.FRAC_ADDSUB                                         |     0.002 |
|                                 DIST_DEL                                                    |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 LRG_RND1_DEL                                                |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 LRG_RND2_DEL                                                |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 SML_RND2_DEL                                                |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 STRUCT_ADD1.ADD1                                            |    <0.001 |
|                                   CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL                        |    <0.001 |
|                                     i_pipe                                                  |    <0.001 |
|                                   Q_DEL                                                     |    <0.001 |
|                                     i_pipe                                                  |    <0.001 |
|                                 STRUCT_ADD2.ADD1                                            |    <0.001 |
|                                 SUBTRACT_RND2_DEL                                           |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 SUM_RND2_DELAY                                              |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 ZERO_SML_RND2_DEL                                           |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                             SML_DELAY                                                       |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             SUB_DELAY                                                       |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             YES_DIST_1.DIST_1_ADD_DEL                                       |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             YES_DIST_1.DIST_1_PREADD_DEL                                    |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             ZERO_ALIGN_DELAY                                                |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             ZERO_DEL                                                        |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             ZERO_SML_ADD_DEL                                                |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             aligner.ALIGN_SHIFT                                             |    <0.001 |
|                               ALIGN_SHIFT                                                   |    <0.001 |
|                                 MUX_LOOP[0].DEL_SHIFT                                       |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 MUX_LOOP[1].DEL_SHIFT                                       |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                          |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               ALIGN_Z_D                                                     |    <0.001 |
|                                 EQ_ZERO                                                     |    <0.001 |
|                                   CARRY_ZERO_DET                                            |    <0.001 |
|                                 MUX_LOOP[0].DEL_Z_D                                         |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 MUX_LOOP[2].DEL_Z_D                                         |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                          |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               cc                                                            |    <0.001 |
|                               cout_delay                                                    |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               dist_compare                                                  |    <0.001 |
|                                 C_CHAIN                                                     |    <0.001 |
|                               dist_ge_det_width_delay                                       |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                             aligner.zero_smallest_i_delay                                   |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                           ALIGN_DIST_0_DEL                                                  |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           A_SEL_IP_DELAY                                                    |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           B_IP_DELAY                                                        |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           EXP                                                               |     0.001 |
|                             A_AND_B_INF_DEL                                                 |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_AND_B_INF_SIGN_DEL                                            |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_AND_B_ZERO_DEL                                                |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_EXP_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_INF_B_NAN_DEL                                                 |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_INF_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_NAN_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_OR_B_INF_DEL                                                  |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_OR_B_INF_SIGN_DEL                                             |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_OR_B_NAN_DEL                                                  |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_OR_B_ZERO_SIGN_DEL                                            |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_SEL_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_SIGN_DELAY                                                    |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_SIGN_XOR_B_SIGN_DEL                                           |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             A_ZERO_DELAY                                                    |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             B_EXP_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             B_INF_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             B_NAN_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             B_SIGN_DELAY                                                    |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             B_ZERO_DELAY                                                    |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             CANCELLATION_DELAY                                              |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             DEC_STATE_PRE_OP_DELAY                                          |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             DET_SIGN_DELAY                                                  |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             EXP_OFF.LRG_EXP_ALIGN_DELAY                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                   |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                             FLOW_SEL_PRE_OP_DELAY                                           |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NORMAL_NORM_DIST.ADD_MANT_DELAY                                 |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NORMAL_NORM_DIST.FLOW_JUST_UNDER_DELAY                          |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NORMAL_NORM_DIST.FLOW_OVER_DELAY                                |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NORMAL_NORM_DIST.NORM_EXP_DELAY                                 |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NORMAL_NORM_DIST.NORM_EXP_MSB_DELAY                             |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NORM_SIGN_DEL                                                   |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             NUMB_CMP0                                                       |    <0.001 |
|                               NOT_FAST.CMP                                                  |    <0.001 |
|                                 C_CHAIN                                                     |    <0.001 |
|                             NUMB_CMP1                                                       |    <0.001 |
|                               NOT_FAST.CMP                                                  |    <0.001 |
|                                 C_CHAIN                                                     |    <0.001 |
|                             SIGN_SIG_UP_DELAY                                               |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             STATE_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             bma_exp_cc                                                      |    <0.001 |
|                               Q_DEL                                                         |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                             conv_exp.downsize_exp                                           |    <0.001 |
|                               COND_DET                                                      |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                 |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                                   CARRY_ZERO_DET                                            |    <0.001 |
|                               FLOW_REQ.EXP_NE.FLOW_DELAY                                    |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               FLOW_REQ.EXP_RND_DELAY                                        |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                           NORM                                                              |     0.002 |
|                             ADD_MANT_DELAY_2                                                |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                             LZE                                                             |    <0.001 |
|                               A_Z_DET                                                       |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               ENCODE[0].DIST_DEL                                            |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               ENCODE[0].MUX_0                                               |    <0.001 |
|                                 OP_DEL                                                      |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               ENCODE[0].MUX_Z                                               |    <0.001 |
|                                 OP_DEL                                                      |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               ENCODE[1].DIST_DEL                                            |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               ENCODE[1].MUX_0                                               |    <0.001 |
|                                 OP_DEL                                                      |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               ZERO_DET_CC_1                                                 |    <0.001 |
|                               ZERO_DET_CC_2.CC                                              |    <0.001 |
|                             NORM_SHIFT                                                      |    <0.001 |
|                               MUX_LOOP[0].DEL_SHIFT                                         |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               MUX_LOOP[1].DEL_SHIFT                                         |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                             ROUND                                                           |    <0.001 |
|                               LOGIC.RND1                                                    |    <0.001 |
|                                 CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL                          |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                                 Q_DEL                                                       |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               LOGIC.RND2                                                    |    <0.001 |
|                                 Q_DEL                                                       |    <0.001 |
|                                   i_pipe                                                    |    <0.001 |
|                               MANT_RND2_DEL                                                 |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               NORMALIZE_RND2_DEL                                            |    <0.001 |
|                                 i_pipe                                                      |    <0.001 |
|                               RND_BIT_GEN                                                   |    <0.001 |
|                                 NORM_2.create_round_bit.RND_CHAIN                           |    <0.001 |
|                                 NORM_2.create_round_bit.check_ones                          |    <0.001 |
|                                   WIDE_NOR                                                  |    <0.001 |
|                             ZEROS_DELAY                                                     |    <0.001 |
|                               i_pipe                                                        |    <0.001 |
|                           OP                                                                |    <0.001 |
|                       c_delay                                                               |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                       mul                                                                   |     0.001 |
|                         MULT                                                                |     0.001 |
|                           gDSP.gDSP_only.iDSP                                               |     0.001 |
|                             use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                       mul_exp_inc_delay                                                     |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                       mul_exp_no_inc_dbl_bias_delay                                         |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                       mul_exp_no_inc_delay                                                  |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                       mul_sign_delay                                                        |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                       special_detect                                                        |    <0.001 |
|                         detector_a                                                          |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                      |    <0.001 |
|                             CARRY_ZERO_DET                                                  |    <0.001 |
|                         detector_b                                                          |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                      |    <0.001 |
|                             CARRY_ZERO_DET                                                  |    <0.001 |
|                         detector_c                                                          |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                             i_pipe                                                          |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                      |    <0.001 |
|                             CARRY_ZERO_DET                                                  |    <0.001 |
|                         specialcase_delay_balance_a                                         |    <0.001 |
|                           i_pipe                                                            |    <0.001 |
|                         specialcase_delay_balance_b                                         |    <0.001 |
|                           i_pipe                                                            |    <0.001 |
|                         specialcase_delay_balance_c                                         |    <0.001 |
|                           i_pipe                                                            |    <0.001 |
|                       specials_ab_delay                                                     |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                       specials_c_delay                                                      |    <0.001 |
|                         i_pipe                                                              |    <0.001 |
|                     i_nd_to_rdy                                                             |    <0.001 |
|     processing_system7_0                                                                    |     1.526 |
|       inst                                                                                  |     1.526 |
|     rst_ps7_0_50M                                                                           |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
+---------------------------------------------------------------------------------------------+-----------+


