Analysis & Synthesis report for PilelinedCPU
Sat Mar 11 21:00:59 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |PilelinedCPU|StateCounter:SC|ps
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated
 13. Parameter Settings for User Entity Instance: StateCounter:SC
 14. Parameter Settings for User Entity Instance: Control:CNTRL
 15. Parameter Settings for User Entity Instance: SRAM:Cache|altsyncram:Memory[0][15]__1
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "fastadder:ADD"
 18. Port Connectivity Checks: "alu:ALU|BarrelShifter:shifter|FourMux:mux2"
 19. Port Connectivity Checks: "alu:ALU|BarrelShifter:shifter|FourMux:mux1"
 20. Port Connectivity Checks: "alu:ALU|BarrelShifter:shifter|FourMux:mux0"
 21. Port Connectivity Checks: "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder3"
 22. Port Connectivity Checks: "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder2"
 23. Port Connectivity Checks: "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder1"
 24. Port Connectivity Checks: "alu:ALU"
 25. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Row32"
 26. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[31].flipflop"
 27. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[30].flipflop"
 28. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[29].flipflop"
 29. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[28].flipflop"
 30. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[27].flipflop"
 31. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[26].flipflop"
 32. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[25].flipflop"
 33. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[24].flipflop"
 34. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[23].flipflop"
 35. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[22].flipflop"
 36. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[21].flipflop"
 37. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[20].flipflop"
 38. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[19].flipflop"
 39. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[18].flipflop"
 40. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[17].flipflop"
 41. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[16].flipflop"
 42. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[15].flipflop"
 43. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[14].flipflop"
 44. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[13].flipflop"
 45. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[12].flipflop"
 46. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[11].flipflop"
 47. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[10].flipflop"
 48. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[9].flipflop"
 49. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[8].flipflop"
 50. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[7].flipflop"
 51. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[6].flipflop"
 52. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[5].flipflop"
 53. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[4].flipflop"
 54. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[3].flipflop"
 55. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[2].flipflop"
 56. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[1].flipflop"
 57. Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[0].flipflop"
 58. Port Connectivity Checks: "RegisterFile:RF"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 11 21:00:59 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; PilelinedCPU                                ;
; Top-level Entity Name           ; PilelinedCPU                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 3                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; PilelinedCPU       ; PilelinedCPU       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../Lab4Verilog/ThirtyTwoMux.v                ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/ThirtyTwoMux.v                ;         ;
; ../Lab4Verilog/StateCounter.v                ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/StateCounter.v                ;         ;
; ../Lab4Verilog/SRAM.v                        ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/SRAM.v                        ;         ;
; ../Lab4Verilog/RegisterRow.v                 ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterRow.v                 ;         ;
; ../Lab4Verilog/RegisterFile.v                ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterFile.v                ;         ;
; ../Lab4Verilog/mux2_1.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/mux2_1.sv                     ;         ;
; ../Lab4Verilog/InstxMem.v                    ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/InstxMem.v                    ;         ;
; ../Lab4Verilog/fourbitcarrylookaheadadder.sv ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fourbitcarrylookaheadadder.sv ;         ;
; ../Lab4Verilog/Five_32Decoder.v              ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v              ;         ;
; ../Lab4Verilog/fastadder.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fastadder.sv                  ;         ;
; ../Lab4Verilog/D_FF.v                        ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/D_FF.v                        ;         ;
; ../Lab4Verilog/Control.v                     ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Control.v                     ;         ;
; ../Lab4Verilog/BarrelShifter.v               ; yes             ; User Verilog HDL File        ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/BarrelShifter.v               ;         ;
; ../Lab4Verilog/alu.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv                        ;         ;
; PilelinedCPU.sv                              ; yes             ; User SystemVerilog HDL File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv               ;         ;
; machine.list                                 ; yes             ; Auto-Found Unspecified File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/machine.list                  ;         ;
; fivephaseclock.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/fivephaseclock.v              ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal160.inc                               ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc           ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_4fj1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf        ;         ;
+----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 3     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; RST   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 3     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
; |PilelinedCPU              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 3    ; 0            ; |PilelinedCPU       ; PilelinedCPU ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |PilelinedCPU|StateCounter:SC|ps ;
+-------------+------------+---------+-------------+
; Name        ; ps.NOTHING ; ps.HOLD ; ps.ONECLICK ;
+-------------+------------+---------+-------------+
; ps.NOTHING  ; 0          ; 0       ; 0           ;
; ps.ONECLICK ; 1          ; 0       ; 1           ;
; ps.HOLD     ; 1          ; 1       ; 0           ;
+-------------+------------+---------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+------------------------------------------------------------------------+--------------------------------------+
; Register name                                                          ; Reason for Removal                   ;
+------------------------------------------------------------------------+--------------------------------------+
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[15].flipflop|Q           ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[14].flipflop|Q           ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[13].flipflop|Q           ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[12].flipflop|Q           ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[11].flipflop|Q           ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[10].flipflop|Q           ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[9].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[8].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[7].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[6].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[5].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[4].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[3].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[2].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[1].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[0].flipflop|Q            ; Stuck at GND due to stuck port clock ;
; PCin[1..6]                                                             ; Lost fanout                          ;
; WbCntrl[0]                                                             ; Lost fanout                          ;
; PCin[0]                                                                ; Lost fanout                          ;
; WflagReg[1]                                                            ; Lost fanout                          ;
; Bhold[0]                                                               ; Lost fanout                          ;
; flagReg[1..3]                                                          ; Lost fanout                          ;
; Outhold[0..15]                                                         ; Lost fanout                          ;
; Bhold[1..15]                                                           ; Lost fanout                          ;
; Ahold[0..15]                                                           ; Lost fanout                          ;
; WflagReg[2,3]                                                          ; Lost fanout                          ;
; WbCntrl[1,2,4..7]                                                      ; Lost fanout                          ;
; ExCntrl[0..11]                                                         ; Lost fanout                          ;
; Writeback[0..11]                                                       ; Lost fanout                          ;
; Execute[0..20]                                                         ; Lost fanout                          ;
; SRAM:Cache|MAR[0]                                                      ; Lost fanout                          ;
; SRAM:Cache|MDR[0..15]                                                  ; Lost fanout                          ;
; SRAM:Cache|MAR[1..9]                                                   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[27].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[26].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[25].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[23].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[22].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[19].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[15].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[14].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[13].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[11].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[15].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[14].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[13].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[12].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[11].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[10].flipflop|Q ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[9].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[8].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[7].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[6].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[5].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[4].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[3].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[2].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[1].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[10].RR|D_FF:Column[0].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[7].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[15].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[14].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[13].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[12].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[11].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[10].flipflop|Q  ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[9].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[8].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[7].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[6].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[5].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[4].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[3].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[2].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[1].flipflop|Q   ; Lost fanout                          ;
; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[0].flipflop|Q   ; Lost fanout                          ;
; Control:CNTRL|ALUShift                                                 ; Lost fanout                          ;
; Control:CNTRL|ALUop[0..2]                                              ; Lost fanout                          ;
; Control:CNTRL|SWE                                                      ; Lost fanout                          ;
; Control:CNTRL|OE                                                       ; Lost fanout                          ;
; Control:CNTRL|RNW                                                      ; Lost fanout                          ;
; Control:CNTRL|R2LOC                                                    ; Lost fanout                          ;
; Control:CNTRL|WDmux                                                    ; Lost fanout                          ;
; Control:CNTRL|PCC                                                      ; Lost fanout                          ;
; Control:CNTRL|BSC                                                      ; Lost fanout                          ;
; Control:CNTRL|BGR                                                      ; Lost fanout                          ;
; InstxMem:IM|ProgramCounter[0..6]                                       ; Lost fanout                          ;
; InstxMem:IM|Instruction[0..31]                                         ; Lost fanout                          ;
; FivePhaseClock:FPC|ps[0..2]                                            ; Lost fanout                          ;
; StateCounter:SC|ps.ONECLICK                                            ; Lost fanout                          ;
; StateCounter:SC|ps.HOLD                                                ; Lost fanout                          ;
; StateCounter:SC|ps.NOTHING                                             ; Lost fanout                          ;
; Total Number of Removed Registers = 708                                ;                                      ;
+------------------------------------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+--------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal      ; Registers Removed due to This Register                                                   ;
+--------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------+
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[15].flipflop|Q ; Stuck at GND            ; Outhold[15], WbCntrl[1], WbCntrl[2], WbCntrl[7], ExCntrl[8], Writeback[0], Writeback[1], ;
;                                                              ; due to stuck port clock ; Writeback[2], Execute[0], Execute[2], Execute[3], Execute[5], Execute[6], Execute[7],    ;
;                                                              ;                         ; Execute[8], Execute[9], Execute[16], Execute[18], Execute[19], SRAM:Cache|MDR[15],       ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[15].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[15].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[15].flipflop|Q,                  ;
;                                                              ;                         ; Control:CNTRL|R2LOC                                                                      ;
; SRAM:Cache|MAR[6]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[6].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[6].flipflop|Q                     ;
; SRAM:Cache|MAR[5]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[5].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[5].flipflop|Q                     ;
; SRAM:Cache|MAR[3]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[3].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[3].flipflop|Q                     ;
; SRAM:Cache|MAR[9]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[9].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[9].flipflop|Q                     ;
; SRAM:Cache|MAR[2]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[2].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[2].flipflop|Q                     ;
; SRAM:Cache|MAR[1]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[1].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[1].flipflop|Q                     ;
; SRAM:Cache|MAR[8]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[8].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[8].flipflop|Q                     ;
; SRAM:Cache|MAR[7]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[7].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[7].flipflop|Q                     ;
; SRAM:Cache|MAR[0]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[0].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[0].flipflop|Q                     ;
; SRAM:Cache|MAR[4]                                            ; Lost Fanouts            ; RegisterFile:RF|RegisterRow:Register[24].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[21].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[20].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[18].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[17].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[16].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[12].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[9].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[8].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[6].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[5].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[4].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[3].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[2].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[1].RR|D_FF:Column[4].flipflop|Q,                    ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[4].flipflop|Q                     ;
; PCin[6]                                                      ; Lost Fanouts            ; WflagReg[1], WflagReg[2], WflagReg[3], WbCntrl[4], WbCntrl[6], Writeback[11],            ;
;                                                              ;                         ; InstxMem:IM|ProgramCounter[6], FivePhaseClock:FPC|ps[2], FivePhaseClock:FPC|ps[1],       ;
;                                                              ;                         ; FivePhaseClock:FPC|ps[0]                                                                 ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[6].flipflop|Q  ; Stuck at GND            ; Outhold[6], Bhold[6], Ahold[6], WbCntrl[5], Writeback[6], SRAM:Cache|MDR[6],             ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[6].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[6].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[9].flipflop|Q  ; Stuck at GND            ; WbCntrl[0], Outhold[9], Bhold[9], Ahold[9], SRAM:Cache|MDR[9],                           ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[9].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[9].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[5].flipflop|Q  ; Stuck at GND            ; Outhold[5], Bhold[5], Ahold[5], Writeback[5], SRAM:Cache|MDR[5],                         ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[5].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[5].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[4].flipflop|Q  ; Stuck at GND            ; Outhold[4], Bhold[4], Ahold[4], Writeback[4], SRAM:Cache|MDR[4],                         ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[4].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[4].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[3].flipflop|Q  ; Stuck at GND            ; Outhold[3], Bhold[3], Ahold[3], Writeback[3], SRAM:Cache|MDR[3],                         ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[3].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[3].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[14].flipflop|Q ; Stuck at GND            ; Outhold[14], Bhold[14], Ahold[14], SRAM:Cache|MDR[14],                                   ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[14].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[14].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[14].flipflop|Q                   ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[13].flipflop|Q ; Stuck at GND            ; Outhold[13], Bhold[13], Ahold[13], SRAM:Cache|MDR[13],                                   ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[13].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[13].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[13].flipflop|Q                   ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[12].flipflop|Q ; Stuck at GND            ; Outhold[12], Bhold[12], Ahold[12], SRAM:Cache|MDR[12],                                   ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[12].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[12].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[12].flipflop|Q                   ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[11].flipflop|Q ; Stuck at GND            ; Outhold[11], Bhold[11], Ahold[11], SRAM:Cache|MDR[11],                                   ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[11].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[11].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[11].flipflop|Q                   ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[8].flipflop|Q  ; Stuck at GND            ; Outhold[8], Bhold[8], Ahold[8], SRAM:Cache|MDR[8],                                       ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[8].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[8].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[0].flipflop|Q  ; Stuck at GND            ; Outhold[0], Ahold[0], SRAM:Cache|MDR[0],                                                 ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[0].flipflop|Q,                   ;
;                                                              ;                         ; InstxMem:IM|ProgramCounter[0]                                                            ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[1].flipflop|Q  ; Stuck at GND            ; Outhold[1], Bhold[1], Ahold[1], SRAM:Cache|MDR[1],                                       ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[1].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[1].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[2].flipflop|Q  ; Stuck at GND            ; Outhold[2], Bhold[2], Ahold[2], SRAM:Cache|MDR[2],                                       ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[2].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[2].flipflop|Q                    ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[10].flipflop|Q ; Stuck at GND            ; Outhold[10], Bhold[10], Ahold[10], SRAM:Cache|MDR[10],                                   ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[10].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[10].flipflop|Q,                  ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[10].flipflop|Q                   ;
; RegisterFile:RF|RegisterRow:Row32|D_FF:Column[7].flipflop|Q  ; Stuck at GND            ; Outhold[7], Bhold[7], Ahold[7], SRAM:Cache|MDR[7],                                       ;
;                                                              ; due to stuck port clock ; RegisterFile:RF|RegisterRow:Register[30].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[29].RR|D_FF:Column[7].flipflop|Q,                   ;
;                                                              ;                         ; RegisterFile:RF|RegisterRow:Register[28].RR|D_FF:Column[7].flipflop|Q                    ;
; flagReg[1]                                                   ; Lost Fanouts            ; ExCntrl[9], ExCntrl[10], ExCntrl[11], Control:CNTRL|ALUop[2], Control:CNTRL|ALUop[1],    ;
;                                                              ;                         ; Control:CNTRL|ALUop[0]                                                                   ;
; PCin[5]                                                      ; Lost Fanouts            ; Writeback[10], InstxMem:IM|ProgramCounter[5], InstxMem:IM|ProgramCounter[4]              ;
; flagReg[2]                                                   ; Lost Fanouts            ; Bhold[15], Ahold[15]                                                                     ;
; PCin[2]                                                      ; Lost Fanouts            ; Writeback[7], InstxMem:IM|ProgramCounter[2]                                              ;
; PCin[3]                                                      ; Lost Fanouts            ; Writeback[8], InstxMem:IM|ProgramCounter[3]                                              ;
; ExCntrl[0]                                                   ; Lost Fanouts            ; Control:CNTRL|RNW                                                                        ;
; ExCntrl[1]                                                   ; Lost Fanouts            ; Control:CNTRL|OE                                                                         ;
; ExCntrl[2]                                                   ; Lost Fanouts            ; Control:CNTRL|SWE                                                                        ;
; ExCntrl[3]                                                   ; Lost Fanouts            ; Control:CNTRL|ALUShift                                                                   ;
; ExCntrl[4]                                                   ; Lost Fanouts            ; Control:CNTRL|BGR                                                                        ;
; ExCntrl[5]                                                   ; Lost Fanouts            ; Control:CNTRL|BSC                                                                        ;
; ExCntrl[6]                                                   ; Lost Fanouts            ; Control:CNTRL|PCC                                                                        ;
; PCin[4]                                                      ; Lost Fanouts            ; Writeback[9]                                                                             ;
; PCin[1]                                                      ; Lost Fanouts            ; InstxMem:IM|ProgramCounter[1]                                                            ;
; ExCntrl[7]                                                   ; Lost Fanouts            ; Control:CNTRL|WDmux                                                                      ;
+--------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Source assignments for SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StateCounter:SC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; NOTHING        ; 00    ; Unsigned Binary                     ;
; ONECLICK       ; 01    ; Unsigned Binary                     ;
; HOLD           ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control:CNTRL ;
+----------------+-------------+-----------------------------+
; Parameter Name ; Value       ; Type                        ;
+----------------+-------------+-----------------------------+
; ADD            ; 10001011000 ; Unsigned Binary             ;
; SUB            ; 11001011000 ; Unsigned Binary             ;
; AND            ; 10001010000 ; Unsigned Binary             ;
; ORR            ; 10101010000 ; Unsigned Binary             ;
; EOR            ; 11001010000 ; Unsigned Binary             ;
; LSL            ; 11010011011 ; Unsigned Binary             ;
; LDURSW         ; 10111000100 ; Unsigned Binary             ;
; STURW          ; 10111000000 ; Unsigned Binary             ;
; B              ; 00010100000 ; Unsigned Binary             ;
; BR             ; 11010110000 ; Unsigned Binary             ;
; BGT            ; 01010100000 ; Unsigned Binary             ;
; ADDI           ; 10010001000 ; Unsigned Binary             ;
; NOP            ; 00000000000 ; Unsigned Binary             ;
+----------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM:Cache|altsyncram:Memory[0][15]__1 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 16                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 16                   ; Untyped                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_4fj1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; SRAM:Cache|altsyncram:Memory[0][15]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 1024                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 16                                     ;
;     -- NUMWORDS_B                         ; 1024                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fastadder:ADD"                                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; addend[15..7] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; augend[15..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; augend[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; carryin       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sum[15..7]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; carryout      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|BarrelShifter:shifter|FourMux:mux2" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|BarrelShifter:shifter|FourMux:mux1" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; w[3..2] ; Input ; Info     ; Stuck at GND                              ;
+---------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|BarrelShifter:shifter|FourMux:mux0" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; w[3..1] ; Input ; Info     ; Stuck at GND                              ;
+---------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder3"                                                       ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carryoutless ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder2"                                                       ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carryoutless ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder1"                                                       ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carryoutless ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; flags[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Row32" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; clk  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[31].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[30].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[29].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[28].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[27].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[26].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[25].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[24].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[23].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[22].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[21].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[20].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[19].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[18].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[17].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[16].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[15].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[14].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[13].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[12].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[11].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[10].flipflop" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[9].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[8].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[7].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[6].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[5].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[4].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[3].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[2].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[1].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[0].flipflop" ;
+------+--------+----------+---------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                             ;
+------+--------+----------+---------------------------------------------------------------------+
; Qbar ; Output ; Info     ; Explicitly unconnected                                              ;
+------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF"                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; R1ReadData[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 3                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Mar 11 21:00:41 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PilelinedCPU -c PilelinedCPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10463): Verilog HDL Declaration warning at WriteEnGates.v(21): "bit" is SystemVerilog-2005 keyword File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/WriteEnGates.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/writeengates.v
    Info (12023): Found entity 1: WriteEnGates File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/WriteEnGates.v Line: 10
Info (12021): Found 3 design units, including 3 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/thirtytwomux.v
    Info (12023): Found entity 1: ThirtyTwoMux File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/ThirtyTwoMux.v Line: 9
    Info (12023): Found entity 2: SixteenMux File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/ThirtyTwoMux.v Line: 41
    Info (12023): Found entity 3: FourMux File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/ThirtyTwoMux.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/statecounter.v
    Info (12023): Found entity 1: StateCounter File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/StateCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/sram.v
    Info (12023): Found entity 1: SRAM File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/SRAM.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/registerrow.v
    Info (12023): Found entity 1: RegisterRow File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterRow.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterFile.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/instxmem.v
    Info (12023): Found entity 1: InstxMem File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/InstxMem.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/fourbitcarrylookaheadadder.sv
    Info (12023): Found entity 1: fourbitcarrylookaheadadder File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fourbitcarrylookaheadadder.sv Line: 16
Info (12021): Found 4 design units, including 4 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/five_32decoder.v
    Info (12023): Found entity 1: Five_32Decoder File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 14
    Info (12023): Found entity 2: Three_EightEnableDecoder File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 46
    Info (12023): Found entity 3: Two_FourDecoderNoEn File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 75
    Info (12023): Found entity 4: Two_FourEnableDecoder File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 99
Warning (10275): Verilog HDL Module Instantiation warning at fastadder.sv(27): ignored dangling comma in List of Port Connections File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fastadder.sv Line: 27
Warning (10275): Verilog HDL Module Instantiation warning at fastadder.sv(28): ignored dangling comma in List of Port Connections File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fastadder.sv Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at fastadder.sv(29): ignored dangling comma in List of Port Connections File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fastadder.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/fastadder.sv
    Info (12023): Found entity 1: fastadder File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fastadder.sv Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at eightbitfastadder.sv(9): ignored dangling comma in List of Port Connections File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/eightbitfastadder.sv Line: 9
Warning (10275): Verilog HDL Module Instantiation warning at eightbitfastadder.sv(10): ignored dangling comma in List of Port Connections File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/eightbitfastadder.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/eightbitfastadder.sv
    Info (12023): Found entity 1: eightbitfastadder File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/eightbitfastadder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/d_ff.v
    Info (12023): Found entity 1: D_FF File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/D_FF.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/control.v
    Info (12023): Found entity 1: Control File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/barrelshifter.v
    Info (12023): Found entity 1: BarrelShifter File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/BarrelShifter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /altera_lite/16.0/ee469/lab5-469/lab4verilog/alu.sv
    Info (12023): Found entity 1: alu File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pilelinedcpu.sv
    Info (12023): Found entity 1: PilelinedCPU File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 4
Info (12127): Elaborating entity "PilelinedCPU" for the top level hierarchy
Warning (12125): Using design file fivephaseclock.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: FivePhaseClock File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/fivephaseclock.v Line: 2
    Info (12023): Found entity 2: FPC_TEST File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/fivephaseclock.v Line: 26
Info (12128): Elaborating entity "FivePhaseClock" for hierarchy "FivePhaseClock:FPC" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 12
Info (12128): Elaborating entity "StateCounter" for hierarchy "StateCounter:SC" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 14
Info (12128): Elaborating entity "InstxMem" for hierarchy "InstxMem:IM" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 33
Warning (10850): Verilog HDL warning at InstxMem.v(36): number of words (22) in memory file does not match the number of elements in the address range [0:127] File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/InstxMem.v Line: 36
Warning (10030): Net "IM.data_a" at InstxMem.v(18) has no driver or initial value, using a default initial value '0' File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/InstxMem.v Line: 18
Warning (10030): Net "IM.waddr_a" at InstxMem.v(18) has no driver or initial value, using a default initial value '0' File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/InstxMem.v Line: 18
Warning (10030): Net "IM.we_a" at InstxMem.v(18) has no driver or initial value, using a default initial value '0' File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/InstxMem.v Line: 18
Info (12128): Elaborating entity "Control" for hierarchy "Control:CNTRL" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 34
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RF" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 64
Info (12128): Elaborating entity "Five_32Decoder" for hierarchy "RegisterFile:RF|Five_32Decoder:WriteSelect" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterFile.v Line: 36
Info (12128): Elaborating entity "Two_FourDecoderNoEn" for hierarchy "RegisterFile:RF|Five_32Decoder:WriteSelect|Two_FourDecoderNoEn:MSB" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 23
Info (12128): Elaborating entity "Three_EightEnableDecoder" for hierarchy "RegisterFile:RF|Five_32Decoder:WriteSelect|Three_EightEnableDecoder:ZeroThrough7" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 28
Info (12128): Elaborating entity "Two_FourEnableDecoder" for hierarchy "RegisterFile:RF|Five_32Decoder:WriteSelect|Three_EightEnableDecoder:ZeroThrough7|Two_FourEnableDecoder:LS4" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/Five_32Decoder.v Line: 64
Info (12128): Elaborating entity "RegisterRow" for hierarchy "RegisterFile:RF|RegisterRow:Register[0].RR" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterFile.v Line: 48
Info (12128): Elaborating entity "mux2_1" for hierarchy "RegisterFile:RF|RegisterRow:Register[0].RR|mux2_1:Mux[0].m2" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterRow.v Line: 20
Info (12128): Elaborating entity "D_FF" for hierarchy "RegisterFile:RF|RegisterRow:Register[0].RR|D_FF:Column[0].flipflop" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterRow.v Line: 27
Info (12128): Elaborating entity "ThirtyTwoMux" for hierarchy "RegisterFile:RF|ThirtyTwoMux:ReadMux1[0].bitRS1" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/RegisterFile.v Line: 70
Info (12128): Elaborating entity "SixteenMux" for hierarchy "RegisterFile:RF|ThirtyTwoMux:ReadMux1[0].bitRS1|SixteenMux:Zeroto15" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/ThirtyTwoMux.v Line: 16
Info (12128): Elaborating entity "FourMux" for hierarchy "RegisterFile:RF|ThirtyTwoMux:ReadMux1[0].bitRS1|SixteenMux:Zeroto15|FourMux:bits0to3" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/ThirtyTwoMux.v Line: 50
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 98
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "busOut", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "operand", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "shiftsel", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "addend", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "augend", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "carryin", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu.sv(31): inferring latch(es) for variable "v", which holds its previous value in one or more paths through the always construct File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "v" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "c" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "carryin" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[0]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[1]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[2]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[3]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[4]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[5]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[6]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[7]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[8]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[9]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[10]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[11]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[12]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[13]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[14]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "augend[15]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[0]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[1]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[2]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[3]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[4]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[5]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[6]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[7]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[8]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[9]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[10]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[11]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[12]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[13]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[14]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "addend[15]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "shiftsel[0]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "shiftsel[1]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[0]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[1]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[2]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[3]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[4]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[5]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[6]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[7]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[8]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[9]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[10]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[11]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[12]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[13]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[14]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "operand[15]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[0]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[1]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[2]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[3]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[4]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[5]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[6]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[7]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[8]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[9]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[10]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[11]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[12]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[13]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[14]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (10041): Inferred latch for "busOut[15]" at alu.sv(31) File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 31
Info (12128): Elaborating entity "fastadder" for hierarchy "alu:ALU|fastadder:adder" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 22
Info (12128): Elaborating entity "fourbitcarrylookaheadadder" for hierarchy "alu:ALU|fastadder:adder|fourbitcarrylookaheadadder:adder1" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/fastadder.sv Line: 27
Info (12128): Elaborating entity "BarrelShifter" for hierarchy "alu:ALU|BarrelShifter:shifter" File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/alu.sv Line: 28
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:Cache" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 115
Warning (10027): Verilog HDL or VHDL warning at the SRAM.v(38): index expression is not wide enough to address all of the elements in the array File: C:/altera_lite/16.0/EE469/lab5-469/Lab4Verilog/SRAM.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "SRAM:Cache|altsyncram:Memory[0][15]__1"
Info (12130): Elaborated megafunction instantiation "SRAM:Cache|altsyncram:Memory[0][15]__1"
Info (12133): Instantiated megafunction "SRAM:Cache|altsyncram:Memory[0][15]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fj1.tdf
    Info (12023): Found entity 1: altsyncram_4fj1 File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4fj1" for hierarchy "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[0]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 39
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[1]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 69
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[2]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 99
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[3]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 129
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[4]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 159
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[5]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 189
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[6]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 219
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[7]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 249
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[8]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 279
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[9]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 309
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[10]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 339
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[11]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 369
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[12]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 399
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[13]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 429
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[14]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 459
        Warning (14320): Synthesized away node "SRAM:Cache|altsyncram:Memory[0][15]__1|altsyncram_4fj1:auto_generated|q_b[15]" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/db/altsyncram_4fj1.tdf Line: 489
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 692 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/output_files/PilelinedCPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RST" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 5
    Warning (15610): No output dependent on input pin "SysRST" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 5
    Warning (15610): No output dependent on input pin "SysCLK" File: C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/PilelinedCPU.sv Line: 5
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 989 megabytes
    Info: Processing ended: Sat Mar 11 21:00:59 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera_lite/16.0/EE469/lab5-469/Lab5Verilog/output_files/PilelinedCPU.map.smsg.


