NDContentPage.OnToolTipsLoaded({1385:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1385\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_req_rsp_channel#<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> REQ=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> RSP=REQ)</span></div></div></div><div class=\"TTSummary\">The uvm_tlm_req_rsp_channel contains a request FIFO of type ~REQ~ and a response FIFO of type ~RSP~. These FIFOs can be of any size. This channel is particularly useful for dealing with pipelined protocols where the request and response are not tightly coupled.</div></div>",1561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1561\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_component</div></div></div><div class=\"TTSummary\">The uvm_component class is the root base class for UVM components. In addition to the features inherited from uvm_object and uvm_report_object, uvm_component provides the following interfaces:</div></div>"});