{C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/SineWave.sv} {1 {vlog -work work -sv -stats=none {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/SineWave.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SineWave

Top level modules:
	SineWave

} {} {}} {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/fir_pipeline.sv} {1 {vlog -work work -sv -stats=none {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/fir_pipeline.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fir_pipeline

Top level modules:
	fir_pipeline

} {} {}} {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv} {1 {vlog -work work -sv -stats=none {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIR_Filter_tb

Top level modules:
	FIR_Filter_tb

} {} {}} {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv} {1 {vlog -work work -sv -stats=none {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIR_Filter_L3_Pipelined_Top

Top level modules:
	FIR_Filter_L3_Pipelined_Top

} {} {}} {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/counter.sv} {1 {vlog -work work -sv -stats=none {C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/counter.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter

Top level modules:
	counter

} {} {}}
