Fitter report for marsohod2bis-picorv32-wb-soc_0
Sun Feb 26 17:28:05 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_4891:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sun Feb 26 17:28:05 2017      ;
; Quartus II 32-bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                      ; marsohod2bis-picorv32-wb-soc_0             ;
; Top-level Entity Name              ; marsohod2_picorv32_wb_soc                  ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE6E22C8                                ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,315 / 6,272 ( 37 % )                     ;
;     Total combinational functions  ; 2,227 / 6,272 ( 36 % )                     ;
;     Dedicated logic registers      ; 1,057 / 6,272 ( 17 % )                     ;
; Total registers                    ; 1057                                       ;
; Total pins                         ; 18 / 92 ( 20 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 10,496 / 276,480 ( 4 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; LED[0]    ; Incomplete set of assignments ;
; LED[1]    ; Incomplete set of assignments ;
; LED[2]    ; Incomplete set of assignments ;
; LED[3]    ; Incomplete set of assignments ;
; KEY1      ; Incomplete set of assignments ;
; FTDI_BD1  ; Incomplete set of assignments ;
; FTDI_BD2  ; Incomplete set of assignments ;
; FTDI_BD3  ; Incomplete set of assignments ;
; IO[0]     ; Incomplete set of assignments ;
; IO[1]     ; Incomplete set of assignments ;
; IO[2]     ; Incomplete set of assignments ;
; IO[3]     ; Incomplete set of assignments ;
; IO[4]     ; Incomplete set of assignments ;
; IO[5]     ; Incomplete set of assignments ;
; IO[6]     ; Incomplete set of assignments ;
; IO[7]     ; Incomplete set of assignments ;
; CLK100MHZ ; Incomplete set of assignments ;
; FTDI_BD0  ; Incomplete set of assignments ;
+-----------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3449 ) ; 0.00 % ( 0 / 3449 )        ; 0.00 % ( 0 / 3449 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3449 ) ; 0.00 % ( 0 / 3449 )        ; 0.00 % ( 0 / 3449 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3439 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/antony/riscv/riscv-soc-cores/build/marsohod2bis-picorv32-wb-soc_0/bld-quartus/marsohod2bis-picorv32-wb-soc_0.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,315 / 6,272 ( 37 % )    ;
;     -- Combinational with no register       ; 1258                      ;
;     -- Register only                        ; 88                        ;
;     -- Combinational with a register        ; 969                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1231                      ;
;     -- 3 input functions                    ; 527                       ;
;     -- <=2 input functions                  ; 469                       ;
;     -- Register only                        ; 88                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1785                      ;
;     -- arithmetic mode                      ; 442                       ;
;                                             ;                           ;
; Total registers*                            ; 1,057 / 6,684 ( 16 % )    ;
;     -- Dedicated logic registers            ; 1,057 / 6,272 ( 17 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 168 / 392 ( 43 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 18 / 92 ( 20 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 3                         ;
; M9Ks                                        ; 5 / 30 ( 17 % )           ;
; Total block memory bits                     ; 10,496 / 276,480 ( 4 % )  ;
; Total block memory implementation bits      ; 46,080 / 276,480 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 3 / 10 ( 30 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 8% / 8% / 8%              ;
; Peak interconnect usage (total/H/V)         ; 21% / 21% / 21%           ;
; Maximum fan-out                             ; 1056                      ;
; Highest non-global fan-out                  ; 309                       ;
; Total fan-out                               ; 11176                     ;
; Average fan-out                             ; 3.29                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2315 / 6272 ( 37 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1258                 ; 0                              ;
;     -- Register only                        ; 88                   ; 0                              ;
;     -- Combinational with a register        ; 969                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1231                 ; 0                              ;
;     -- 3 input functions                    ; 527                  ; 0                              ;
;     -- <=2 input functions                  ; 469                  ; 0                              ;
;     -- Register only                        ; 88                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1785                 ; 0                              ;
;     -- arithmetic mode                      ; 442                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1057                 ; 0                              ;
;     -- Dedicated logic registers            ; 1057 / 6272 ( 17 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 168 / 392 ( 43 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 18                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 10496                ; 0                              ;
; Total RAM block bits                        ; 46080                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 5 / 30 ( 16 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1064                 ; 1                              ;
;     -- Registered Input Connections         ; 1051                 ; 0                              ;
;     -- Output Connections                   ; 9                    ; 1056                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 11180                ; 1063                           ;
;     -- Registered Connections               ; 5590                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 16                   ; 1057                           ;
;     -- hard_block:auto_generated_inst       ; 1057                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 5                    ; 1                              ;
;     -- Output Ports                         ; 5                    ; 1                              ;
;     -- Bidir Ports                          ; 8                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK100MHZ ; 25    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; FTDI_BD0  ; 24    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; FTDI_BD2  ; 11    ; 1        ; 0            ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; FTDI_BD3  ; 10    ; 1        ; 0            ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY1      ; 132   ; 8        ; 13           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FTDI_BD1 ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]   ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]   ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]   ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]   ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+
; IO[0] ; 101   ; 6        ; 34           ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[1] ; 103   ; 6        ; 34           ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[2] ; 104   ; 6        ; 34           ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[3] ; 105   ; 6        ; 34           ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[4] ; 106   ; 6        ; 34           ; 20           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[5] ; 110   ; 7        ; 30           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[6] ; 111   ; 7        ; 30           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
; IO[7] ; 112   ; 7        ; 28           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; IO[0]                   ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; IO[1]                   ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; KEY1                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 6 / 11 ( 55 % ) ; 2.5V          ; --           ;
; 2        ; 3 / 8 ( 38 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 3 / 13 ( 23 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 10 ( 50 % ) ; 2.5V          ; --           ;
; 7        ; 3 / 13 ( 23 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 12 ( 17 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; FTDI_BD3                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; FTDI_BD2                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; FTDI_BD0                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; CLK100MHZ                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; FTDI_BD1                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; IO[0]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; IO[1]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; IO[2]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; IO[3]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; IO[4]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; IO[5]                                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; IO[6]                                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; IO[7]                                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; KEY1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                            ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                 ;
; Compensate clock              ; clock0                                                                 ;
; Compensated input/output pins ; --                                                                     ;
; Switchover type               ; --                                                                     ;
; Input frequency 0             ; 100.0 MHz                                                              ;
; Input frequency 1             ; --                                                                     ;
; Nominal PFD frequency         ; 100.0 MHz                                                              ;
; Nominal VCO frequency         ; 600.0 MHz                                                              ;
; VCO post scale K counter      ; 2                                                                      ;
; VCO frequency control         ; Auto                                                                   ;
; VCO phase shift step          ; 208 ps                                                                 ;
; VCO multiply                  ; --                                                                     ;
; VCO divide                    ; --                                                                     ;
; Freq min lock                 ; 50.01 MHz                                                              ;
; Freq max lock                 ; 108.37 MHz                                                             ;
; M VCO Tap                     ; 0                                                                      ;
; M Initial                     ; 1                                                                      ;
; M value                       ; 6                                                                      ;
; N value                       ; 1                                                                      ;
; Charge pump current           ; setting 1                                                              ;
; Loop filter resistance        ; setting 27                                                             ;
; Loop filter capacitance       ; setting 0                                                              ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                   ;
; Bandwidth type                ; Medium                                                                 ;
; Real time reconfigurable      ; Off                                                                    ;
; Scan chain MIF file           ; --                                                                     ;
; Preserve PLL counter order    ; Off                                                                    ;
; PLL location                  ; PLL_1                                                                  ;
; Inclk0 signal                 ; CLK100MHZ                                                              ;
; Inclk1 signal                 ; --                                                                     ;
; Inclk0 signal type            ; Dedicated Pin                                                          ;
; Inclk1 signal type            ; --                                                                     ;
+-------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 10  ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |marsohod2_picorv32_wb_soc                               ; 2315 (1)    ; 1057 (0)                  ; 0 (0)         ; 10496       ; 5    ; 0            ; 0       ; 0         ; 18   ; 0            ; 1258 (1)     ; 88 (0)            ; 969 (0)          ; |marsohod2_picorv32_wb_soc                                                                                                                                                                         ; work         ;
;    |altpll0:pll|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|altpll0:pll                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|altpll0:pll|altpll:altpll_component                                                                                                                                     ; work         ;
;          |altpll0_altpll:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                       ; work         ;
;    |counter:counter|                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |marsohod2_picorv32_wb_soc|counter:counter                                                                                                                                                         ; work         ;
;    |picorv32_wb_soc:soc|                                 ; 2298 (0)    ; 1042 (0)                  ; 0 (0)         ; 10496       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1256 (0)     ; 88 (0)            ; 954 (0)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc                                                                                                                                                     ; work         ;
;       |picorv32_wb:picorv32_wb|                          ; 1640 (85)   ; 701 (76)                  ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 939 (9)      ; 40 (0)            ; 661 (76)         ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb                                                                                                                             ; work         ;
;          |picorv32:picorv32_core|                        ; 1555 (1555) ; 625 (625)                 ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 930 (930)    ; 40 (40)           ; 585 (585)        ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core                                                                                                      ; work         ;
;             |altsyncram:cpuregs_rtl_0|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                             ; work         ;
;                |altsyncram_trd1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_trd1:auto_generated                                              ; work         ;
;             |altsyncram:cpuregs_rtl_1|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                             ; work         ;
;                |altsyncram_trd1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_trd1:auto_generated                                              ; work         ;
;       |uart_top:uart16550|                               ; 647 (0)     ; 340 (0)                   ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 307 (0)      ; 48 (0)            ; 292 (0)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550                                                                                                                                  ; work         ;
;          |uart_regs:regs|                                ; 620 (176)   ; 314 (109)                 ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 301 (65)     ; 38 (5)            ; 281 (127)        ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs                                                                                                                   ; work         ;
;             |uart_receiver:receiver|                     ; 327 (127)   ; 142 (54)                  ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (72)     ; 21 (0)            ; 125 (55)         ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver                                                                                            ; work         ;
;                |uart_rfifo:fifo_rx|                      ; 200 (172)   ; 88 (62)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (107)    ; 21 (12)           ; 70 (53)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                         ; work         ;
;                   |raminfr:rfifo|                        ; 28 (28)     ; 26 (26)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 17 (17)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                           ; work         ;
;                      |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                      ; work         ;
;                         |altsyncram_u9c1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated       ; work         ;
;             |uart_sync_flops:i_uart_sync_flops|          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                 ; work         ;
;             |uart_transmitter:transmitter|               ; 118 (55)    ; 61 (22)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (32)      ; 12 (0)            ; 51 (23)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter                                                                                      ; work         ;
;                |uart_tfifo:fifo_tx|                      ; 63 (34)     ; 39 (13)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (21)      ; 12 (0)            ; 28 (13)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                   ; work         ;
;                   |raminfr:tfifo|                        ; 29 (29)     ; 26 (26)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 12 (12)           ; 15 (15)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                     ; work         ;
;                      |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                ; work         ;
;                         |altsyncram_u9c1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ; work         ;
;          |uart_wb:wb_interface|                          ; 36 (36)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 10 (10)           ; 20 (20)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface                                                                                                             ; work         ;
;       |wb_bootrom:bootrom|                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom                                                                                                                                  ; work         ;
;          |altsyncram:mem_rtl_0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0                                                                                                             ; work         ;
;             |altsyncram_4891:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_4891:auto_generated                                                                              ; work         ;
;       |wb_intercon:wb_intercon0|                         ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 33 (0)           ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0                                                                                                                            ; work         ;
;          |wb_mux:wb_mux_picorv32|                        ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 33 (33)          ; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32                                                                                                     ; work         ;
;    |reset:mreset|                                        ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |marsohod2_picorv32_wb_soc|reset:mreset                                                                                                                                                            ; work         ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; LED[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY1      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_BD1  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_BD2  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_BD3  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; IO[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[4]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLK100MHZ ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_BD0  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; KEY1                ;                   ;         ;
; FTDI_BD2            ;                   ;         ;
; FTDI_BD3            ;                   ;         ;
; IO[0]               ;                   ;         ;
; IO[1]               ;                   ;         ;
; IO[2]               ;                   ;         ;
; IO[3]               ;                   ;         ;
; IO[4]               ;                   ;         ;
; IO[5]               ;                   ;         ;
; IO[6]               ;                   ;         ;
; IO[7]               ;                   ;         ;
; CLK100MHZ           ;                   ;         ;
; FTDI_BD0            ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                       ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLK100MHZ                                                                                                                  ; PIN_25             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]                                         ; PLL_1              ; 1056    ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; counter:counter|out[8]                                                                                                     ; FF_X33_Y12_N27     ; 6       ; Clock                     ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[15]~1                                                                ; LCCOMB_X25_Y14_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector28~0                                            ; LCCOMB_X23_Y10_N24 ; 26      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always16~0                                              ; LCCOMB_X22_Y10_N16 ; 4       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always5~1                                               ; LCCOMB_X24_Y11_N16 ; 31      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always9~0                                               ; LCCOMB_X22_Y10_N28 ; 51      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always9~1                                               ; LCCOMB_X23_Y12_N16 ; 48      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                               ; FF_X23_Y13_N11     ; 30      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_shift                               ; FF_X24_Y13_N19     ; 50      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger                                         ; FF_X23_Y12_N5      ; 40      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_beq~0                                             ; LCCOMB_X22_Y10_N8  ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[0]~0                                         ; LCCOMB_X23_Y14_N6  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store~0                                         ; LCCOMB_X16_Y8_N16  ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_addr[10]~30                                         ; LCCOMB_X25_Y12_N24 ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wdata[0]~10                                         ; LCCOMB_X24_Y12_N28 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize~9                                          ; LCCOMB_X21_Y14_N30 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wstrb[3]~2                                          ; LCCOMB_X25_Y12_N6  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]~30                                       ; LCCOMB_X23_Y14_N18 ; 127     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]~12                                           ; LCCOMB_X23_Y12_N18 ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[24]~0                                           ; LCCOMB_X23_Y13_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[11]~30                                          ; LCCOMB_X14_Y10_N4  ; 1       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[17]~28                                          ; LCCOMB_X24_Y9_N30  ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[1]~4                                             ; LCCOMB_X22_Y13_N30 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_dat_o[1]~1                                                                 ; LCCOMB_X25_Y14_N30 ; 38      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always31~0                                                           ; LCCOMB_X10_Y19_N6  ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always4~0                                                            ; LCCOMB_X16_Y16_N10 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always6~0                                                            ; LCCOMB_X19_Y15_N22 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always7~0                                                            ; LCCOMB_X16_Y16_N24 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always8~0                                                            ; LCCOMB_X16_Y16_N16 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[3]~10                                                      ; LCCOMB_X10_Y19_N0  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[15]~0                                                             ; LCCOMB_X16_Y16_N14 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[7]~1                                                              ; LCCOMB_X16_Y16_N0  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|enable                                                               ; FF_X11_Y18_N25     ; 26      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[3]~0                                                             ; LCCOMB_X16_Y16_N20 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                               ; FF_X18_Y17_N1      ; 41      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rx_reset                                                             ; FF_X19_Y15_N29     ; 36      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|serial_in~0                                                          ; LCCOMB_X13_Y16_N2  ; 21      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tf_push                                                              ; FF_X16_Y16_N5      ; 13      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|always4~0                                     ; LCCOMB_X19_Y19_N4  ; 11      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[4]~10                               ; LCCOMB_X17_Y19_N24 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[0]~12                               ; LCCOMB_X18_Y19_N28 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]~2                             ; LCCOMB_X16_Y19_N0  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]~6                               ; LCCOMB_X17_Y20_N14 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]~2                               ; LCCOMB_X16_Y18_N16 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push_pulse                                 ; LCCOMB_X21_Y18_N10 ; 43      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[5]~6                                   ; LCCOMB_X18_Y18_N0  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[0]                                     ; FF_X16_Y20_N27     ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                     ; FF_X17_Y20_N25     ; 31      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]~9                 ; LCCOMB_X23_Y17_N4  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]~38              ; LCCOMB_X24_Y19_N12 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1]~20             ; LCCOMB_X24_Y18_N22 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]~17             ; LCCOMB_X24_Y18_N16 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]~14             ; LCCOMB_X22_Y19_N20 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]~11             ; LCCOMB_X24_Y19_N8  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]~8              ; LCCOMB_X22_Y19_N6  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1]~3              ; LCCOMB_X22_Y19_N24 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]~50              ; LCCOMB_X21_Y18_N22 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]~47              ; LCCOMB_X24_Y18_N14 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]~44              ; LCCOMB_X21_Y18_N0  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]~41              ; LCCOMB_X23_Y17_N22 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]~35              ; LCCOMB_X24_Y19_N22 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]~32              ; LCCOMB_X23_Y17_N30 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]~29              ; LCCOMB_X22_Y17_N2  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]~26              ; LCCOMB_X23_Y18_N18 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1]~23              ; LCCOMB_X23_Y18_N28 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~10       ; LCCOMB_X19_Y18_N8  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]~1                   ; LCCOMB_X22_Y19_N2  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]~1                        ; LCCOMB_X11_Y19_N0  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[4]~0                            ; LCCOMB_X9_Y18_N4   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|parity_xor~0                            ; LCCOMB_X9_Y18_N26  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                               ; FF_X9_Y18_N17      ; 22      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]~5           ; LCCOMB_X10_Y17_N6  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~15 ; LCCOMB_X10_Y17_N16 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]~1             ; LCCOMB_X10_Y17_N8  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~12                                                 ; LCCOMB_X16_Y16_N6  ; 4       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~4                                                  ; LCCOMB_X14_Y19_N16 ; 10      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; reset:mreset|reset                                                                                                         ; FF_X23_Y4_N17      ; 310     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; reset:mreset|reset                                                                                                         ; FF_X23_Y4_N17      ; 298     ; Async. clear              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                               ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 1056    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; counter:counter|out[8]                                                             ; FF_X33_Y12_N27 ; 6       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; reset:mreset|reset                                                                 ; FF_X23_Y4_N17  ; 298     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset:mreset|reset                                                                                                                      ; 309     ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]~30                                                    ; 127     ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[29]~0                                                      ; 86      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                        ; 67      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                       ; 66      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~3                                                           ; 65      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|next_pc~0                                                            ; 62      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always9~0                                                            ; 51      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_shift                                            ; 50      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[0]~24                                                        ; 49      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always9~1                                                            ; 48      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[0]~25                                                        ; 46      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_exec                                             ; 44      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push_pulse                                              ; 43      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~8                                                         ; 43      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~6                                                         ; 43      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal27~0                                                            ; 43      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                                            ; 42      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                            ; 41      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger                                                      ; 40      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jal                                                            ; 39      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~7                                                           ; 38      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_dat_o[1]~1                                                                              ; 38      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rx_reset                                                                          ; 36      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                                                      ; 36      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                                                   ; 36      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub                                                            ; 35      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                  ; 33      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~17                                                          ; 33      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                        ; 33      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                               ; 32      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                               ; 32      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[15]~1                                                                             ; 32      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_compare                                                           ; 32      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store~0                                                      ; 32      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[24]~0                                                        ; 32      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs~3                                                            ; 32      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                  ; 31      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                      ; 31      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                                                      ; 31      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always5~1                                                            ; 31      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]~12                                                        ; 30      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                                            ; 30      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_addr[10]~30                                                      ; 30      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                               ; 29      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]~2                                                          ; 29      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                               ; 28      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[0]                                                  ; 27      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr10~0                                                           ; 27      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector338~0                                                        ; 27      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]                                                           ; 27      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                  ; 26      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector28~0                                                         ; 26      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[31]                                                                               ; 26      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[28]                                                                               ; 26      ;
; picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32|Equal1~6                                                            ; 26      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|enable                                                                            ; 26      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                                                      ; 25      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                           ; 25      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                ; 25      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[8]~7                                                         ; 25      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[17]~27                                                       ; 24      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[17]~26                                                       ; 24      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[31]                                                   ; 24      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                         ; 24      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                  ; 23      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[0]                                                                ; 23      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_beq~0                                                          ; 22      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector310~2                                                        ; 22      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                            ; 22      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                  ; 22      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|serial_in~0                                                                       ; 21      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[2]                                                                ; 21      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                  ; 21      ;
; ~GND                                                                                                                                    ; 20      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                  ; 20      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                           ; 19      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|LessThan1~0                             ; 18      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector12~1                                                         ; 17      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|WideOr0~4                                                                         ; 17      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo~5                                  ; 16      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo~4                                  ; 16      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo~0                                  ; 16      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[11]~29                                                       ; 16      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[17]~28                                                       ; 16      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                                            ; 16      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.01                                                      ; 16      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_prefetch                                                      ; 16      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|start_dlc                                                                         ; 16      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                            ; 16      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_sb_sh_sw                                                          ; 15      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                                          ; 15      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[1]                                                                ; 15      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Equal0~1                                                   ; 14      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Equal0~0                                                   ; 14      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[0]                                                                            ; 14      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[1]                                                                            ; 14      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                            ; 14      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                    ; 13      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~7                                                               ; 13      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_stmem                                            ; 13      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tf_push                                                                           ; 13      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~8                                                               ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_alu_reg_imm                                                       ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|comb~3                                                               ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]                                                           ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]                                                           ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[8]                                                           ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]                                                           ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]                                                           ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]                                                           ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[23]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[27]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[26]                                                          ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                        ; 12      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                         ; 12      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|always4~0                                                  ; 11      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Equal1~0                                                   ; 11      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push_q                                                  ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[0]~33                                                        ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor5                                                             ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                           ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]                                                           ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]                                                          ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30]                                                          ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]                                                          ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                         ; 11      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[3]                                                                            ; 11      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                                ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.00                                                      ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                         ; 11      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                                         ; 11      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[0]~12                                            ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Equal2~0                                                   ; 10      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[2]~9                                     ; 10      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[0]~31                                                        ; 10      ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                         ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                                                ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                                                ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~4                                                               ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[7]                                                                            ; 10      ;
; picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32|Equal1~7                                                            ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                           ; 10      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always31~0                                                                        ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]~2                                            ; 9       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                                                      ; 9       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_lb_lh_lw_lbu_lhu                                                  ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|Equal3~0                                                                          ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[7]~1                                                                           ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[3]                                                                ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                                                ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|WideNor1~0                                           ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~12              ; 9       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|we_o                                                                        ; 9       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wdata[0]~10                                                      ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[4]~10                                            ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[3]~10                                                                   ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always8~0                                                                         ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~10                    ; 8       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[5]~11                                    ; 8       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[4]~10                                    ; 8       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr11~0                                                           ; 8       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~5                                                         ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[15]~0                                                                          ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[7]                                                                ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[2]                                                                            ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]~1                                     ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~15              ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~0               ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always4~0                                                                         ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                                                ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                                                ; 8       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r~0                                                                           ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal9~1                                                             ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal17~1                                                            ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_alu_reg_reg                                                       ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always18~2                                                           ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~20                                                         ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~19                                                         ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~9                                                         ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]                                                            ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[0]                                                           ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor5~0                                                           ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_write~1                                                       ; 7       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[5]                                                                ; 7       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                            ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[15]~0                                                                             ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                                                    ; 7       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~16                                                        ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[5]~6                                                ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                              ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                             ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr_mask                                                                          ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fifo_read~0                                                                       ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[1]~16                                                              ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[1]~15                                                              ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[1]~14                                                              ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[1]~13                                                              ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]~3                                                          ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                      ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal0~0                                                             ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~29                                                         ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~24                                                         ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                                                      ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~7                                                         ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr19~1                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[3]                                                            ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~26                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[1]                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[7]                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[5]                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[2]                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[3]                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                                             ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui                                                            ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr15                                                             ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[6]                                                           ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.10                                                      ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always5~2                                                            ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]                                                           ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                            ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                          ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                       ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                                            ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne                                                            ; 6       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                            ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                            ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                              ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                  ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rls_int_pnd                                                                       ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[0]                                                                            ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                             ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[0]~0                                                      ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll~0                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[3]~7                                     ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                                                      ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                            ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr18~2                                                           ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_sll_srl_sra                                                       ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[4]                                                            ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector60~2                                                         ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[31]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[30]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[29]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[28]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[27]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[26]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[24]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[25]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[23]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[22]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[20]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[21]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[19]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[18]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[16]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[17]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[15]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[14]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[12]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[13]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[11]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[10]                                                          ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[8]                                                           ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[9]                                                           ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata~0                                                       ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycleh                                                       ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr                                                           ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tf_push~0                                                                         ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|trap                                                                 ; 5       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_write~0                                                       ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[4]~0                                         ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                            ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5~1                                                                            ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]                          ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always7~0                                                                         ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                                ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                                ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]                                ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                               ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                       ; 5       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]~6                                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]~4                                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|WideOr5~0                                                  ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]~2                                                ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                              ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]~9                              ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]~1                                ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Selector11~0                                               ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push~0                                                  ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                  ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[3]~0                                                                          ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                 ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom~0                                ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|Mux4~0                                                                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~12                                                              ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~11                                                              ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~10                                                              ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]~9                                                               ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~119                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~118                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~117                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~116                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~113                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~112                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~111                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~110                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~109                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~108                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~107                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~106                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~105                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~104                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~103                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~102                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~101                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~100                                                             ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~99                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~98                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~97                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~96                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~95                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~94                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~93                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~92                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~89                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~84                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~81                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector124~1                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[19]~16                                   ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[18]~15                                   ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[17]~14                                   ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[16]~13                                   ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[15]~12                                   ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector123~1                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~45                                                         ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~34                                                         ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal18~0                                                            ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~18                                                         ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[24]~4                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[23]~3                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[22]~2                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[21]~1                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[20]~0                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[4]                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[3]                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[2]                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[1]                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[0]                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always16~0                                                           ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~36                                                              ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector55~0                                                         ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                                                      ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector266~0                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[31]                                                                               ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata~1                                                       ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|comb~4                                                               ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[1]                                                            ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr18~1                                                           ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_slli_srli_srai                                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~13                                                          ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycle                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstrh                                                       ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstr                                                        ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_jalr_addi_slti_sltiu_xori_ori_andi                                ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[1]                                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[2]                                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[3]                                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[4]                                                    ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[11]                                                   ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]~1                          ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wstrb[3]~2                                                       ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]~5                        ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                         ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom~0                          ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                                                    ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                       ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                            ; 4       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[5]                                                  ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                   ; 4       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~82                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~81                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~80                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~79                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~78                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~77                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~76                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~75                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~74                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~73                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~72                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~71                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~70                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~69                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~68                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~67                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~66                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~65                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~64                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~63                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~62                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~61                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~60                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~59                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~58                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~57                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~15                                                        ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                    ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity~0                                                  ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]~3                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Mux4~4                                                     ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                                                  ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                  ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                                                  ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|WideOr7~0                                                  ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]~50                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]~47                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]~44                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]~41                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]~38                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]~35                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]~32                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]~29                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]~26                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1]~23                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1]~20                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]~17                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]~14                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]~11                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]~8                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1]~3                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_pnd                                                                      ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir~0                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                        ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5                                                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr_mask_condition                                                                ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom~4                                ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom~3                                ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom~2                                ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom~1                                ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[1]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[3]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[2]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                             ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~16                                                          ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[7]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~46                                                         ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always18~3                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal17~0                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal2~0                                                             ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[6]~8                                     ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[1]                                                                                ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[0]~5                                     ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~21                                                         ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[9]                                                                                ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[31]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[31]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~29                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[8]                                                                                ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[25]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[24]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[22]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[21]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[20]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[19]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[18]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[17]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[16]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[14]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[13]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[12]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[28]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[11]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[10]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[30]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[30]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~28                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[30]~14                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[29]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[28]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[29]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~27                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~26                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[27]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[27]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~25                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]~13                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[23]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[7]                                                                                ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[26]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[15]                                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[2]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[2]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[3]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[3]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[4]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[5]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[5]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[6]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[6]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[7]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[7]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[8]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[8]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[9]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[9]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[10]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[10]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[11]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[11]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[12]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[13]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[14]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[15]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[16]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[17]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[18]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[19]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[20]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[21]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[22]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[23]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[24]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[25]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[26]                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector123~0                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~55                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~24                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~54                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~23                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~53                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~22                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~52                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~21                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~20                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~19                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~18                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~17                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~16                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~15                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~14                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~13                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~12                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~11                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~10                                                              ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~9                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~8                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~7                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~6                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~5                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~4                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~3                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~2                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~1                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Add3~0                                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize~9                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr21~0                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[16]                                                   ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[17]                                                   ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[18]                                                   ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[19]                                                   ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[15]                                                   ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs~7                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[0]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always18~0                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector283~1                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~4                                                         ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lh                                                             ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lb                                                             ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~5                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~4                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~2                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~0                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc                                                          ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_lui_auipc_jal                                                     ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[4]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]~1                                                       ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|re_o~0                                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state~9                                                                                     ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                                                    ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always5~0                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Decoder4~0                                                 ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|parity_xor~0                                         ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom~4                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom~3                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                         ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom~2                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom~1                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                         ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[0]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[1]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[2]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[3]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[4]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[5]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[6]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[7]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[8]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[9]                                                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[10]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[11]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[12]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[13]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[14]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[15]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|WideNor1                                             ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5~0                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1]                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[2]                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out~4                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                           ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[4]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[5]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                              ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                         ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_stb_is                                                                   ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_cyc_is                                                                   ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_we_is                                                                    ; 3       ;
; reset:mreset|out[0]                                                                                                                     ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                                            ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                                                  ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_pseudo_trigger                                               ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[30]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[28]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[29]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[27]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                        ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[12]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[13]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[14]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[15]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[16]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[17]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[18]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[19]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[20]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[21]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[22]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[23]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[24]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[25]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[26]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[1]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[0]                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and                                                            ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi                                                           ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[3]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[2]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[4]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[9]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[28]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[8]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[7]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[6]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[5]                                                       ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[25]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[24]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[23]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[22]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[21]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[20]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[19]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[18]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[17]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[16]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[15]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[14]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[12]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[11]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[10]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[30]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[29]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[27]                                                      ; 3       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[26]                                                      ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Decoder4~0_wirecell                                        ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[1]~_wirecell                                                                  ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]~2                                          ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Mux6~3                                                     ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|Equal3~0                                                   ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]~2                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|WideOr6~0                                                  ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]~1                                                ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]~0                                                ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[0]                                                  ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rls_int~0                                                                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int~2                                                                          ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always6~0                                                                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|WideOr2~0                                                                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]~0                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ms_int_pnd                                                                        ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux63~9                                 ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rda_int~2                                                                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[0]                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[1]                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux62~9                                 ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux61~9                                 ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6                                                                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5~3                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5~2                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr_mask_d                                                                        ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7~15                                                                           ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][0]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][0]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][1]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2]                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_pnd~0                                                                    ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[2]                                                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[9]~31                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[10]~30                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[7]~29                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[8]~28                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[11]~27                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector291~0                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[9]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[10]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[25]~26                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[26]~25                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[27]~24                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[28]~23                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[29]~22                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[30]~21                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[12]~20                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[13]~19                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[14]~18                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector69~0                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[31]~17                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector124~0                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[8]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor4~0                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[1]~4                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~47                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rs2[1]~4                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rs2[0]~3                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rs2[2]~2                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rs2[3]~1                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~38                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~36                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~15                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr8~0                                                            ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycle~0                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstr~6                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstr~5                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstr~4                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstr~3                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal9~0                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched_noshuffle[1]~6                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[0]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~28                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~27                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state~26                                                         ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always18~1                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[11]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[3]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[2]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[4]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~6                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~5                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[6]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[5]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~4                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~3                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~2                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~1                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_word~0                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector310~3                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector311~2                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|current_pc~56                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[5]                                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[6]                                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[7]                                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[8]                                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[9]                                                    ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[10]                                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[12]                                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[13]                                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[14]                                                   ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector337~6                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize~5                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector337~0                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]~11                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideOr14                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst~3                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector283~3                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector283~0                                                        ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~23                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~20                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~17                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~11                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~8                                                            ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~5                                                            ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Equal26~2                                                            ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|comb~2                                                               ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|comb~1                                                               ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|comb~0                                                               ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]~5                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]~2                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sh                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                             ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lhu                                                            ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lbu                                                            ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|WideNor1~1                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rs2[4]~0                                                     ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[9]                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[7]                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[15]                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[14]                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[13]                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[12]                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[11]                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[10]                                                          ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]~0                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_xfer~0                                                           ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Mux10~0                                                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|Mux16~0                                              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~23              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]~0                                     ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                                                    ; 2       ;
; picorv32_wb_soc:soc|wb_bootrom:bootrom|wb_ack_o                                                                                         ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|Mux4~2                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out~3                                            ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[2]                                           ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[3]                                           ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[4]                                           ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|LessThan0~0                                          ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~13              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~10              ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0] ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~9               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9] ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[3]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[2]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[4]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[9]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[8]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[7]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[6]                                                                                ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[5]                                                                                ; 2       ;
; counter:counter|out[0]                                                                                                                  ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[8]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[6]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[5]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[4]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[3]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[2]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[1]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[0]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[5]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[7]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[4]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[2]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[1]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                               ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[7]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[6]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[5]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[4]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[3]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[2]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[1]                                                                      ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[0]                                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[32]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[0]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[0]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[32]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[33]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[1]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[1]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[33]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[35]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[3]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[3]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[35]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[34]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[2]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[34]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[2]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[36]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[4]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[36]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[4]                                                       ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[41]                                                      ; 2       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[9]                                                       ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                                ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X15_Y14_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X15_Y13_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                                               ; M9K_X15_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                                               ; M9K_X15_Y17_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_4891:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; db/marsohod2bis-picorv32-wb-soc_0.ram0_wb_bootrom_48775e28.hdl.mif ; M9K_X27_Y13_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |marsohod2_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_4891:auto_generated|ALTSYNCRAM                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)    ;(00001000011100000000001100010011) (1034001423) (141558547) (8700313)   ;(00000000011000101010011000100011) (30523043) (6465059) (62A623)   ;(00000100000100000000001100010011) (404001423) (68158227) (4100313)   ;(00000000011000101010000000100011) (30520043) (6463523) (62A023)   ;(00000000100000110101001100010011) (40651423) (8606483) (835313)   ;(00000000011000101010001000100011) (30521043) (6464035) (62A223)   ;(00000000011100000000001100010011) (34001423) (7340819) (700313)   ;
;8;(00000000011000101010011000100011) (30523043) (6465059) (62A623)    ;(00000000000000000000010110010111) (2627) (1431) (597)   ;(00011111010001011000010110010011) (-573664673) (524649875) (1F458593)   ;(00010001110000000000000011101111) (-2134966939) (297795823) (11C000EF)   ;(00000000000000000000010110010111) (2627) (1431) (597)   ;(00011101100001011000010110010011) (-753664673) (495289747) (1D858593)   ;(00010001000000000000000011101111) (2100000357) (285212911) (110000EF)   ;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)   ;
;16;(00000001010000101010010000000011) (120522003) (21144579) (142A403)    ;(00000000000101000111010000010011) (5072023) (1340435) (147413)   ;(11111110000001000000101011100011) (-176772435) (-33289501) (-1-15-11-15-5-1-13)   ;(00000000000000101010010000000011) (522003) (173059) (2A403)   ;(00000111000100000000010100010011) (704002423) (118490387) (7100513)   ;(00000000101001000001011001100011) (51013143) (10753635) (A41663)   ;(00001101100000000000000011101111) (1540000357) (226492655) (D8000EF)   ;(00101000000000000000000001101111) (705032861) (671088751) (2800006F)   ;
;24;(00000110010000000000010100010011) (620002423) (104858899) (6400513)    ;(00000000101001000000110001100011) (51006143) (10751075) (A40C63)   ;(00000111011100000000010100010011) (734002423) (124781843) (7700513)   ;(00000110101001000000101001100011) (651005143) (111413859) (6A40A63)   ;(00000110011100000000010100010011) (634002423) (108004627) (6700513)   ;(00001000101001000000101001100011) (1051005143) (144968291) (8A40A63)   ;(11111010110111111111000001101111) (-510007621) (-85987217) (-5-200-15-9-1)   ;(00001011010000000000000011101111) (1320000357) (188743919) (B4000EF)   ;
;32;(00000010000000000000010100010011) (200002423) (33555731) (2000513)    ;(00001010110000000000000011101111) (1260000357) (180355311) (AC000EF)   ;(00001110010000000000000011101111) (1620000357) (239075567) (E4000EF)   ;(00000000000000000000010110010111) (2627) (1431) (597)   ;(00011000010101011000010110010011) (-1269664673) (408257939) (18558593)   ;(00001011010000000000000011101111) (1320000357) (188743919) (B4000EF)   ;(00000000000001000010010100000011) (1022403) (271619) (42503)   ;(00000000000001010000111110010011) (1207623) (331667) (50F93)   ;
;40;(00000010000000000000111100010011) (200007423) (33558291) (2000F13)    ;(11111111110011110000111100010011) (-14170355) (-3207405) (-30-150-14-13)   ;(00000001111011111101010100110011) (173752463) (32494899) (1EFD533)   ;(00000000111101010111010100010011) (75272423) (16086291) (F57513)   ;(00000000101000000000111010010011) (50007223) (10489491) (A00E93)   ;(00000001110101010100010001100011) (165242143) (30753891) (1D54463)   ;(00000010011101010000010100010011) (235202423) (41223443) (2750513)   ;(00000011000001010000010100010011) (301202423) (50660627) (3050513)   ;
;48;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)    ;(00000001010000101010001100000011) (120521403) (21144323) (142A303)   ;(00000010000000110111001100010011) (200671423) (33780499) (2037313)   ;(11111110000000110000110011100011) (-177171435) (-33354525) (-1-15-12-15-3-1-13)   ;(00000000101000101010000000100011) (50520043) (10657827) (A2A023)   ;(00000000000100000000111010010011) (4007223) (1052307) (100E93)   ;(11111101110111110101011011100011) (-210124435) (-35694877) (-2-20-10-9-1-13)   ;(11110101010111111111000001101111) (-1250007621) (-178261905) (-10-1000-15-9-1)   ;
;56;(00000101000000000000000011101111) (500000357) (83886319) (50000EF)    ;(00000010000000000000010100010011) (200002423) (33555731) (2000513)   ;(00000100100000000000000011101111) (440000357) (75497711) (48000EF)   ;(00001000000000000000000011101111) (1000000357) (134217967) (80000EF)   ;(00000000000001000000100100010011) (1004423) (264467) (40913)   ;(00000010000000000000010100010011) (200002423) (33555731) (2000513)   ;(00000011100000000000000011101111) (340000357) (58720495) (38000EF)   ;(00000111000000000000000011101111) (700000357) (117440751) (70000EF)   ;
;64;(00000000100010010010000000100011) (42220043) (8986659) (892023)    ;(11110010110111111111000001101111) (-1510007621) (-220204945) (-13-200-15-9-1)   ;(00000010100000000000000011101111) (240000357) (41943279) (28000EF)   ;(00000010000000000000010100010011) (200002423) (33555731) (2000513)   ;(00000010000000000000000011101111) (200000357) (33554671) (20000EF)   ;(00000101100000000000000011101111) (540000357) (92274927) (58000EF)   ;(00000000000001000000100100010011) (1004423) (264467) (40913)   ;(00000000000000000000010110010111) (2627) (1431) (597)   ;
;72;(00001111010101011000010110010011) (1725302623) (257262995) (F558593)    ;(00000010010000000000000011101111) (220000357) (37748975) (24000EF)   ;(00000000000010010000000011100111) (2200347) (590055) (900E7)   ;(11110000010111111111000001101111) (-1750007621) (-262147985) (-15-1000-15-9-1)   ;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)   ;(00000001010000101010001100000011) (120521403) (21144323) (142A303)   ;(00000010000000110111001100010011) (200671423) (33780499) (2037313)   ;(11111110000000110000110011100011) (-177171435) (-33354525) (-1-15-12-15-3-1-13)   ;
;80;(00000000101000101010000000100011) (50520043) (10657827) (A2A023)    ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(00000000000001011000010100000011) (1302403) (361731) (58503)   ;(00000000000101011000010110010011) (5302623) (1410451) (158593)   ;(00001010000001010000101001100011) (1201205143) (168102499) (A050A63)   ;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)   ;(00000001010000101010001100000011) (120521403) (21144323) (142A303)   ;(00000010000000110111001100010011) (200671423) (33780499) (2037313)   ;
;88;(11111110000000110000110011100011) (-177171435) (-33354525) (-1-15-12-15-3-1-13)    ;(00000000101000101010000000100011) (50520043) (10657827) (A2A023)   ;(11111110000111111111000001101111) (-170007621) (-31461265) (-1-1400-15-9-1)   ;(00000000100000000000111000010011) (40007023) (8392211) (800E13)   ;(00000000000000000000001110010011) (1623) (915) (393)   ;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)   ;(00000001010000101010010000000011) (120522003) (21144579) (142A403)   ;(00000000000101000111010000010011) (5072023) (1340435) (147413)   ;
;96;(11111110000001000000101011100011) (-176772435) (-33289501) (-1-15-11-15-5-1-13)    ;(00000000000000101010010000000011) (522003) (173059) (2A403)   ;(00000001101100000000010010010011) (154002223) (28312723) (1B00493)   ;(11101010100101000000001011100011) (1762190861) (-359398685) (-1-5-6-11-15-13-1-13)   ;(00000011000000000000010010010011) (300002223) (50332819) (3000493)   ;(00000000100101000101010001100011) (45052143) (9720931) (945463)   ;(11111101110111111111000001101111) (-210007621) (-35655569) (-2-200-15-9-1)   ;(00000011100100000000010010010011) (344002223) (59770003) (3900493)   ;
;104;(00000010100001001101010001100011) (241152143) (42259555) (284D463)    ;(00000110011000000000010010010011) (630002223) (106955923) (6600493)   ;(00000000100001001101010001100011) (41152143) (8705123) (84D463)   ;(11111100100111111111000001101111) (-330007621) (-56627089) (-3-600-15-9-1)   ;(00000110000100000000010010010011) (604002223) (101713043) (6100493)   ;(00000000100101000101010001100011) (45052143) (9720931) (945463)   ;(11111011110111111111000001101111) (-410007621) (-69210001) (-4-200-15-9-1)   ;(01000000100101000000011010110011) (-2102480385) (1083442867) (409406B3)   ;
;112;(00000000101001101000011010010011) (51503223) (10913427) (A68693)    ;(00000000110000000000000001101111) (60000157) (12583023) (C0006F)   ;(00000011000000000000011010010011) (300003223) (50333331) (3000693)   ;(01000000110101000000011010110011) (-2082480385) (1087637171) (40D406B3)   ;(00000000000001000000010100010011) (1002423) (263443) (40513)   ;(10010000000000000000001010110111) (664674433) (-1879047497) (-6-15-15-15-15-13-4-9)   ;(00000001010000101010001100000011) (120521403) (21144323) (142A303)   ;(00000010000000110111001100010011) (200671423) (33780499) (2037313)   ;
;120;(11111110000000110000110011100011) (-177171435) (-33354525) (-1-15-12-15-3-1-13)    ;(00000000101000101010000000100011) (50520043) (10657827) (A2A023)   ;(00000000010000111001001110010011) (20711623) (4428691) (439393)   ;(00000000110100111110001110110011) (64761663) (13886387) (D3E3B3)   ;(00000000000100000000001010010011) (4001223) (1049235) (100293)   ;(01000000010111100000111000110011) (-2120076585) (1079905843) (405E0E33)   ;(00000000000011100000010001100011) (3402143) (918627) (E0463)   ;(11110111100111111111000001101111) (-1030007621) (-140513169) (-8-600-15-9-1)   ;
;128;(00000000000000111000010000010011) (702023) (230419) (38413)    ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(01101101011011100000101000001101) (-909045929) (1835928077) (6D6E0A0D)   ;(00100000001111100110111001101111) (-277500139) (540962415) (203E6E6F)   ;(00000000000010100000110100000000) (2406400) (658688) (A0D00)   ;(00000000000010000010000000001000) (2020010) (532488) (82008)   ;(00001010000011010000101000001101) (1203205015) (168626701) (A0D0A0D)   ;(01101110011011110110110101101110) (-808784388) (1852796270) (6E6F6D6E)   ;
;136;(01101101011011110110001100100000) (-908789504) (1836016416) (6D6F6320)    ;(01100100011011100110000101101101) (-2008990389) (1684955501) (646E616D)   ;(00001010000011010011101001110011) (1203235163) (168639091) (A0D3A73)   ;(00101101001000000111000100100000) (1215103144) (757100832) (2D207120)   ;(01101001011101010111000100100000) (-1307180504) (1769304352) (69757120)   ;(00100000000010100000110101110100) (-292560732) (537529716) (200A0D74)   ;(01100001001111000010000001100100) (1969536496) (1631330404) (613C2064)   ;(00111110011100100110010001100100) (-955472448) (1047684196) (3E726464)   ;
;144;(01110010001000000010110100100000) (-232424504) (1914711328) (72202D20)    ;(00100000011001000110000101100101) (-263906751) (543449445) (20646165)   ;(01100010001011010011001000110011) (2065747415) (1647129139) (622D3233)   ;(01110111001000000111010001101001) (267621207) (1998615657) (77207469)   ;(00100000011001000111001001101111) (-263896139) (543453807) (2064726F)   ;(01101101011011110111001001100110) (-908779798) (1836020326) (6D6F7266)   ;(01100100011000010011110000100000) (-2012214904) (1684093984) (64613C20)   ;(00001101001111100111001001100100) (1517471144) (222196324) (D3E7264)   ;
;152;(00100000011101110010000000001010) (-259347284) (544677898) (2077200A)    ;(01100100011001000110000100111100) (-2011390470) (1684300092) (6464613C)   ;(00111100001000000011111001110010) (-1179897430) (1008746098) (3C203E72)   ;(00111110011011000110000101110110) (-956874026) (1047290230) (3E6C6176)   ;(01110111001000000010110100100000) (267575496) (1998597408) (77202D20)   ;(01100101011101000110100101110010) (-1907386382) (1702127986) (65746972)   ;(00101101001100100011001100100000) (1219464144) (758264608) (2D323320)   ;(00100000011101000110100101100010) (-259902754) (544500066) (20746962)   ;
;160;(01100100011100100110111101110111) (-2007983377) (1685221239) (64726F77)    ;(00100000011011110111010000100000) (-261295256) (544175136) (206F7420)   ;(01100100011001000110000100111100) (-2011390470) (1684300092) (6464613C)   ;(00001010000011010011111001110010) (1203237162) (168640114) (A0D3E72)   ;(00111100001000000110011100100000) (-1179871152) (1008756512) (3C206720)   ;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)   ;(00100000001011010010000000111110) (-281747220) (539828286) (202D203E)   ;(01110000011011010111010101101010) (-409178392) (1886221674) (706D756A)   ;
;168;(00100000011011110111010000100000) (-261295256) (544175136) (206F7420)    ;(01100100011001000110000100111100) (-2011390470) (1684300092) (6464613C)   ;(00001010000011010011111001110010) (1203237162) (168640114) (A0D3E72)   ;(01110101001000000010000000100000) (67569096) (1965039648) (75202020)   ;(00111100001000000110010101110011) (-1179872029) (1008756083) (3C206573)   ;(00111110010000110101001101000101) (-969283087) (1044599621) (3E435345)   ;(01111001011001010110101100100000) (688814496) (2036689696) (79656B20)   ;(00100000011011110111010000100000) (-261295256) (544175136) (206F7420)   ;
;176;(01100101011101000110111001101001) (-1907383793) (1702129257) (65746E69)    ;(01110000011101010111001001110010) (-407179782) (1886745202) (70757272)   ;(01110101011000110010000001110100) (88169220) (1969430644) (75632074)   ;(01101110011001010111001001110010) (-811179782) (1852142194) (6E657272)   ;(01101111011000110010000001110100) (-711830780) (1868767348) (6F632074)   ;(01101110011000010110110101101101) (-812184389) (1851878765) (6E616D6D)   ;(00000000000010100000110101100100) (2406544) (658788) (A0D64)   ;(00000000000000000000010110010111) (2627) (1431) (597)   ;
;184;(11110011010101011000010110010011) (-1452475155) (-212499053) (-12-10-10-7-10-6-13)    ;(11100110010111111111000011101111) (1144959875) (-429920017) (-1-9-1000-15-1-1)   ;(11010001100111111111000001101111) (-1335040325) (-778047377) (-2-14-600-15-9-1)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,399 / 32,401 ( 10 % ) ;
; C16 interconnects     ; 11 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 1,947 / 21,816 ( 9 % )  ;
; Direct links          ; 358 / 32,401 ( 1 % )    ;
; Global clocks         ; 3 / 10 ( 30 % )         ;
; Local interconnects   ; 1,258 / 10,320 ( 12 % ) ;
; R24 interconnects     ; 31 / 1,289 ( 2 % )      ;
; R4 interconnects      ; 2,407 / 28,186 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.78) ; Number of LABs  (Total = 168) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 4                             ;
; 5                                           ; 2                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 4                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 2                             ;
; 12                                          ; 6                             ;
; 13                                          ; 3                             ;
; 14                                          ; 10                            ;
; 15                                          ; 28                            ;
; 16                                          ; 94                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.04) ; Number of LABs  (Total = 168) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 50                            ;
; 1 Clock                            ; 148                           ;
; 1 Clock enable                     ; 69                            ;
; 1 Sync. clear                      ; 27                            ;
; 1 Sync. load                       ; 28                            ;
; 2 Clock enables                    ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.49) ; Number of LABs  (Total = 168) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 4                             ;
; 2                                            ; 1                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 5                             ;
; 16                                           ; 14                            ;
; 17                                           ; 7                             ;
; 18                                           ; 9                             ;
; 19                                           ; 12                            ;
; 20                                           ; 20                            ;
; 21                                           ; 12                            ;
; 22                                           ; 5                             ;
; 23                                           ; 8                             ;
; 24                                           ; 10                            ;
; 25                                           ; 6                             ;
; 26                                           ; 8                             ;
; 27                                           ; 2                             ;
; 28                                           ; 6                             ;
; 29                                           ; 6                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.77) ; Number of LABs  (Total = 168) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 10                            ;
; 2                                               ; 1                             ;
; 3                                               ; 10                            ;
; 4                                               ; 16                            ;
; 5                                               ; 13                            ;
; 6                                               ; 15                            ;
; 7                                               ; 12                            ;
; 8                                               ; 13                            ;
; 9                                               ; 13                            ;
; 10                                              ; 6                             ;
; 11                                              ; 7                             ;
; 12                                              ; 7                             ;
; 13                                              ; 3                             ;
; 14                                              ; 4                             ;
; 15                                              ; 7                             ;
; 16                                              ; 21                            ;
; 17                                              ; 4                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 3                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.21) ; Number of LABs  (Total = 168) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 1                             ;
; 3                                            ; 3                             ;
; 4                                            ; 8                             ;
; 5                                            ; 5                             ;
; 6                                            ; 0                             ;
; 7                                            ; 5                             ;
; 8                                            ; 2                             ;
; 9                                            ; 7                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 9                             ;
; 14                                           ; 2                             ;
; 15                                           ; 7                             ;
; 16                                           ; 4                             ;
; 17                                           ; 4                             ;
; 18                                           ; 4                             ;
; 19                                           ; 4                             ;
; 20                                           ; 7                             ;
; 21                                           ; 5                             ;
; 22                                           ; 4                             ;
; 23                                           ; 8                             ;
; 24                                           ; 9                             ;
; 25                                           ; 5                             ;
; 26                                           ; 6                             ;
; 27                                           ; 6                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 4                             ;
; 32                                           ; 12                            ;
; 33                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 16           ; 0            ; 16           ; 0            ; 0            ; 18        ; 16           ; 0            ; 18        ; 18        ; 0            ; 13           ; 0            ; 0            ; 13           ; 0            ; 13           ; 13           ; 0            ; 0            ; 8            ; 13           ; 0            ; 0            ; 0            ; 0            ; 0            ; 18        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 2            ; 18           ; 2            ; 18           ; 18           ; 0         ; 2            ; 18           ; 0         ; 0         ; 18           ; 5            ; 18           ; 18           ; 5            ; 18           ; 5            ; 5            ; 18           ; 18           ; 10           ; 5            ; 18           ; 18           ; 18           ; 18           ; 18           ; 0         ; 18           ; 18           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_BD1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_BD2           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_BD3           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK100MHZ          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_BD0           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                          ; Destination Register                                                                                                                                                                                   ; Delay Added in ns ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a4~porta_datain_reg0 ; 0.348             ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6E22C8 for design "marsohod2bis-picorv32-wb-soc_0"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 18 total pins
    Info (169086): Pin LED[3] not assigned to an exact location on the device
    Info (169086): Pin KEY1 not assigned to an exact location on the device
Info (332104): Reading SDC File: '../src/marsohod2bis-picorv32-wb-soc_0/data/marsohod2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000    CLK100MHZ
    Info (332111):  100.000 pll|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node counter:counter|out[8] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node counter:counter|out[8]~22
Info (176353): Automatically promoted node reset:mreset|reset 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_beq
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bgeu
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_addi
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slti
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltiu
        Info (176357): Destination node picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.56 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin IO[0] has a permanently disabled output enable
    Info (169065): Pin IO[1] has a permanently disabled output enable
    Info (169065): Pin IO[2] has a permanently disabled output enable
    Info (169065): Pin IO[3] has a permanently disabled output enable
    Info (169065): Pin IO[4] has a permanently disabled output enable
    Info (169065): Pin IO[5] has a permanently disabled output enable
    Info (169065): Pin IO[6] has a permanently disabled output enable
    Info (169065): Pin IO[7] has a permanently disabled output enable
Info (144001): Generated suppressed messages file /home/antony/riscv/riscv-soc-cores/build/marsohod2bis-picorv32-wb-soc_0/bld-quartus/marsohod2bis-picorv32-wb-soc_0.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 580 megabytes
    Info: Processing ended: Sun Feb 26 17:28:06 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/antony/riscv/riscv-soc-cores/build/marsohod2bis-picorv32-wb-soc_0/bld-quartus/marsohod2bis-picorv32-wb-soc_0.fit.smsg.


