// Seed: 522591675
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    output wand id_11
);
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wire id_4,
    output supply1 id_5,
    input uwire id_6,
    output supply1 id_7,
    output supply0 id_8,
    output wire id_9,
    input wor id_10,
    input wire id_11,
    output tri id_12,
    input supply1 id_13,
    output wand id_14,
    output tri0 id_15,
    input tri1 id_16,
    input tri1 id_17
);
  `define pp_19 0
  initial
    forever begin
      begin
        `pp_19 <= #1 id_11 - 1 & id_17;
      end
    end
  integer id_20;
  always_latch begin
    begin
      id_7 = 1;
    end
  end
  wire id_21, id_22, id_23;
  module_0(
      id_0, id_9, id_17, id_2, id_0, id_11, id_0, id_12, id_17, id_9, id_16, id_8
  );
  reg id_24 = `pp_19, id_25;
endmodule : id_26
