/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [28:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[10] ? in_data[44] : in_data[5]);
  assign celloutsig_0_2z = !(in_data[57] ? celloutsig_0_0z : in_data[61]);
  assign celloutsig_0_30z = !(celloutsig_0_17z[17] ? celloutsig_0_6z : celloutsig_0_8z);
  assign celloutsig_0_35z = !(celloutsig_0_27z ? celloutsig_0_30z : celloutsig_0_34z[5]);
  assign celloutsig_0_78z = !(celloutsig_0_48z ? celloutsig_0_44z[7] : celloutsig_0_2z);
  assign celloutsig_0_19z = !(celloutsig_0_14z ? celloutsig_0_1z : celloutsig_0_18z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_1z = ~((in_data[42] | in_data[94]) & (celloutsig_0_0z | in_data[13]));
  assign celloutsig_0_24z = ~((celloutsig_0_5z | celloutsig_0_9z[0]) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_31z = celloutsig_0_15z[24:22] + in_data[73:71];
  assign celloutsig_1_6z = { celloutsig_1_2z[14:6], celloutsig_1_1z } + { celloutsig_1_2z[14:6], celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_15z[15:2], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_1z } + { celloutsig_0_15z[13:11], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_11z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_7z };
  reg [3:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= { celloutsig_0_9z[3:1], celloutsig_0_1z };
  assign { _00_, _02_[2:0] } = _16_;
  assign celloutsig_0_44z = { celloutsig_0_17z[9:4], celloutsig_0_31z, celloutsig_0_35z } & celloutsig_0_15z[12:3];
  assign celloutsig_1_10z = celloutsig_1_2z[14:10] & { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_34z = { celloutsig_0_24z, celloutsig_0_1z, _01_, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_19z } / { 1'h1, celloutsig_0_17z[15:5], celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[95:67] / { 1'h1, in_data[21:20], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_26z = celloutsig_0_15z[16:3] / { 1'h1, celloutsig_0_16z[10:2], celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_16z[0], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_25z } === { celloutsig_0_26z[6:4], celloutsig_0_8z };
  assign celloutsig_0_39z = { celloutsig_0_34z[8:1], celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_29z } === { celloutsig_0_26z[11:4], celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_18z = { in_data[28:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_0z } === { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_6z[7:0] && in_data[116:109];
  assign celloutsig_0_3z = in_data[85:64] || { in_data[49:36], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[86:84], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z } || { celloutsig_0_7z[1:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_2z[11:8], celloutsig_1_7z, celloutsig_1_3z } || celloutsig_1_6z[9:4];
  assign celloutsig_0_77z = celloutsig_0_61z < celloutsig_0_9z[3:1];
  assign celloutsig_0_33z = celloutsig_0_30z & ~(celloutsig_0_8z);
  assign celloutsig_0_25z = celloutsig_0_3z & ~(celloutsig_0_6z);
  assign celloutsig_0_27z = celloutsig_0_11z & ~(celloutsig_0_5z);
  assign celloutsig_0_28z = celloutsig_0_3z & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_16z = celloutsig_0_7z[0] ? { celloutsig_0_9z[1:0], celloutsig_0_7z[3:1], 1'h1, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_7z[3:1], 1'h1, celloutsig_0_6z, celloutsig_0_3z } : { celloutsig_0_7z[1], 1'h0, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z[3:1], 1'h0 };
  assign celloutsig_0_61z = - { celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_2z };
  assign celloutsig_0_7z = - { in_data[58:56], celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[62:56], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } !== { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_1z } !== { celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_23z = { _01_[2:0], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z } !== { celloutsig_0_3z, _01_, celloutsig_0_2z };
  assign celloutsig_0_11z = & { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, in_data[48:46] };
  assign celloutsig_0_12z = & { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, in_data[48:46] };
  assign celloutsig_0_48z = | { celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_17z[5:0], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_14z = | { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_1z = ^ in_data[170:166];
  assign celloutsig_1_5z = ^ { in_data[162:161], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[137:130], celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_9z = in_data[57:53] >> in_data[60:56];
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_4z) | celloutsig_0_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_2z[17]) | celloutsig_1_1z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z & celloutsig_0_9z[0]) | celloutsig_0_2z);
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 22'h000000;
    else if (!clkin_data[160]) celloutsig_1_2z = { in_data[162:144], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_36z = ~((_02_[1] & celloutsig_0_35z) | (celloutsig_0_5z & celloutsig_0_25z));
  assign celloutsig_0_4z = ~((in_data[5] & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_1_0z = ~((in_data[120] & in_data[159]) | (in_data[147] & in_data[159]));
  assign celloutsig_1_17z = ~((celloutsig_1_0z & celloutsig_1_5z) | (celloutsig_1_10z[1] & celloutsig_1_7z));
  assign celloutsig_0_13z = ~((in_data[17] & celloutsig_0_3z) | (celloutsig_0_12z & celloutsig_0_11z));
  assign _02_[3] = _00_;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
