FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$3MERGE$I8$Y";
2"UN$1$CAEN$I3$DATA";
3"UN$1$CAEN$I3$CLK";
4"UN$1$CNTRLREGISTER$I2$LE";
5"UN$1$CNTRLREGISTER$I2$DATARDY";
6"UN$1$CLOCKS$I15$DEFAULTSELECT";
7"UN$1$CNTRLREGISTER$I2$LOSELECT";
8"UN$1$CNTRLREGISTER$I2$ECALSETUP";
9"UN$1$CNTRLREGISTER$I2$DATAOUT";
10"UN$1$CLOCKS$I15$CLOCK100";
11"PRESCALE_TRIG\I";
12"SYNC_PULSE_OUT\I";
13"SMELLIE_DELAY_OUT\I";
14"SMELLIE_DELAY_IN\I";
15"SMELLIE_PULSE_OUT\I";
16"ASYNC_DELAY_IN\I";
17"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
18"SYNC_DELAY_OUT\I";
19"SYNC_DELAY_IN\I";
20"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
21"TELLIE_DELAY_IN\I";
22"TELLIE_PULSE_OUT\I";
23"UN$1$MICROZEDCONNECTION$I10$SPKR";
24"UN$1$CLOCKS$I15$DATARDY";
25"UN$1$CLOCKS$I15$FOX200MHZ";
26"UN$1$CLOCKS$I15$MISSEDCLOCK";
27"EXTTRIG<15..0>\I";
28"UN$1$3MERGE$I6$Y";
29"UN$1$COMPARATORS$I13$DATARDY";
30"TUBII_GT\I";
31"TELLIE_DELAY_OUT\I";
32"UN$1$CAEN$I3$DATARDY";
33"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
34"UN$1$GENERICUTILITIES$I11$PULSE";
35"UN$1$GENERICUTILITIES$I11$CLRCNT";
36"RAWTRIGS<3..0>";
37"BURST_TRIG\I";
38"COMBO_TRIG\I";
39"UN$1$CLOCKS$I15$LE";
40"CLOCK100_OUTH\I";
41"UN$1$3MERGE$I8$C";
42"UN$1$3MERGE$I8$B";
43"UN$1$3MERGE$I8$A";
44"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
45"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
46"ASYNC_DELAY_OUT\I";
47"ASYNC_PULSE_OUT\I";
48"TUNE_ANPULSE\I";
49"FAST_ANPULSE\I";
50"UN$1$COMPARATORS$I13$LETUNE";
51"FAST_COMP_OUTH\I";
52"FAST_COMP_OUTL\I";
53"TUNE_COMP_OUTL\I";
54"DGTL\I";
55"DGTH\I";
56"LOCKOUT\I";
57"TUNE_COMP_OUTH\I";
58"LOCKOUT*\I";
59"TUB_CLK_IN\I";
60"CLOCK100_OUTL\I";
61"CLOCK200_OUTL\I";
62"CLOCK200_OUTH\I";
63"GTRIGH_ECL\I";
64"ANPULSEIN<11..0>\I";
65"SCOPE_OUT<7..0>";
66"GTRIGL_ECL\I";
67"SYNCH_ECL\I";
68"CAEN_OUT<7..0>\I";
69"SYNC24L_ECL\I";
70"UN$1$GTDELAYS$I4$LEDGT";
71"MTCD_LO*\I";
72"DGTH\I";
73"UN$1$3MERGE$I6$B";
74"UN$1$3MERGE$I6$A";
75"UN$1$3MERGE$I6$C";
76"UN$1$CAEN$I3$LE";
77"GND\G";
78"EXT_PED_IN\I";
79"SYNC24L_LVDS\I";
80"SYNC24H_LVDS\I";
81"SYNCL_LVDS\I";
82"SYNCH_LVDS\I";
83"SYNC24H_ECL\I";
84"SYNCL_ECL\I";
85"EXT_PED_OUT\I";
86"DGTL\I";
87"LOCKOUT*\I";
88"LOCKOUT\I";
89"GND\G";
90"VCC\G";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CNTRL_REGISTER_CHK"9;
"COMBO_OUT"38;
"BURST_OUT"37;
"RAWTRIGS_IN<3..0>"36;
"CLR_CNT"35;
"CNT_PULSE"34;
"LATCH_DISPLAY"33;
"CLK"3;
"DATA"2;
"CAEN_RDY"32;
"CNTRL_RDY"5;
"TELLIE_DELAY_OUT"31;
"TUBII_GT_OUT"30;
"COMP_RDY"29;
"LOAD_ENABLE<0..2>"28;
"EXTTRIG<0..15>"27;
"USING_BCKP"26;
"FOX_200MHZ_IN"25;
"TUBIITIME_DATA_RDY"24;
"SPKR"23;
"TELLIE_PULSE_OUT"22;
"TELLIE_DELAY_IN"21;
"ASYNC_PULSE_OUT"20;
"SYNC_DELAY_IN"19;
"SYNC_DELAY_OUT"18;
"ASYNC_DELAY_OUT"17;
"ASYNC_DELAY_IN"16;
"SMELLIE_PULSE_OUT"15;
"SMELLIE_DELAY_IN"14;
"SMELLIE_DELAY_OUT"13;
"SYNC_PULSE_OUT"12;
"PRESCALE_OUT"11;
"100MHZ_CLK_IN"10;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"47;
"ASYNC_DELAY_OUT"46;
"LE_ASYNC_DELAY"45;
"LE_ASYNC_PULSE"44;
"DATA"2;
"CLK"3;
"ASYNC_DELAY_IN"17;
"ASYNC_PULSE_IN"20;
"PULSE"34;
"LATCH_DISPLAY"33;
"ALLOW_COUNT"43;
"TEST_DISPLAY"42;
"DISPLAY_ZEROES"41;
"CLR_CNT"35;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"58;
"TUNE_COMP_OUTL"57;
"LOCKOUT"56;
"DGTH"55;
"DGTL"54;
"TUNE_COMP_OUTH"53;
"FAST_COMP_OUTL"52;
"FAST_COMP_OUTH"51;
"LE_TUNE"50;
"DATA_RDY"29;
"CLK"3;
"DATA"2;
"FAST_PULSE"49;
"TUNE_PULSE"48;
%"POWERS"
"1","(4225,-525)","0","tubii_lib","I14";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"6;
"CLOCK100"10;
"FOX200MHZ"
VHDL_MODE"OUT"25;
"CLOCK200_OUTH"62;
"CLOCK200_OUTL"61;
"CLK100_OUTL"
VHDL_MODE"OUT"60;
"CLK100_OUTH"
VHDL_MODE"OUT"40;
"MISSEDCLOCK"
VHDL_MODE"OUT"26;
"SR_CLK"
VHDL_MODE"IN"3;
"DATA"
VHDL_MODE"IN"2;
"TUB_CLK_IN"59;
"LE"
VHDL_MODE"IN"39;
"DATA_RDY"
VHDL_MODE"IN"24;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"READ_ENABLE"0;
"DATA_OUT"9;
"ECAL_SETUP"8;
"LO_SELECT"7;
"DEFAULT_CLK_SELECT"6;
"DATA_RDY"5;
"LE"4;
"CLK"3;
"DATA"2;
"DISPLAY<2..0>"1;
%"CAEN"
"1","(3525,1850)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SYNCH_ECL"67;
"GTRIGL_ECL"66;
"GTRIGH_ECL"63;
"CAEN_OUT<7..0>"68;
"SCOPE_OUT<7..0>"65;
"AN_PULSE_IN<11..0>"64;
"SYNCL_ECL"84;
"SYNC24H_ECL"83;
"SYNC24L_ECL"69;
"SYNCH_LVDS"82;
"SYNCL_LVDS"81;
"SYNC24H_LVDS"80;
"SYNC24L_LVDS"79;
"DATA_RDY"
VHDL_MODE"IN"32;
"CLK"
VHDL_MODE"IN"3;
"LE"
VHDL_MODE"IN"76;
"DATA"
VHDL_MODE"IN"2;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"MTCD_LO* \B"71;
"GTRIGL"66;
"GTRIGH"63;
"LE_DGT"70;
"DATA"2;
"CLK"3;
"SELECT_LO_SRC"7;
"DGTH"72;
"DGTL"86;
"LOCKOUT* \B"87;
"LOCKOUT"88;
%"HCT238"
"1","(2125,1425)","0","ttl","I5";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
PACK_TYPE"TSSOP";
"A2"75;
"A1"73;
"A0"74;
"E3"90;
"E2 \B"89;
"E1 \B"77;
"Y7"44;
"Y6"45;
"Y5"39;
"Y4"50;
"Y3"0;
"Y2"4;
"Y1"70;
"Y0"76;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"74;
"B\NWC\NAC"73;
"C\NWC\NAC"75;
"Y\NWC\NAC"28;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"78;
"EXT_PED_OUT"85;
"GTRIG"63;
"ECAL_ACTIVE"8;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"43;
"B\NWC\NAC"42;
"C\NWC\NAC"41;
"Y\NWC\NAC"1;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"23;
END.
