info x 48 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 duty_cycle
term mark 448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 2 0 0 226 7 0 516 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 1 0 0 98 7 0 516 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 98 7 0 516 100 50 50 10 10 0 0 0 0 DINInstd_logicRISING_EDGECLK
var add 4 0 0 98 7 0 516 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 5 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 DUTY1Outstd_logicRISING_EDGECLK
var add 6 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 DUTY2Outstd_logicRISING_EDGECLK
var add 7 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 DUTY4Outstd_logicRISING_EDGECLK
var add 8 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 DUTY10Outstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 246 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 1723950803 30321660 0 0 0 0 0 0 0 0 0 0 0 0 0 duty_cycle.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 166 10 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = duty_cycle.vhd
Sat Sep 07 20:11:27 2013
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.37500000000000
