Invoking simulator...

./simv +UVM_TESTNAME=wb_env_slave_test -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli
debImport "-i" "-simflow" "-dbdir" "./simv.daidir"
*Verdi* Loading libsscore_vcs201906.so

FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux, 05/26/2019

(C) 1996 - 2019 by Synopsys, Inc.

*Verdi* : Create FSDB file '/SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/inter.fsdb'

*Verdi* : Flush all FSDB Files at 0 s.

*Verdi* : Enable RPC Server(11490)

srcTBInvokeSim
Chronologic VCS simulator copyright 1991-2019
Contains Synopsys proprietary information.
Compiler version P-2019.06; Runtime version P-2019.06;  Jul  2 22:01 2019
UVM_INFO /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh(460) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************
  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.
----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0.Synopsys
All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------
      (Specify +UVM_NO_RELNOTES to turn off this notice)
Verdi>run
*Verdi* Enable Verdi Message Catcher.
*Verdi* Enable Verdi Factory Dumping.
UVM_INFO @ 0: reporter [RNTST] Running test wb_env_slave_test...
UVM_INFO ../src/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent.slv_seqr [WB_SLAVE_SEQR] Initializing memory
----------------------------------------------
Name             Type           Size  Value   
----------------------------------------------
wb_slave_config  wb_config      -     @286    
  port_size      sizes_e        32    BYTE    
  granularity    sizes_e        32    BYTE    
  cycles         cycle_types_e  32    CLASSIC 
  max_n_wss      integral       32    'ha     
  min_addr       integral       64    'h0     
  max_addr       integral       64    'h989680
----------------------------------------------
UVM_INFO ../src/wb_master.sv(177) @ 35: uvm_test_top.env.master_agent.mast_drv [wb_env_DRIVER] Starting transaction...
UVM_INFO ../src/wb_master.sv(254) @ 45: uvm_test_top.env.master_agent.mast_drv [Wb master] Got a write transaction

Error-[NOA] Null object access
../src/wb_master.sv, 269
  The object at dereference depth 1 is being used before it was 
  constructed/allocated.
  Please make sure that the object is allocated before using it. 
  
  #0 in \wb_master::write  at ../src/wb_master.sv:269
  #1 in \wb_master::main_driver  at ../src/wb_master.sv:189
  #2 in \wb_master::main_phase  at ../src/wb_master.sv:152
  #3 in \uvm_task_phase::execute  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_task_phase.svh:144
  #4 in \uvm_phase::execute_phase  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_phase.svh:1433
  #5 in \uvm_phase::m_run_phases  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_phase.svh:2264
  #6 in \uvm_root::run_test  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh:576
  #7 in run_test at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_globals.svh:57
  #8 in wb_env_tb_mod at ../tests/wb_env_tb_mod.sv:36
  

*** FATAL: Simulation stopped due to an error (please see above in the log for more details)
The simulation cannot be continued. The current simulation state can be observed in GUI/UCLI.
wb_master.sv, 269 :       repeat (this.mstr_drv_cfg.max_n_wss + 1) begin
           V C S   S i m u l a t i o n   R e p o r t 
Time: 45
CPU Time:      0.530 seconds;       Data structure size:   0.4Mb
Tue Jul  2 22:02:40 2019
debExit
