// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module AXI4Deinterleaver(	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  output        auto_anon_in_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [29:0] auto_anon_in_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_anon_in_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_anon_in_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_in_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_anon_in_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_aw_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_in_aw_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_in_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [63:0] auto_anon_in_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_anon_in_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_in_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_in_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_in_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_in_b_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_in_b_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_in_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [29:0] auto_anon_in_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_anon_in_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_anon_in_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_in_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_anon_in_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_in_ar_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_in_ar_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_in_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_in_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_in_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_anon_in_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_in_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_in_r_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_in_r_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_in_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_out_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [29:0] auto_anon_out_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_anon_out_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_anon_out_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_out_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_anon_out_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_aw_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_out_aw_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_out_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_anon_out_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_anon_out_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_out_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_out_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_out_b_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_out_b_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_out_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [29:0] auto_anon_out_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_anon_out_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_anon_out_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_out_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_anon_out_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_anon_out_ar_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_anon_out_ar_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_anon_out_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_out_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_out_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [63:0] auto_anon_out_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_out_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_anon_out_r_bits_echo_tl_state_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_anon_out_r_bits_echo_tl_state_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_anon_out_r_bits_last	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire              anonOut_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:131:21]
  wire              enq_OH_bools_15;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_14;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_13;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_12;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_11;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_10;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_9;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_8;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_5;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_4;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              enq_OH_bools_3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire              anonIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:120:20]
  wire              _qs_queue_2_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [63:0]       _qs_queue_2_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [1:0]        _qs_queue_2_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [1:0]        _qs_queue_2_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire              _qs_queue_2_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire              _qs_queue_1_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [63:0]       _qs_queue_1_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [1:0]        _qs_queue_1_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [1:0]        _qs_queue_1_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire              _qs_queue_1_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire              _qs_queue_0_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [63:0]       _qs_queue_0_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [1:0]        _qs_queue_0_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire [1:0]        _qs_queue_0_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  wire              _qs_queue_0_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  reg               locked;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:87:29]
  reg  [3:0]        deq_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:88:25]
  reg  [3:0]        pending_count;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32]
  wire              enq_OH_bools_0 = auto_anon_out_r_bits_id == 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:29]
  wire              _pending_inc_T_7 = anonOut_r_ready & auto_anon_out_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:131:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              pending_inc = enq_OH_bools_0 & _pending_inc_T_7 & auto_anon_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              deq_OH_bools_0 = deq_id == 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:88:25, :100:29]
  wire              _queue_wire_15_deq_ready_T = auto_anon_in_r_ready & locked;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:87:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              pending_dec = deq_OH_bools_0 & _queue_wire_15_deq_ready_T & anonIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:{29,33,46}, :120:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [3:0]        pending_count_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32]
  wire              enq_OH_bools_1 = auto_anon_out_r_bits_id == 4'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:29]
  wire              pending_inc_1 = enq_OH_bools_1 & _pending_inc_T_7 & auto_anon_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              deq_OH_bools_1 = deq_id == 4'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:88:25, :100:29]
  wire              pending_dec_1 = deq_OH_bools_1 & _queue_wire_15_deq_ready_T & anonIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:{29,33,46}, :120:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [3:0]        pending_count_2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32]
  wire              enq_OH_bools_2 = auto_anon_out_r_bits_id == 4'h2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:29]
  wire              pending_inc_2 = enq_OH_bools_2 & _pending_inc_T_7 & auto_anon_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              deq_OH_bools_2 = deq_id == 4'h2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:88:25, :100:29]
  wire              pending_dec_2 = deq_OH_bools_2 & _queue_wire_15_deq_ready_T & anonIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:{29,33,46}, :120:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      if (~reset & enq_OH_bools_3 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 3 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_4 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 4 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_5 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 5 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_6 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 6 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_7 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 7 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_8 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 8 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_9 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 9 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_10 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 10 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_11 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 11 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_12 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 12 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_13 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 13 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_14 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 14 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & enq_OH_bools_15 & auto_anon_out_r_valid) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19, :127:35, :133:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $error("Assertion failed: ID 15 should not be used\n    at Deinterleaver.scala:80 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:80:19]
      end
      if (~reset & {~pending_dec, pending_count} == 5'h0) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :100:{33,46}, :104:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
          $error("Assertion failed\n    at Deinterleaver.scala:104 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
      end
      if (~reset & ~(~pending_inc | pending_count != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :99:{33,47}, :105:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
          $error("Assertion failed\n    at Deinterleaver.scala:105 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
      end
      if (~reset & {~pending_dec_1, pending_count_1} == 5'h0) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :100:{33,46}, :104:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
          $error("Assertion failed\n    at Deinterleaver.scala:104 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
      end
      if (~reset & ~(~pending_inc_1 | pending_count_1 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :99:{33,47}, :105:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
          $error("Assertion failed\n    at Deinterleaver.scala:105 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
      end
      if (~reset & {~pending_dec_2, pending_count_2} == 5'h0) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :100:{33,46}, :104:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
          $error("Assertion failed\n    at Deinterleaver.scala:104 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:104:20]
      end
      if (~reset & ~(~pending_inc_2 | pending_count_2 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :99:{33,47}, :105:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
          $error("Assertion failed\n    at Deinterleaver.scala:105 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:105:20]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0][3:0]  _GEN = {{4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {_qs_queue_2_io_deq_bits_id}, {_qs_queue_1_io_deq_bits_id}, {_qs_queue_0_io_deq_bits_id}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :120:20]
  wire [15:0][63:0] _GEN_0 = {{64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {64'h0}, {_qs_queue_2_io_deq_bits_data}, {_qs_queue_1_io_deq_bits_data}, {_qs_queue_0_io_deq_bits_data}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :120:20]
  wire [15:0][1:0]  _GEN_1 = {{2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {_qs_queue_2_io_deq_bits_resp}, {_qs_queue_1_io_deq_bits_resp}, {_qs_queue_0_io_deq_bits_resp}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :120:20]
  wire [15:0][3:0]  _GEN_2 = {{4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {4'h0}, {_qs_queue_2_io_deq_bits_echo_tl_state_size}, {_qs_queue_1_io_deq_bits_echo_tl_state_size}, {_qs_queue_0_io_deq_bits_echo_tl_state_size}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :120:20]
  wire [15:0][1:0]  _GEN_3 = {{2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {2'h0}, {_qs_queue_2_io_deq_bits_echo_tl_state_source}, {_qs_queue_1_io_deq_bits_echo_tl_state_source}, {_qs_queue_0_io_deq_bits_echo_tl_state_source}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :120:20]
  wire [15:0]       _GEN_4 = {{1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {_qs_queue_2_io_deq_bits_last}, {_qs_queue_1_io_deq_bits_last}, {_qs_queue_0_io_deq_bits_last}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :120:20]
  assign anonIn_r_bits_last = _GEN_4[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:88:25, :120:20]
  assign enq_OH_bools_3 = auto_anon_out_r_bits_id == 4'h3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_4 = auto_anon_out_r_bits_id == 4'h4;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_5 = auto_anon_out_r_bits_id == 4'h5;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_6 = auto_anon_out_r_bits_id == 4'h6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_7 = auto_anon_out_r_bits_id == 4'h7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_8 = auto_anon_out_r_bits_id == 4'h8;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_9 = auto_anon_out_r_bits_id == 4'h9;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_10 = auto_anon_out_r_bits_id == 4'hA;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_11 = auto_anon_out_r_bits_id == 4'hB;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_12 = auto_anon_out_r_bits_id == 4'hC;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_13 = auto_anon_out_r_bits_id == 4'hD;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_14 = auto_anon_out_r_bits_id == 4'hE;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  assign enq_OH_bools_15 = &auto_anon_out_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:35]
  wire [15:0]       _GEN_5 = {{1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {1'h0}, {_qs_queue_2_io_enq_ready}, {_qs_queue_1_io_enq_ready}, {_qs_queue_0_io_enq_ready}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27, :131:21]
  assign anonOut_r_ready = _GEN_5[auto_anon_out_r_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:131:21]
  wire [3:0]        _pending_next_T_2 = pending_count + {3'h0, pending_inc} - {3'h0, pending_dec};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :99:{33,47}, :100:{33,46}, :101:{27,40}]
  wire [3:0]        _pending_next_T_6 = pending_count_1 + {3'h0, pending_inc_1} - {3'h0, pending_dec_1};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :99:{33,47}, :100:{33,46}, :101:{27,40}]
  wire [3:0]        _pending_next_T_10 = pending_count_2 + {3'h0, pending_inc_2} - {3'h0, pending_dec_2};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :99:{33,47}, :100:{33,46}, :101:{27,40}]
  wire              _GEN_6 = ~locked | _queue_wire_15_deq_ready_T & anonIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:87:29, :112:{15,23,37}, :120:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              _GEN_7 = (|_pending_next_T_6) | (|_pending_next_T_2);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:40, :106:18, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire              _GEN_8 = (|_pending_next_T_10) | _GEN_7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:40, :106:18, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire              _GEN_9 = (|_pending_next_T_10) | (|_pending_next_T_6) | (|_pending_next_T_2);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:40, :106:18, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire [14:0]       deq_id_lo = {~_GEN_9, ~_GEN_8, ~_GEN_9, ~_GEN_8, ~_GEN_9, ~_GEN_8, ~_GEN_9, ~_GEN_8, ~_GEN_9, ~_GEN_8, ~_GEN_9, ~_GEN_8, ~_GEN_9, ~_GEN_7, ~(|_pending_next_T_2)} & {13'h0, |_pending_next_T_10, |_pending_next_T_6};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:94:26, :101:40, :106:18, :111:{31,33}, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire [6:0]        _deq_id_T_3 = deq_id_lo[14:8] | deq_id_lo[6:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:111:31, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]        _deq_id_T_5 = _deq_id_T_3[6:4] | _deq_id_T_3[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
      locked <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:87:29]
      pending_count <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32]
      pending_count_1 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32]
      pending_count_2 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
      if (_GEN_6)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:112:23]
        locked <= |{|_pending_next_T_10, |_pending_next_T_6, |_pending_next_T_2};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:87:29, :94:26, :101:40, :106:18, :113:29]
      pending_count <= _pending_next_T_2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :101:40]
      pending_count_1 <= _pending_next_T_6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :101:40]
      pending_count_2 <= _pending_next_T_10;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:32, :101:40]
    end
    if (_GEN_6)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:112:23]
      deq_id <= {|(deq_id_lo[14:7]), |(_deq_id_T_3[6:3]), |(_deq_id_T_5[2:1]), _deq_id_T_5[2] | _deq_id_T_5[0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:88:25, :111:31, :114:18, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
        locked = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :87:29]
        deq_id = _RANDOM[/*Zero width*/ 1'b0][4:1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :87:29, :88:25]
        pending_count = _RANDOM[/*Zero width*/ 1'b0][8:5];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :87:29, :97:32]
        pending_count_1 = _RANDOM[/*Zero width*/ 1'b0][12:9];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :87:29, :97:32]
        pending_count_2 = _RANDOM[/*Zero width*/ 1'b0][16:13];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :87:29, :97:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue8_AXI4BundleR qs_queue_0 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_0_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_0 & auto_anon_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:29, :133:28]
    .io_enq_bits_id                   (auto_anon_out_r_bits_id),
    .io_enq_bits_data                 (auto_anon_out_r_bits_data),
    .io_enq_bits_resp                 (auto_anon_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_anon_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_anon_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_anon_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_0 & _queue_wire_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:29, :124:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_deq_bits_id                   (_qs_queue_0_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_0_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_0_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_0_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_0_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_0_io_deq_bits_last)
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  Queue8_AXI4BundleR qs_queue_1 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_1_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_1 & auto_anon_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:29, :133:28]
    .io_enq_bits_id                   (auto_anon_out_r_bits_id),
    .io_enq_bits_data                 (auto_anon_out_r_bits_data),
    .io_enq_bits_resp                 (auto_anon_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_anon_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_anon_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_anon_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_1 & _queue_wire_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:29, :124:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_deq_bits_id                   (_qs_queue_1_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_1_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_1_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_1_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_1_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_1_io_deq_bits_last)
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  Queue8_AXI4BundleR qs_queue_2 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_2_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_2 & auto_anon_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:99:29, :133:28]
    .io_enq_bits_id                   (auto_anon_out_r_bits_id),
    .io_enq_bits_data                 (auto_anon_out_r_bits_data),
    .io_enq_bits_resp                 (auto_anon_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_anon_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_anon_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_anon_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_2 & _queue_wire_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:29, :124:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_deq_bits_id                   (_qs_queue_2_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_2_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_2_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_2_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_2_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_2_io_deq_bits_last)
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:71:27]
  assign auto_anon_in_aw_ready = auto_anon_out_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_w_ready = auto_anon_out_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_b_valid = auto_anon_out_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_b_bits_id = auto_anon_out_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_b_bits_resp = auto_anon_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_b_bits_echo_tl_state_size = auto_anon_out_b_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_b_bits_echo_tl_state_source = auto_anon_out_b_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_ar_ready = auto_anon_out_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_in_r_valid = locked;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :87:29]
  assign auto_anon_in_r_bits_id = _GEN[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :88:25, :120:20]
  assign auto_anon_in_r_bits_data = _GEN_0[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :88:25, :120:20]
  assign auto_anon_in_r_bits_resp = _GEN_1[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :88:25, :120:20]
  assign auto_anon_in_r_bits_echo_tl_state_size = _GEN_2[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :88:25, :120:20]
  assign auto_anon_in_r_bits_echo_tl_state_source = _GEN_3[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :88:25, :120:20]
  assign auto_anon_in_r_bits_last = anonIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :120:20]
  assign auto_anon_out_aw_valid = auto_anon_in_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_id = auto_anon_in_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_addr = auto_anon_in_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_len = auto_anon_in_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_size = auto_anon_in_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_burst = auto_anon_in_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_lock = auto_anon_in_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_cache = auto_anon_in_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_prot = auto_anon_in_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_qos = auto_anon_in_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_echo_tl_state_size = auto_anon_in_aw_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_aw_bits_echo_tl_state_source = auto_anon_in_aw_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_w_valid = auto_anon_in_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_w_bits_data = auto_anon_in_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_w_bits_strb = auto_anon_in_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_w_bits_last = auto_anon_in_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_b_ready = auto_anon_in_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_valid = auto_anon_in_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_id = auto_anon_in_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_addr = auto_anon_in_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_len = auto_anon_in_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_size = auto_anon_in_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_burst = auto_anon_in_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_lock = auto_anon_in_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_cache = auto_anon_in_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_prot = auto_anon_in_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_qos = auto_anon_in_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_echo_tl_state_size = auto_anon_in_ar_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_ar_bits_echo_tl_state_source = auto_anon_in_ar_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9]
  assign auto_anon_out_r_ready = anonOut_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:48:9, :131:21]
endmodule

