
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.297297                       # Number of seconds simulated
sim_ticks                                2297297463000                       # Number of ticks simulated
final_tick                               2797413806000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98233                       # Simulator instruction rate (inst/s)
host_op_rate                                    98233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75223209                       # Simulator tick rate (ticks/s)
host_mem_usage                                2333520                       # Number of bytes of host memory used
host_seconds                                 30539.74                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   4065221120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4065221184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   3048908224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      3048908224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     63519080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63519081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      47639191                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           47639191                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst           28                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1769566713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1769566741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst           28                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               28                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1327171719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1327171719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1327171719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst           28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1769566713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3096738460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    63519081                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                   47639191                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  63519081                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                 47639191                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 4065221184                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten              3048908224                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           4065221184                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr           3048908224                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             3969838                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             3969847                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             3969625                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             3969672                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             3969736                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             3969851                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             3969743                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             3969871                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             3969900                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             3971179                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            3970052                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            3970036                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            3970015                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            3969852                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            3969970                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            3969894                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0             2977312                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1             2977325                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2             2977167                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3             2977270                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4             2977378                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5             2977692                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6             2977561                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7             2977495                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8             2977507                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9             2977567                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10            2977766                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11            2977514                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12            2977491                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13            2977329                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14            2977446                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15            2977371                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  2297297251000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              63519081                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6             47639191                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                19182337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20177995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14075764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10082985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                 1024856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                 1862629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                 2038947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                 2069461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                 2071249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                 2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                 2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                 2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                 2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                 2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2071269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1046414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 208641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     31181570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.151681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.579089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.384115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64         8170383     26.20%     26.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128        5060377     16.23%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192        4854164     15.57%     58.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256        3570313     11.45%     69.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320        3443221     11.04%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384        3465269     11.11%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448         962753      3.09%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512         835304      2.68%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576         254907      0.82%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640         127836      0.41%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704          28233      0.09%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768          42955      0.14%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832          36841      0.12%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896          32437      0.10%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960          34221      0.11%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024         22125      0.07%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088         15115      0.05%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152         29200      0.09%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216         20259      0.06%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280         10004      0.03%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344         11079      0.04%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408         13958      0.04%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472         11283      0.04%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536         13557      0.04%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600          9401      0.03%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664          7223      0.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728         10244      0.03%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792          9677      0.03%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856          7363      0.02%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920          6871      0.02%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984          9606      0.03%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048          8099      0.03%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112          6520      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176          4452      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240          2073      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304          2225      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368          2997      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432          1563      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496          1386      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560          1907      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624          1646      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688          1959      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752          2278      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816          2028      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880          1873      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944          2195      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008          1697      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072          1035      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136          1121      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200          1054      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264          3081      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328          3336      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392           836      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904             4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     31181570                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 2208607108500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            3733991073500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               317595405000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              1207788560000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     34770.77                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19014.58                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58785.34                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1769.57                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                      1327.17                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1769.57                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW              1327.17                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        24.19                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.08                       # Average write queue length over time
system.mem_ctrls.readRowHits                 45904205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                34072493                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20666.90                       # Average gap between requests
system.membus.throughput                   3096738460                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            15879909                       # Transaction distribution
system.membus.trans_dist::ReadResp           15879909                       # Transaction distribution
system.membus.trans_dist::Writeback          47639191                       # Transaction distribution
system.membus.trans_dist::ReadExReq          47639172                       # Transaction distribution
system.membus.trans_dist::ReadExResp         47639172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    174677353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174677353                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   7114129408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          7114129408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             7114129408                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy        246135900000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       300460830500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       199194946                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    142324739                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        85051                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     96157149                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        96157141                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999992                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              32                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1029565375                       # DTB read hits
system.switch_cpus.dtb.read_misses             931370                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1030496745                       # DTB read accesses
system.switch_cpus.dtb.write_hits           206761829                       # DTB write hits
system.switch_cpus.dtb.write_misses            425591                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       207187420                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1236327204                       # DTB hits
system.switch_cpus.dtb.data_misses            1356961                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1237684165                       # DTB accesses
system.switch_cpus.itb.fetch_hits           846838627                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       846838631                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               4594594926                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    947647961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7901012376                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           199194946                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     96157173                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1112808823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       590510689                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1922993396                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          965                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         846838627                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      84535233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4388537532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.800375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.195607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3275728709     74.64%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15926      0.00%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45700173      1.04%     75.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22954627      0.52%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12940643      0.29%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        122583951      2.79%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         60327482      1.37%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         72203164      1.65%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        776082857     17.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4388537532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.043354                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.719632                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1156657103                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1848181433                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         870807545                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     107805070                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      405086380                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     56866353                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     6900887887                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts            22                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      405086380                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1292808522                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1553322208                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         834586773                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     302733648                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     5985328167                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       9234076                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      193103040                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     136406423                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   5205305766                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8705195300                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    624007297                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   8081188003                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1791849646                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       3413456031                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         822663297                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1830570382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    479795127                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     57273063                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11438203                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4482245956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3272796875                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued    309419717                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2482229070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   3046870304                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4388537532                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.745760                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.452231                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3258557659     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244864079      5.58%     79.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    208149016      4.74%     84.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    264706245      6.03%     90.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    291286131      6.64%     97.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     86732671      1.98%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     22123381      0.50%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10978936      0.25%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1139414      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4388537532                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          268866      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       5880884      1.92%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     24724235      8.09%     10.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      68618356     22.44%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      185819547     60.78%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20409981      6.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     257169281      7.86%      7.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      7.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      7.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    810553947     24.77%     32.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     32.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     32.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    452149580     13.82%     46.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     17154656      0.52%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1526964794     46.66%     93.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    208804617      6.38%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3272796875                       # Type of FU issued
system.switch_cpus.iq.rate                   0.712315                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           305721869                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.093413                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5114036999                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    939252456                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    259320877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   6435235861                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   6025246831                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1849741886                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      346622269                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3231896475                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     51642909                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads   1460258654                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        24261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    301659169                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    691679559                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      405086380                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1168053097                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      38492652                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4482246035                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2616673                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1830570382                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    479795127                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       32379256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        246275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        24261                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        12228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        73590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        85818                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2764994451                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1030496745                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    507802416                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    79                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1237684165                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         33757139                       # Number of branches executed
system.switch_cpus.iew.exec_stores          207187420                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.601793                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2110440023                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2109062763                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1636040208                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2259219496                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.459031                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.724162                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2482875539                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        85046                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3983451152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.502077                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.581513                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3437384052     86.29%     86.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    177712423      4.46%     90.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     53879767      1.35%     92.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61827801      1.55%     93.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     79532848      2.00%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41140548      1.03%     96.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14575276      0.37%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21428608      0.54%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     95969829      2.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3983451152                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000000036                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000000036                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              548447673                       # Number of memory references committed
system.switch_cpus.commit.loads             370311718                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           30014407                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1785581787                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745004108                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      95969829                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           8363704252                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9370838648                       # The number of ROB writes
system.switch_cpus.timesIdled                 1486860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               206057394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.297297                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.297297                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.435294                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.435294                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1482482607                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       225563775                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        2756078254                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1643000346                       # number of floating regfile writes
system.l2.tags.numFaultyBlocks_VDD1               280                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008545                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 5594827535                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         29621252.217826                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          29621252.217826                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  63519226                       # number of replacements
system.l2.tags.tagsinuse                 31683.299338                       # Cycle average of tags in use
system.l2.tags.total_refs                    34951873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63550870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.549983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23734.836217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.000386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  7946.499360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.963372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.724330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.242508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966898                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         2146                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2146                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         82571938                       # number of Writeback hits
system.l2.Writeback_hits::total              82571938                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     34932638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              34932638                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      34934784                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34934784                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     34934784                       # number of overall hits
system.l2.overall_hits::total                34934784                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     15879908                       # number of ReadReq misses
system.l2.ReadReq_misses::total              15879909                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data     47639172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            47639172                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     63519080                       # number of demand (read+write) misses
system.l2.demand_misses::total               63519081                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     63519080                       # number of overall misses
system.l2.overall_misses::total              63519081                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst        79750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1618291495500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1618291575250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 4266832664750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  4266832664750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst        79750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 5885124160250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5885124240000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst        79750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 5885124160250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5885124240000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15882054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15882055                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     82571938                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          82571938                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     82571810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          82571810                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     98453864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             98453865                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     98453864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            98453865                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.999865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999865                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.576942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576942                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.645166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.645166                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.645166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.645166                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        79750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 101908.115305                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 101908.113910                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89565.634448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89565.634448                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        79750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92651.281477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92651.281274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        79750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92651.281477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92651.281274                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             47639191                       # number of writebacks
system.l2.writebacks::total                  47639191                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     15879908                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         15879909                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     47639172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       47639172                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     63519080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63519081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     63519080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         63519081                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst        68250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1436534375500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1436534443750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 3720629973250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3720629973250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst        68250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 5157164348750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5157164417000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst        68250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 5157164348750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5157164417000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.999865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999865                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.576942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576942                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.645166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.645166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.645166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.645166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 90462.386526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 90462.385128                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78100.223347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78100.223347                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81190.790999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81190.790796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81190.790999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81190.790796                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5043165536                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           15882055                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15882055                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         82571938                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         82571810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        82571810                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    279479666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             279479668                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  11585651328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total        11585651392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus           11585651392                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy       173084839500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      162268951000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         5594827608                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 22077082.899502                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  22077082.899502                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           647.827354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1809113641                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2791842.038580                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     0.827354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.000808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.631836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632644                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    846838624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       846838624                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    846838624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        846838624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    846838624                       # number of overall hits
system.cpu.icache.overall_hits::total       846838624                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       228750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       228750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       228750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       228750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       228750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       228750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    846838627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    846838627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    846838627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    846838627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    846838627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    846838627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        76250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        76250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        76250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        76250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        76250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        76250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst        80750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        80750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst        80750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        80750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst        80750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        80750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80750                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         5594827609                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 11578566.390764                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11578566.390764                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          98453864                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           350125336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          98454886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.556201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1021.992722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.007278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998040                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    254365133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       254365133                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     95564145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       95564145                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    349929278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        349929278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    349929278                       # number of overall hits
system.cpu.dcache.overall_hits::total       349929278                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     73997881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      73997881                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     82571810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     82571810                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    156569691                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      156569691                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    156569691                       # number of overall misses
system.cpu.dcache.overall_misses::total     156569691                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 6064547668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 6064547668000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 4642930520826                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4642930520826                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 10707478188826                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 10707478188826                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 10707478188826                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 10707478188826                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    328363014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    328363014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    506498969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    506498969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    506498969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    506498969                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.225354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.225354                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.463533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.463533                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.309121                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.309121                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.309121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.309121                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 81955.693677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81955.693677                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56229.002620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56229.002620                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68387.937157                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68387.937157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68387.937157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68387.937157                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   2276534986                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          63921215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.614701                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     82571938                       # number of writebacks
system.cpu.dcache.writebacks::total          82571938                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     58115827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     58115827                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     58115827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     58115827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     58115827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     58115827                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15882054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15882054                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     82571810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     82571810                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     98453864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     98453864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     98453864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     98453864                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1634739304000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1634739304000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 4455686118826                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4455686118826                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 6090425422826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6090425422826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 6090425422826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6090425422826                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.048367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.463533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.463533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.194381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.194381                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.194381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.194381                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 102929.967623                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102929.967623                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 53961.347327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53961.347327                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61860.704856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61860.704856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61860.704856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61860.704856                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
