WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2595669 heartbeat IPC: 3.853 cumulative IPC: 3.853 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5191916 heartbeat IPC: 3.852 cumulative IPC: 3.852 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6489714 cumulative IPC: 3.852 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6489714 cumulative IPC: 3.852 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13049487 heartbeat IPC: 1.273 cumulative IPC: 0.7622 (Simulation time: 00 hr 01 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 26937767 heartbeat IPC: 0.72 cumulative IPC: 0.7336 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 40139056 heartbeat IPC: 0.7575 cumulative IPC: 0.743 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 53330959 heartbeat IPC: 0.758 cumulative IPC: 0.7472 (Simulation time: 00 hr 04 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 67200403 heartbeat IPC: 0.721 cumulative IPC: 0.7412 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 80406135 heartbeat IPC: 0.7572 cumulative IPC: 0.7441 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 93515862 heartbeat IPC: 0.7628 cumulative IPC: 0.7469 (Simulation time: 00 hr 07 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 107423779 heartbeat IPC: 0.719 cumulative IPC: 0.7431 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 120621919 heartbeat IPC: 0.7577 cumulative IPC: 0.7448 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 133736507 heartbeat IPC: 0.7625 cumulative IPC: 0.7466 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 134409563 cumulative IPC: 0.744 (Simulation time: 00 hr 10 min 51 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 134409563 cumulative IPC: 0.744 (Simulation time: 00 hr 10 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.744 instructions: 100000004 cycles: 134409563
CPU 0 Branch Prediction Accuracy: 96.43% MPKI: 7.106 Average ROB Occupancy at Mispredict: 55.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 5.52
BRANCH_CONDITIONAL: 0.767
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.819
BRANCH_RETURN: 0.00057

LLC TOTAL        ACCESS:    1880035 HIT:     916041 MISS:     963994
LLC LOAD         ACCESS:     694589 HIT:      82894 MISS:     611695
LLC RFO          ACCESS:     342495 HIT:       2056 MISS:     340439
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     824855 HIT:     824337 MISS:        518
LLC TRANSLATION  ACCESS:      18096 HIT:       6754 MISS:      11342
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 348.4 cycles
cpu0_DTLB TOTAL        ACCESS:   24754191 HIT:   24491925 MISS:     262266
cpu0_DTLB LOAD         ACCESS:   24754191 HIT:   24491925 MISS:     262266
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.55 cycles
cpu0_ITLB TOTAL        ACCESS:     243076 HIT:     242305 MISS:        771
cpu0_ITLB LOAD         ACCESS:     243076 HIT:     242305 MISS:        771
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 133.6 cycles
cpu0_L1D TOTAL        ACCESS:   29919836 HIT:   26924914 MISS:    2994922
cpu0_L1D LOAD         ACCESS:   17214882 HIT:   14865142 MISS:    2349740
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12669298 HIT:   12051257 MISS:     618041
cpu0_L1D TRANSLATION  ACCESS:      35656 HIT:       8515 MISS:      27141
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 110.8 cycles
cpu0_L1I TOTAL        ACCESS:     260477 HIT:     257542 MISS:       2935
cpu0_L1I LOAD         ACCESS:     260477 HIT:     257542 MISS:       2935
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 231.8 cycles
cpu0_L2C TOTAL        ACCESS:    2636960 HIT:    1581279 MISS:    1055681
cpu0_L2C LOAD         ACCESS:    1115820 HIT:     421231 MISS:     694589
cpu0_L2C RFO          ACCESS:     356439 HIT:      13944 MISS:     342495
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1137748 HIT:    1137247 MISS:        501
cpu0_L2C TRANSLATION  ACCESS:      26953 HIT:       8857 MISS:      18096
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 339.1 cycles
cpu0_STLB TOTAL        ACCESS:     147001 HIT:     112486 MISS:      34515
cpu0_STLB LOAD         ACCESS:     147001 HIT:     112486 MISS:      34515
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 303.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     146809
  ROW_BUFFER_MISS:     816647
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      32963
  FULL:     746584
