// Seed: 2815706747
`define pp_3 0
module module_0 (
    input logic id_0
    , id_3,
    output logic id_1
    , id_4,
    output id_2
);
  reg id_5;
  type_11(
      1'b0, id_0 - id_3
  );
  task id_6;
    id_6 = 1;
  endtask
  initial begin
    id_5 <= id_5;
    id_6 = 1;
  end
  logic id_7 = 1 + id_4 + 1 + id_5 - "";
  assign id_4 = id_5;
  always @(1'h0);
endmodule
