// Seed: 2503976317
module module_0 ();
  logic id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd31
) (
    input wor id_0,
    output tri id_1,
    output tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    output supply1 id_6,
    output wor id_7,
    output uwire _id_8,
    input supply1 id_9,
    output wor id_10
);
  logic [1 : -1  -  id_8] id_12;
  ;
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    $clog2(54);
    ;
  end
  wire id_13;
endmodule
