C:/Users/aluno/Documents/CI_DIGITAL/A-005/half_adder.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-005/half_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-005/full_adder.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-005/full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-005/full_adder_2.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-005/full_adder_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_2

Top level modules:
	full_adder_2

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-005/full_adder_tb.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-005/full_adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_full_adder

Top level modules:
	tb_full_adder

} {} {}}
