0.7
2020.2
Oct 19 2021
03:16:22
C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,,,,,,
C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.srcs/sim_1/new/adc_demux_tb.vhd,1645234530,vhdl,,,,tb_adc_demux,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.srcs/sources_1/new/adc_demux.vhd,1644738445,vhdl,,,,adc_demux,,,,,,,,
