Shift_Line.vhd,vhdl,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Edge_Check_0/src/Shift_Line/sim/Shift_Line.vhd,
Delay_Signal.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Edge_Check_0/sim/Delay_Signal.v,
Edge_Check.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Edge_Check_0/sim/Edge_Check.v,
Edge_Check_0.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Edge_Check_0/sim/Edge_Check_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
