Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  8 20:28:37 2025
| Host         : ROSAWIN2020 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xczu5eg-sfvc784-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 77
+----------+----------+---------------------------------------------------------------------+------------+
| Rule     | Severity | Description                                                         | Violations |
+----------+----------+---------------------------------------------------------------------+------------+
| DPIP-2   | Warning  | Input pipelining                                                    | 14         |
| DPOP-3   | Warning  | PREG Output pipelining                                              | 13         |
| DPOP-4   | Warning  | MREG Output pipelining                                              | 32         |
| AVAL-155 | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 14         |
| AVAL-156 | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 4          |
+----------+----------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg__0 input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg__0 input design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product__0 output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0 output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_52s_54ns_105_5_1_U41/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_52s_54ns_105_5_1_U41/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product__0 output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product__0 output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_52s_54ns_105_5_1_U41/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_52s_54ns_105_5_1_U41/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_13ns_32s_32_3_1_U76/tmp_product output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_13ns_32s_32_3_1_U76/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/tmp_product__0 output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/tmp_product__0 output design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/buff0_reg__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_33ns_34ns_66_3_1_U43/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg__1 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_44s_44ns_87_3_1_U42/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_64s_64s_126_5_1_U44/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_64s_64s_126_5_1_U44/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_64s_64s_126_5_1_U44/buff0_reg__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_227/mul_64s_64s_126_5_1_U44/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_33ns_34ns_66_3_1_U43/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg__1 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_44s_44ns_87_3_1_U42/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_64s_64s_126_5_1_U44/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_64s_64s_126_5_1_U44/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_64s_64s_126_5_1_U44/buff0_reg__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_sin_or_cos_double_s_fu_243/mul_64s_64s_126_5_1_U44/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_13ns_32s_32_3_1_U76/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_13ns_32s_32_3_1_U76/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_13ns_32s_32_3_1_U76/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_13ns_32s_32_3_1_U76/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/tmp_product__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U74/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/buff0_reg multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/tmp_product multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/tmp_product__0 multiplier stage design_1_i/FFT_IP_0/inst/grp_transform_fu_100/grp_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3_fu_279/mul_32s_32s_32_3_1_U75/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U107/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/faddfsub_32ns_32ns_32_10_full_dsp_1_U88/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U108/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/fmul_32ns_32ns_32_7_max_dsp_1_U109/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#3 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U91/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#4 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/FFT_IP_0/inst/grp_transform_fu_100/fmul_32ns_32ns_32_7_max_dsp_1_U92/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


