--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-12.10" *)
+(* top =  1  *)
 module fib_simple(in, out);
 (* src = "dut.sv:2.23-2.25" *)
 input [31:0] in;
@@ -9,7 +9,7 @@
 output [31:0] out;
 wire [31:0] out;
 (* nosync = 32'd1 *)
-(* src = "dut.sv:6.23-6.24" *)
+(* src = "dut.sv:11.18-11.31" *)
 wire [31:0] \double_it$func$dut.sv:11$2.k ;
 assign \double_it$func$dut.sv:11$2.k  = 32'hxxxxxxxx;
 assign out = { in[30:0], 1'h0 };
