{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 10:12:57 2024 " "Info: Processing started: Sat May 25 10:12:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pc -c Pc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pc -c Pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "G:/register-8/register-4.bdf " "Warning: Can't analyze file -- file G:/register-8/register-4.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "G:/register-8/register-8.bdf " "Warning: Can't analyze file -- file G:/register-8/register-8.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "G:/ALU-8/ALU-8.bdf " "Warning: Can't analyze file -- file G:/ALU-8/ALU-8.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "G:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf " "Warning: Can't analyze file -- file G:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "G:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-256-Plus-1-counter.bdf " "Warning: Can't analyze file -- file G:/Asynchronous-mode-256-Plus-1-counter/Asynchronous-mode-256-Plus-1-counter.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Info: Found entity 1: Pc" {  } { { "Pc.bdf" "" { Schematic "G:/Pc/Pc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pc " "Info: Elaborating entity \"Pc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst55 " "Warning: Block or symbol \"AND3\" of instance \"inst55\" overlaps another block or symbol" {  } { { "Pc.bdf" "" { Schematic "G:/Pc/Pc.bdf" { { 1552 2800 2864 1600 "inst55" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74154 inst12 " "Warning: Block or symbol \"74154\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Pc.bdf" "" { Schematic "G:/Pc/Pc.bdf" { { 2344 2384 2504 2632 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "HALT.bdf 1 1 " "Warning: Using design file HALT.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HALT " "Info: Found entity 1: HALT" {  } { { "HALT.bdf" "" { Schematic "G:/Pc/HALT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALT HALT:inst26 " "Info: Elaborating entity \"HALT\" for hierarchy \"HALT:inst26\"" {  } { { "Pc.bdf" "inst26" { Schematic "G:/Pc/Pc.bdf" { { 3160 -824 -648 3288 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU-8.bdf 1 1 " "Warning: Using design file ALU-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-8 " "Info: Found entity 1: ALU-8" {  } { { "ALU-8.bdf" "" { Schematic "G:/Pc/ALU-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU-8 ALU-8:inst " "Info: Elaborating entity \"ALU-8\" for hierarchy \"ALU-8:inst\"" {  } { { "Pc.bdf" "inst" { Schematic "G:/Pc/Pc.bdf" { { 1016 184 600 1112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU-8:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU-8:inst\|74181:inst\"" {  } { { "ALU-8.bdf" "inst" { Schematic "G:/Pc/ALU-8.bdf" { { 120 392 512 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-8:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU-8:inst\|74181:inst\"" {  } { { "ALU-8.bdf" "" { Schematic "G:/Pc/ALU-8.bdf" { { 120 392 512 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU-8:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU-8:inst\|74182:inst2\"" {  } { { "ALU-8.bdf" "inst2" { Schematic "G:/Pc/ALU-8.bdf" { { 304 856 960 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-8:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU-8:inst\|74182:inst2\"" {  } { { "ALU-8.bdf" "" { Schematic "G:/Pc/ALU-8.bdf" { { 304 856 960 480 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer8_2.bdf 1 1 " "Warning: Using design file multiplexer8_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8_2 " "Info: Found entity 1: multiplexer8_2" {  } { { "multiplexer8_2.bdf" "" { Schematic "G:/Pc/multiplexer8_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer8_2 multiplexer8_2:A " "Info: Elaborating entity \"multiplexer8_2\" for hierarchy \"multiplexer8_2:A\"" {  } { { "Pc.bdf" "A" { Schematic "G:/Pc/Pc.bdf" { { 1496 -16 336 1592 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_uPC.bdf 1 1 " "Warning: Using design file My_uPC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_uPC " "Info: Found entity 1: My_uPC" {  } { { "My_uPC.bdf" "" { Schematic "G:/Pc/My_uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_uPC My_uPC:inst16 " "Info: Elaborating entity \"My_uPC\" for hierarchy \"My_uPC:inst16\"" {  } { { "Pc.bdf" "inst16" { Schematic "G:/Pc/Pc.bdf" { { 688 2056 2312 784 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 My_uPC:inst16\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"My_uPC:inst16\|74161:inst\"" {  } { { "My_uPC.bdf" "inst" { Schematic "G:/Pc/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_uPC:inst16\|74161:inst " "Info: Elaborated megafunction instantiation \"My_uPC:inst16\|74161:inst\"" {  } { { "My_uPC.bdf" "" { Schematic "G:/Pc/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 My_uPC:inst16\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"My_uPC:inst16\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_uPC:inst16\|74161:inst\|f74161:sub My_uPC:inst16\|74161:inst " "Info: Elaborated megafunction instantiation \"My_uPC:inst16\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"My_uPC:inst16\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "My_uPC.bdf" "" { Schematic "G:/Pc/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 My_uPC:inst16\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"My_uPC:inst16\|74161:inst1\"" {  } { { "My_uPC.bdf" "inst1" { Schematic "G:/Pc/My_uPC.bdf" { { 472 520 640 656 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_uPC:inst16\|74161:inst1 " "Info: Elaborated megafunction instantiation \"My_uPC:inst16\|74161:inst1\"" {  } { { "My_uPC.bdf" "" { Schematic "G:/Pc/My_uPC.bdf" { { 472 520 640 656 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "not8.bdf 1 1 " "Warning: Using design file not8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not8 " "Info: Found entity 1: not8" {  } { { "not8.bdf" "" { Schematic "G:/Pc/not8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not8 not8:inst27 " "Info: Elaborating entity \"not8\" for hierarchy \"not8:inst27\"" {  } { { "Pc.bdf" "inst27" { Schematic "G:/Pc/Pc.bdf" { { 2528 -480 -288 2624 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst23 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst23\"" {  } { { "Pc.bdf" "inst23" { Schematic "G:/Pc/Pc.bdf" { { 2912 -672 -552 3072 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst23 " "Info: Elaborated megafunction instantiation \"74138:inst23\"" {  } { { "Pc.bdf" "" { Schematic "G:/Pc/Pc.bdf" { { 2912 -672 -552 3072 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2-4decoder.bdf 1 1 " "Warning: Using design file 2-4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4decoder " "Info: Found entity 1: 2-4decoder" {  } { { "2-4decoder.bdf" "" { Schematic "G:/Pc/2-4decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4decoder 2-4decoder:inst53 " "Info: Elaborating entity \"2-4decoder\" for hierarchy \"2-4decoder:inst53\"" {  } { { "Pc.bdf" "inst53" { Schematic "G:/Pc/Pc.bdf" { { 992 2584 2712 1088 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8.bdf 1 1 " "Warning: Using design file register-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8 " "Info: Found entity 1: register-8" {  } { { "register-8.bdf" "" { Schematic "G:/Pc/register-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8 register-8:IR " "Info: Elaborating entity \"register-8\" for hierarchy \"register-8:IR\"" {  } { { "Pc.bdf" "IR" { Schematic "G:/Pc/Pc.bdf" { { 688 2568 2760 784 "IR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4.bdf 1 1 " "Warning: Using design file register-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4 " "Info: Found entity 1: register-4" {  } { { "register-4.bdf" "" { Schematic "G:/Pc/register-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4 register-8:IR\|register-4:inst " "Info: Elaborating entity \"register-4\" for hierarchy \"register-8:IR\|register-4:inst\"" {  } { { "register-8.bdf" "inst" { Schematic "G:/Pc/register-8.bdf" { { 72 336 432 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "8-3.bdf 1 1 " "Warning: Using design file 8-3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8-3 " "Info: Found entity 1: 8-3" {  } { { "8-3.bdf" "" { Schematic "G:/Pc/8-3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8-3 8-3:inst46 " "Info: Elaborating entity \"8-3\" for hierarchy \"8-3:inst46\"" {  } { { "Pc.bdf" "inst46" { Schematic "G:/Pc/Pc.bdf" { { 2248 1288 1400 2440 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer8_4.bdf 1 1 " "Warning: Using design file multiplexer8_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8_4 " "Info: Found entity 1: multiplexer8_4" {  } { { "multiplexer8_4.bdf" "" { Schematic "G:/Pc/multiplexer8_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer8_4 multiplexer8_4:inst9 " "Info: Elaborating entity \"multiplexer8_4\" for hierarchy \"multiplexer8_4:inst9\"" {  } { { "Pc.bdf" "inst9" { Schematic "G:/Pc/Pc.bdf" { { 1496 336 976 1592 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8-en.bdf 1 1 " "Warning: Using design file register-8-en.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8-en " "Info: Found entity 1: register-8-en" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8-en register-8-en:MDR " "Info: Elaborating entity \"register-8-en\" for hierarchy \"register-8-en:MDR\"" {  } { { "Pc.bdf" "MDR" { Schematic "G:/Pc/Pc.bdf" { { 1448 3624 3848 1544 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst12 " "Info: Elaborating entity \"74154\" for hierarchy \"74154:inst12\"" {  } { { "Pc.bdf" "inst12" { Schematic "G:/Pc/Pc.bdf" { { 2344 2384 2504 2632 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst12 " "Info: Elaborated megafunction instantiation \"74154:inst12\"" {  } { { "Pc.bdf" "" { Schematic "G:/Pc/Pc.bdf" { { 2344 2384 2504 2632 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst9 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst9\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 504 1032 1080 536 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst8 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst8\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 456 1032 1080 488 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst7 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst7\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 408 1032 1080 440 "inst7" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst6 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst6\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 360 1032 1080 392 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst5 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst5\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 312 1032 1080 344 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst4 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst4\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 264 1032 1080 296 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst3 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst3\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 216 1032 1080 248 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register-8-en:MDR\|inst2 " "Warning: Converted tri-state buffer \"register-8-en:MDR\|inst2\" feeding internal logic into a wire" {  } { { "register-8-en.bdf" "" { Schematic "G:/Pc/register-8-en.bdf" { { 168 1032 1080 200 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HALT:inst26\|inst HALT:inst26\|inst~_emulated HALT:inst26\|inst~latch " "Warning (13310): Register \"HALT:inst26\|inst\" is converted into an equivalent circuit using register \"HALT:inst26\|inst~_emulated\" and latch \"HALT:inst26\|inst~latch\"" {  } { { "HALT.bdf" "" { Schematic "G:/Pc/HALT.bdf" { { 288 680 744 368 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Info: Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Info: Implemented 200 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 10:13:01 2024 " "Info: Processing ended: Sat May 25 10:13:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
