# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../teste.srcs/sources_1/imports/Project_3/Circuit.vhd" \
"../../../../teste.srcs/sources_1/imports/Project_3/ControlUnit.vhd" \
"../../../../teste.srcs/sources_1/imports/Project_3/Datapath.vhd" \
"../../../../teste.srcs/sources_1/imports/P3/mem_acesses.vhd" \
"../../../../teste.srcs/sim_1/imports/Project_3/Testbench.vhd" \

# Do not sort compile order
nosort
