Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Tue Dec  8 04:11:07 2015
| Host         : ubuntu-xilinx-2014 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -57.827   -19545.223                    732                 3237        0.037        0.000                      0                 3237        4.020        0.000                       0                  1546  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -57.827   -19545.223                    732                 3237        0.037        0.000                      0                 3237        4.020        0.000                       0                  1546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          732  Failing Endpoints,  Worst Slack      -57.827ns,  Total Violation   -19545.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -57.827ns  (required time - arrival time)
  Source:                 design_1_i/runQueue_0/inst/runQueue_U/FSM_onehot_ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pqueue_0/inst/queue_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.556ns  (logic 13.601ns (20.133%)  route 53.955ns (79.867%))
  Logic Levels:           65  (CARRY4=6 LUT2=2 LUT3=5 LUT4=9 LUT5=6 LUT6=36 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1546, routed)        1.630     4.511    design_1_i/runQueue_0/inst/runQueue_U/aclk
    SLICE_X53Y67                                                      r  design_1_i/runQueue_0/inst/runQueue_U/FSM_onehot_ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/runQueue_0/inst/runQueue_U/FSM_onehot_ap_CS_fsm_reg[5]/Q
                         net (fo=10, routed)          0.757     5.725    design_1_i/runQueue_0/inst/runQueue_U/n_4_FSM_onehot_ap_CS_fsm_reg[5]
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.124     5.849 r  design_1_i/runQueue_0/inst/runQueue_U/FSM_onehot_ap_CS_fsm[7]_i_3/O
                         net (fo=2, routed)           0.433     6.282    design_1_i/runQueue_0/inst/runQueue_U/n_4_FSM_onehot_ap_CS_fsm[7]_i_3
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.406 r  design_1_i/runQueue_0/inst/runQueue_U/FSM_onehot_ap_CS_fsm[7]_i_2/O
                         net (fo=3, routed)           0.612     7.018    design_1_i/runQueue_0/inst/runQueue_U/n_4_FSM_onehot_ap_CS_fsm[7]_i_2
    SLICE_X52Y64         LUT4 (Prop_lut4_I1_O)        0.124     7.142 r  design_1_i/runQueue_0/inst/runQueue_U/priorityOut_V[7]_INST_0_i_3/O
                         net (fo=8, routed)           1.064     8.206    design_1_i/runQueue_0/inst/runQueue_U/n_4_priorityOut_V[7]_INST_0_i_3
    SLICE_X49Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.330 r  design_1_i/runQueue_0/inst/runQueue_U/priorityOut_V[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.977     9.307    design_1_i/runQueue_0/inst/runQueue_U/n_4_priorityOut_V[1]_INST_0_i_1
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  design_1_i/runQueue_0/inst/runQueue_U/priorityOut_V[1]_INST_0/O
                         net (fo=188, routed)         1.689    11.120    design_1_i/pqueue_0/inst/in[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.244 r  design_1_i/pqueue_0/inst/queue[25][1]_i_11/O
                         net (fo=15, routed)          0.952    12.196    design_1_i/pqueue_0/inst/queue_reg[25]_7[1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  design_1_i/pqueue_0/inst/queue[0][1]_i_62/O
                         net (fo=1, routed)           0.987    13.307    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_62
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  design_1_i/pqueue_0/inst/queue[0][1]_i_31/O
                         net (fo=1, routed)           0.782    14.213    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_31
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.337 r  design_1_i/pqueue_0/inst/queue[0][1]_i_18/O
                         net (fo=106, routed)         1.157    15.494    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_18
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    15.618 r  design_1_i/pqueue_0/inst/queue[24][7]_i_56/O
                         net (fo=1, routed)           0.000    15.618    design_1_i/pqueue_0/inst/n_4_queue[24][7]_i_56
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.150 f  design_1_i/pqueue_0/inst/queue_reg[24][7]_i_17/CO[3]
                         net (fo=482, routed)         0.873    17.023    design_1_i/pqueue_0/inst/p_53_in
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.429    17.452 r  design_1_i/pqueue_0/inst/queue[0][5]_i_143/O
                         net (fo=27, routed)          0.825    18.276    design_1_i/pqueue_0/inst/n_4_queue[0][5]_i_143
    SLICE_X55Y30         LUT5 (Prop_lut5_I1_O)        0.124    18.400 r  design_1_i/pqueue_0/inst/queue[34][0]_i_104/O
                         net (fo=2, routed)           1.030    19.430    design_1_i/pqueue_0/inst/n_4_queue[34][0]_i_104
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  design_1_i/pqueue_0/inst/queue[27][0]_i_58/O
                         net (fo=1, routed)           0.631    20.185    design_1_i/pqueue_0/inst/n_4_queue[27][0]_i_58
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.309 r  design_1_i/pqueue_0/inst/queue[27][0]_i_46/O
                         net (fo=1, routed)           0.562    20.872    design_1_i/pqueue_0/inst/n_4_queue[27][0]_i_46
    SLICE_X66Y23         LUT3 (Prop_lut3_I2_O)        0.124    20.996 r  design_1_i/pqueue_0/inst/queue[27][0]_i_28/O
                         net (fo=1, routed)           0.821    21.817    design_1_i/pqueue_0/inst/n_4_queue[27][0]_i_28
    SLICE_X66Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.941 r  design_1_i/pqueue_0/inst/queue[27][0]_i_13/O
                         net (fo=44, routed)          1.291    23.232    design_1_i/pqueue_0/inst/n_4_queue[27][0]_i_13
    SLICE_X69Y32         LUT4 (Prop_lut4_I3_O)        0.124    23.356 r  design_1_i/pqueue_0/inst/queue[3][1]_i_56/O
                         net (fo=1, routed)           0.000    23.356    design_1_i/pqueue_0/inst/n_4_queue[3][1]_i_56
    SLICE_X69Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.888 f  design_1_i/pqueue_0/inst/queue_reg[3][1]_i_17/CO[3]
                         net (fo=64, routed)          0.992    24.880    design_1_i/pqueue_0/inst/p_50_in
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.429    25.309 r  design_1_i/pqueue_0/inst/queue[28][4]_i_154/O
                         net (fo=83, routed)          1.650    26.959    design_1_i/pqueue_0/inst/n_4_queue[28][4]_i_154
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    27.083 r  design_1_i/pqueue_0/inst/queue[0][7]_i_561/O
                         net (fo=13, routed)          0.988    28.071    design_1_i/pqueue_0/inst/n_4_queue[0][7]_i_561
    SLICE_X72Y4          LUT2 (Prop_lut2_I0_O)        0.149    28.220 r  design_1_i/pqueue_0/inst/queue[0][1]_i_449/O
                         net (fo=1, routed)           0.821    29.041    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_449
    SLICE_X75Y5          LUT6 (Prop_lut6_I0_O)        0.332    29.373 r  design_1_i/pqueue_0/inst/queue[0][1]_i_363/O
                         net (fo=1, routed)           0.845    30.219    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_363
    SLICE_X74Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.343 r  design_1_i/pqueue_0/inst/queue[0][1]_i_254/O
                         net (fo=2, routed)           0.798    31.141    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_254
    SLICE_X73Y9          LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  design_1_i/pqueue_0/inst/queue[0][1]_i_155/O
                         net (fo=1, routed)           0.803    32.068    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_155
    SLICE_X74Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.192 r  design_1_i/pqueue_0/inst/queue[0][1]_i_98/O
                         net (fo=22, routed)          0.809    33.001    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_98
    SLICE_X74Y15         LUT6 (Prop_lut6_I5_O)        0.124    33.125 r  design_1_i/pqueue_0/inst/queue[0][1]_i_42/O
                         net (fo=46, routed)          1.416    34.541    design_1_i/pqueue_0/inst/n_4_queue[0][1]_i_42
    SLICE_X80Y33         LUT4 (Prop_lut4_I0_O)        0.124    34.665 r  design_1_i/pqueue_0/inst/queue[28][4]_i_25/O
                         net (fo=1, routed)           0.000    34.665    design_1_i/pqueue_0/inst/n_4_queue[28][4]_i_25
    SLICE_X80Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.197 r  design_1_i/pqueue_0/inst/queue_reg[28][4]_i_7/CO[3]
                         net (fo=81, routed)          0.785    35.982    design_1_i/pqueue_0/inst/p_47_in
    SLICE_X81Y36         LUT3 (Prop_lut3_I0_O)        0.429    36.411 r  design_1_i/pqueue_0/inst/queue[2][3]_i_65/O
                         net (fo=156, routed)         0.812    37.223    design_1_i/pqueue_0/inst/n_4_queue[2][3]_i_65
    SLICE_X83Y38         LUT6 (Prop_lut6_I4_O)        0.124    37.347 f  design_1_i/pqueue_0/inst/queue[2][3]_i_67/O
                         net (fo=113, routed)         1.512    38.859    design_1_i/pqueue_0/inst/n_4_queue[2][3]_i_67
    SLICE_X90Y49         LUT2 (Prop_lut2_I0_O)        0.124    38.983 f  design_1_i/pqueue_0/inst/queue[12][1]_i_41/O
                         net (fo=1, routed)           0.856    39.839    design_1_i/pqueue_0/inst/n_4_queue[12][1]_i_41
    SLICE_X91Y49         LUT6 (Prop_lut6_I5_O)        0.124    39.963 r  design_1_i/pqueue_0/inst/queue[12][1]_i_33/O
                         net (fo=3, routed)           0.900    40.863    design_1_i/pqueue_0/inst/n_4_queue[12][1]_i_33
    SLICE_X92Y47         LUT5 (Prop_lut5_I2_O)        0.124    40.987 r  design_1_i/pqueue_0/inst/queue[34][1]_i_159/O
                         net (fo=2, routed)           0.795    41.781    design_1_i/pqueue_0/inst/n_4_queue[34][1]_i_159
    SLICE_X92Y45         LUT6 (Prop_lut6_I5_O)        0.124    41.905 f  design_1_i/pqueue_0/inst/queue[34][1]_i_127/O
                         net (fo=1, routed)           0.818    42.723    design_1_i/pqueue_0/inst/n_4_queue[34][1]_i_127
    SLICE_X94Y41         LUT6 (Prop_lut6_I5_O)        0.124    42.847 r  design_1_i/pqueue_0/inst/queue[34][1]_i_94/O
                         net (fo=1, routed)           0.000    42.847    design_1_i/pqueue_0/inst/n_4_queue[34][1]_i_94
    SLICE_X94Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    43.061 r  design_1_i/pqueue_0/inst/queue_reg[34][1]_i_60/O
                         net (fo=49, routed)          1.022    44.084    design_1_i/pqueue_0/inst/n_4_queue_reg[34][1]_i_60
    SLICE_X97Y42         LUT4 (Prop_lut4_I0_O)        0.297    44.381 r  design_1_i/pqueue_0/inst/queue[0][7]_i_135/O
                         net (fo=1, routed)           0.000    44.381    design_1_i/pqueue_0/inst/n_4_queue[0][7]_i_135
    SLICE_X97Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.913 r  design_1_i/pqueue_0/inst/queue_reg[0][7]_i_52/CO[3]
                         net (fo=140, routed)         0.778    45.691    design_1_i/pqueue_0/inst/p_44_in
    SLICE_X99Y46         LUT3 (Prop_lut3_I0_O)        0.429    46.120 r  design_1_i/pqueue_0/inst/queue[19][6]_i_239/O
                         net (fo=156, routed)         1.543    47.663    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_239
    SLICE_X106Y50        LUT6 (Prop_lut6_I4_O)        0.124    47.787 r  design_1_i/pqueue_0/inst/queue[19][6]_i_147/O
                         net (fo=1, routed)           1.040    48.826    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_147
    SLICE_X105Y50        LUT6 (Prop_lut6_I2_O)        0.124    48.950 f  design_1_i/pqueue_0/inst/queue[19][6]_i_49/O
                         net (fo=192, routed)         0.850    49.801    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_49
    SLICE_X105Y46        LUT5 (Prop_lut5_I3_O)        0.118    49.919 r  design_1_i/pqueue_0/inst/queue[19][3]_i_148/O
                         net (fo=1, routed)           0.712    50.630    design_1_i/pqueue_0/inst/n_4_queue[19][3]_i_148
    SLICE_X104Y46        LUT6 (Prop_lut6_I5_O)        0.326    50.956 f  design_1_i/pqueue_0/inst/queue[19][3]_i_129/O
                         net (fo=1, routed)           0.161    51.117    design_1_i/pqueue_0/inst/n_4_queue[19][3]_i_129
    SLICE_X104Y46        LUT6 (Prop_lut6_I5_O)        0.124    51.241 f  design_1_i/pqueue_0/inst/queue[19][3]_i_95/O
                         net (fo=1, routed)           0.848    52.090    design_1_i/pqueue_0/inst/n_4_queue[19][3]_i_95
    SLICE_X103Y47        LUT6 (Prop_lut6_I2_O)        0.124    52.214 r  design_1_i/pqueue_0/inst/queue[19][3]_i_50/O
                         net (fo=2, routed)           0.520    52.733    design_1_i/pqueue_0/inst/n_4_queue[19][3]_i_50
    SLICE_X101Y50        LUT6 (Prop_lut6_I4_O)        0.124    52.857 r  design_1_i/pqueue_0/inst/queue[39][3]_i_45/O
                         net (fo=12, routed)          0.894    53.751    design_1_i/pqueue_0/inst/n_4_queue[39][3]_i_45
    SLICE_X99Y52         LUT4 (Prop_lut4_I1_O)        0.124    53.875 r  design_1_i/pqueue_0/inst/queue[34][7]_i_93/O
                         net (fo=1, routed)           0.000    53.875    design_1_i/pqueue_0/inst/n_4_queue[34][7]_i_93
    SLICE_X99Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.425 f  design_1_i/pqueue_0/inst/queue_reg[34][7]_i_35/CO[3]
                         net (fo=62, routed)          1.330    55.756    design_1_i/pqueue_0/inst/p_41_in
    SLICE_X95Y62         LUT4 (Prop_lut4_I2_O)        0.455    56.211 r  design_1_i/pqueue_0/inst/queue[19][6]_i_490/O
                         net (fo=28, routed)          0.545    56.756    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_490
    SLICE_X92Y62         LUT6 (Prop_lut6_I5_O)        0.326    57.082 r  design_1_i/pqueue_0/inst/queue[19][6]_i_598/O
                         net (fo=1, routed)           0.435    57.517    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_598
    SLICE_X90Y62         LUT6 (Prop_lut6_I1_O)        0.124    57.641 f  design_1_i/pqueue_0/inst/queue[19][6]_i_500/O
                         net (fo=1, routed)           0.593    58.234    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_500
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124    58.358 f  design_1_i/pqueue_0/inst/queue[19][6]_i_367/O
                         net (fo=1, routed)           0.668    59.025    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_367
    SLICE_X89Y61         LUT6 (Prop_lut6_I0_O)        0.124    59.149 r  design_1_i/pqueue_0/inst/queue[19][6]_i_206/O
                         net (fo=176, routed)         1.742    60.891    design_1_i/pqueue_0/inst/n_4_queue[19][6]_i_206
    SLICE_X96Y47         LUT5 (Prop_lut5_I3_O)        0.124    61.015 f  design_1_i/pqueue_0/inst/queue[19][7]_i_292/O
                         net (fo=1, routed)           1.208    62.222    design_1_i/pqueue_0/inst/n_4_queue[19][7]_i_292
    SLICE_X90Y57         LUT6 (Prop_lut6_I4_O)        0.124    62.346 f  design_1_i/pqueue_0/inst/queue[19][7]_i_206/O
                         net (fo=1, routed)           1.035    63.381    design_1_i/pqueue_0/inst/n_4_queue[19][7]_i_206
    SLICE_X89Y59         LUT6 (Prop_lut6_I0_O)        0.124    63.505 r  design_1_i/pqueue_0/inst/queue[19][7]_i_115/O
                         net (fo=14, routed)          1.001    64.507    design_1_i/pqueue_0/inst/n_4_queue[19][7]_i_115
    SLICE_X85Y51         LUT6 (Prop_lut6_I0_O)        0.124    64.631 r  design_1_i/pqueue_0/inst/queue[38][7]_i_40/O
                         net (fo=3, routed)           0.954    65.585    design_1_i/pqueue_0/inst/n_4_queue[38][7]_i_40
    SLICE_X85Y47         LUT4 (Prop_lut4_I0_O)        0.124    65.709 r  design_1_i/pqueue_0/inst/queue[34][7]_i_75/O
                         net (fo=1, routed)           0.000    65.709    design_1_i/pqueue_0/inst/n_4_queue[34][7]_i_75
    SLICE_X85Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.110 f  design_1_i/pqueue_0/inst/queue_reg[34][7]_i_28/CO[3]
                         net (fo=40, routed)          1.580    67.689    design_1_i/pqueue_0/inst/p_38_in
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.429    68.118 r  design_1_i/pqueue_0/inst/queue[39][3]_i_24/O
                         net (fo=48, routed)          1.098    69.216    design_1_i/pqueue_0/inst/n_4_queue[39][3]_i_24
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124    69.340 r  design_1_i/pqueue_0/inst/queue[33][6]_i_28/O
                         net (fo=1, routed)           0.860    70.200    design_1_i/pqueue_0/inst/n_4_queue[33][6]_i_28
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.124    70.324 r  design_1_i/pqueue_0/inst/queue[33][6]_i_11/O
                         net (fo=1, routed)           0.928    71.252    design_1_i/pqueue_0/inst/n_4_queue[33][6]_i_11
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.124    71.376 f  design_1_i/pqueue_0/inst/queue[33][6]_i_4/O
                         net (fo=1, routed)           0.567    71.943    design_1_i/pqueue_0/inst/n_4_queue[33][6]_i_4
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    72.067 r  design_1_i/pqueue_0/inst/queue[33][6]_i_1/O
                         net (fo=1, routed)           0.000    72.067    design_1_i/pqueue_0/inst/n_4_queue[33][6]_i_1
    SLICE_X40Y28         FDRE                                         r  design_1_i/pqueue_0/inst/queue_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1546, routed)        1.483    13.951    design_1_i/pqueue_0/inst/clock
    SLICE_X40Y28                                                      r  design_1_i/pqueue_0/inst/queue_reg[33][6]/C
                         clock pessimism              0.414    14.365    
                         clock uncertainty           -0.154    14.211    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)        0.029    14.240    design_1_i/pqueue_0/inst/queue_reg[33][6]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -72.067    
  -------------------------------------------------------------------
                         slack                                -57.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/runQueue_0/inst/runQueue_AXI4LiteS_if_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.095%)  route 0.255ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1546, routed)        0.552     1.747    design_1_i/runQueue_0/inst/runQueue_AXI4LiteS_if_U/aclk
    SLICE_X50Y95                                                      r  design_1_i/runQueue_0/inst/runQueue_AXI4LiteS_if_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.911 r  design_1_i/runQueue_0/inst/runQueue_AXI4LiteS_if_U/rdata_reg[21]/Q
                         net (fo=1, routed)           0.255     2.167    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1546, routed)        0.824     2.197    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y95                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.183     2.014    
    SLICE_X36Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.129    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X3Y18  design_1_i/runQueue_0/inst/runQueue_U/i_2_reg_251_reg_rep/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X38Y93  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



