m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim
vmux_2bits_41
Z1 !s110 1600065560
!i10b 1
!s100 @nFbE3<QMag;OlCOX52HQ1
Id=S`=nh7_jcF?0^NC`6oj3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1600000611
8D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/mux_2bits_41.v
FD:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/mux_2bits_41.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1600065560.000000
!s107 D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/mux_2bits_41.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41|D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/mux_2bits_41.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41
Z6 tCvgOpt 0
vmux_2bits_41_vlg_tst
R1
!i10b 1
!s100 ]XHWWW`QIle@4ZC<iWoMn0
I078@^0ZO29m:3YJf6?LW71
R2
R0
w1600005580
8D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim/mux_2bits_41.vt
FD:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim/mux_2bits_41.vt
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim/mux_2bits_41.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim|D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim/mux_2bits_41.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp1/mux_2bits_41/simulation/modelsim
R6
