Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/ --output-directory=G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.html --report-file=sopcinfo:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.sopcinfo --report-file=cmp:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.cmp --report-file=qip:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/limbus.qip --report-file=svd --report-file=regmap:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/limbus.regmap --report-file=debuginfo:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/limbus.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.qsys --language=VERILOG
Progress: Loading limbus/limbus.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 13.1]
Progress: Parameterizing module clk_100
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sram_cntrlr [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module sram_cntrlr
Progress: Adding sram_pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module sram_pin_sharer
Progress: Adding sram_bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module sram_bridge
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding cortex_0 [cortex 1.0]
Progress: Parameterizing module cortex_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: limbus.sram_cntrlr: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: limbus.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: limbus.sysid: Time stamp will be automatically updated when this component is generated.
Info: limbus: Generating limbus "limbus" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 42 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 30 connections
Info: merlin_translator_transform: After transform: 17 modules, 66 connections
Info: merlin_domain_transform: After transform: 35 modules, 184 connections
Info: merlin_router_transform: After transform: 44 modules, 220 connections
Info: merlin_burst_transform: After transform: 45 modules, 224 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 269 connections
Info: merlin_width_transform: After transform: 64 modules, 277 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 66 modules, 342 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 45 connections
Info: merlin_mm_transform: After transform: 11 modules, 45 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 49 connections
Info: reset_adaptation_transform: After transform: 14 modules, 52 connections
Warning: limbus: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: limbus: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Error: Generation stopped, 11 or more modules remaining
Info: limbus: Done "limbus" with 12 modules, 1 files, 42377 bytes
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
