# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../iq_decimate.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../../iq_decimate.srcs/sources_1/imports/hdl/fir_dec.v" \
"../../../../iq_decimate.srcs/sources_1/imports/hdl/controller_dds.v" \
"../../../../iq_decimate.srcs/sources_1/new/iq_mult.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_fir_dec_0_0/sim/design_1_fir_dec_0_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_controller_dds_0_0/sim/design_1_controller_dds_0_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_fir_dec_0_1/sim/design_1_fir_dec_0_1.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_iq_mult_0_0/sim/design_1_iq_mult_0_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../../iq_decimate.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../iq_decimate.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../iq_decimate.srcs/sim_1/new/sys_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
