# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_and3_0_0/sim/segment_g_xup_and3_0_0.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_and3_0_1/sim/segment_g_xup_and3_0_1.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_or2_0_0/sim/segment_g_xup_or2_0_0.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_0/sim/segment_g_xup_inv_0_0.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_1/sim/segment_g_xup_inv_0_1.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_2/sim/segment_g_xup_inv_0_2.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_3/sim/segment_g_xup_inv_0_3.v" \
"../../../../CSE320_Lab2.ip_user_files/bd/segment_g/sim/segment_g.v" \
"../../../../Output_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
