// Seed: 984742566
program module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3, id_4;
  logic [7:0][-1] id_5 (
      .id_0(id_4),
      .id_1(id_1)
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  wire id_3 = 1;
  bit id_4;
  module_0 modCall_1 (id_3);
  assign id_2 = id_2[1'h0 :-1];
  id_5(
      id_1, id_6 && id_3, {1 << id_4, -1, 1 + id_1, 1}, -1'b0
  );
  reg id_7;
  always id_4 <= id_7;
  wire id_8;
endmodule
