Introduction: This project is for FIR filter.

Algorithm: In the original code, it has several solutions to reach low latency/interval, My goal is to achieve min interval for highest data throughput.

Reference: https://github.com/Xilinx/HLx_Examples/tree/master/DSP/fir_example