// Seed: 823996890
module module_0;
  reg id_1;
  reg id_2;
  assign id_1 = id_2;
  always id_1 <= id_2;
  wire id_3;
  wire id_4, id_5;
  wor id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output logic id_2,
    input tri1 id_3,
    input wand id_4,
    input tri id_5,
    input supply1 id_6
    , id_11 = 1,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9
);
  always_latch id_2 <= 1;
  assign id_1 = id_6;
  wire id_12;
  module_0 modCall_1 ();
endmodule
