============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:22:00 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      50                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_14_line_9_308_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   2  3.9     0     0      15    (-,-) 
  g59695__7482/Y -       A->Y  F     NAND2x1p5_ASAP7_75t_L       2  1.9     8     5      20    (-,-) 
  g59691/Y       -       A->Y  R     INVx1_ASAP7_75t_SL          2  1.6    10     6      27    (-,-) 
  g59656__9945/Y -       C->Y  R     OR3x2_ASAP7_75t_SL          2  4.1    13    14      40    (-,-) 
  g59654__7098/Y -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      5  4.7    17     9      50    (-,-) 
  g59643__5526/Y -       A1->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    15     8      58    (-,-) 
  g59640__5107/Y -       B->Y  F     AOI31xp33_ASAP7_75t_SL      1  1.0    20     7      65    (-,-) 
  Z_reg[5]/D     <<<     -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      65    (-,-) 
#----------------------------------------------------------------------------------------------------

