// Seed: 377804545
module module_0 #(
    parameter id_2 = 32'd46,
    parameter id_3 = 32'd29,
    parameter id_4 = 32'd13,
    parameter id_8 = 32'd57
) (
    output _id_2,
    output logic _id_3
);
  logic _id_4 = 1'h0;
  assign id_1 = id_3;
  initial begin
    id_1 = 1;
    id_2 = 1'b0;
    id_4 <= id_3 + id_3;
    #1 id_2 = (id_1);
    if (id_2) begin
      id_1 <= 1'b0;
    end
  end
  assign id_1 = 1;
  always @(posedge id_2) begin
    if (id_4) begin
      if (id_2) id_4 <= SystemTFIdentifier(id_4);
      else SystemTFIdentifier(1, id_1);
    end else begin
      if (id_4) begin
        SystemTFIdentifier;
      end else begin
        id_1 <= 1 - id_3;
        while (1) id_2 <= id_2[id_2 : 1];
        id_1 <= 1 - id_1[1];
      end
    end
    #1;
    id_1 = id_3[1] ? 1 : 1;
    SystemTFIdentifier({
                       1,
                       id_2,
                       1,
                       -id_2 * id_2 - 1,
                       1,
                       1'h0 & 1,
                       1,
                       id_3 - 1'b0,
                       id_1,
                       id_3,
                       1,
                       1,
                       id_4,
                       id_1,
                       1,
                       id_2
                       }, id_3, id_3, 1, 1'h0, ~id_3, id_1[1 : id_4], 1, id_3[""], id_2[1 : id_4]);
    id_1 <= id_2[id_3 : id_2];
  end
  assign id_1[1] = 1;
  logic id_5;
  assign id_3 = 1;
  type_12(
      id_4, 1, id_4
  );
  logic id_6, id_7, _id_8;
  type_14(
      id_7, id_3, 1, id_4
  );
  always @(posedge (id_1[id_8]) or posedge id_7) begin
    SystemTFIdentifier(1);
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd39,
    parameter id_10 = 32'd12,
    parameter id_4  = 32'd26,
    parameter id_5  = 32'd86,
    parameter id_6  = 32'd94,
    parameter id_8  = 32'd39
) (
    output logic _id_1,
    input logic id_2,
    input id_3,
    input logic _id_4,
    input _id_5,
    input _id_6,
    input id_7,
    input _id_8,
    input logic id_9,
    input _id_10,
    input id_11,
    input id_12,
    input id_13,
    output id_14,
    output id_15,
    output id_16
);
  always @(negedge id_9) begin
    if (1'b0 && id_6[id_4[id_5-1 : id_10[id_1 : id_8]]] & 1) begin
      id_4[id_6*1] = 1;
      id_4 <= 1;
    end else begin
      SystemTFIdentifier(id_16, 1'h0);
      if (1 + 1) begin
        id_5 = id_5;
      end else id_14 <= id_1[1'd0];
    end
  end
  assign id_4 = id_12;
  logic id_17;
endmodule
