

================================================================
== Vivado HLS Report for 'Pool'
================================================================
* Date:           Thu Aug 20 20:15:28 2020

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        pool_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|    ?|   21|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                         |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |        Loop Name        | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                 |    0|                 ?| 2 ~ 4752116027679272 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1              |    0|  4752116027679270|    2 ~ 72512642522   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1          |    0|       72512642520|     13 ~ 1106472     |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1      |    0|           1106445|       4 ~ 4339       |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1  |    0|              4335|        2 ~ 17        |          -|          -|  0 ~ 255  |    no    |
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 79
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond4)
22 --> 
	23  / (!exitcond1)
	21  / (exitcond1)
23 --> 
	24  / (!exitcond)
	22  / (exitcond)
24 --> 
	25  / (!exitcond2)
	55  / (exitcond2 & tmp_2)
	69  / (exitcond2 & !tmp_2)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / (!exitcond3 & mode_V_read == 1) | (!exitcond3 & mode_V_read == 2)
	39  / (!exitcond3 & mode_V_read == 0)
	54  / (!exitcond3 & mode_V_read == 3)
	24  / (exitcond3)
28 --> 
	29  / (mode_V_read == 1) | (mode_V_read == 2)
29 --> 
	30  / (mode_V_read == 1) | (mode_V_read == 2)
30 --> 
	31  / (mode_V_read == 1) | (mode_V_read == 2)
31 --> 
	32  / (mode_V_read == 1) | (mode_V_read == 2)
32 --> 
	33  / (mode_V_read == 1) | (mode_V_read == 2)
33 --> 
	34  / (mode_V_read == 1) | (mode_V_read == 2)
34 --> 
	35  / (mode_V_read == 1) | (mode_V_read == 2)
35 --> 
	36  / (mode_V_read == 1) | (mode_V_read == 2)
36 --> 
	37  / (mode_V_read == 1) | (mode_V_read == 2)
37 --> 
	38  / (mode_V_read == 1) | (mode_V_read == 2)
38 --> 
	54  / (mode_V_read == 1) | (mode_V_read == 2)
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	27  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	23  / true
* FSM state operations: 

 <State 1>: 5.66ns
ST_1: feature_out_read (10)  [1/1] 1.00ns
:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

ST_1: feature_in_read (11)  [1/1] 1.00ns
:1  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

ST_1: mode_V_read (12)  [1/1] 1.00ns
:2  %mode_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %mode_V)

ST_1: Ky_V_read (13)  [1/1] 1.00ns
:3  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

ST_1: Kx_V_read (14)  [1/1] 1.00ns
:4  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

ST_1: Win_V_read (15)  [1/1] 1.00ns
:5  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

ST_1: Hin_V_read (16)  [1/1] 1.00ns
:6  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

ST_1: CHin_V_read (17)  [1/1] 1.00ns
:7  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

ST_1: feature_out3 (18)  [1/1] 0.00ns
:8  %feature_out3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

ST_1: feature_in1 (20)  [1/1] 0.00ns
:10  %feature_in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

ST_1: lhs_V (40)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:21
:30  %lhs_V = zext i8 %Kx_V_read to i16

ST_1: r_V_5 (41)  [20/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_1: rhs_V (43)  [1/1] 0.00ns
:33  %rhs_V = zext i8 %Ky_V_read to i16

ST_1: tmp_5 (44)  [20/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 2>: 4.66ns
ST_2: r_V_5 (41)  [19/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_2: tmp_5 (44)  [19/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 3>: 4.66ns
ST_3: r_V_5 (41)  [18/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_3: tmp_5 (44)  [18/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 4>: 4.66ns
ST_4: r_V_5 (41)  [17/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_4: tmp_5 (44)  [17/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 5>: 4.66ns
ST_5: r_V_5 (41)  [16/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_5: tmp_5 (44)  [16/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 6>: 4.66ns
ST_6: r_V_5 (41)  [15/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_6: tmp_5 (44)  [15/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 7>: 4.66ns
ST_7: r_V_5 (41)  [14/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_7: tmp_5 (44)  [14/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 8>: 4.66ns
ST_8: r_V_5 (41)  [13/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_8: tmp_5 (44)  [13/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 9>: 4.66ns
ST_9: r_V_5 (41)  [12/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_9: tmp_5 (44)  [12/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 10>: 4.66ns
ST_10: r_V_5 (41)  [11/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_10: tmp_5 (44)  [11/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 11>: 4.66ns
ST_11: r_V_5 (41)  [10/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_11: tmp_5 (44)  [10/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 12>: 4.66ns
ST_12: r_V_5 (41)  [9/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_12: tmp_5 (44)  [9/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 13>: 4.66ns
ST_13: r_V_5 (41)  [8/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_13: tmp_5 (44)  [8/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V


 <State 14>: 6.38ns
ST_14: r_V_5 (41)  [7/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_14: tmp_5 (44)  [7/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_14: r_V_6 (48)  [1/1] 6.38ns  loc: pool_core/pool_core.cpp:50
:38  %r_V_6 = mul i16 %rhs_V, %lhs_V


 <State 15>: 6.41ns
ST_15: r_V_5 (41)  [6/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_15: tmp_5 (44)  [6/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_15: tmp_s (49)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50
:39  %tmp_s = zext i16 %r_V_6 to i32

ST_15: tmp_4 (50)  [6/6] 6.41ns  loc: pool_core/pool_core.cpp:50
:40  %tmp_4 = sitofp i32 %tmp_s to float


 <State 16>: 6.41ns
ST_16: r_V_5 (41)  [5/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_16: tmp_5 (44)  [5/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_16: tmp_4 (50)  [5/6] 6.41ns  loc: pool_core/pool_core.cpp:50
:40  %tmp_4 = sitofp i32 %tmp_s to float


 <State 17>: 6.41ns
ST_17: r_V_5 (41)  [4/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_17: tmp_5 (44)  [4/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_17: tmp_4 (50)  [4/6] 6.41ns  loc: pool_core/pool_core.cpp:50
:40  %tmp_4 = sitofp i32 %tmp_s to float


 <State 18>: 6.41ns
ST_18: r_V_5 (41)  [3/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_18: tmp_5 (44)  [3/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_18: tmp_4 (50)  [3/6] 6.41ns  loc: pool_core/pool_core.cpp:50
:40  %tmp_4 = sitofp i32 %tmp_s to float


 <State 19>: 6.41ns
ST_19: r_V_5 (41)  [2/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_19: tmp_5 (44)  [2/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_19: tmp_4 (50)  [2/6] 6.41ns  loc: pool_core/pool_core.cpp:50
:40  %tmp_4 = sitofp i32 %tmp_s to float


 <State 20>: 6.41ns
ST_20: tmp_7 (19)  [1/1] 0.00ns
:9  %tmp_7 = zext i30 %feature_out3 to i32

ST_20: tmp_8 (21)  [1/1] 0.00ns
:11  %tmp_8 = zext i30 %feature_in1 to i32

ST_20: StgValue_139 (22)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !95

ST_20: StgValue_140 (23)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !100

ST_20: StgValue_141 (24)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !106

ST_20: StgValue_142 (25)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !110

ST_20: StgValue_143 (26)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !114

ST_20: StgValue_144 (27)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !118

ST_20: StgValue_145 (28)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !122

ST_20: StgValue_146 (29)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Pool_str) nounwind

ST_20: StgValue_147 (30)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:11
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_148 (31)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:12
:21  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_149 (32)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:12
:22  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_150 (33)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:13
:23  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_151 (34)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:14
:24  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_152 (35)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:15
:25  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_153 (36)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:16
:26  call void (...)* @_ssdm_op_SpecInterface(i2 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_154 (37)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:17
:27  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_155 (38)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:18
:28  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: StgValue_156 (39)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:19
:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_20: r_V_5 (41)  [1/20] 4.66ns  loc: pool_core/pool_core.cpp:21
:31  %r_V_5 = udiv i16 %Win_V_read, %lhs_V

ST_20: tmp_3 (42)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:21
:32  %tmp_3 = zext i16 %r_V_5 to i32

ST_20: tmp_5 (44)  [1/20] 4.66ns  loc: pool_core/pool_core.cpp:24
:34  %tmp_5 = udiv i16 %Hin_V_read, %rhs_V

ST_20: rhs_V_1 (45)  [1/1] 0.00ns
:35  %rhs_V_1 = zext i16 %CHin_V_read to i32

ST_20: tmp_2 (46)  [1/1] 1.36ns  loc: pool_core/pool_core.cpp:29
:36  %tmp_2 = icmp eq i2 %mode_V_read, 0

ST_20: tmp_1 (47)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:43
:37  %tmp_1 = zext i16 %Win_V_read to i32

ST_20: tmp_4 (50)  [1/6] 6.41ns  loc: pool_core/pool_core.cpp:50
:40  %tmp_4 = sitofp i32 %tmp_s to float

ST_20: tmp_9 (51)  [1/1] 1.36ns  loc: pool_core/pool_core.cpp:32
:41  %tmp_9 = icmp eq i2 %mode_V_read, 1

ST_20: sum (52)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node p_sum)
:42  %sum = select i1 %tmp_2, float 0.000000e+00, float 0x4376345780000000

ST_20: tmp_6 (53)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node p_sum)
:43  %tmp_6 = or i1 %tmp_2, %tmp_9

ST_20: p_sum (54)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:29 (out node of the LUT)
:44  %p_sum = select i1 %tmp_6, float %sum, float 0xC376345780000000

ST_20: tmp2 (55)  [1/1] 6.38ns  loc: pool_core/pool_core.cpp:43
:45  %tmp2 = mul i32 %rhs_V_1, %tmp_1

ST_20: StgValue_169 (56)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:24
:46  br label %.loopexit


 <State 21>: 2.28ns
ST_21: op_assign_8 (58)  [1/1] 0.00ns
.loopexit:0  %op_assign_8 = phi i16 [ 0, %0 ], [ %c, %.loopexit.loopexit ]

ST_21: i_op_assign_17_cast7 (59)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:24
.loopexit:1  %i_op_assign_17_cast7 = zext i16 %op_assign_8 to i32

ST_21: exitcond4 (60)  [1/1] 2.28ns  loc: pool_core/pool_core.cpp:24
.loopexit:2  %exitcond4 = icmp eq i16 %op_assign_8, %CHin_V_read

ST_21: empty (61)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_21: c (62)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:24
.loopexit:4  %c = add i16 %op_assign_8, 1

ST_21: StgValue_175 (63)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:24
.loopexit:5  br i1 %exitcond4, label %7, label %.preheader1011.preheader

ST_21: StgValue_176 (65)  [1/1] 1.57ns
.preheader1011.preheader:0  br label %.preheader1011

ST_21: StgValue_177 (200)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:53
:0  ret void


 <State 22>: 2.44ns
ST_22: i_op_assign_s (67)  [1/1] 0.00ns
.preheader1011:0  %i_op_assign_s = phi i16 [ %i, %.preheader1011.loopexit ], [ 0, %.preheader1011.preheader ]

ST_22: phi_mul8 (68)  [1/1] 0.00ns
.preheader1011:1  %phi_mul8 = phi i16 [ %next_mul9, %.preheader1011.loopexit ], [ 0, %.preheader1011.preheader ]

ST_22: phi_mul1 (69)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:21
.preheader1011:2  %phi_mul1 = phi i32 [ %next_mul1, %.preheader1011.loopexit ], [ 0, %.preheader1011.preheader ]

ST_22: next_mul1 (70)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:21
.preheader1011:3  %next_mul1 = add i32 %phi_mul1, %tmp_3

ST_22: next_mul9 (71)  [1/1] 1.96ns
.preheader1011:4  %next_mul9 = add i16 %phi_mul8, %rhs_V

ST_22: exitcond1 (72)  [1/1] 2.28ns  loc: pool_core/pool_core.cpp:25
.preheader1011:5  %exitcond1 = icmp eq i16 %i_op_assign_s, %tmp_5

ST_22: empty_6 (73)  [1/1] 0.00ns
.preheader1011:6  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_22: i (74)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:25
.preheader1011:7  %i = add i16 %i_op_assign_s, 1

ST_22: StgValue_186 (75)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:25
.preheader1011:8  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader1010.preheader

ST_22: StgValue_187 (77)  [1/1] 1.57ns
.preheader1010.preheader:0  br label %.preheader1010

ST_22: StgValue_188 (198)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 23>: 2.28ns
ST_23: i_op_assign_1 (79)  [1/1] 0.00ns
.preheader1010:0  %i_op_assign_1 = phi i16 [ %j, %._crit_edge1016 ], [ 0, %.preheader1010.preheader ]

ST_23: phi_mul (80)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:21
.preheader1010:1  %phi_mul = phi i16 [ %next_mul, %._crit_edge1016 ], [ 0, %.preheader1010.preheader ]

ST_23: next_mul (81)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:21
.preheader1010:2  %next_mul = add i16 %phi_mul, %lhs_V

ST_23: i_op_assign_15_cast5 (82)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:26
.preheader1010:3  %i_op_assign_15_cast5 = zext i16 %i_op_assign_1 to i32

ST_23: exitcond (83)  [1/1] 2.28ns  loc: pool_core/pool_core.cpp:26
.preheader1010:4  %exitcond = icmp eq i16 %i_op_assign_1, %r_V_5

ST_23: empty_7 (84)  [1/1] 0.00ns
.preheader1010:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_23: j (85)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:26
.preheader1010:6  %j = add i16 %i_op_assign_1, 1

ST_23: StgValue_196 (86)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:26
.preheader1010:7  br i1 %exitcond, label %.preheader1011.loopexit, label %.preheader1009.preheader

ST_23: StgValue_197 (88)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:36
.preheader1009.preheader:0  br label %.preheader1009

ST_23: StgValue_198 (196)  [1/1] 0.00ns
.preheader1011.loopexit:0  br label %.preheader1011


 <State 24>: 8.04ns
ST_24: i_op_assign (90)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:43
.preheader1009:0  %i_op_assign = phi float [ %sum_3, %.preheader1009.loopexit ], [ %p_sum, %.preheader1009.preheader ]

ST_24: i_op_assign_2 (91)  [1/1] 0.00ns
.preheader1009:1  %i_op_assign_2 = phi i8 [ %ii, %.preheader1009.loopexit ], [ 0, %.preheader1009.preheader ]

ST_24: exitcond2 (92)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:36
.preheader1009:2  %exitcond2 = icmp eq i8 %i_op_assign_2, %Ky_V_read

ST_24: empty_8 (93)  [1/1] 0.00ns
.preheader1009:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

ST_24: ii (94)  [1/1] 1.72ns  loc: pool_core/pool_core.cpp:36
.preheader1009:4  %ii = add i8 %i_op_assign_2, 1

ST_24: StgValue_204 (95)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:36
.preheader1009:5  br i1 %exitcond2, label %5, label %.preheader.preheader

ST_24: tmp_10 (97)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:39
.preheader.preheader:0  %tmp_10 = zext i8 %i_op_assign_2 to i16

ST_24: h_V (98)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:39
.preheader.preheader:1  %h_V = add i16 %tmp_10, %phi_mul8

ST_24: lhs_V_1 (99)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:43
.preheader.preheader:2  %lhs_V_1 = sext i16 %h_V to i32

ST_24: tmp_11 (100)  [3/3] 6.08ns  loc: pool_core/pool_core.cpp:43
.preheader.preheader:3  %tmp_11 = mul i32 %tmp2, %lhs_V_1

ST_24: StgValue_209 (180)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:49
:0  br i1 %tmp_2, label %6, label %._crit_edge1016

ST_24: sum_1 (182)  [16/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 25>: 6.08ns
ST_25: tmp_11 (100)  [2/3] 6.08ns  loc: pool_core/pool_core.cpp:43
.preheader.preheader:3  %tmp_11 = mul i32 %tmp2, %lhs_V_1


 <State 26>: 8.52ns
ST_26: tmp_11 (100)  [1/3] 6.08ns  loc: pool_core/pool_core.cpp:43
.preheader.preheader:3  %tmp_11 = mul i32 %tmp2, %lhs_V_1

ST_26: tmp_12 (101)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:43
.preheader.preheader:4  %tmp_12 = add i32 %tmp_11, %i_op_assign_17_cast7

ST_26: StgValue_214 (102)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:37
.preheader.preheader:5  br label %.preheader


 <State 27>: 2.00ns
ST_27: sum_3 (104)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
.preheader:0  %sum_3 = phi float [ %i_op_assign, %.preheader.preheader ], [ %sum_3_be, %.preheader.backedge ]

ST_27: i_op_assign_3 (105)  [1/1] 0.00ns
.preheader:1  %i_op_assign_3 = phi i8 [ 0, %.preheader.preheader ], [ %jj, %.preheader.backedge ]

ST_27: exitcond3 (106)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:37
.preheader:2  %exitcond3 = icmp eq i8 %i_op_assign_3, %Kx_V_read

ST_27: empty_9 (107)  [1/1] 0.00ns
.preheader:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

ST_27: jj (108)  [1/1] 1.72ns  loc: pool_core/pool_core.cpp:37
.preheader:4  %jj = add i8 %i_op_assign_3, 1

ST_27: StgValue_220 (109)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:37
.preheader:5  br i1 %exitcond3, label %.preheader1009.loopexit, label %1

ST_27: tmp_14 (111)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:40
:0  %tmp_14 = zext i8 %i_op_assign_3 to i16

ST_27: w_V (112)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:40
:1  %w_V = add i16 %phi_mul, %tmp_14

ST_27: StgValue_223 (113)  [1/1] 1.88ns  loc: pool_core/pool_core.cpp:41
:2  switch i2 %mode_V_read, label %.preheader.backedge [
    i2 0, label %2
    i2 1, label %3
    i2 -2, label %4
  ]

ST_27: StgValue_224 (178)  [1/1] 0.00ns
.preheader1009.loopexit:0  br label %.preheader1009


 <State 28>: 8.82ns
ST_28: lhs_V_4 (115)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
:0  %lhs_V_4 = sext i16 %w_V to i32

ST_28: r_V_2 (116)  [1/1] 3.36ns  loc: pool_core/pool_core.cpp:45
:1  %r_V_2 = mul nsw i32 %lhs_V_4, %rhs_V_1

ST_28: tmp_22 (117)  [1/1] 3.02ns  loc: pool_core/pool_core.cpp:45
:2  %tmp_22 = add i32 %r_V_2, %tmp_12

ST_28: feature_in2_sum (118)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:45
:3  %feature_in2_sum = add i32 %tmp_22, %tmp_8

ST_28: lhs_V_3 (140)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:44
:0  %lhs_V_3 = sext i16 %w_V to i32

ST_28: r_V_1 (141)  [1/1] 3.36ns  loc: pool_core/pool_core.cpp:44
:1  %r_V_1 = mul nsw i32 %lhs_V_3, %rhs_V_1

ST_28: tmp_16 (142)  [1/1] 3.02ns  loc: pool_core/pool_core.cpp:44
:2  %tmp_16 = add i32 %r_V_1, %tmp_12

ST_28: feature_in2_sum5 (143)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:44
:3  %feature_in2_sum5 = add i32 %tmp_16, %tmp_8


 <State 29>: 8.75ns
ST_29: gmem_addr_3 (119)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
:4  %gmem_addr_3 = getelementptr inbounds float* %gmem, i32 %feature_in2_sum

ST_29: gmem_load_2_req (120)  [7/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_29: gmem_addr_2 (144)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:44
:4  %gmem_addr_2 = getelementptr inbounds float* %gmem, i32 %feature_in2_sum5

ST_29: gmem_load_1_req (145)  [7/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 30>: 8.75ns
ST_30: gmem_load_2_req (120)  [6/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_30: gmem_load_1_req (145)  [6/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 31>: 8.75ns
ST_31: gmem_load_2_req (120)  [5/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_31: gmem_load_1_req (145)  [5/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 32>: 8.75ns
ST_32: gmem_load_2_req (120)  [4/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_32: gmem_load_1_req (145)  [4/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 33>: 8.75ns
ST_33: gmem_load_2_req (120)  [3/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_33: gmem_load_1_req (145)  [3/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 34>: 8.75ns
ST_34: gmem_load_2_req (120)  [2/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_34: gmem_load_1_req (145)  [2/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 35>: 8.75ns
ST_35: gmem_load_2_req (120)  [1/7] 8.75ns  loc: pool_core/pool_core.cpp:45
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_35: gmem_load_1_req (145)  [1/7] 8.75ns  loc: pool_core/pool_core.cpp:44
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 36>: 8.75ns
ST_36: gmem_addr_3_read (121)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:45
:6  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)

ST_36: gmem_addr_2_read (146)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:44
:6  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)


 <State 37>: 6.79ns
ST_37: tmp_34 (135)  [1/1] 6.79ns  loc: pool_core/pool_core.cpp:45
:20  %tmp_34 = fcmp ogt float %sum_3, %gmem_addr_3_read

ST_37: tmp_25 (160)  [1/1] 6.79ns  loc: pool_core/pool_core.cpp:44
:20  %tmp_25 = fcmp ogt float %sum_3, %gmem_addr_2_read


 <State 38>: 6.70ns
ST_38: sum_3_to_int8 (122)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
:7  %sum_3_to_int8 = bitcast float %sum_3 to i32

ST_38: tmp_27 (123)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
:8  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int8, i32 23, i32 30)

ST_38: tmp_28 (124)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
:9  %tmp_28 = trunc i32 %sum_3_to_int8 to i23

ST_38: feature_in_load_2_to (125)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
:10  %feature_in_load_2_to = bitcast float %gmem_addr_3_read to i32

ST_38: tmp_29 (126)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
:11  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_2_to, i32 23, i32 30)

ST_38: tmp_30 (127)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
:12  %tmp_30 = trunc i32 %feature_in_load_2_to to i23

ST_38: notlhs (128)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:29
:13  %notlhs = icmp ne i8 %tmp_27, -1

ST_38: notrhs (129)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:29
:14  %notrhs = icmp eq i23 %tmp_28, 0

ST_38: tmp_31 (130)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node tmp_35)
:15  %tmp_31 = or i1 %notrhs, %notlhs

ST_38: notlhs9 (131)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:45
:16  %notlhs9 = icmp ne i8 %tmp_29, -1

ST_38: notrhs3 (132)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:45
:17  %notrhs3 = icmp eq i23 %tmp_30, 0

ST_38: tmp_32 (133)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45 (grouped into LUT with out node tmp_35)
:18  %tmp_32 = or i1 %notrhs3, %notlhs9

ST_38: tmp_33 (134)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node tmp_35)
:19  %tmp_33 = and i1 %tmp_31, %tmp_32

ST_38: tmp_35 (136)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:45 (out node of the LUT)
:21  %tmp_35 = and i1 %tmp_33, %tmp_34

ST_38: sum_3_feature_in_loa (137)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:45 (out node of the LUT)
:22  %sum_3_feature_in_loa = select i1 %tmp_35, float %sum_3, float %gmem_addr_3_read

ST_38: StgValue_268 (138)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:45
:23  br label %.preheader.backedge

ST_38: sum_3_to_int (147)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
:7  %sum_3_to_int = bitcast float %sum_3 to i32

ST_38: tmp_17 (148)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
:8  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int, i32 23, i32 30)

ST_38: tmp_18 (149)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29
:9  %tmp_18 = trunc i32 %sum_3_to_int to i23

ST_38: feature_in_load_1_to (150)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:44
:10  %feature_in_load_1_to = bitcast float %gmem_addr_2_read to i32

ST_38: tmp_19 (151)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:44
:11  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_1_to, i32 23, i32 30)

ST_38: tmp_20 (152)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:44
:12  %tmp_20 = trunc i32 %feature_in_load_1_to to i23

ST_38: notlhs1 (153)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:29
:13  %notlhs1 = icmp ne i8 %tmp_17, -1

ST_38: notrhs1 (154)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:29
:14  %notrhs1 = icmp eq i23 %tmp_18, 0

ST_38: tmp_21 (155)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node tmp_26)
:15  %tmp_21 = or i1 %notrhs1, %notlhs1

ST_38: notlhs2 (156)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:44
:16  %notlhs2 = icmp ne i8 %tmp_19, -1

ST_38: notrhs2 (157)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:44
:17  %notrhs2 = icmp eq i23 %tmp_20, 0

ST_38: tmp_23 (158)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:44 (grouped into LUT with out node tmp_26)
:18  %tmp_23 = or i1 %notrhs2, %notlhs2

ST_38: tmp_24 (159)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node tmp_26)
:19  %tmp_24 = and i1 %tmp_21, %tmp_23

ST_38: tmp_26 (161)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:44 (out node of the LUT)
:21  %tmp_26 = and i1 %tmp_24, %tmp_25

ST_38: feature_in_load_1_su (162)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:44 (out node of the LUT)
:22  %feature_in_load_1_su = select i1 %tmp_26, float %gmem_addr_2_read, float %sum_3

ST_38: StgValue_284 (163)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:44
:23  br label %.preheader.backedge


 <State 39>: 8.82ns
ST_39: lhs_V_2 (165)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:43
:0  %lhs_V_2 = sext i16 %w_V to i32

ST_39: r_V (166)  [1/1] 3.36ns  loc: pool_core/pool_core.cpp:43
:1  %r_V = mul nsw i32 %lhs_V_2, %rhs_V_1

ST_39: tmp_15 (167)  [1/1] 3.02ns  loc: pool_core/pool_core.cpp:43
:2  %tmp_15 = add i32 %r_V, %tmp_12

ST_39: feature_in2_sum6 (168)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:43
:3  %feature_in2_sum6 = add i32 %tmp_8, %tmp_15


 <State 40>: 8.75ns
ST_40: gmem_addr_1 (169)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:43
:4  %gmem_addr_1 = getelementptr inbounds float* %gmem, i32 %feature_in2_sum6

ST_40: gmem_load_req (170)  [7/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 41>: 8.75ns
ST_41: gmem_load_req (170)  [6/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 42>: 8.75ns
ST_42: gmem_load_req (170)  [5/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 43>: 8.75ns
ST_43: gmem_load_req (170)  [4/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 44>: 8.75ns
ST_44: gmem_load_req (170)  [3/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 45>: 8.75ns
ST_45: gmem_load_req (170)  [2/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 46>: 8.75ns
ST_46: gmem_load_req (170)  [1/7] 8.75ns  loc: pool_core/pool_core.cpp:43
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 47>: 8.75ns
ST_47: gmem_addr_1_read (171)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:43
:6  %gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)


 <State 48>: 7.26ns
ST_48: sum_2 (172)  [5/5] 7.26ns  loc: pool_core/pool_core.cpp:43
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 49>: 7.26ns
ST_49: sum_2 (172)  [4/5] 7.26ns  loc: pool_core/pool_core.cpp:43
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 50>: 7.26ns
ST_50: sum_2 (172)  [3/5] 7.26ns  loc: pool_core/pool_core.cpp:43
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 51>: 7.26ns
ST_51: sum_2 (172)  [2/5] 7.26ns  loc: pool_core/pool_core.cpp:43
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 52>: 7.26ns
ST_52: sum_2 (172)  [1/5] 7.26ns  loc: pool_core/pool_core.cpp:43
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 53>: 1.57ns
ST_53: StgValue_303 (173)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:43
:8  br label %.preheader.backedge


 <State 54>: 0.00ns
ST_54: sum_3_be (175)  [1/1] 0.00ns
.preheader.backedge:0  %sum_3_be = phi float [ %sum_2, %2 ], [ %sum_3, %1 ], [ %feature_in_load_1_su, %3 ], [ %sum_3_feature_in_loa, %4 ]

ST_54: StgValue_305 (176)  [1/1] 0.00ns
.preheader.backedge:1  br label %.preheader


 <State 55>: 6.08ns
ST_55: sum_1 (182)  [15/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 56>: 6.08ns
ST_56: sum_1 (182)  [14/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 57>: 6.08ns
ST_57: sum_1 (182)  [13/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 58>: 6.08ns
ST_58: sum_1 (182)  [12/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 59>: 6.08ns
ST_59: sum_1 (182)  [11/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 60>: 6.08ns
ST_60: sum_1 (182)  [10/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 61>: 6.08ns
ST_61: sum_1 (182)  [9/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 62>: 6.08ns
ST_62: sum_1 (182)  [8/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 63>: 6.08ns
ST_63: sum_1 (182)  [7/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 64>: 6.08ns
ST_64: sum_1 (182)  [6/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 65>: 6.08ns
ST_65: sum_1 (182)  [5/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 66>: 6.08ns
ST_66: sum_1 (182)  [4/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 67>: 6.08ns
ST_67: sum_1 (182)  [3/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 68>: 6.08ns
ST_68: sum_1 (182)  [2/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4


 <State 69>: 8.52ns
ST_69: sum_1 (182)  [1/16] 6.08ns  loc: pool_core/pool_core.cpp:50
:0  %sum_1 = fdiv float %i_op_assign, %tmp_4

ST_69: StgValue_321 (183)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:50
:1  br label %._crit_edge1016

ST_69: tmp (186)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:21
._crit_edge1016:1  %tmp = add i32 %phi_mul1, %i_op_assign_15_cast5

ST_69: tmp1 (187)  [3/3] 6.08ns  loc: pool_core/pool_core.cpp:21
._crit_edge1016:2  %tmp1 = mul i32 %tmp, %rhs_V_1


 <State 70>: 6.08ns
ST_70: sum_5 (185)  [1/1] 0.00ns
._crit_edge1016:0  %sum_5 = phi float [ %sum_1, %6 ], [ %i_op_assign, %5 ]

ST_70: tmp1 (187)  [2/3] 6.08ns  loc: pool_core/pool_core.cpp:21
._crit_edge1016:2  %tmp1 = mul i32 %tmp, %rhs_V_1


 <State 71>: 6.08ns
ST_71: tmp1 (187)  [1/3] 6.08ns  loc: pool_core/pool_core.cpp:21
._crit_edge1016:2  %tmp1 = mul i32 %tmp, %rhs_V_1


 <State 72>: 3.94ns
ST_72: tmp_13 (188)  [1/1] 1.97ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:3  %tmp_13 = add i32 %tmp1, %i_op_assign_17_cast7

ST_72: feature_out4_sum (189)  [1/1] 1.97ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:4  %feature_out4_sum = add i32 %tmp_7, %tmp_13


 <State 73>: 8.75ns
ST_73: gmem_addr (190)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:5  %gmem_addr = getelementptr inbounds float* %gmem, i32 %feature_out4_sum

ST_73: gmem_addr_req (191)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:6  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 74>: 8.75ns
ST_74: StgValue_331 (192)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %sum_5, i4 -1)


 <State 75>: 8.75ns
ST_75: gmem_addr_resp (193)  [5/5] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 76>: 8.75ns
ST_76: gmem_addr_resp (193)  [4/5] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 77>: 8.75ns
ST_77: gmem_addr_resp (193)  [3/5] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 78>: 8.75ns
ST_78: gmem_addr_resp (193)  [2/5] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 79>: 8.75ns
ST_79: gmem_addr_resp (193)  [1/5] 8.75ns  loc: pool_core/pool_core.cpp:51
._crit_edge1016:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

ST_79: StgValue_337 (194)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:26
._crit_edge1016:9  br label %.preheader1010



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.66ns
The critical path consists of the following:
	s_axi read on port 'Ky_V' [13]  (1 ns)
	'udiv' operation ('tmp_5', pool_core/pool_core.cpp:24) [44]  (4.66 ns)

 <State 2>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 4>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 5>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 6>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 7>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 8>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 9>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 10>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 11>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 12>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 13>: 4.66ns
The critical path consists of the following:
	'udiv' operation ('r.V', pool_core/pool_core.cpp:21) [41]  (4.66 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation ('r.V', pool_core/pool_core.cpp:50) [48]  (6.38 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', pool_core/pool_core.cpp:50) [50]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', pool_core/pool_core.cpp:50) [50]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', pool_core/pool_core.cpp:50) [50]  (6.41 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', pool_core/pool_core.cpp:50) [50]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', pool_core/pool_core.cpp:50) [50]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', pool_core/pool_core.cpp:50) [50]  (6.41 ns)

 <State 21>: 2.28ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', pool_core/pool_core.cpp:24) [58]  (0 ns)
	'icmp' operation ('exitcond4', pool_core/pool_core.cpp:24) [60]  (2.28 ns)

 <State 22>: 2.44ns
The critical path consists of the following:
	'phi' operation ('phi_mul1', pool_core/pool_core.cpp:21) with incoming values : ('next_mul1', pool_core/pool_core.cpp:21) [69]  (0 ns)
	'add' operation ('next_mul1', pool_core/pool_core.cpp:21) [70]  (2.44 ns)

 <State 23>: 2.28ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', pool_core/pool_core.cpp:26) [79]  (0 ns)
	'icmp' operation ('exitcond', pool_core/pool_core.cpp:26) [83]  (2.28 ns)

 <State 24>: 8.04ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', pool_core/pool_core.cpp:36) [91]  (0 ns)
	'add' operation ('h.V', pool_core/pool_core.cpp:39) [98]  (1.96 ns)
	'mul' operation ('tmp_11', pool_core/pool_core.cpp:43) [100]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_11', pool_core/pool_core.cpp:43) [100]  (6.08 ns)

 <State 26>: 8.52ns
The critical path consists of the following:
	'mul' operation ('tmp_11', pool_core/pool_core.cpp:43) [100]  (6.08 ns)
	'add' operation ('tmp_12', pool_core/pool_core.cpp:43) [101]  (2.44 ns)

 <State 27>: 2ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', pool_core/pool_core.cpp:37) [105]  (0 ns)
	'icmp' operation ('exitcond3', pool_core/pool_core.cpp:37) [106]  (2 ns)

 <State 28>: 8.82ns
The critical path consists of the following:
	'mul' operation ('r.V', pool_core/pool_core.cpp:45) [116]  (3.36 ns)
	'add' operation ('tmp_22', pool_core/pool_core.cpp:45) [117]  (3.02 ns)
	'add' operation ('feature_in2_sum', pool_core/pool_core.cpp:45) [118]  (2.44 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', pool_core/pool_core.cpp:45) [119]  (0 ns)
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [120]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (pool_core/pool_core.cpp:45) [121]  (8.75 ns)

 <State 37>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', pool_core/pool_core.cpp:45) [135]  (6.79 ns)

 <State 38>: 6.7ns
The critical path consists of the following:
	'icmp' operation ('notrhs', pool_core/pool_core.cpp:29) [129]  (2.39 ns)
	'or' operation ('tmp_31', pool_core/pool_core.cpp:29) [130]  (0 ns)
	'and' operation ('tmp_33', pool_core/pool_core.cpp:29) [134]  (0 ns)
	'and' operation ('tmp_35', pool_core/pool_core.cpp:45) [136]  (1.37 ns)
	'select' operation ('sum_3_feature_in_loa', pool_core/pool_core.cpp:45) [137]  (1.37 ns)
	multiplexor before 'phi' operation ('sum') with incoming values : ('p_sum', pool_core/pool_core.cpp:29) ('sum_3_feature_in_loa', pool_core/pool_core.cpp:45) ('feature_in_load_1_su', pool_core/pool_core.cpp:44) ('sum', pool_core/pool_core.cpp:43) [175]  (1.57 ns)

 <State 39>: 8.82ns
The critical path consists of the following:
	'mul' operation ('r.V', pool_core/pool_core.cpp:43) [166]  (3.36 ns)
	'add' operation ('tmp_15', pool_core/pool_core.cpp:43) [167]  (3.02 ns)
	'add' operation ('feature_in2_sum6', pool_core/pool_core.cpp:43) [168]  (2.44 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', pool_core/pool_core.cpp:43) [169]  (0 ns)
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [170]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (pool_core/pool_core.cpp:43) [171]  (8.75 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [172]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [172]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [172]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [172]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [172]  (7.26 ns)

 <State 53>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('p_sum', pool_core/pool_core.cpp:29) ('sum_3_feature_in_loa', pool_core/pool_core.cpp:45) ('feature_in_load_1_su', pool_core/pool_core.cpp:44) ('sum', pool_core/pool_core.cpp:43) [175]  (1.57 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [182]  (6.08 ns)

 <State 69>: 8.52ns
The critical path consists of the following:
	'add' operation ('tmp', pool_core/pool_core.cpp:21) [186]  (2.44 ns)
	'mul' operation ('tmp1', pool_core/pool_core.cpp:21) [187]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp1', pool_core/pool_core.cpp:21) [187]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp1', pool_core/pool_core.cpp:21) [187]  (6.08 ns)

 <State 72>: 3.94ns
The critical path consists of the following:
	'add' operation ('tmp_13', pool_core/pool_core.cpp:51) [188]  (1.97 ns)
	'add' operation ('feature_out4_sum', pool_core/pool_core.cpp:51) [189]  (1.97 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', pool_core/pool_core.cpp:51) [190]  (0 ns)
	bus request on port 'gmem' (pool_core/pool_core.cpp:51) [191]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (pool_core/pool_core.cpp:51) [192]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [193]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [193]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [193]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [193]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [193]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
