# **DesignForge Challenges**

Basic RTL Design & Verification practice tasks for Verilog / SystemVerilog learners.
Each challenge requires:

* RTL Code
* Self-written Testbench
* Simulation Waveform
* README Design Report

Learners must submit a GitHub repository organized **challenge-wise** with separate folders.

---

## **üìÇ Challenge List with Folder Links**

| #      | Challenge Title | Description                                                 | Folder Link                     |
| ------ | --------------- | ----------------------------------------------------------- | ------------------------------- |
| **1**  | SmartCounter    | 8-bit counter with load, enable & async reset.              | [Go to Folder](./SmartCounter)  |
| **2**  | BitVault        | 4√ó8 register file with write/read and overwrite-protection. | [Go to Folder](./BitVault)      |
| **3**  | ByteStreamer    | 8-bit serial-to-parallel converter with 8-cycle output.     | [Go to Folder](./ByteStreamer)  |
| **4**  | PriorityLock    | 4-request round-robin arbiter with rotating priority.       | [Go to Folder](./PriorityLock)  |
| **5**  | SafeALU         | 8-bit ALU (ADD, SUB, AND, OR) with flags.                   | [Go to Folder](./SafeALU)       |
| **6**  | RingBuffer      | FIFO (depth 4) with full/empty and wrap-around check.       | [Go to Folder](./RingBuffer)    |
| **7**  | StopTimer       | FSM-based stopwatch with start/stop/reset.                  | [Go to Folder](./StopTimer)     |
| **8**  | DualClockFIFO   | Multi-clock FIFO using Gray-code pointer sync.              | [Go to Folder](./DualClockFIFO) |
| **9**  | PulseStretch    | Detect pulse and stretch to exactly 5 cycles.               | [Go to Folder](./PulseStretch)  |
| **10** | ModeMux         | 4-input MUX with fixed-priority + round-robin mode.         | [Go to Folder](./ModeMux)       |

---


## **üë§ Author**

**T. Naga Suresh**
Roll No: **23pa1a04g9**
ECE ‚Äì Y3 S1

---


Just tell me **‚Äúmake for all 10‚Äù** and I‚Äôll generate them.

