Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = divRDA_FSM.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/divRDA_FSM.vhd
NGD file = aula14_fsm_divisor_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(28): analyzing entity divrda_fsm. VHDL-1012
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(40): analyzing architecture behavioral. VHDL-1010
unit divRDA_FSM is not yet analyzed. VHDL-1485
unit divRDA_FSM is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(28): executing divRDA_FSM(Behavioral)

WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(75): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(83): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(85): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(85): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(91): i should be on the sensitivity list of the process. VHDL-1251
INFO - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(97): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(99): incomplete sensitivity list specified, assuming completeness. VHDL-1613
ERROR - synthesis: d:/rtl_fpga/sd2/vhdl/aula14_fsm_divisor/divrda_fsm.vhd(117): expression has 8 elements  expected 32. VHDL-1077
