[
    {
        "cellView": "veriloga"
    },
    {
        "filePath": "delay.va"
    },
    {
        "vaModule": "sig_delay"
    },
    {
        "netlistLine": "Ysig_delay [@instName] [@pinList]  sig_delayModel "
    }
]