#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f2dbec50b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f2dbec22a60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x5f2dbec26cd0 .functor NOT 1, L_0x5f2dbec74360, C4<0>, C4<0>, C4<0>;
L_0x5f2dbec74190 .functor XOR 9, L_0x5f2dbec73f30, L_0x5f2dbec74060, C4<000000000>, C4<000000000>;
L_0x5f2dbec742a0 .functor XOR 9, L_0x5f2dbec74190, L_0x5f2dbec74200, C4<000000000>, C4<000000000>;
v0x5f2dbec71420_0 .net *"_ivl_10", 8 0, L_0x5f2dbec74200;  1 drivers
v0x5f2dbec71520_0 .net *"_ivl_12", 8 0, L_0x5f2dbec742a0;  1 drivers
v0x5f2dbec71600_0 .net *"_ivl_2", 8 0, L_0x5f2dbec73e90;  1 drivers
v0x5f2dbec716c0_0 .net *"_ivl_4", 8 0, L_0x5f2dbec73f30;  1 drivers
v0x5f2dbec717a0_0 .net *"_ivl_6", 8 0, L_0x5f2dbec74060;  1 drivers
v0x5f2dbec718d0_0 .net *"_ivl_8", 8 0, L_0x5f2dbec74190;  1 drivers
v0x5f2dbec719b0_0 .net "a", 7 0, v0x5f2dbec6fa80_0;  1 drivers
v0x5f2dbec71a70_0 .net "b", 7 0, v0x5f2dbec6fb40_0;  1 drivers
v0x5f2dbec71b30_0 .var "clk", 0 0;
v0x5f2dbec71bd0_0 .net "overflow_dut", 0 0, L_0x5f2dbec73d30;  1 drivers
v0x5f2dbec71c70_0 .net "overflow_ref", 0 0, L_0x5f2dbec27720;  1 drivers
v0x5f2dbec71d10_0 .net "s_dut", 7 0, L_0x5f2dbec732b0;  1 drivers
v0x5f2dbec71de0_0 .net "s_ref", 7 0, L_0x5f2dbec727f0;  1 drivers
v0x5f2dbec71eb0_0 .var/2u "stats1", 223 0;
v0x5f2dbec71f50_0 .var/2u "strobe", 0 0;
v0x5f2dbec71ff0_0 .net "tb_match", 0 0, L_0x5f2dbec74360;  1 drivers
v0x5f2dbec720b0_0 .net "tb_mismatch", 0 0, L_0x5f2dbec26cd0;  1 drivers
v0x5f2dbec72280_0 .net "wavedrom_enable", 0 0, v0x5f2dbec6fc80_0;  1 drivers
v0x5f2dbec72350_0 .net "wavedrom_title", 511 0, v0x5f2dbec6fd20_0;  1 drivers
L_0x5f2dbec73e90 .concat [ 1 8 0 0], L_0x5f2dbec27720, L_0x5f2dbec727f0;
L_0x5f2dbec73f30 .concat [ 1 8 0 0], L_0x5f2dbec27720, L_0x5f2dbec727f0;
L_0x5f2dbec74060 .concat [ 1 8 0 0], L_0x5f2dbec73d30, L_0x5f2dbec732b0;
L_0x5f2dbec74200 .concat [ 1 8 0 0], L_0x5f2dbec27720, L_0x5f2dbec727f0;
L_0x5f2dbec74360 .cmp/eeq 9, L_0x5f2dbec73e90, L_0x5f2dbec742a0;
S_0x5f2dbec38ae0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x5f2dbec22a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5f2dbec27040 .functor XOR 1, L_0x5f2dbec72960, L_0x5f2dbec72a00, C4<0>, C4<0>;
L_0x5f2dbec273b0 .functor XOR 1, L_0x5f2dbec72c70, L_0x5f2dbec72d60, C4<0>, C4<0>;
L_0x5f2dbec27720 .functor AND 1, L_0x5f2dbec72b80, L_0x5f2dbec273b0, C4<1>, C4<1>;
v0x5f2dbec263c0_0 .net *"_ivl_0", 8 0, L_0x5f2dbec72480;  1 drivers
v0x5f2dbec26700_0 .net *"_ivl_13", 0 0, L_0x5f2dbec72960;  1 drivers
v0x5f2dbec26a70_0 .net *"_ivl_15", 0 0, L_0x5f2dbec72a00;  1 drivers
v0x5f2dbec26de0_0 .net *"_ivl_16", 0 0, L_0x5f2dbec27040;  1 drivers
v0x5f2dbec27150_0 .net *"_ivl_19", 0 0, L_0x5f2dbec72b80;  1 drivers
v0x5f2dbec274c0_0 .net *"_ivl_21", 0 0, L_0x5f2dbec72c70;  1 drivers
v0x5f2dbec27830_0 .net *"_ivl_23", 0 0, L_0x5f2dbec72d60;  1 drivers
v0x5f2dbec6ead0_0 .net *"_ivl_24", 0 0, L_0x5f2dbec273b0;  1 drivers
L_0x7cd28d0bb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f2dbec6eb90_0 .net *"_ivl_3", 0 0, L_0x7cd28d0bb018;  1 drivers
v0x5f2dbec6ec70_0 .net *"_ivl_4", 8 0, L_0x5f2dbec72580;  1 drivers
L_0x7cd28d0bb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f2dbec6ed50_0 .net *"_ivl_7", 0 0, L_0x7cd28d0bb060;  1 drivers
v0x5f2dbec6ee30_0 .net "a", 7 0, v0x5f2dbec6fa80_0;  alias, 1 drivers
v0x5f2dbec6ef10_0 .net "b", 7 0, v0x5f2dbec6fb40_0;  alias, 1 drivers
v0x5f2dbec6eff0_0 .net "overflow", 0 0, L_0x5f2dbec27720;  alias, 1 drivers
v0x5f2dbec6f0b0_0 .net "s", 7 0, L_0x5f2dbec727f0;  alias, 1 drivers
v0x5f2dbec6f190_0 .net "sum", 8 0, L_0x5f2dbec72700;  1 drivers
L_0x5f2dbec72480 .concat [ 8 1 0 0], v0x5f2dbec6fa80_0, L_0x7cd28d0bb018;
L_0x5f2dbec72580 .concat [ 8 1 0 0], v0x5f2dbec6fb40_0, L_0x7cd28d0bb060;
L_0x5f2dbec72700 .arith/sum 9, L_0x5f2dbec72480, L_0x5f2dbec72580;
L_0x5f2dbec727f0 .part L_0x5f2dbec72700, 0, 8;
L_0x5f2dbec72960 .part v0x5f2dbec6fa80_0, 7, 1;
L_0x5f2dbec72a00 .part v0x5f2dbec6fb40_0, 7, 1;
L_0x5f2dbec72b80 .reduce/nor L_0x5f2dbec27040;
L_0x5f2dbec72c70 .part v0x5f2dbec6fa80_0, 7, 1;
L_0x5f2dbec72d60 .part L_0x5f2dbec727f0, 7, 1;
S_0x5f2dbec6f2f0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x5f2dbec22a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5f2dbec6fa80_0 .var "a", 7 0;
v0x5f2dbec6fb40_0 .var "b", 7 0;
v0x5f2dbec6fbe0_0 .net "clk", 0 0, v0x5f2dbec71b30_0;  1 drivers
v0x5f2dbec6fc80_0 .var "wavedrom_enable", 0 0;
v0x5f2dbec6fd20_0 .var "wavedrom_title", 511 0;
E_0x5f2dbec37830/0 .event negedge, v0x5f2dbec6fbe0_0;
E_0x5f2dbec37830/1 .event posedge, v0x5f2dbec6fbe0_0;
E_0x5f2dbec37830 .event/or E_0x5f2dbec37830/0, E_0x5f2dbec37830/1;
E_0x5f2dbec37570 .event negedge, v0x5f2dbec6fbe0_0;
E_0x5f2dbec37d20 .event posedge, v0x5f2dbec6fbe0_0;
S_0x5f2dbec6f580 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5f2dbec6f2f0;
 .timescale -12 -12;
v0x5f2dbec6f780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f2dbec6f880 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5f2dbec6f2f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f2dbec6fef0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x5f2dbec22a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5f2dbec3ef00 .functor XNOR 1, L_0x5f2dbec734c0, L_0x5f2dbec736b0, C4<0>, C4<0>;
L_0x5f2dbec73980 .functor XOR 1, L_0x5f2dbec737f0, L_0x5f2dbec738e0, C4<0>, C4<0>;
L_0x5f2dbec73a90 .functor AND 1, L_0x5f2dbec3ef00, L_0x5f2dbec73980, C4<1>, C4<1>;
L_0x7cd28d0bb138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5f2dbec73bf0 .functor XOR 1, L_0x5f2dbec73420, L_0x7cd28d0bb138, C4<0>, C4<0>;
L_0x5f2dbec73d30 .functor AND 1, L_0x5f2dbec73a90, L_0x5f2dbec73bf0, C4<1>, C4<1>;
v0x5f2dbec700d0_0 .net *"_ivl_0", 8 0, L_0x5f2dbec72f90;  1 drivers
v0x5f2dbec701b0_0 .net *"_ivl_15", 0 0, L_0x5f2dbec734c0;  1 drivers
v0x5f2dbec70290_0 .net *"_ivl_17", 0 0, L_0x5f2dbec736b0;  1 drivers
v0x5f2dbec70350_0 .net *"_ivl_18", 0 0, L_0x5f2dbec3ef00;  1 drivers
v0x5f2dbec70410_0 .net *"_ivl_21", 0 0, L_0x5f2dbec737f0;  1 drivers
v0x5f2dbec70540_0 .net *"_ivl_23", 0 0, L_0x5f2dbec738e0;  1 drivers
v0x5f2dbec70620_0 .net *"_ivl_24", 0 0, L_0x5f2dbec73980;  1 drivers
v0x5f2dbec706e0_0 .net *"_ivl_27", 0 0, L_0x5f2dbec73a90;  1 drivers
v0x5f2dbec707a0_0 .net *"_ivl_28", 0 0, L_0x7cd28d0bb138;  1 drivers
L_0x7cd28d0bb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f2dbec70910_0 .net *"_ivl_3", 0 0, L_0x7cd28d0bb0a8;  1 drivers
v0x5f2dbec709f0_0 .net *"_ivl_30", 0 0, L_0x5f2dbec73bf0;  1 drivers
v0x5f2dbec70ab0_0 .net *"_ivl_4", 8 0, L_0x5f2dbec73080;  1 drivers
L_0x7cd28d0bb0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f2dbec70b90_0 .net *"_ivl_7", 0 0, L_0x7cd28d0bb0f0;  1 drivers
v0x5f2dbec70c70_0 .net "a", 7 0, v0x5f2dbec6fa80_0;  alias, 1 drivers
v0x5f2dbec70d30_0 .net "b", 7 0, v0x5f2dbec6fb40_0;  alias, 1 drivers
v0x5f2dbec70e40_0 .net "carry", 0 0, L_0x5f2dbec73420;  1 drivers
v0x5f2dbec70f00_0 .net "overflow", 0 0, L_0x5f2dbec73d30;  alias, 1 drivers
v0x5f2dbec70fc0_0 .net "s", 7 0, L_0x5f2dbec732b0;  alias, 1 drivers
v0x5f2dbec710a0_0 .net "sum", 8 0, L_0x5f2dbec73170;  1 drivers
L_0x5f2dbec72f90 .concat [ 8 1 0 0], v0x5f2dbec6fa80_0, L_0x7cd28d0bb0a8;
L_0x5f2dbec73080 .concat [ 8 1 0 0], v0x5f2dbec6fb40_0, L_0x7cd28d0bb0f0;
L_0x5f2dbec73170 .arith/sum 9, L_0x5f2dbec72f90, L_0x5f2dbec73080;
L_0x5f2dbec732b0 .part L_0x5f2dbec73170, 0, 8;
L_0x5f2dbec73420 .part L_0x5f2dbec73170, 8, 1;
L_0x5f2dbec734c0 .part v0x5f2dbec6fa80_0, 7, 1;
L_0x5f2dbec736b0 .part v0x5f2dbec6fb40_0, 7, 1;
L_0x5f2dbec737f0 .part v0x5f2dbec6fa80_0, 7, 1;
L_0x5f2dbec738e0 .part L_0x5f2dbec732b0, 7, 1;
S_0x5f2dbec71200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x5f2dbec22a60;
 .timescale -12 -12;
E_0x5f2dbec1f760 .event anyedge, v0x5f2dbec71f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f2dbec71f50_0;
    %nor/r;
    %assign/vec4 v0x5f2dbec71f50_0, 0;
    %wait E_0x5f2dbec1f760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f2dbec6f2f0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37570;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37d20;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %wait E_0x5f2dbec37570;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f2dbec6f880;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f2dbec37830;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x5f2dbec6fb40_0, 0;
    %assign/vec4 v0x5f2dbec6fa80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f2dbec22a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f2dbec71b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f2dbec71f50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f2dbec22a60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f2dbec71b30_0;
    %inv;
    %store/vec4 v0x5f2dbec71b30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f2dbec22a60;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f2dbec6fbe0_0, v0x5f2dbec720b0_0, v0x5f2dbec719b0_0, v0x5f2dbec71a70_0, v0x5f2dbec71de0_0, v0x5f2dbec71d10_0, v0x5f2dbec71c70_0, v0x5f2dbec71bd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f2dbec22a60;
T_7 ;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f2dbec22a60;
T_8 ;
    %wait E_0x5f2dbec37830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f2dbec71eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
    %load/vec4 v0x5f2dbec71ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f2dbec71eb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f2dbec71de0_0;
    %load/vec4 v0x5f2dbec71de0_0;
    %load/vec4 v0x5f2dbec71d10_0;
    %xor;
    %load/vec4 v0x5f2dbec71de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5f2dbec71c70_0;
    %load/vec4 v0x5f2dbec71c70_0;
    %load/vec4 v0x5f2dbec71bd0_0;
    %xor;
    %load/vec4 v0x5f2dbec71c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5f2dbec71eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f2dbec71eb0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/ece241_2014_q1c/iter0/response8/top_module.sv";
