INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/CarrySaveAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarrySaveAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/SPM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/TwosComplement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwosComplement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sim_1/new/topModule_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule_tb
