{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 22:27:52 2023 " "Info: Processing started: Fri Feb 24 22:27:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } } { "e:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst1\|ir\[2\] memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_6h91:auto_generated\|ram_block1a0~porta_datain_reg5 37.68 MHz 26.536 ns Internal " "Info: Clock \"clk\" has Internal fmax of 37.68 MHz between source register \"ir:inst1\|ir\[2\]\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_6h91:auto_generated\|ram_block1a0~porta_datain_reg5\" (period= 26.536 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.025 ns + Longest register memory " "Info: + Longest register to memory delay is 13.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|ir\[2\] 1 REG LCFF_X26_Y6_N11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N11; Fanout = 13; REG Node = 'ir:inst1\|ir\[2\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|ir[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.616 ns) 1.797 ns reg_group:inst11\|d\[3\]~24 2 COMB LCCOMB_X26_Y6_N8 1 " "Info: 2: + IC(1.181 ns) + CELL(0.616 ns) = 1.797 ns; Loc. = LCCOMB_X26_Y6_N8; Fanout = 1; COMB Node = 'reg_group:inst11\|d\[3\]~24'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { ir:inst1|ir[2] reg_group:inst11|d[3]~24 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 3.071 ns reg_group:inst11\|d\[3\]~25 3 COMB LCCOMB_X22_Y6_N16 7 " "Info: 3: + IC(1.068 ns) + CELL(0.206 ns) = 3.071 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 7; COMB Node = 'reg_group:inst11\|d\[3\]~25'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.621 ns) 5.562 ns simple:inst3\|Add0~7 4 COMB LCCOMB_X25_Y6_N10 2 " "Info: 4: + IC(1.870 ns) + CELL(0.621 ns) = 5.562 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 2; COMB Node = 'simple:inst3\|Add0~7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { reg_group:inst11|d[3]~25 simple:inst3|Add0~7 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.648 ns simple:inst3\|Add0~9 5 COMB LCCOMB_X25_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.648 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 2; COMB Node = 'simple:inst3\|Add0~9'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst3|Add0~7 simple:inst3|Add0~9 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.838 ns simple:inst3\|Add0~11 6 COMB LCCOMB_X25_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 5.838 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 2; COMB Node = 'simple:inst3\|Add0~11'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { simple:inst3|Add0~9 simple:inst3|Add0~11 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.344 ns simple:inst3\|Add0~12 7 COMB LCCOMB_X25_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.344 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 2; COMB Node = 'simple:inst3\|Add0~12'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst3|Add0~11 simple:inst3|Add0~12 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.370 ns) 7.741 ns simple:inst3\|t\[6\]~81 8 COMB LCCOMB_X25_Y5_N20 1 " "Info: 8: + IC(1.027 ns) + CELL(0.370 ns) = 7.741 ns; Loc. = LCCOMB_X25_Y5_N20; Fanout = 1; COMB Node = 'simple:inst3\|t\[6\]~81'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { simple:inst3|Add0~12 simple:inst3|t[6]~81 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 8.482 ns simple:inst3\|t\[6\]~82 9 COMB LCCOMB_X25_Y5_N30 2 " "Info: 9: + IC(0.371 ns) + CELL(0.370 ns) = 8.482 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 2; COMB Node = 'simple:inst3\|t\[6\]~82'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { simple:inst3|t[6]~81 simple:inst3|t[6]~82 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 9.062 ns simple:inst3\|t\[6\]~84 10 COMB LCCOMB_X25_Y5_N24 2 " "Info: 10: + IC(0.374 ns) + CELL(0.206 ns) = 9.062 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 2; COMB Node = 'simple:inst3\|t\[6\]~84'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { simple:inst3|t[6]~82 simple:inst3|t[6]~84 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.370 ns) 10.485 ns shift:inst4\|w\[5\]~39 11 COMB LCCOMB_X24_Y5_N22 1 " "Info: 11: + IC(1.053 ns) + CELL(0.370 ns) = 10.485 ns; Loc. = LCCOMB_X24_Y5_N22; Fanout = 1; COMB Node = 'shift:inst4\|w\[5\]~39'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { simple:inst3|t[6]~84 shift:inst4|w[5]~39 } "NODE_NAME" } } { "../shift/shift.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/shift/shift.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 11.063 ns inst18\[5\]~29 12 COMB LCCOMB_X24_Y5_N2 3 " "Info: 12: + IC(0.372 ns) + CELL(0.206 ns) = 11.063 ns; Loc. = LCCOMB_X24_Y5_N2; Fanout = 3; COMB Node = 'inst18\[5\]~29'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { shift:inst4|w[5]~39 inst18[5]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 11.647 ns inst18\[5\]~30 13 COMB LCCOMB_X24_Y5_N8 6 " "Info: 13: + IC(0.378 ns) + CELL(0.206 ns) = 11.647 ns; Loc. = LCCOMB_X24_Y5_N8; Fanout = 6; COMB Node = 'inst18\[5\]~30'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { inst18[5]~29 inst18[5]~30 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.128 ns) 13.025 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_6h91:auto_generated\|ram_block1a0~porta_datain_reg5 14 MEM M4K_X23_Y5 1 " "Info: 14: + IC(1.250 ns) + CELL(0.128 ns) = 13.025 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_6h91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { inst18[5]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_6h91.tdf" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/db/altsyncram_6h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.081 ns ( 31.33 % ) " "Info: Total cell delay = 4.081 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.944 ns ( 68.67 % ) " "Info: Total interconnect delay = 8.944 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { ir:inst1|ir[2] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add0~7 simple:inst3|Add0~9 simple:inst3|Add0~11 simple:inst3|Add0~12 simple:inst3|t[6]~81 simple:inst3|t[6]~82 simple:inst3|t[6]~84 shift:inst4|w[5]~39 inst18[5]~29 inst18[5]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { ir:inst1|ir[2] {} reg_group:inst11|d[3]~24 {} reg_group:inst11|d[3]~25 {} simple:inst3|Add0~7 {} simple:inst3|Add0~9 {} simple:inst3|Add0~11 {} simple:inst3|Add0~12 {} simple:inst3|t[6]~81 {} simple:inst3|t[6]~82 {} simple:inst3|t[6]~84 {} shift:inst4|w[5]~39 {} inst18[5]~29 {} inst18[5]~30 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 1.181ns 1.068ns 1.870ns 0.000ns 0.000ns 0.000ns 1.027ns 0.371ns 0.374ns 1.053ns 0.372ns 0.378ns 1.250ns } { 0.000ns 0.616ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.107 ns - Smallest " "Info: - Smallest clock skew is 0.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.834 ns) 2.843 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_6h91:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M4K_X23_Y5 1 " "Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.843 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_6h91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_6h91.tdf" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/db/altsyncram_6h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.03 % ) " "Info: Total cell delay = 1.934 ns ( 68.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 31.97 % ) " "Info: Total interconnect delay = 0.909 ns ( 31.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.736 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns ir:inst1\|ir\[2\] 3 REG LCFF_X26_Y6_N11 13 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X26_Y6_N11; Fanout = 13; REG Node = 'ir:inst1\|ir\[2\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|ir[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|ir[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_6h91.tdf" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/db/altsyncram_6h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } } { "db/altsyncram_6h91.tdf" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/db/altsyncram_6h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { ir:inst1|ir[2] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add0~7 simple:inst3|Add0~9 simple:inst3|Add0~11 simple:inst3|Add0~12 simple:inst3|t[6]~81 simple:inst3|t[6]~82 simple:inst3|t[6]~84 shift:inst4|w[5]~39 inst18[5]~29 inst18[5]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { ir:inst1|ir[2] {} reg_group:inst11|d[3]~24 {} reg_group:inst11|d[3]~25 {} simple:inst3|Add0~7 {} simple:inst3|Add0~9 {} simple:inst3|Add0~11 {} simple:inst3|Add0~12 {} simple:inst3|t[6]~81 {} simple:inst3|t[6]~82 {} simple:inst3|t[6]~84 {} shift:inst4|w[5]~39 {} inst18[5]~29 {} inst18[5]~30 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 1.181ns 1.068ns 1.870ns 0.000ns 0.000ns 0.000ns 1.027ns 0.371ns 0.374ns 1.053ns 0.372ns 0.378ns 1.250ns } { 0.000ns 0.616ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.206ns 0.128ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_6h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|ir[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst11\|C\[3\] in\[3\] clk 10.095 ns register " "Info: tsu for register \"reg_group:inst11\|C\[3\]\" (data pin = \"in\[3\]\", clock pin = \"clk\") is 10.095 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.867 ns + Longest pin register " "Info: + Longest pin to register delay is 12.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns in\[3\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'in\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.221 ns) + CELL(0.651 ns) 7.817 ns inst18\[3\]~22 2 COMB LCCOMB_X21_Y5_N0 1 " "Info: 2: + IC(6.221 ns) + CELL(0.651 ns) = 7.817 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 1; COMB Node = 'inst18\[3\]~22'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { in[3] inst18[3]~22 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.651 ns) 9.544 ns inst18\[3\]~23 3 COMB LCCOMB_X25_Y6_N28 3 " "Info: 3: + IC(1.076 ns) + CELL(0.651 ns) = 9.544 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'inst18\[3\]~23'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { inst18[3]~22 inst18[3]~23 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 10.129 ns inst18\[3\]~24 4 COMB LCCOMB_X25_Y6_N0 6 " "Info: 4: + IC(0.379 ns) + CELL(0.206 ns) = 10.129 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 6; COMB Node = 'inst18\[3\]~24'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { inst18[3]~23 inst18[3]~24 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.460 ns) 12.867 ns reg_group:inst11\|C\[3\] 5 REG LCFF_X22_Y6_N17 3 " "Info: 5: + IC(2.278 ns) + CELL(0.460 ns) = 12.867 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 3; REG Node = 'reg_group:inst11\|C\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { inst18[3]~24 reg_group:inst11|C[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.913 ns ( 22.64 % ) " "Info: Total cell delay = 2.913 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.954 ns ( 77.36 % ) " "Info: Total interconnect delay = 9.954 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "12.867 ns" { in[3] inst18[3]~22 inst18[3]~23 inst18[3]~24 reg_group:inst11|C[3] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "12.867 ns" { in[3] {} in[3]~combout {} inst18[3]~22 {} inst18[3]~23 {} inst18[3]~24 {} reg_group:inst11|C[3] {} } { 0.000ns 0.000ns 6.221ns 1.076ns 0.379ns 2.278ns } { 0.000ns 0.945ns 0.651ns 0.651ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns reg_group:inst11\|C\[3\] 3 REG LCFF_X22_Y6_N17 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 3; REG Node = 'reg_group:inst11\|C\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl reg_group:inst11|C[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl reg_group:inst11|C[3] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst11|C[3] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "12.867 ns" { in[3] inst18[3]~22 inst18[3]~23 inst18[3]~24 reg_group:inst11|C[3] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "12.867 ns" { in[3] {} in[3]~combout {} inst18[3]~22 {} inst18[3]~23 {} inst18[3]~24 {} reg_group:inst11|C[3] {} } { 0.000ns 0.000ns 6.221ns 1.076ns 0.379ns 2.278ns } { 0.000ns 0.945ns 0.651ns 0.651ns 0.206ns 0.460ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl reg_group:inst11|C[3] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst11|C[3] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[0\] ir:inst1\|ir\[2\] 21.070 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[0\]\" through register \"ir:inst1\|ir\[2\]\" is 21.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns ir:inst1\|ir\[2\] 3 REG LCFF_X26_Y6_N11 13 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X26_Y6_N11; Fanout = 13; REG Node = 'ir:inst1\|ir\[2\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|ir[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.030 ns + Longest register pin " "Info: + Longest register to pin delay is 18.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|ir\[2\] 1 REG LCFF_X26_Y6_N11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N11; Fanout = 13; REG Node = 'ir:inst1\|ir\[2\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|ir[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/ir/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.616 ns) 1.797 ns reg_group:inst11\|d\[3\]~24 2 COMB LCCOMB_X26_Y6_N8 1 " "Info: 2: + IC(1.181 ns) + CELL(0.616 ns) = 1.797 ns; Loc. = LCCOMB_X26_Y6_N8; Fanout = 1; COMB Node = 'reg_group:inst11\|d\[3\]~24'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { ir:inst1|ir[2] reg_group:inst11|d[3]~24 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 3.071 ns reg_group:inst11\|d\[3\]~25 3 COMB LCCOMB_X22_Y6_N16 7 " "Info: 3: + IC(1.068 ns) + CELL(0.206 ns) = 3.071 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 7; COMB Node = 'reg_group:inst11\|d\[3\]~25'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.621 ns) 5.562 ns simple:inst3\|Add0~7 4 COMB LCCOMB_X25_Y6_N10 2 " "Info: 4: + IC(1.870 ns) + CELL(0.621 ns) = 5.562 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 2; COMB Node = 'simple:inst3\|Add0~7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { reg_group:inst11|d[3]~25 simple:inst3|Add0~7 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.648 ns simple:inst3\|Add0~9 5 COMB LCCOMB_X25_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.648 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 2; COMB Node = 'simple:inst3\|Add0~9'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst3|Add0~7 simple:inst3|Add0~9 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.838 ns simple:inst3\|Add0~11 6 COMB LCCOMB_X25_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 5.838 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 2; COMB Node = 'simple:inst3\|Add0~11'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { simple:inst3|Add0~9 simple:inst3|Add0~11 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.924 ns simple:inst3\|Add0~13 7 COMB LCCOMB_X25_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.924 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 2; COMB Node = 'simple:inst3\|Add0~13'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst3|Add0~11 simple:inst3|Add0~13 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.430 ns simple:inst3\|Add0~14 8 COMB LCCOMB_X25_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.430 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 2; COMB Node = 'simple:inst3\|Add0~14'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst3|Add0~13 simple:inst3|Add0~14 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.370 ns) 8.236 ns simple:inst3\|t\[7\]~73 9 COMB LCCOMB_X26_Y5_N30 1 " "Info: 9: + IC(1.436 ns) + CELL(0.370 ns) = 8.236 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 1; COMB Node = 'simple:inst3\|t\[7\]~73'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { simple:inst3|Add0~14 simple:inst3|t[7]~73 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 8.811 ns simple:inst3\|t\[7\]~74 10 COMB LCCOMB_X26_Y5_N8 2 " "Info: 10: + IC(0.369 ns) + CELL(0.206 ns) = 8.811 ns; Loc. = LCCOMB_X26_Y5_N8; Fanout = 2; COMB Node = 'simple:inst3\|t\[7\]~74'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { simple:inst3|t[7]~73 simple:inst3|t[7]~74 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 9.698 ns simple:inst3\|t\[7\]~76 11 COMB LCCOMB_X26_Y5_N24 3 " "Info: 11: + IC(0.681 ns) + CELL(0.206 ns) = 9.698 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 3; COMB Node = 'simple:inst3\|t\[7\]~76'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { simple:inst3|t[7]~74 simple:inst3|t[7]~76 } "NODE_NAME" } } { "../simple/simple.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/simple/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.206 ns) 10.592 ns shift:inst4\|w\[0\]~29 12 COMB LCCOMB_X26_Y5_N4 2 " "Info: 12: + IC(0.688 ns) + CELL(0.206 ns) = 10.592 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 2; COMB Node = 'shift:inst4\|w\[0\]~29'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { simple:inst3|t[7]~76 shift:inst4|w[0]~29 } "NODE_NAME" } } { "../shift/shift.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/shift/shift.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.370 ns) 12.402 ns inst18\[0\]~35 13 COMB LCCOMB_X21_Y5_N10 2 " "Info: 13: + IC(1.440 ns) + CELL(0.370 ns) = 12.402 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'inst18\[0\]~35'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { shift:inst4|w[0]~29 inst18[0]~35 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(3.236 ns) 18.030 ns out\[0\] 14 PIN PIN_52 0 " "Info: 14: + IC(2.392 ns) + CELL(3.236 ns) = 18.030 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'out\[0\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.628 ns" { inst18[0]~35 out[0] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.905 ns ( 38.30 % ) " "Info: Total cell delay = 6.905 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.125 ns ( 61.70 % ) " "Info: Total interconnect delay = 11.125 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "18.030 ns" { ir:inst1|ir[2] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add0~7 simple:inst3|Add0~9 simple:inst3|Add0~11 simple:inst3|Add0~13 simple:inst3|Add0~14 simple:inst3|t[7]~73 simple:inst3|t[7]~74 simple:inst3|t[7]~76 shift:inst4|w[0]~29 inst18[0]~35 out[0] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "18.030 ns" { ir:inst1|ir[2] {} reg_group:inst11|d[3]~24 {} reg_group:inst11|d[3]~25 {} simple:inst3|Add0~7 {} simple:inst3|Add0~9 {} simple:inst3|Add0~11 {} simple:inst3|Add0~13 {} simple:inst3|Add0~14 {} simple:inst3|t[7]~73 {} simple:inst3|t[7]~74 {} simple:inst3|t[7]~76 {} shift:inst4|w[0]~29 {} inst18[0]~35 {} out[0] {} } { 0.000ns 1.181ns 1.068ns 1.870ns 0.000ns 0.000ns 0.000ns 0.000ns 1.436ns 0.369ns 0.681ns 0.688ns 1.440ns 2.392ns } { 0.000ns 0.616ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl ir:inst1|ir[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|ir[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "18.030 ns" { ir:inst1|ir[2] reg_group:inst11|d[3]~24 reg_group:inst11|d[3]~25 simple:inst3|Add0~7 simple:inst3|Add0~9 simple:inst3|Add0~11 simple:inst3|Add0~13 simple:inst3|Add0~14 simple:inst3|t[7]~73 simple:inst3|t[7]~74 simple:inst3|t[7]~76 shift:inst4|w[0]~29 inst18[0]~35 out[0] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "18.030 ns" { ir:inst1|ir[2] {} reg_group:inst11|d[3]~24 {} reg_group:inst11|d[3]~25 {} simple:inst3|Add0~7 {} simple:inst3|Add0~9 {} simple:inst3|Add0~11 {} simple:inst3|Add0~13 {} simple:inst3|Add0~14 {} simple:inst3|t[7]~73 {} simple:inst3|t[7]~74 {} simple:inst3|t[7]~76 {} shift:inst4|w[0]~29 {} inst18[0]~35 {} out[0] {} } { 0.000ns 1.181ns 1.068ns 1.870ns 0.000ns 0.000ns 0.000ns 0.000ns 1.436ns 0.369ns 0.681ns 0.688ns 1.440ns 2.392ns } { 0.000ns 0.616ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[5\] out\[5\] 16.364 ns Longest " "Info: Longest tpd from source pin \"in\[5\]\" to destination pin \"out\[5\]\" is 16.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns in\[5\] 1 PIN PIN_137 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'in\[5\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.903 ns) + CELL(0.366 ns) 8.213 ns inst18\[5\]~28 2 COMB LCCOMB_X21_Y5_N22 1 " "Info: 2: + IC(6.903 ns) + CELL(0.366 ns) = 8.213 ns; Loc. = LCCOMB_X21_Y5_N22; Fanout = 1; COMB Node = 'inst18\[5\]~28'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { in[5] inst18[5]~28 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.366 ns) 9.653 ns inst18\[5\]~29 3 COMB LCCOMB_X24_Y5_N2 3 " "Info: 3: + IC(1.074 ns) + CELL(0.366 ns) = 9.653 ns; Loc. = LCCOMB_X24_Y5_N2; Fanout = 3; COMB Node = 'inst18\[5\]~29'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { inst18[5]~28 inst18[5]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.655 ns) + CELL(3.056 ns) 16.364 ns out\[5\] 4 PIN PIN_7 0 " "Info: 4: + IC(3.655 ns) + CELL(3.056 ns) = 16.364 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'out\[5\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { inst18[5]~29 out[5] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 616 792 -8 "out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.732 ns ( 28.92 % ) " "Info: Total cell delay = 4.732 ns ( 28.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.632 ns ( 71.08 % ) " "Info: Total interconnect delay = 11.632 ns ( 71.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "16.364 ns" { in[5] inst18[5]~28 inst18[5]~29 out[5] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "16.364 ns" { in[5] {} in[5]~combout {} inst18[5]~28 {} inst18[5]~29 {} out[5] {} } { 0.000ns 0.000ns 6.903ns 1.074ns 3.655ns } { 0.000ns 0.944ns 0.366ns 0.366ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst11\|C\[1\] in\[1\] clk -6.812 ns register " "Info: th for register \"reg_group:inst11\|C\[1\]\" (data pin = \"in\[1\]\", clock pin = \"clk\") is -6.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.732 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -56 216 384 -40 "clk" "" } { 240 378 424 256 "clk" "" } { 64 272 320 80 "clk" "" } { 88 920 968 100 "clk" "" } { 384 322 344 400 "clk" "" } { 656 312 352 672 "clk" "" } { 520 312 352 536 "clk" "" } { -64 384 416 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns reg_group:inst11\|C\[1\] 3 REG LCFF_X22_Y6_N3 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N3; Fanout = 3; REG Node = 'reg_group:inst11\|C\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl reg_group:inst11|C[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl reg_group:inst11|C[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst11|C[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.850 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns in\[1\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'in\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -24 216 384 -8 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.577 ns) + CELL(0.366 ns) 7.887 ns inst18\[1\]~16 2 COMB LCCOMB_X21_Y5_N28 1 " "Info: 2: + IC(6.577 ns) + CELL(0.366 ns) = 7.887 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 1; COMB Node = 'inst18\[1\]~16'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { in[1] inst18[1]~16 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 9.162 ns inst18\[1\]~17 3 COMB LCCOMB_X22_Y6_N26 3 " "Info: 3: + IC(1.069 ns) + CELL(0.206 ns) = 9.162 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 3; COMB Node = 'inst18\[1\]~17'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst18[1]~16 inst18[1]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 9.742 ns inst18\[1\]~18 4 COMB LCCOMB_X22_Y6_N2 6 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 9.742 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 6; COMB Node = 'inst18\[1\]~18'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst18[1]~17 inst18[1]~18 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "E:/Quartus II/quartus/AAAelectronic-file/my_small_computer/small_computer.bdf" { { -32 424 472 0 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.850 ns reg_group:inst11\|C\[1\] 5 REG LCFF_X22_Y6_N3 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.850 ns; Loc. = LCFF_X22_Y6_N3; Fanout = 3; REG Node = 'reg_group:inst11\|C\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst18[1]~18 reg_group:inst11|C[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 18.58 % ) " "Info: Total cell delay = 1.830 ns ( 18.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.020 ns ( 81.42 % ) " "Info: Total interconnect delay = 8.020 ns ( 81.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.850 ns" { in[1] inst18[1]~16 inst18[1]~17 inst18[1]~18 reg_group:inst11|C[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.850 ns" { in[1] {} in[1]~combout {} inst18[1]~16 {} inst18[1]~17 {} inst18[1]~18 {} reg_group:inst11|C[1] {} } { 0.000ns 0.000ns 6.577ns 1.069ns 0.374ns 0.000ns } { 0.000ns 0.944ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl reg_group:inst11|C[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst11|C[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.850 ns" { in[1] inst18[1]~16 inst18[1]~17 inst18[1]~18 reg_group:inst11|C[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.850 ns" { in[1] {} in[1]~combout {} inst18[1]~16 {} inst18[1]~17 {} inst18[1]~18 {} reg_group:inst11|C[1] {} } { 0.000ns 0.000ns 6.577ns 1.069ns 0.374ns 0.000ns } { 0.000ns 0.944ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 22:27:53 2023 " "Info: Processing ended: Fri Feb 24 22:27:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
