Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  4 19:56:27 2020
| Host         : IdeapadZ710 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file mnist_network_timing_summary_routed.rpt -pb mnist_network_timing_summary_routed.pb -rpx mnist_network_timing_summary_routed.rpx -warn_on_violation
| Design       : mnist_network
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.156        0.000                      0                  360        0.109        0.000                      0                  360        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.156        0.000                      0                  360        0.109        0.000                      0                  360        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 5.496ns (55.481%)  route 4.410ns (44.519%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.598     5.119    inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.830     6.831    l1_pa_16/generate_adders[3].pa_4/s1_carry__2_0[0]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.955 r  l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.955    l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.487 r  l1_pa_16/generate_adders[3].pa_4/s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    l1_pa_16/generate_adders[3].pa_4/s1_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  l1_pa_16/generate_adders[3].pa_4/s1_carry__0/O[1]
                         net (fo=1, routed)           0.606     8.427    l1_pa_16/generate_adders[3].pa_4/s1_carry__0_n_6
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.303     8.730 r  l1_pa_16/generate_adders[3].pa_4/sum_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.730    l1_pa_16/generate_adders[3].pa_4/sum_carry__0_i_3__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.263 r  l1_pa_16/generate_adders[3].pa_4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.272    l1_pa_16/generate_adders[3].pa_4/sum_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.595 r  l1_pa_16/generate_adders[3].pa_4/sum_carry__1/O[1]
                         net (fo=3, routed)           0.919    10.514    l1_pa_16/generate_adders[3].pa_4/sum_carry__1_n_6
    SLICE_X11Y18         LUT3 (Prop_lut3_I0_O)        0.306    10.820 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_10/O
                         net (fo=2, routed)           0.976    11.796    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_10_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.149    11.945 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_2/O
                         net (fo=2, routed)           0.704    12.649    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_9_0[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.332    12.981 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.981    l1_pa_16/generate_adders[3].pa_4_n_23
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.379 r  l1_pa_16/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.379    l1_pa_16/sum__2_carry__1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.713 r  l1_pa_16/sum__2_carry__2/O[1]
                         net (fo=2, routed)           0.366    14.079    l1_pa_16/in[13]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.303    14.382 r  l1_pa_16/hidden_neuron_acc[12]_i_4/O
                         net (fo=1, routed)           0.000    14.382    l1_pa_16/hidden_neuron_acc[12]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.025 r  l1_pa_16/hidden_neuron_acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.025    l1_pa_16_n_12
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[15]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.181    hidden_neuron_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 5.431ns (55.187%)  route 4.410ns (44.813%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.598     5.119    inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.830     6.831    l1_pa_16/generate_adders[3].pa_4/s1_carry__2_0[0]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.955 r  l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.955    l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.487 r  l1_pa_16/generate_adders[3].pa_4/s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    l1_pa_16/generate_adders[3].pa_4/s1_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  l1_pa_16/generate_adders[3].pa_4/s1_carry__0/O[1]
                         net (fo=1, routed)           0.606     8.427    l1_pa_16/generate_adders[3].pa_4/s1_carry__0_n_6
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.303     8.730 r  l1_pa_16/generate_adders[3].pa_4/sum_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.730    l1_pa_16/generate_adders[3].pa_4/sum_carry__0_i_3__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.263 r  l1_pa_16/generate_adders[3].pa_4/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.272    l1_pa_16/generate_adders[3].pa_4/sum_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.595 r  l1_pa_16/generate_adders[3].pa_4/sum_carry__1/O[1]
                         net (fo=3, routed)           0.919    10.514    l1_pa_16/generate_adders[3].pa_4/sum_carry__1_n_6
    SLICE_X11Y18         LUT3 (Prop_lut3_I0_O)        0.306    10.820 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_10/O
                         net (fo=2, routed)           0.976    11.796    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_10_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.149    11.945 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_2/O
                         net (fo=2, routed)           0.704    12.649    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_9_0[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.332    12.981 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.981    l1_pa_16/generate_adders[3].pa_4_n_23
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.379 r  l1_pa_16/sum__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.379    l1_pa_16/sum__2_carry__1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.713 r  l1_pa_16/sum__2_carry__2/O[1]
                         net (fo=2, routed)           0.366    14.079    l1_pa_16/in[13]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.303    14.382 r  l1_pa_16/hidden_neuron_acc[12]_i_4/O
                         net (fo=1, routed)           0.000    14.382    l1_pa_16/hidden_neuron_acc[12]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.960 r  l1_pa_16/hidden_neuron_acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.960    l1_pa_16_n_13
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[14]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.181    hidden_neuron_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 5.422ns (55.271%)  route 4.388ns (44.729%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.611     5.132    inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.826     6.840    l1_pa_16/generate_adders[2].pa_4/s0_carry__2_0[1]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.964 r  l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.964    l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.497 r  l1_pa_16/generate_adders[2].pa_4/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    l1_pa_16/generate_adders[2].pa_4/s0_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  l1_pa_16/generate_adders[2].pa_4/s0_carry__0/O[1]
                         net (fo=2, routed)           0.709     8.529    l1_pa_16/generate_adders[2].pa_4/s0_carry__0_n_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.306     8.835 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.835    l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.415 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0/O[2]
                         net (fo=3, routed)           1.167    10.583    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_0[2]
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.885 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9/O
                         net (fo=2, routed)           0.654    11.539    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.150    11.689 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_1/O
                         net (fo=2, routed)           0.665    12.354    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    12.682 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.682    l1_pa_16/generate_adders[3].pa_4_n_18
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.083 r  l1_pa_16/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.083    l1_pa_16/sum__2_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.417 r  l1_pa_16/sum__2_carry__1/O[1]
                         net (fo=2, routed)           0.366    13.783    l1_pa_16/in[9]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.303    14.086 r  l1_pa_16/hidden_neuron_acc[8]_i_4/O
                         net (fo=1, routed)           0.000    14.086    l1_pa_16/hidden_neuron_acc[8]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.619 r  l1_pa_16/hidden_neuron_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.619    l1_pa_16/hidden_neuron_acc_reg[8]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.942 r  l1_pa_16/hidden_neuron_acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.942    l1_pa_16_n_14
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[13]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.181    hidden_neuron_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 5.318ns (54.792%)  route 4.388ns (45.208%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.611     5.132    inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.826     6.840    l1_pa_16/generate_adders[2].pa_4/s0_carry__2_0[1]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.964 r  l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.964    l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.497 r  l1_pa_16/generate_adders[2].pa_4/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    l1_pa_16/generate_adders[2].pa_4/s0_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  l1_pa_16/generate_adders[2].pa_4/s0_carry__0/O[1]
                         net (fo=2, routed)           0.709     8.529    l1_pa_16/generate_adders[2].pa_4/s0_carry__0_n_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.306     8.835 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.835    l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.415 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0/O[2]
                         net (fo=3, routed)           1.167    10.583    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_0[2]
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.885 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9/O
                         net (fo=2, routed)           0.654    11.539    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.150    11.689 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_1/O
                         net (fo=2, routed)           0.665    12.354    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    12.682 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.682    l1_pa_16/generate_adders[3].pa_4_n_18
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.083 r  l1_pa_16/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.083    l1_pa_16/sum__2_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.417 r  l1_pa_16/sum__2_carry__1/O[1]
                         net (fo=2, routed)           0.366    13.783    l1_pa_16/in[9]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.303    14.086 r  l1_pa_16/hidden_neuron_acc[8]_i_4/O
                         net (fo=1, routed)           0.000    14.086    l1_pa_16/hidden_neuron_acc[8]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.619 r  l1_pa_16/hidden_neuron_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.619    l1_pa_16/hidden_neuron_acc_reg[8]_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.838 r  l1_pa_16/hidden_neuron_acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.838    l1_pa_16_n_15
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  hidden_neuron_acc_reg[12]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.109    15.181    hidden_neuron_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 5.209ns (54.279%)  route 4.388ns (45.721%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.611     5.132    inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.826     6.840    l1_pa_16/generate_adders[2].pa_4/s0_carry__2_0[1]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.964 r  l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.964    l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.497 r  l1_pa_16/generate_adders[2].pa_4/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    l1_pa_16/generate_adders[2].pa_4/s0_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  l1_pa_16/generate_adders[2].pa_4/s0_carry__0/O[1]
                         net (fo=2, routed)           0.709     8.529    l1_pa_16/generate_adders[2].pa_4/s0_carry__0_n_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.306     8.835 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.835    l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.415 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0/O[2]
                         net (fo=3, routed)           1.167    10.583    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_0[2]
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.885 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9/O
                         net (fo=2, routed)           0.654    11.539    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.150    11.689 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_1/O
                         net (fo=2, routed)           0.665    12.354    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    12.682 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.682    l1_pa_16/generate_adders[3].pa_4_n_18
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.083 r  l1_pa_16/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.083    l1_pa_16/sum__2_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.417 r  l1_pa_16/sum__2_carry__1/O[1]
                         net (fo=2, routed)           0.366    13.783    l1_pa_16/in[9]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.303    14.086 r  l1_pa_16/hidden_neuron_acc[8]_i_4/O
                         net (fo=1, routed)           0.000    14.086    l1_pa_16/hidden_neuron_acc[8]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.729 r  l1_pa_16/hidden_neuron_acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.729    l1_pa_16_n_8
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[11]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.182    hidden_neuron_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 5.144ns (53.967%)  route 4.388ns (46.033%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.611     5.132    inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.826     6.840    l1_pa_16/generate_adders[2].pa_4/s0_carry__2_0[1]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.964 r  l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.964    l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.497 r  l1_pa_16/generate_adders[2].pa_4/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    l1_pa_16/generate_adders[2].pa_4/s0_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  l1_pa_16/generate_adders[2].pa_4/s0_carry__0/O[1]
                         net (fo=2, routed)           0.709     8.529    l1_pa_16/generate_adders[2].pa_4/s0_carry__0_n_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.306     8.835 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.835    l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.415 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0/O[2]
                         net (fo=3, routed)           1.167    10.583    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_0[2]
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.885 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9/O
                         net (fo=2, routed)           0.654    11.539    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.150    11.689 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_1/O
                         net (fo=2, routed)           0.665    12.354    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    12.682 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.682    l1_pa_16/generate_adders[3].pa_4_n_18
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.083 r  l1_pa_16/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.083    l1_pa_16/sum__2_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.417 r  l1_pa_16/sum__2_carry__1/O[1]
                         net (fo=2, routed)           0.366    13.783    l1_pa_16/in[9]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.303    14.086 r  l1_pa_16/hidden_neuron_acc[8]_i_4/O
                         net (fo=1, routed)           0.000    14.086    l1_pa_16/hidden_neuron_acc[8]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.664 r  l1_pa_16/hidden_neuron_acc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.664    l1_pa_16_n_9
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[10]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.182    hidden_neuron_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 4.877ns (52.207%)  route 4.465ns (47.793%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.611     5.132    inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.826     6.840    l1_pa_16/generate_adders[2].pa_4/s0_carry__2_0[1]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.964 r  l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.964    l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.497 r  l1_pa_16/generate_adders[2].pa_4/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    l1_pa_16/generate_adders[2].pa_4/s0_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  l1_pa_16/generate_adders[2].pa_4/s0_carry__0/O[1]
                         net (fo=2, routed)           0.709     8.529    l1_pa_16/generate_adders[2].pa_4/s0_carry__0_n_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.306     8.835 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.835    l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.415 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0/O[2]
                         net (fo=3, routed)           1.167    10.583    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_0[2]
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.885 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9/O
                         net (fo=2, routed)           0.654    11.539    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.150    11.689 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_1/O
                         net (fo=2, routed)           0.665    12.354    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    12.682 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.682    l1_pa_16/generate_adders[3].pa_4_n_18
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.083 r  l1_pa_16/sum__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.083    l1_pa_16/sum__2_carry__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.305 r  l1_pa_16/sum__2_carry__1/O[0]
                         net (fo=2, routed)           0.443    13.747    l1_pa_16/in[8]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.299    14.046 r  l1_pa_16/hidden_neuron_acc[8]_i_5/O
                         net (fo=1, routed)           0.000    14.046    l1_pa_16/hidden_neuron_acc[8]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.473 r  l1_pa_16/hidden_neuron_acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.473    l1_pa_16_n_10
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[9]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.182    hidden_neuron_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 4.573ns (49.656%)  route 4.636ns (50.344%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.611     5.132    inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.014 r  inp_wts_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.826     6.840    l1_pa_16/generate_adders[2].pa_4/s0_carry__2_0[1]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.964 r  l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.964    l1_pa_16/generate_adders[2].pa_4/s0_carry_i_3__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.497 r  l1_pa_16/generate_adders[2].pa_4/s0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    l1_pa_16/generate_adders[2].pa_4/s0_carry_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.820 r  l1_pa_16/generate_adders[2].pa_4/s0_carry__0/O[1]
                         net (fo=2, routed)           0.709     8.529    l1_pa_16/generate_adders[2].pa_4/s0_carry__0_n_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.306     8.835 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.835    l1_pa_16/generate_adders[2].pa_4/sum_carry__0_i_3__0_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.415 r  l1_pa_16/generate_adders[2].pa_4/sum_carry__0/O[2]
                         net (fo=3, routed)           1.167    10.583    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__1_0[2]
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.885 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9/O
                         net (fo=2, routed)           0.654    11.539    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.150    11.689 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_1/O
                         net (fo=2, routed)           0.665    12.354    l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_9_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    12.682 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.682    l1_pa_16/generate_adders[3].pa_4_n_18
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.930 r  l1_pa_16/sum__2_carry__0/O[3]
                         net (fo=2, routed)           0.615    13.544    l1_pa_16/in[7]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    14.122 r  l1_pa_16/hidden_neuron_acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.122    l1_pa_16/hidden_neuron_acc_reg[4]_i_1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.341 r  l1_pa_16/hidden_neuron_acc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.341    l1_pa_16_n_11
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  hidden_neuron_acc_reg[8]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.109    15.182    hidden_neuron_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 4.530ns (50.787%)  route 4.390ns (49.213%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.598     5.119    inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.830     6.831    l1_pa_16/generate_adders[3].pa_4/s1_carry__2_0[0]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.955 r  l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.955    l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.379 r  l1_pa_16/generate_adders[3].pa_4/s1_carry/O[1]
                         net (fo=1, routed)           0.606     7.985    l1_pa_16/generate_adders[3].pa_4/s1_carry_n_6
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.303     8.288 r  l1_pa_16/generate_adders[3].pa_4/sum_carry_i_3__1/O
                         net (fo=1, routed)           0.000     8.288    l1_pa_16/generate_adders[3].pa_4/sum_carry_i_3__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.866 r  l1_pa_16/generate_adders[3].pa_4/sum_carry/O[2]
                         net (fo=3, routed)           1.398    10.264    l1_pa_16/generate_adders[3].pa_4/sum_carry_n_5
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.329    10.593 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_8/O
                         net (fo=3, routed)           0.473    11.066    l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_8_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.326    11.392 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_1/O
                         net (fo=2, routed)           0.451    11.843    l1_pa_16/generate_adders[3].pa_4/DI[1]
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124    11.967 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_4/O
                         net (fo=1, routed)           0.000    11.967    l1_pa_16/generate_adders[3].pa_4_n_16
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.368 r  l1_pa_16/sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.368    l1_pa_16/sum__2_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.590 r  l1_pa_16/sum__2_carry__0/O[0]
                         net (fo=2, routed)           0.631    13.221    l1_pa_16/in[4]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.817    14.038 r  l1_pa_16/hidden_neuron_acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.038    l1_pa_16_n_4
    SLICE_X6Y17          FDRE                                         r  hidden_neuron_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  hidden_neuron_acc_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109    15.184    hidden_neuron_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neuron_acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 4.467ns (50.436%)  route 4.390ns (49.564%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.598     5.119    inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.001 r  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.830     6.831    l1_pa_16/generate_adders[3].pa_4/s1_carry__2_0[0]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.955 r  l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.955    l1_pa_16/generate_adders[3].pa_4/s1_carry_i_4__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.379 r  l1_pa_16/generate_adders[3].pa_4/s1_carry/O[1]
                         net (fo=1, routed)           0.606     7.985    l1_pa_16/generate_adders[3].pa_4/s1_carry_n_6
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.303     8.288 r  l1_pa_16/generate_adders[3].pa_4/sum_carry_i_3__1/O
                         net (fo=1, routed)           0.000     8.288    l1_pa_16/generate_adders[3].pa_4/sum_carry_i_3__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.866 r  l1_pa_16/generate_adders[3].pa_4/sum_carry/O[2]
                         net (fo=3, routed)           1.398    10.264    l1_pa_16/generate_adders[3].pa_4/sum_carry_n_5
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.329    10.593 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_8/O
                         net (fo=3, routed)           0.473    11.066    l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_8_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.326    11.392 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_1/O
                         net (fo=2, routed)           0.451    11.843    l1_pa_16/generate_adders[3].pa_4/DI[1]
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124    11.967 r  l1_pa_16/generate_adders[3].pa_4/sum__2_carry_i_4/O
                         net (fo=1, routed)           0.000    11.967    l1_pa_16/generate_adders[3].pa_4_n_16
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.368 r  l1_pa_16/sum__2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.368    l1_pa_16/sum__2_carry_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.590 r  l1_pa_16/sum__2_carry__0/O[0]
                         net (fo=2, routed)           0.631    13.221    l1_pa_16/in[4]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.754    13.975 r  l1_pa_16/hidden_neuron_acc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.975    l1_pa_16_n_5
    SLICE_X6Y17          FDRE                                         r  hidden_neuron_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  hidden_neuron_acc_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109    15.184    hidden_neuron_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  1.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hidden_neuron_weight_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.476%)  route 0.225ns (61.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  hidden_neuron_weight_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hidden_neuron_weight_addr_reg[3]/Q
                         net (fo=20, routed)          0.225     1.811    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y7          RAMB18E1                                     r  inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     1.997    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.702    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hidden_neuron_weight_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.476%)  route 0.225ns (61.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  hidden_neuron_weight_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hidden_neuron_weight_addr_reg[3]/Q
                         net (fo=20, routed)          0.225     1.811    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y6          RAMB18E1                                     r  inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     1.997    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.702    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hidden_neuron_weight_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.698%)  route 0.243ns (63.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  hidden_neuron_weight_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hidden_neuron_weight_addr_reg[8]/Q
                         net (fo=18, routed)          0.243     1.827    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y7          RAMB18E1                                     r  inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     1.997    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.702    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hidden_neuron_weight_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.698%)  route 0.243ns (63.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  hidden_neuron_weight_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hidden_neuron_weight_addr_reg[8]/Q
                         net (fo=18, routed)          0.243     1.827    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y6          RAMB18E1                                     r  inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     1.997    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.702    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hidden_neuron_weight_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  hidden_neuron_weight_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  hidden_neuron_weight_addr_reg[0]/Q
                         net (fo=23, routed)          0.257     1.865    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y7          RAMB18E1                                     r  inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     1.997    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.702    inp_wts_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hidden_neuron_weight_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  hidden_neuron_weight_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  hidden_neuron_weight_addr_reg[0]/Q
                         net (fo=23, routed)          0.257     1.865    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y6          RAMB18E1                                     r  inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     1.997    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.702    inp_wts_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 neuron_partial_sum_idx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neuron_partial_sum_idx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y19          FDSE                                         r  neuron_partial_sum_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDSE (Prop_fdse_C_Q)         0.141     1.609 f  neuron_partial_sum_idx_reg[1]/Q
                         net (fo=9, routed)           0.098     1.707    neuron_partial_sum_idx_reg[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  neuron_partial_sum_idx[5]_i_2/O
                         net (fo=1, routed)           0.000     1.752    neuron_partial_sum_idx[5]_i_2_n_0
    SLICE_X5Y19          FDRE                                         r  neuron_partial_sum_idx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  neuron_partial_sum_idx_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092     1.573    neuron_partial_sum_idx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 neuron_partial_sum_idx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neuron_partial_sum_idx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.218%)  route 0.099ns (34.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y19          FDSE                                         r  neuron_partial_sum_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDSE (Prop_fdse_C_Q)         0.141     1.609 r  neuron_partial_sum_idx_reg[1]/Q
                         net (fo=9, routed)           0.099     1.708    neuron_partial_sum_idx_reg[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  neuron_partial_sum_idx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    neuron_partial_sum_idx[4]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  neuron_partial_sum_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  neuron_partial_sum_idx_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.572    neuron_partial_sum_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hidden_neuron_acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neurons_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  hidden_neuron_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  hidden_neuron_acc_reg[4]/Q
                         net (fo=2, routed)           0.112     1.746    hidden_neuron_acc_reg[4]
    SLICE_X4Y17          FDRE                                         r  hidden_neurons_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  hidden_neurons_reg[0][4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.066     1.550    hidden_neurons_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 hidden_neuron_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hidden_neurons_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.163%)  route 0.118ns (41.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  hidden_neuron_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  hidden_neuron_acc_reg[0]/Q
                         net (fo=2, routed)           0.118     1.753    hidden_neuron_acc_reg[0]
    SLICE_X4Y16          FDRE                                         r  hidden_neurons_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  hidden_neurons_reg[0][0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.070     1.555    hidden_neurons_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0   inp_wts_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0   inp_wts_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   inp_wts_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   inp_wts_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  inp_wts_13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  inp_wts_13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  inp_wts_15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1   inp_wts_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1   inp_wts_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16   hidden_neuron_acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18   hidden_neuron_acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y18   hidden_neuron_acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19   hidden_neuron_acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19   hidden_neuron_acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19   hidden_neuron_acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19   hidden_neuron_acc_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16   hidden_neuron_acc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16   hidden_neuron_acc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16   hidden_neuron_acc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y16   inp_wts_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inp_wts_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3   l1_pa_16/generate_adders[0].pa_4/s1_carry__1_i_1__2_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y16  hidden_neuron_weight_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16  hidden_neuron_weight_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16  hidden_neuron_weight_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16  hidden_neuron_weight_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16  hidden_neuron_weight_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y16  hidden_neuron_weight_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3   l1_pa_16/generate_adders[0].pa_4/s1_carry__1_i_2__2_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3   l1_pa_16/generate_adders[0].pa_4/s1_carry__1_i_3__2_psbram/C



