{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659307937099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659307937099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 15:52:17 2022 " "Processing started: Sun Jul 31 15:52:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659307937099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307937099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_adder -c multi_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_adder -c multi_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307937100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659307937526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659307937526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cla_levels CLA_LEVELS multi_adder.sv(25) " "Verilog HDL Declaration information at multi_adder.sv(25): object \"cla_levels\" differs only in case from object \"CLA_LEVELS\" in the same scope" {  } { { "multi_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659307945184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi_adder " "Found entity 1: multi_adder" {  } { { "multi_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659307945186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307945186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659307945188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307945188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrysave_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carrysave_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carrysave_adder " "Found entity 1: carrysave_adder" {  } { { "carrysave_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrysave_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659307945190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307945190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carrylookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carrylookahead_adder " "Found entity 1: carrylookahead_adder" {  } { { "carrylookahead_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrylookahead_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659307945192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307945192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi_adder " "Elaborating entity \"multi_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659307945246 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temp_sum\[3\]\[1\]\[11\] 0 multi_adder.sv(37) " "Net \"temp_sum\[3\]\[1\]\[11\]\" at multi_adder.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "multi_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659307945281 "|multi_adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temp_sum\[1\]\[3\]\[11..9\] 0 multi_adder.sv(37) " "Net \"temp_sum\[1\]\[3\]\[11..9\]\" at multi_adder.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "multi_adder.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659307945281 "|multi_adder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1659307945286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrylookahead_adder carrylookahead_adder:cla " "Elaborating entity \"carrylookahead_adder\" for hierarchy \"carrylookahead_adder:cla\"" {  } { { "multi_adder.sv" "cla" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307945309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carrylookahead_adder:cla\|full_adder:adders\[0\].fa " "Elaborating entity \"full_adder\" for hierarchy \"carrylookahead_adder:cla\|full_adder:adders\[0\].fa\"" {  } { { "carrylookahead_adder.sv" "adders\[0\].fa" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrylookahead_adder.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307945321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lookaheadcarry_unit.sv 1 1 " "Using design file lookaheadcarry_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lookaheadcarry_unit " "Found entity 1: lookaheadcarry_unit" {  } { { "lookaheadcarry_unit.sv" "" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/lookaheadcarry_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659307945358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1659307945358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookaheadcarry_unit carrylookahead_adder:cla\|lookaheadcarry_unit:level\[1\].lookahead\[0\].lcu " "Elaborating entity \"lookaheadcarry_unit\" for hierarchy \"carrylookahead_adder:cla\|lookaheadcarry_unit:level\[1\].lookahead\[0\].lcu\"" {  } { { "carrylookahead_adder.sv" "level\[1\].lookahead\[0\].lcu" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrylookahead_adder.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307945358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysave_adder carrysave_adder:gen_levels\[0\].gen_sums\[0\].csa " "Elaborating entity \"carrysave_adder\" for hierarchy \"carrysave_adder:gen_levels\[0\].gen_sums\[0\].csa\"" {  } { { "multi_adder.sv" "gen_levels\[0\].gen_sums\[0\].csa" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307945371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysave_adder carrysave_adder:gen_levels\[1\].gen_sums\[0\].csa " "Elaborating entity \"carrysave_adder\" for hierarchy \"carrysave_adder:gen_levels\[1\].gen_sums\[0\].csa\"" {  } { { "multi_adder.sv" "gen_levels\[1\].gen_sums\[0\].csa" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307945389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysave_adder carrysave_adder:gen_levels\[2\].gen_sums\[0\].csa " "Elaborating entity \"carrysave_adder\" for hierarchy \"carrysave_adder:gen_levels\[2\].gen_sums\[0\].csa\"" {  } { { "multi_adder.sv" "gen_levels\[2\].gen_sums\[0\].csa" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307945403 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[11\] " "Net \"temp_sum\[2\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945447 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[10\] " "Net \"temp_sum\[2\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945447 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[9\] " "Net \"temp_sum\[2\]\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945447 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1659307945447 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[11\] " "Net \"temp_sum\[2\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[10\] " "Net \"temp_sum\[2\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[9\] " "Net \"temp_sum\[2\]\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[11\] " "Net \"temp_sum\[1\]\[2\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[10\] " "Net \"temp_sum\[1\]\[2\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[9\] " "Net \"temp_sum\[1\]\[2\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[8\] " "Net \"temp_sum\[1\]\[2\]\[8\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[8\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945448 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1659307945448 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[11\] " "Net \"temp_sum\[2\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[10\] " "Net \"temp_sum\[2\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[9\] " "Net \"temp_sum\[2\]\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[11\] " "Net \"temp_sum\[1\]\[2\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[10\] " "Net \"temp_sum\[1\]\[2\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[9\] " "Net \"temp_sum\[1\]\[2\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[8\] " "Net \"temp_sum\[1\]\[2\]\[8\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[8\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[11\] " "Net \"temp_sum\[1\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[10\] " "Net \"temp_sum\[1\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[9\] " "Net \"temp_sum\[1\]\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[8\] " "Net \"temp_sum\[1\]\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[8\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945450 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1659307945450 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[4\]\[0\]\[11\] " "Net \"temp_sum\[4\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[4\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[4\]\[0\]\[10\] " "Net \"temp_sum\[4\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[4\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[11\] " "Net \"temp_sum\[2\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[10\] " "Net \"temp_sum\[2\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[2\]\[0\]\[9\] " "Net \"temp_sum\[2\]\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[2\]\[0\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[11\] " "Net \"temp_sum\[1\]\[2\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[10\] " "Net \"temp_sum\[1\]\[2\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[9\] " "Net \"temp_sum\[1\]\[2\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[2\]\[8\] " "Net \"temp_sum\[1\]\[2\]\[8\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[2\]\[8\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[11\] " "Net \"temp_sum\[1\]\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[11\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[10\] " "Net \"temp_sum\[1\]\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[10\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[9\] " "Net \"temp_sum\[1\]\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[9\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "temp_sum\[1\]\[0\]\[8\] " "Net \"temp_sum\[1\]\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "multi_adder.sv" "temp_sum\[1\]\[0\]\[8\]" { Text "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1659307945455 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1659307945455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659307946122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659307946252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/output_files/multi_adder.map.smsg " "Generated suppressed messages file C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/output_files/multi_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307946817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659307946997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659307946997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659307947149 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659307947149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659307947149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659307947149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659307947170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 15:52:27 2022 " "Processing ended: Sun Jul 31 15:52:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659307947170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659307947170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659307947170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659307947170 ""}
