Analysis & Synthesis report for top_de2
Tue Nov 26 21:44:26 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "vga:inst6|vga_triggers:triggers"
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 26 21:44:26 2013          ;
; Quartus II Version                 ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; top_de2                                        ;
; Top-level Entity Name              ; top_de2                                        ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 90                                             ;
;     Total combinational functions  ; 77                                             ;
;     Dedicated logic registers      ; 62                                             ;
; Total registers                    ; 62                                             ;
; Total pins                         ; 37                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_de2            ; top_de2            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                          ;
+------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+
; ../VHDL/depiece_simple.vhd                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd                           ;
; ../VHDL/depiece_simple-depiece_simple_arch.vhd       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd       ;
; ../VHDL/ram_simple_ram_simple_arch_cfg.vhd           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple_ram_simple_arch_cfg.vhd           ;
; ../VHDL/ram_simple.vhd                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple.vhd                               ;
; ../VHDL/ram_simple-ram_simple_arch.vhd               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd               ;
; ../VHDL/vga_vga_arch_cfg.vhd                         ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_vga_arch_cfg.vhd                         ;
; ../VHDL/vga_triggers_vga_triggers_arch_cfg.vhd       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_vga_triggers_arch_cfg.vhd       ;
; ../VHDL/vga_triggers_arch.vhd                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_arch.vhd                        ;
; ../VHDL/vga_triggers.vhd                             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers.vhd                             ;
; ../VHDL/vga_trans_vga_trans_arch_cfg.vhd             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_vga_trans_arch_cfg.vhd             ;
; ../VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd ;
; ../VHDL/vga_trans_reset_arch.vhd                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_arch.vhd                     ;
; ../VHDL/vga_trans_reset.vhd                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset.vhd                          ;
; ../VHDL/vga_trans_arch.vhd                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_arch.vhd                           ;
; ../VHDL/vga_trans.vhd                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans.vhd                                ;
; ../VHDL/vga_sync_vga_sync_arch_cfg.vhd               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_vga_sync_arch_cfg.vhd               ;
; ../VHDL/vga_sync_arch.vhd                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_arch.vhd                            ;
; ../VHDL/vga_sync.vhd                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync.vhd                                 ;
; ../VHDL/vga_read_vga_read_behav_cfg.vhd              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_read_vga_read_behav_cfg.vhd              ;
; ../VHDL/vga_read_arch.vhd                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_read_arch.vhd                            ;
; ../VHDL/vga_read.vhd                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd                                 ;
; ../VHDL/vga_field_check_vga_field_check_arch_cfg.vhd ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_vga_field_check_arch_cfg.vhd ;
; ../VHDL/vga_field_check_arch.vhd                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_arch.vhd                     ;
; ../VHDL/vga_field_check.vhd                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check.vhd                          ;
; ../VHDL/vga_counter_vga_counter_behav_cfg.vhd        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_vga_counter_behav_cfg.vhd        ;
; ../VHDL/vga_counter_arch.vhd                         ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_arch.vhd                         ;
; ../VHDL/vga_counter.vhd                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter.vhd                              ;
; ../VHDL/vga_arch.vhd                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd                                 ;
; ../VHDL/vga.vhd                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/vga.vhd                                      ;
; ../VHDL/params.vhd                                   ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/VHDL/params.vhd                                   ;
; top_de2.bdf                                          ; yes             ; User Block Diagram/Schematic File  ; /home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf                           ;
; pre_vga_dac.vhd                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/quartus_DE2/pre_vga_dac.vhd                       ;
; gen6mhz.vhd                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd                           ;
+------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 90                     ;
;                                             ;                        ;
; Total combinational functions               ; 77                     ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 27                     ;
;     -- 3 input functions                    ; 18                     ;
;     -- <=2 input functions                  ; 32                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 57                     ;
;     -- arithmetic mode                      ; 20                     ;
;                                             ;                        ;
; Total registers                             ; 62                     ;
;     -- Dedicated logic registers            ; 62                     ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 37                     ;
; Maximum fan-out node                        ; gen6mhz:inst1|count[2] ;
; Maximum fan-out                             ; 61                     ;
; Total fan-out                               ; 467                    ;
; Average fan-out                             ; 2.65                   ;
+---------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                          ;
+-------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                            ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; |top_de2                            ; 77 (1)            ; 62 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 37   ; 0            ; |top_de2                                       ;              ;
;    |depiece_simple:inst5|           ; 7 (7)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|depiece_simple:inst5                  ;              ;
;    |gen6mhz:inst1|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|gen6mhz:inst1                         ;              ;
;    |ram_simple:inst8|               ; 2 (2)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|ram_simple:inst8                      ;              ;
;    |vga:inst6|                      ; 64 (0)            ; 47 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6                             ;              ;
;       |vga_counter:counter|         ; 22 (22)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_counter:counter         ;              ;
;       |vga_field_check:field_check| ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_field_check:field_check ;              ;
;       |vga_read:read_and_output|    ; 3 (3)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_read:read_and_output    ;              ;
;       |vga_sync:sync|               ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_sync:sync               ;              ;
;       |vga_trans:trans|             ; 12 (12)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_trans:trans             ;              ;
;       |vga_trans_reset:trans_reset| ; 11 (11)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_trans_reset:trans_reset ;              ;
;       |vga_triggers:triggers|       ; 7 (7)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|vga:inst6|vga_triggers:triggers       ;              ;
+-------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal       ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------+------------------------+
; depiece_simple:inst5|next_write_state[2]           ; depiece_simple:inst5|Mux6 ; yes                    ;
; depiece_simple:inst5|next_write_state[0]           ; depiece_simple:inst5|Mux6 ; yes                    ;
; depiece_simple:inst5|next_write_state[1]           ; depiece_simple:inst5|Mux6 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                           ;                        ;
+----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal                                     ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; vga:inst6|vga_trans_reset:trans_reset|mem_addr_state[0..2]                                                 ; Stuck at GND due to stuck port data_in                 ;
; vga:inst6|vga_triggers:triggers|end_frame_state                                                            ; Stuck at GND due to stuck port data_in                 ;
; ram_simple:inst8|ram[6,9..10,17..19,31,33,57,59,61,63,66,111,113,115,117,119,121,123,125,127]              ; Merged with ram_simple:inst8|ram[4]                    ;
; ram_simple:inst8|ram[7..8,11..16,20..30,32,34..56,58,60,62,64..65,67..110,112,114,116,118,120,122,124,126] ; Merged with ram_simple:inst8|ram[5]                    ;
; ram_simple:inst8|ram[5]                                                                                    ; Merged with ram_simple:inst8|ram[4]                    ;
; vga:inst6|vga_read:read_and_output|green_out                                                               ; Merged with vga:inst6|vga_read:read_and_output|red_out ;
; ram_simple:inst8|ram[4]                                                                                    ; Stuck at GND due to stuck port data_in                 ;
; ram_simple:inst8|ram[0,3]                                                                                  ; Stuck at GND due to stuck port clock_enable            ;
; Total Number of Removed Registers = 131                                                                    ;                                                        ;
+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2|vga:inst6|vga_trans:trans|mem_addr_state[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de2|vga:inst6|vga_trans:trans|mem_addr_state[6] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_de2|vga:inst6|vga_trans:trans|counter_state[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:inst6|vga_triggers:triggers"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; end_line_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 26 21:44:22 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple.vhd
    Info: Found entity 1: depiece_simple
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd
    Info: Found design unit 1: depiece_simple-depiece_simple_arch
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple_ram_simple_arch_cfg.vhd
    Info: Found design unit 1: ram_simple_ram_simple_arch_cfg
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple.vhd
    Info: Found entity 1: ram_simple
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd
    Info: Found design unit 1: ram_simple-ram_simple_arch
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_vga_arch_cfg.vhd
    Info: Found design unit 1: vga_vga_arch_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_vga_triggers_arch_cfg.vhd
    Info: Found design unit 1: vga_triggers_vga_triggers_arch_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers_arch.vhd
    Info: Found design unit 1: vga_triggers-vga_triggers_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_triggers.vhd
    Info: Found entity 1: vga_triggers
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_vga_trans_arch_cfg.vhd
    Info: Found design unit 1: vga_trans_vga_trans_arch_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_vga_trans_reset_arch_cfg.vhd
    Info: Found design unit 1: vga_trans_reset_vga_trans_reset_arch_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset_arch.vhd
    Info: Found design unit 1: vga_trans_reset-vga_trans_reset_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_reset.vhd
    Info: Found entity 1: vga_trans_reset
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans_arch.vhd
    Info: Found design unit 1: vga_trans-vga_trans_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_trans.vhd
    Info: Found entity 1: vga_trans
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_tb_vga_tb_arch_cfg.vhd
    Info: Found design unit 1: vga_tb_vga_tb_arch_cfg
Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_tb.vhd
    Info: Found design unit 1: vga_tb-vga_tb_arch
    Info: Found entity 1: vga_tb
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_vga_sync_arch_cfg.vhd
    Info: Found design unit 1: vga_sync_vga_sync_arch_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync_arch.vhd
    Info: Found design unit 1: vga_sync-vga_sync_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_sync.vhd
    Info: Found entity 1: vga_sync
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_read_vga_read_behav_cfg.vhd
    Info: Found design unit 1: vga_read_vga_read_behav_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_read_arch.vhd
    Info: Found design unit 1: vga_read-vga_read_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd
    Info: Found entity 1: vga_read
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_vga_field_check_arch_cfg.vhd
    Info: Found design unit 1: vga_field_check_vga_field_check_arch_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check_arch.vhd
    Info: Found design unit 1: vga_field_check-vga_field_check_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_field_check.vhd
    Info: Found entity 1: vga_field_check
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_vga_counter_behav_cfg.vhd
    Info: Found design unit 1: vga_counter_vga_counter_behav_cfg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter_arch.vhd
    Info: Found design unit 1: vga_counter-vga_counter_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_counter.vhd
    Info: Found entity 1: vga_counter
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga_arch.vhd
    Info: Found design unit 1: vga-vga_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/vga.vhd
    Info: Found entity 1: vga
Info: Found 2 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/params.vhd
    Info: Found design unit 1: vga_params
    Info: Found design unit 2: vga_params-body
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/fake_ram.vhd
    Info: Found entity 1: fake_ram
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/epo3/master/VHDL/fake_ram-fake_ram_arch.vhd
    Info: Found design unit 1: fake_ram-fake_ram_arch
Info: Found 1 design units, including 1 entities, in source file top_de2.bdf
    Info: Found entity 1: top_de2
Info: Found 2 design units, including 1 entities, in source file pre_vga_dac.vhd
    Info: Found design unit 1: pre_vga_dac-signal_flow
    Info: Found entity 1: pre_vga_dac
Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd
    Info: Found design unit 1: gen6mhz-behaviour
    Info: Found entity 1: gen6mhz
Info: Elaborating entity "top_de2" for the top level hierarchy
Info: Elaborating entity "pre_vga_dac" for hierarchy "pre_vga_dac:inst"
Info: Elaborating entity "gen6mhz" for hierarchy "gen6mhz:inst1"
Info: Elaborating entity "vga" for hierarchy "vga:inst6"
Warning (10036): Verilog HDL or VHDL warning at vga_arch.vhd(48): object "end_line" assigned a value but never read
Info: Elaborating entity "vga_counter" for hierarchy "vga:inst6|vga_counter:counter"
Info: Elaborating entity "vga_sync" for hierarchy "vga:inst6|vga_sync:sync"
Info: Elaborating entity "vga_field_check" for hierarchy "vga:inst6|vga_field_check:field_check"
Info: Elaborating entity "vga_triggers" for hierarchy "vga:inst6|vga_triggers:triggers"
Info: Elaborating entity "vga_trans" for hierarchy "vga:inst6|vga_trans:trans"
Info: Elaborating entity "vga_trans_reset" for hierarchy "vga:inst6|vga_trans_reset:trans_reset"
Info: Elaborating entity "vga_read" for hierarchy "vga:inst6|vga_read:read_and_output"
Info: Elaborating entity "ram_simple" for hierarchy "ram_simple:inst8"
Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(20): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(25): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(30): signal "rw_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ram_simple-ram_simple_arch.vhd(35): signal "ro_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "depiece_simple" for hierarchy "depiece_simple:inst5"
Warning (10541): VHDL Signal Declaration warning at depiece_simple.vhd(9): used implicit default value for signal "mask_select" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at depiece_simple.vhd(12): used implicit default value for signal "ready" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10631): VHDL Process Statement warning at depiece_simple-depiece_simple_arch.vhd(11): inferring latch(es) for signal or variable "next_write_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "next_write_state[0]" at depiece_simple-depiece_simple_arch.vhd(11)
Info (10041): Inferred latch for "next_write_state[1]" at depiece_simple-depiece_simple_arch.vhd(11)
Info (10041): Inferred latch for "next_write_state[2]" at depiece_simple-depiece_simple_arch.vhd(11)
Warning: Latch depiece_simple:inst5|next_write_state[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal depiece_simple:inst5|write_state[2]
Warning: Latch depiece_simple:inst5|next_write_state[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal depiece_simple:inst5|write_state[0]
Warning: Latch depiece_simple:inst5|next_write_state[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal depiece_simple:inst5|write_state[0]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "vga_blank" is stuck at VCC
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 130 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 35 output pins
    Info: Implemented 93 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Tue Nov 26 21:44:26 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


